//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Fri Aug 22 16:59:31 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  ff_sdr_ready,
  w_bus_vdp_rdata_en,
  n855_4,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_valid,
  slot_data_dir_d,
  w_bus_ioreq,
  w_bus_write,
  w_iorq_rd,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input clk85m;
input n36_6;
input ff_sdr_ready;
input w_bus_vdp_rdata_en;
input n855_4;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_valid;
output slot_data_dir_d;
output w_bus_ioreq;
output w_bus_write;
output w_iorq_rd;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire n296_3;
wire ff_valid_6;
wire w_iorq_wr_11;
wire w_iorq_rd_8;
wire w_active_7;
wire w_active;
wire n71_7;
wire n85_10;
wire ff_iorq_rd;
wire ff_initial_busy;
wire ff_active;
wire ff_iorq_wr;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_iorq_rd_10;
wire VCC;
wire GND;
  LUT2 n296_s0 (
    .F(n296_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n296_s0.INIT=4'h4;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(w_bus_write),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h4;
  LUT2 ff_valid_s3 (
    .F(ff_valid_6),
    .I0(n855_4),
    .I1(ff_active) 
);
defparam ff_valid_s3.INIT=4'hB;
  LUT4 w_iorq_wr_s3 (
    .F(w_iorq_wr_11),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d),
    .I2(ff_iorq_wr_pre),
    .I3(ff_initial_busy) 
);
defparam w_iorq_wr_s3.INIT=16'hF011;
  LUT4 w_iorq_rd_s4 (
    .F(w_iorq_rd_8),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d),
    .I2(ff_iorq_rd_pre),
    .I3(ff_initial_busy) 
);
defparam w_iorq_rd_s4.INIT=16'hF011;
  LUT2 w_iorq_rd_s5 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s5.INIT=4'h1;
  LUT4 w_active_s2 (
    .F(w_active_7),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(ff_active),
    .I3(w_bus_ioreq) 
);
defparam w_active_s2.INIT=16'hFF0E;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n71_s2 (
    .F(n71_7),
    .I0(ff_iorq_rd),
    .I1(ff_iorq_wr),
    .I2(ff_active) 
);
defparam n71_s2.INIT=8'h0E;
  LUT4 n85_s4 (
    .F(n85_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(w_bus_write),
    .I3(ff_active) 
);
defparam n85_s4.INIT=16'hF0BB;
  DFFRE ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(clk85m),
    .CE(ff_iorq_rd_10),
    .RESET(n36_6) 
);
  DFFSE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(clk85m),
    .CE(ff_sdr_ready),
    .SET(n36_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(n71_7),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(n296_3),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(clk85m),
    .CE(ff_iorq_rd_10),
    .RESET(n36_6) 
);
  DFFRE ff_valid_s1 (
    .Q(w_bus_valid),
    .D(n71_7),
    .CLK(clk85m),
    .CE(ff_valid_6),
    .RESET(n36_6) 
);
defparam ff_valid_s1.INIT=1'b0;
  DFFR ff_iorq_wr_pre_s2 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_iorq_wr_pre_s2.INIT=1'b0;
  DFFR ff_iorq_rd_pre_s2 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd_8),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_iorq_rd_pre_s2.INIT=1'b0;
  DFFR ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_7),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFS ff_write_s4 (
    .Q(w_bus_write),
    .D(n85_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV ff_iorq_rd_s4 (
    .O(ff_iorq_rd_10),
    .I(ff_initial_busy) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  clk85m,
  n36_6,
  w_bus_write,
  w_cpu_vram_rdata_en,
  w_status_command_enable,
  w_vram_address1_16_6,
  n1177_7,
  w_bus_ioreq,
  w_bus_valid,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n309_11,
  w_sprite_collision,
  n264_6,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_screen_pos_y,
  ff_half_count,
  w_register_write,
  w_cpu_vram_valid,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  n1638_4,
  n1648_4,
  n855_4,
  n1803_5,
  ff_vram_address_inc_9,
  ff_vram_address_16_9,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_cpu_vram_address,
  w_palette_num,
  w_bus_vdp_rdata
)
;
input clk85m;
input n36_6;
input w_bus_write;
input w_cpu_vram_rdata_en;
input w_status_command_enable;
input w_vram_address1_16_6;
input n1177_7;
input w_bus_ioreq;
input w_bus_valid;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n309_11;
input w_sprite_collision;
input n264_6;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [7:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [9:0] w_screen_pos_y;
input [8:0] ff_half_count;
output w_register_write;
output w_cpu_vram_valid;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output n1638_4;
output n1648_4;
output n855_4;
output n1803_5;
output ff_vram_address_inc_9;
output ff_vram_address_16_9;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_g;
output [2:0] w_palette_b;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
output [7:0] w_bus_vdp_rdata;
wire n934_28;
wire n934_29;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n95_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire n171_3;
wire n314_3;
wire n315_3;
wire n316_3;
wire n317_3;
wire n318_3;
wire n319_3;
wire n320_3;
wire n321_3;
wire n322_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n326_3;
wire n327_3;
wire n1628_3;
wire n1631_3;
wire n1656_3;
wire n1664_3;
wire n1672_3;
wire n1678_3;
wire n1686_3;
wire n1689_3;
wire n1701_3;
wire n1709_3;
wire n1729_3;
wire n1737_3;
wire n853_3;
wire n855_3;
wire n893_3;
wire n894_3;
wire n895_3;
wire n896_3;
wire n975_5;
wire n976_4;
wire n977_4;
wire n978_4;
wire n979_4;
wire n980_4;
wire n981_4;
wire n982_4;
wire n1803_3;
wire n1468_4;
wire n1494_3;
wire n1538_4;
wire n1772_4;
wire n934_37;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_address_inc_8;
wire ff_vram_address_13_6;
wire ff_vram_address_16_6;
wire ff_bus_rdata_en_5;
wire ff_line_interrupt_8;
wire ff_frame_interrupt_8;
wire n374_7;
wire n373_7;
wire n372_7;
wire n210_9;
wire n934_39;
wire n56_6;
wire n166_4;
wire n167_4;
wire n168_4;
wire n169_4;
wire n314_4;
wire n315_4;
wire n316_4;
wire n318_4;
wire n319_4;
wire n320_4;
wire n321_4;
wire n322_4;
wire n323_4;
wire n324_4;
wire n325_4;
wire n1628_4;
wire n1645_4;
wire n1713_4;
wire n1737_4;
wire n853_4;
wire n855_5;
wire n893_4;
wire n894_4;
wire n975_6;
wire n975_7;
wire n976_5;
wire n976_6;
wire n977_5;
wire n977_6;
wire n977_7;
wire n977_8;
wire n978_5;
wire n978_6;
wire n978_7;
wire n979_5;
wire n979_6;
wire n979_7;
wire n980_5;
wire n980_6;
wire n981_5;
wire n981_6;
wire n982_5;
wire n982_6;
wire n1538_5;
wire ff_vram_address_16_8;
wire ff_line_interrupt_9;
wire ff_line_interrupt_10;
wire ff_frame_interrupt_9;
wire n373_8;
wire n372_8;
wire n315_5;
wire n855_6;
wire n855_7;
wire n975_8;
wire n975_10;
wire n975_11;
wire n976_7;
wire n976_8;
wire n977_9;
wire n977_10;
wire n978_8;
wire n978_9;
wire n979_8;
wire n979_9;
wire n980_7;
wire n980_8;
wire n981_7;
wire n981_8;
wire n982_7;
wire n1803_6;
wire n1538_6;
wire ff_line_interrupt_11;
wire ff_line_interrupt_12;
wire ff_frame_interrupt_10;
wire ff_frame_interrupt_11;
wire n374_9;
wire n975_12;
wire n975_13;
wire n976_9;
wire n976_10;
wire n979_10;
wire n980_9;
wire n981_9;
wire ff_line_interrupt_13;
wire ff_line_interrupt_14;
wire ff_line_interrupt_15;
wire ff_frame_interrupt_12;
wire ff_frame_interrupt_13;
wire ff_frame_interrupt_14;
wire ff_vram_address_16_11;
wire ff_vram_valid_9;
wire n317_6;
wire n374_11;
wire n975_15;
wire n1803_9;
wire n1803_11;
wire n166_7;
wire n1484_6;
wire n1742_5;
wire n1713_6;
wire n1645_6;
wire n1638_6;
wire n1748_5;
wire n1721_5;
wire n1662_5;
wire n1648_6;
wire ff_color_palette_valid_9;
wire n1018_9;
wire n1029_9;
wire n221_10;
wire n897_14;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_vram_address_inc;
wire ff_line_interrupt;
wire ff_frame_interrupt;
wire ff_2nd_access;
wire ff_busy;
wire ff_color_palette_g_phase;
wire n934_31;
wire n934_33;
wire n934_35;
wire n105_5;
wire n198_8;
wire [7:0] reg_interrupt_line;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n934_s28 (
    .F(n934_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n934_s28.INIT=8'hCA;
  LUT3 n934_s29 (
    .F(n934_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n934_s29.INIT=8'hCA;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(w_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1484_6) 
);
defparam n90_s0.INIT=8'hAC;
  LUT3 n91_s0 (
    .F(n91_3),
    .I0(w_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1484_6) 
);
defparam n91_s0.INIT=8'hAC;
  LUT3 n92_s0 (
    .F(n92_3),
    .I0(w_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1484_6) 
);
defparam n92_s0.INIT=8'hAC;
  LUT3 n93_s0 (
    .F(n93_3),
    .I0(w_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1484_6) 
);
defparam n93_s0.INIT=8'hAC;
  LUT3 n94_s0 (
    .F(n94_3),
    .I0(w_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1484_6) 
);
defparam n94_s0.INIT=8'hAC;
  LUT3 n95_s0 (
    .F(n95_3),
    .I0(w_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1484_6) 
);
defparam n95_s0.INIT=8'hAC;
  LUT4 n166_s0 (
    .F(n166_3),
    .I0(w_register_data[5]),
    .I1(n166_4),
    .I2(ff_register_pointer[5]),
    .I3(n166_7) 
);
defparam n166_s0.INIT=16'h3CAA;
  LUT4 n167_s0 (
    .F(n167_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n167_4),
    .I3(n166_7) 
);
defparam n167_s0.INIT=16'h3CAA;
  LUT4 n168_s0 (
    .F(n168_3),
    .I0(w_register_data[3]),
    .I1(n168_4),
    .I2(ff_register_pointer[3]),
    .I3(n166_7) 
);
defparam n168_s0.INIT=16'h3CAA;
  LUT4 n169_s0 (
    .F(n169_3),
    .I0(w_register_data[2]),
    .I1(n169_4),
    .I2(ff_register_pointer[2]),
    .I3(n166_7) 
);
defparam n169_s0.INIT=16'h3CAA;
  LUT4 n170_s0 (
    .F(n170_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n166_7) 
);
defparam n170_s0.INIT=16'h3CAA;
  LUT3 n171_s0 (
    .F(n171_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n166_7) 
);
defparam n171_s0.INIT=8'h3A;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(w_bus_wdata[5]),
    .I1(n314_4),
    .I2(w_cpu_vram_address[13]),
    .I3(ff_vram_address_inc) 
);
defparam n314_s0.INIT=16'h3CAA;
  LUT4 n315_s0 (
    .F(n315_3),
    .I0(w_bus_wdata[4]),
    .I1(w_cpu_vram_address[12]),
    .I2(n315_4),
    .I3(ff_vram_address_inc) 
);
defparam n315_s0.INIT=16'h3CAA;
  LUT4 n316_s0 (
    .F(n316_3),
    .I0(w_bus_wdata[3]),
    .I1(n316_4),
    .I2(w_cpu_vram_address[11]),
    .I3(ff_vram_address_inc) 
);
defparam n316_s0.INIT=16'h3CAA;
  LUT4 n317_s0 (
    .F(n317_3),
    .I0(w_bus_wdata[2]),
    .I1(n317_6),
    .I2(w_cpu_vram_address[10]),
    .I3(ff_vram_address_inc) 
);
defparam n317_s0.INIT=16'h3CAA;
  LUT4 n318_s0 (
    .F(n318_3),
    .I0(w_bus_wdata[1]),
    .I1(n318_4),
    .I2(w_cpu_vram_address[9]),
    .I3(ff_vram_address_inc) 
);
defparam n318_s0.INIT=16'h3CAA;
  LUT4 n319_s0 (
    .F(n319_3),
    .I0(w_bus_wdata[0]),
    .I1(n319_4),
    .I2(w_cpu_vram_address[8]),
    .I3(ff_vram_address_inc) 
);
defparam n319_s0.INIT=16'h3CAA;
  LUT4 n320_s0 (
    .F(n320_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n320_4),
    .I3(ff_vram_address_inc) 
);
defparam n320_s0.INIT=16'h3CAA;
  LUT4 n321_s0 (
    .F(n321_3),
    .I0(w_register_data[6]),
    .I1(n321_4),
    .I2(w_cpu_vram_address[6]),
    .I3(ff_vram_address_inc) 
);
defparam n321_s0.INIT=16'h3CAA;
  LUT4 n322_s0 (
    .F(n322_3),
    .I0(w_register_data[5]),
    .I1(n322_4),
    .I2(w_cpu_vram_address[5]),
    .I3(ff_vram_address_inc) 
);
defparam n322_s0.INIT=16'h3CAA;
  LUT4 n323_s0 (
    .F(n323_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n323_4),
    .I3(ff_vram_address_inc) 
);
defparam n323_s0.INIT=16'h3CAA;
  LUT4 n324_s0 (
    .F(n324_3),
    .I0(w_register_data[3]),
    .I1(n324_4),
    .I2(w_cpu_vram_address[3]),
    .I3(ff_vram_address_inc) 
);
defparam n324_s0.INIT=16'h3CAA;
  LUT4 n325_s0 (
    .F(n325_3),
    .I0(w_register_data[2]),
    .I1(n325_4),
    .I2(w_cpu_vram_address[2]),
    .I3(ff_vram_address_inc) 
);
defparam n325_s0.INIT=16'h3CAA;
  LUT4 n326_s0 (
    .F(n326_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(ff_vram_address_inc) 
);
defparam n326_s0.INIT=16'h3CAA;
  LUT3 n327_s0 (
    .F(n327_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(ff_vram_address_inc) 
);
defparam n327_s0.INIT=8'h5C;
  LUT4 n1628_s0 (
    .F(n1628_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1628_4) 
);
defparam n1628_s0.INIT=16'h0100;
  LUT4 n1631_s0 (
    .F(n1631_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1628_4) 
);
defparam n1631_s0.INIT=16'h1000;
  LUT4 n1656_s0 (
    .F(n1656_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1628_4) 
);
defparam n1656_s0.INIT=16'h1000;
  LUT4 n1664_s0 (
    .F(n1664_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1628_4) 
);
defparam n1664_s0.INIT=16'h4000;
  LUT4 n1672_s0 (
    .F(n1672_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1628_4) 
);
defparam n1672_s0.INIT=16'h4000;
  LUT4 n1678_s0 (
    .F(n1678_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1628_4) 
);
defparam n1678_s0.INIT=16'h8000;
  LUT4 n1686_s0 (
    .F(n1686_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1645_4) 
);
defparam n1686_s0.INIT=16'h0100;
  LUT4 n1689_s0 (
    .F(n1689_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1645_4) 
);
defparam n1689_s0.INIT=16'h1000;
  LUT4 n1701_s0 (
    .F(n1701_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1645_4) 
);
defparam n1701_s0.INIT=16'h4000;
  LUT4 n1709_s0 (
    .F(n1709_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1645_4) 
);
defparam n1709_s0.INIT=16'h8000;
  LUT4 n1729_s0 (
    .F(n1729_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1713_4) 
);
defparam n1729_s0.INIT=16'h8000;
  LUT4 n1737_s0 (
    .F(n1737_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1737_4) 
);
defparam n1737_s0.INIT=16'h1000;
  LUT4 n853_s0 (
    .F(n853_3),
    .I0(w_register_write),
    .I1(n855_3),
    .I2(w_palette_valid),
    .I3(n853_4) 
);
defparam n853_s0.INIT=16'hFF10;
  LUT4 n855_s0 (
    .F(n855_3),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n855_4),
    .I3(n855_5) 
);
defparam n855_s0.INIT=16'h4000;
  LUT4 n893_s0 (
    .F(n893_3),
    .I0(w_register_data[3]),
    .I1(n893_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n893_s0.INIT=16'hAA3C;
  LUT4 n894_s0 (
    .F(n894_3),
    .I0(w_register_data[2]),
    .I1(n894_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n894_s0.INIT=16'hAA3C;
  LUT4 n895_s0 (
    .F(n895_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n895_s0.INIT=16'hAA3C;
  LUT3 n896_s0 (
    .F(n896_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n896_s0.INIT=8'hC5;
  LUT4 n975_s2 (
    .F(n975_5),
    .I0(n975_6),
    .I1(n975_7),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n975_s2.INIT=16'hF011;
  LUT4 n976_s1 (
    .F(n976_4),
    .I0(n976_5),
    .I1(n976_6),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n976_s1.INIT=16'hF011;
  LUT4 n977_s1 (
    .F(n977_4),
    .I0(n977_5),
    .I1(n977_6),
    .I2(n977_7),
    .I3(n977_8) 
);
defparam n977_s1.INIT=16'h000B;
  LUT4 n978_s1 (
    .F(n978_4),
    .I0(n978_5),
    .I1(n977_6),
    .I2(n978_6),
    .I3(n978_7) 
);
defparam n978_s1.INIT=16'h000B;
  LUT4 n979_s1 (
    .F(n979_4),
    .I0(n979_5),
    .I1(n977_6),
    .I2(n979_6),
    .I3(n979_7) 
);
defparam n979_s1.INIT=16'h000B;
  LUT4 n980_s1 (
    .F(n980_4),
    .I0(n980_5),
    .I1(n980_6),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n980_s1.INIT=16'hF0EE;
  LUT3 n981_s1 (
    .F(n981_4),
    .I0(n981_5),
    .I1(n977_6),
    .I2(n981_6) 
);
defparam n981_s1.INIT=8'h0B;
  LUT4 n982_s1 (
    .F(n982_4),
    .I0(n982_5),
    .I1(n982_6),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n982_s1.INIT=16'hF0EE;
  LUT4 n1803_s0 (
    .F(n1803_3),
    .I0(n1803_11),
    .I1(n1803_5),
    .I2(w_cpu_vram_rdata_en),
    .I3(ff_bus_rdata_en_5) 
);
defparam n1803_s0.INIT=16'hFEFC;
  LUT3 n1468_s1 (
    .F(n1468_4),
    .I0(w_bus_address[1]),
    .I1(ff_2nd_access),
    .I2(n56_6) 
);
defparam n1468_s1.INIT=8'hB0;
  LUT4 n1494_s0 (
    .F(n1494_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1713_4) 
);
defparam n1494_s0.INIT=16'h1000;
  LUT3 n1538_s1 (
    .F(n1538_4),
    .I0(ff_vram_address_inc),
    .I1(w_cpu_vram_rdata_en),
    .I2(n1538_5) 
);
defparam n1538_s1.INIT=8'h10;
  LUT2 n1772_s1 (
    .F(n1772_4),
    .I0(ff_color_palette_g_phase),
    .I1(n855_3) 
);
defparam n1772_s1.INIT=4'h4;
  LUT3 n934_s31 (
    .F(n934_37),
    .I0(w_status_command_enable),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n934_s31.INIT=8'hCA;
  LUT2 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(ff_color_palette_g_phase),
    .I1(n855_3) 
);
defparam ff_palette_g_2_s2.INIT=4'h8;
  LUT4 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n1484_6),
    .I3(ff_busy) 
);
defparam ff_register_write_s4.INIT=16'h008F;
  LUT4 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(ff_2nd_access),
    .I1(w_bus_wdata[7]),
    .I2(w_bus_address[1]),
    .I3(n56_6) 
);
defparam ff_register_num_5_s4.INIT=16'hF800;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n166_7),
    .I2(n1494_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(n1538_5),
    .I1(ff_vram_valid_9),
    .I2(w_cpu_vram_rdata_en),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_valid_s3.INIT=16'h000E;
  LUT4 ff_vram_address_inc_s3 (
    .F(ff_vram_address_inc_8),
    .I0(w_vram_address1_16_6),
    .I1(ff_vram_address_inc_9),
    .I2(ff_vram_address_inc),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_address_inc_s3.INIT=16'hFFF8;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n1484_6),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_vram_address_inc),
    .I1(ff_vram_address_16_11),
    .I2(ff_vram_address_16_8),
    .I3(ff_vram_type) 
);
defparam ff_vram_address_16_s3.INIT=16'hF2FF;
  LUT4 ff_bus_rdata_7_s3 (
    .F(ff_bus_rdata_en_5),
    .I0(w_cpu_vram_rdata_en),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(n1803_11) 
);
defparam ff_bus_rdata_7_s3.INIT=16'hBFFF;
  LUT4 ff_line_interrupt_s3 (
    .F(ff_line_interrupt_8),
    .I0(ff_line_interrupt_9),
    .I1(ff_line_interrupt_10),
    .I2(n1803_5),
    .I3(ff_line_interrupt_enable) 
);
defparam ff_line_interrupt_s3.INIT=16'hCAFF;
  LUT4 ff_frame_interrupt_s3 (
    .F(ff_frame_interrupt_8),
    .I0(ff_frame_interrupt_9),
    .I1(n1803_5),
    .I2(n1177_7),
    .I3(ff_frame_interrupt_enable) 
);
defparam ff_frame_interrupt_s3.INIT=16'h2FFF;
  LUT4 n374_s2 (
    .F(n374_7),
    .I0(w_register_data[0]),
    .I1(n374_11),
    .I2(ff_vram_address_16_8),
    .I3(ff_vram_type) 
);
defparam n374_s2.INIT=16'hA300;
  LUT4 n373_s2 (
    .F(n373_7),
    .I0(w_register_data[1]),
    .I1(n373_8),
    .I2(ff_vram_address_16_8),
    .I3(ff_vram_type) 
);
defparam n373_s2.INIT=16'hA300;
  LUT4 n372_s2 (
    .F(n372_7),
    .I0(w_register_data[2]),
    .I1(n372_8),
    .I2(ff_vram_address_16_8),
    .I3(ff_vram_type) 
);
defparam n372_s2.INIT=16'hA300;
  LUT3 n210_s4 (
    .F(n210_9),
    .I0(w_cpu_vram_write),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_address_inc) 
);
defparam n210_s4.INIT=8'h0E;
  LUT2 n934_s30 (
    .F(n934_39),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n934_s30.INIT=4'h8;
  LUT3 n56_s1 (
    .F(n56_6),
    .I0(w_bus_address[0]),
    .I1(n855_4),
    .I2(n855_5) 
);
defparam n56_s1.INIT=8'h80;
  LUT2 n166_s1 (
    .F(n166_4),
    .I0(ff_register_pointer[4]),
    .I1(n167_4) 
);
defparam n166_s1.INIT=4'h8;
  LUT4 n167_s1 (
    .F(n167_4),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n167_s1.INIT=16'h8000;
  LUT3 n168_s1 (
    .F(n168_4),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]) 
);
defparam n168_s1.INIT=8'h80;
  LUT2 n169_s1 (
    .F(n169_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n169_s1.INIT=4'h8;
  LUT2 n314_s1 (
    .F(n314_4),
    .I0(w_cpu_vram_address[12]),
    .I1(n315_4) 
);
defparam n314_s1.INIT=4'h8;
  LUT4 n315_s1 (
    .F(n315_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(n320_4),
    .I3(n315_5) 
);
defparam n315_s1.INIT=16'h8000;
  LUT3 n316_s1 (
    .F(n316_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n320_4),
    .I2(n315_5) 
);
defparam n316_s1.INIT=8'h80;
  LUT3 n318_s1 (
    .F(n318_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n320_4) 
);
defparam n318_s1.INIT=8'h80;
  LUT2 n319_s1 (
    .F(n319_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n320_4) 
);
defparam n319_s1.INIT=4'h8;
  LUT4 n320_s1 (
    .F(n320_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n323_4) 
);
defparam n320_s1.INIT=16'h8000;
  LUT3 n321_s1 (
    .F(n321_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n323_4) 
);
defparam n321_s1.INIT=8'h80;
  LUT2 n322_s1 (
    .F(n322_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n323_4) 
);
defparam n322_s1.INIT=4'h8;
  LUT4 n323_s1 (
    .F(n323_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n323_s1.INIT=16'h8000;
  LUT3 n324_s1 (
    .F(n324_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[2]),
    .I2(w_cpu_vram_address[1]) 
);
defparam n324_s1.INIT=8'h80;
  LUT2 n325_s1 (
    .F(n325_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n325_s1.INIT=4'h8;
  LUT4 n1628_s1 (
    .F(n1628_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1628_s1.INIT=16'h0100;
  LUT3 n1638_s1 (
    .F(n1638_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1638_s1.INIT=8'h10;
  LUT4 n1645_s1 (
    .F(n1645_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1645_s1.INIT=16'h1000;
  LUT3 n1648_s1 (
    .F(n1648_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1648_s1.INIT=8'h40;
  LUT4 n1713_s1 (
    .F(n1713_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1713_s1.INIT=16'h1000;
  LUT4 n1737_s1 (
    .F(n1737_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1737_s1.INIT=16'h4000;
  LUT4 n853_s1 (
    .F(n853_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1713_4) 
);
defparam n853_s1.INIT=16'h0100;
  LUT4 n855_s1 (
    .F(n855_4),
    .I0(n855_6),
    .I1(w_bus_address[7]),
    .I2(w_bus_ioreq),
    .I3(n855_7) 
);
defparam n855_s1.INIT=16'h8000;
  LUT3 n855_s2 (
    .F(n855_5),
    .I0(w_bus_address[2]),
    .I1(w_bus_write),
    .I2(w_bus_valid) 
);
defparam n855_s2.INIT=8'h40;
  LUT3 n893_s1 (
    .F(n893_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n893_s1.INIT=8'h80;
  LUT2 n894_s1 (
    .F(n894_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n894_s1.INIT=4'h8;
  LUT4 n975_s3 (
    .F(n975_6),
    .I0(n975_8),
    .I1(ff_status_register_pointer[3]),
    .I2(n975_15),
    .I3(n1803_5) 
);
defparam n975_s3.INIT=16'h0D00;
  LUT3 n975_s4 (
    .F(n975_7),
    .I0(n975_10),
    .I1(n975_11),
    .I2(n1803_5) 
);
defparam n975_s4.INIT=8'h07;
  LUT4 n976_s2 (
    .F(n976_5),
    .I0(n976_7),
    .I1(ff_status_register_pointer[3]),
    .I2(n975_15),
    .I3(n1803_5) 
);
defparam n976_s2.INIT=16'h0D00;
  LUT3 n976_s3 (
    .F(n976_6),
    .I0(n975_10),
    .I1(n976_8),
    .I2(n1803_5) 
);
defparam n976_s3.INIT=8'h07;
  LUT4 n977_s2 (
    .F(n977_5),
    .I0(w_sprite_collision_x[5]),
    .I1(ff_status_register_pointer[2]),
    .I2(n977_9),
    .I3(ff_status_register_pointer[0]) 
);
defparam n977_s2.INIT=16'hE0CC;
  LUT3 n977_s3 (
    .F(n977_6),
    .I0(w_cpu_vram_rdata_en),
    .I1(n975_15),
    .I2(n1803_5) 
);
defparam n977_s3.INIT=8'h10;
  LUT4 n977_s4 (
    .F(n977_7),
    .I0(n975_10),
    .I1(n977_10),
    .I2(n1803_5),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n977_s4.INIT=16'h0007;
  LUT2 n977_s5 (
    .F(n977_8),
    .I0(w_cpu_vram_rdata[5]),
    .I1(w_cpu_vram_rdata_en) 
);
defparam n977_s5.INIT=4'h4;
  LUT4 n978_s2 (
    .F(n978_5),
    .I0(w_sprite_collision_x[4]),
    .I1(ff_status_register_pointer[2]),
    .I2(n978_8),
    .I3(ff_status_register_pointer[0]) 
);
defparam n978_s2.INIT=16'hE0CC;
  LUT4 n978_s3 (
    .F(n978_6),
    .I0(n975_10),
    .I1(n978_9),
    .I2(n1803_5),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n978_s3.INIT=16'h0007;
  LUT2 n978_s4 (
    .F(n978_7),
    .I0(w_cpu_vram_rdata[4]),
    .I1(w_cpu_vram_rdata_en) 
);
defparam n978_s4.INIT=4'h4;
  LUT4 n979_s2 (
    .F(n979_5),
    .I0(w_sprite_collision_x[3]),
    .I1(n979_8),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n979_s2.INIT=16'hC8FC;
  LUT2 n979_s3 (
    .F(n979_6),
    .I0(w_cpu_vram_rdata[3]),
    .I1(w_cpu_vram_rdata_en) 
);
defparam n979_s3.INIT=4'h4;
  LUT4 n979_s4 (
    .F(n979_7),
    .I0(w_bus_address[0]),
    .I1(n975_10),
    .I2(w_cpu_vram_address[3]),
    .I3(n979_9) 
);
defparam n979_s4.INIT=16'hBF00;
  LUT4 n980_s2 (
    .F(n980_5),
    .I0(n980_7),
    .I1(n980_8),
    .I2(ff_status_register_pointer[0]),
    .I3(n1803_5) 
);
defparam n980_s2.INIT=16'h3500;
  LUT4 n980_s3 (
    .F(n980_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_bus_address[0]),
    .I3(n975_10) 
);
defparam n980_s3.INIT=16'hCA00;
  LUT4 n981_s2 (
    .F(n981_5),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[1]),
    .I2(n981_7),
    .I3(ff_status_register_pointer[0]) 
);
defparam n981_s2.INIT=16'hE030;
  LUT3 n981_s3 (
    .F(n981_6),
    .I0(n981_8),
    .I1(w_cpu_vram_rdata[1]),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n981_s3.INIT=8'h35;
  LUT4 n982_s2 (
    .F(n982_5),
    .I0(n934_35),
    .I1(n980_7),
    .I2(ff_status_register_pointer[3]),
    .I3(n1803_5) 
);
defparam n982_s2.INIT=16'h3A00;
  LUT4 n982_s3 (
    .F(n982_6),
    .I0(w_cpu_vram_address[16]),
    .I1(w_bus_address[1]),
    .I2(n982_7),
    .I3(n1803_11) 
);
defparam n982_s3.INIT=16'hB000;
  LUT3 n1803_s2 (
    .F(n1803_5),
    .I0(w_bus_address[2]),
    .I1(n855_4),
    .I2(n1803_9) 
);
defparam n1803_s2.INIT=8'h40;
  LUT4 n1538_s2 (
    .F(n1538_5),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n1538_6),
    .I3(n855_4) 
);
defparam n1538_s2.INIT=16'h1000;
  LUT2 ff_vram_address_inc_s4 (
    .F(ff_vram_address_inc_9),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh) 
);
defparam ff_vram_address_inc_s4.INIT=4'h1;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1645_4) 
);
defparam ff_vram_address_16_s5.INIT=16'h4000;
  LUT4 ff_line_interrupt_s4 (
    .F(ff_line_interrupt_9),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]),
    .I2(ff_line_interrupt_11),
    .I3(ff_line_interrupt_12) 
);
defparam ff_line_interrupt_s4.INIT=16'h1000;
  LUT4 ff_line_interrupt_s5 (
    .F(ff_line_interrupt_10),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_line_interrupt_s5.INIT=16'h0100;
  LUT4 ff_frame_interrupt_s4 (
    .F(ff_frame_interrupt_9),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[3]),
    .I2(ff_frame_interrupt_10),
    .I3(ff_frame_interrupt_11) 
);
defparam ff_frame_interrupt_s4.INIT=16'h4000;
  LUT3 n373_s3 (
    .F(n373_8),
    .I0(w_cpu_vram_address[14]),
    .I1(n374_9),
    .I2(w_cpu_vram_address[15]) 
);
defparam n373_s3.INIT=8'h87;
  LUT4 n372_s3 (
    .F(n372_8),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]),
    .I2(n374_9),
    .I3(w_cpu_vram_address[16]) 
);
defparam n372_s3.INIT=16'h807F;
  LUT3 n315_s2 (
    .F(n315_5),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(w_cpu_vram_address[9]) 
);
defparam n315_s2.INIT=8'h80;
  LUT2 n855_s3 (
    .F(n855_6),
    .I0(ff_busy),
    .I1(w_register_write) 
);
defparam n855_s3.INIT=4'h1;
  LUT4 n855_s4 (
    .F(n855_7),
    .I0(w_bus_address[4]),
    .I1(w_bus_address[5]),
    .I2(w_bus_address[6]),
    .I3(w_bus_address[3]) 
);
defparam n855_s4.INIT=16'h0100;
  LUT4 n975_s5 (
    .F(n975_8),
    .I0(n975_12),
    .I1(n975_13),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n975_s5.INIT=16'h53FC;
  LUT4 n975_s7 (
    .F(n975_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[2]),
    .I2(n855_4),
    .I3(n1803_6) 
);
defparam n975_s7.INIT=16'h4000;
  LUT3 n975_s8 (
    .F(n975_11),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_bus_address[0]) 
);
defparam n975_s8.INIT=8'hCA;
  LUT4 n976_s4 (
    .F(n976_7),
    .I0(n976_9),
    .I1(ff_status_register_pointer[0]),
    .I2(n976_10),
    .I3(ff_status_register_pointer[2]) 
);
defparam n976_s4.INIT=16'h770F;
  LUT3 n976_s5 (
    .F(n976_8),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_bus_address[0]) 
);
defparam n976_s5.INIT=8'hCA;
  LUT4 n977_s6 (
    .F(n977_9),
    .I0(w_status_color[5]),
    .I1(w_sprite_collision_y[5]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n977_s6.INIT=16'hAFC0;
  LUT3 n977_s7 (
    .F(n977_10),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_bus_address[0]) 
);
defparam n977_s7.INIT=8'hCA;
  LUT4 n978_s5 (
    .F(n978_8),
    .I0(w_status_color[4]),
    .I1(w_sprite_collision_y[4]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n978_s5.INIT=16'hAFC0;
  LUT3 n978_s6 (
    .F(n978_9),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_bus_address[0]) 
);
defparam n978_s6.INIT=8'hCA;
  LUT4 n979_s5 (
    .F(n979_8),
    .I0(w_status_color[3]),
    .I1(w_sprite_collision_y[3]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n979_s5.INIT=16'hAFC0;
  LUT4 n979_s6 (
    .F(n979_9),
    .I0(n979_10),
    .I1(n855_4),
    .I2(n1803_9),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n979_s6.INIT=16'h00BF;
  LUT2 n980_s4 (
    .F(n980_7),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]) 
);
defparam n980_s4.INIT=4'h1;
  LUT4 n980_s5 (
    .F(n980_8),
    .I0(w_sprite_collision_y[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(n980_9) 
);
defparam n980_s5.INIT=16'h0130;
  LUT4 n981_s4 (
    .F(n981_7),
    .I0(w_status_color[1]),
    .I1(w_sprite_collision_x[1]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n981_s4.INIT=16'hAFC0;
  LUT4 n981_s5 (
    .F(n981_8),
    .I0(n981_9),
    .I1(w_bus_address[1]),
    .I2(n855_4),
    .I3(n1803_6) 
);
defparam n981_s5.INIT=16'h2000;
  LUT4 n982_s4 (
    .F(n982_7),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam n982_s4.INIT=16'h0CFA;
  LUT2 n1803_s3 (
    .F(n1803_6),
    .I0(w_bus_write),
    .I1(w_bus_valid) 
);
defparam n1803_s3.INIT=4'h4;
  LUT3 n1538_s3 (
    .F(n1538_6),
    .I0(w_bus_address[2]),
    .I1(w_cpu_vram_valid),
    .I2(w_bus_valid) 
);
defparam n1538_s3.INIT=8'h10;
  LUT2 ff_vram_address_16_s6 (
    .F(ff_vram_address_16_9),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s6.INIT=4'h1;
  LUT3 ff_line_interrupt_s6 (
    .F(ff_line_interrupt_11),
    .I0(w_screen_pos_y[6]),
    .I1(reg_interrupt_line[6]),
    .I2(ff_line_interrupt_13) 
);
defparam ff_line_interrupt_s6.INIT=8'h90;
  LUT4 ff_line_interrupt_s7 (
    .F(ff_line_interrupt_12),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(ff_line_interrupt_14),
    .I3(ff_line_interrupt_15) 
);
defparam ff_line_interrupt_s7.INIT=16'h9000;
  LUT3 ff_frame_interrupt_s5 (
    .F(ff_frame_interrupt_10),
    .I0(ff_half_count[5]),
    .I1(ff_half_count[8]),
    .I2(ff_frame_interrupt_12) 
);
defparam ff_frame_interrupt_s5.INIT=8'h10;
  LUT4 ff_frame_interrupt_s6 (
    .F(ff_frame_interrupt_11),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(ff_frame_interrupt_13),
    .I3(n309_11) 
);
defparam ff_frame_interrupt_s6.INIT=16'h1000;
  LUT3 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[12]),
    .I2(n315_4) 
);
defparam n374_s4.INIT=8'h80;
  LUT3 n975_s9 (
    .F(n975_12),
    .I0(w_sprite_collision_y[7]),
    .I1(w_status_color[7]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n975_s9.INIT=8'h35;
  LUT4 n975_s10 (
    .F(n975_13),
    .I0(w_sprite_collision_x[7]),
    .I1(ff_frame_interrupt),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n975_s10.INIT=16'h50FC;
  LUT3 n976_s6 (
    .F(n976_9),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n976_s6.INIT=8'h35;
  LUT4 n976_s7 (
    .F(n976_10),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n976_s7.INIT=16'h3FF5;
  LUT2 n979_s7 (
    .F(n979_10),
    .I0(w_cpu_vram_address[11]),
    .I1(w_bus_address[2]) 
);
defparam n979_s7.INIT=4'h4;
  LUT4 n980_s6 (
    .F(n980_9),
    .I0(w_status_color[2]),
    .I1(w_sprite_collision_x[2]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n980_s6.INIT=16'hAFC0;
  LUT4 n981_s6 (
    .F(n981_9),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_bus_address[2]),
    .I3(w_bus_address[0]) 
);
defparam n981_s6.INIT=16'hAFC0;
  LUT4 ff_line_interrupt_s8 (
    .F(ff_line_interrupt_13),
    .I0(w_screen_pos_y[2]),
    .I1(reg_interrupt_line[2]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam ff_line_interrupt_s8.INIT=16'h9009;
  LUT4 ff_line_interrupt_s9 (
    .F(ff_line_interrupt_14),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam ff_line_interrupt_s9.INIT=16'h9009;
  LUT4 ff_line_interrupt_s10 (
    .F(ff_line_interrupt_15),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[5]),
    .I3(reg_interrupt_line[5]) 
);
defparam ff_line_interrupt_s10.INIT=16'h9009;
  LUT4 ff_frame_interrupt_s7 (
    .F(ff_frame_interrupt_12),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(w_screen_pos_y[7]) 
);
defparam ff_frame_interrupt_s7.INIT=16'h0100;
  LUT4 ff_frame_interrupt_s8 (
    .F(ff_frame_interrupt_13),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]),
    .I2(n264_6),
    .I3(ff_frame_interrupt_14) 
);
defparam ff_frame_interrupt_s8.INIT=16'h1000;
  LUT4 ff_frame_interrupt_s9 (
    .F(ff_frame_interrupt_14),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(ff_half_count[6]),
    .I3(ff_half_count[7]) 
);
defparam ff_frame_interrupt_s9.INIT=16'h1000;
  LUT4 ff_vram_address_16_s7 (
    .F(ff_vram_address_16_11),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s7.INIT=16'h0007;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_vram_address1_16_6) 
);
defparam ff_vram_valid_s5.INIT=8'h10;
  LUT4 n317_s2 (
    .F(n317_6),
    .I0(n320_4),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(w_cpu_vram_address[9]) 
);
defparam n317_s2.INIT=16'h8000;
  LUT4 n374_s5 (
    .F(n374_11),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[12]),
    .I3(n315_4) 
);
defparam n374_s5.INIT=16'h9555;
  LUT4 n975_s11 (
    .F(n975_15),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n975_s11.INIT=16'hFE00;
  LUT4 n1803_s5 (
    .F(n1803_9),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam n1803_s5.INIT=16'h0400;
  LUT4 n1803_s6 (
    .F(n1803_11),
    .I0(w_bus_address[2]),
    .I1(n855_4),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam n1803_s6.INIT=16'h0800;
  LUT4 n166_s3 (
    .F(n166_7),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n855_4),
    .I3(n855_5) 
);
defparam n166_s3.INIT=16'h8000;
  LUT4 n1484_s2 (
    .F(n1484_6),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n855_4),
    .I3(n855_5) 
);
defparam n1484_s2.INIT=16'h4000;
  LUT4 n1742_s1 (
    .F(n1742_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1737_4) 
);
defparam n1742_s1.INIT=16'h1000;
  LUT4 n1713_s2 (
    .F(n1713_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1713_4) 
);
defparam n1713_s2.INIT=16'h1000;
  LUT4 n1645_s2 (
    .F(n1645_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1645_4) 
);
defparam n1645_s2.INIT=16'h1000;
  LUT4 n1638_s2 (
    .F(n1638_6),
    .I0(n1628_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1638_s2.INIT=16'h0200;
  LUT4 n1748_s1 (
    .F(n1748_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1737_4) 
);
defparam n1748_s1.INIT=16'h4000;
  LUT4 n1721_s1 (
    .F(n1721_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1713_4) 
);
defparam n1721_s1.INIT=16'h4000;
  LUT4 n1662_s1 (
    .F(n1662_5),
    .I0(n1645_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1662_s1.INIT=16'h2000;
  LUT4 n1648_s2 (
    .F(n1648_6),
    .I0(n1628_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1648_s2.INIT=16'h2000;
  LUT3 ff_color_palette_valid_s5 (
    .F(ff_color_palette_valid_9),
    .I0(w_register_write),
    .I1(ff_color_palette_g_phase),
    .I2(n855_3) 
);
defparam ff_color_palette_valid_s5.INIT=8'h45;
  LUT4 n1018_s3 (
    .F(n1018_9),
    .I0(w_bus_address[2]),
    .I1(n855_4),
    .I2(n1803_9),
    .I3(ff_line_interrupt_enable) 
);
defparam n1018_s3.INIT=16'hBF00;
  LUT4 n1029_s3 (
    .F(n1029_9),
    .I0(w_bus_address[2]),
    .I1(n855_4),
    .I2(n1803_9),
    .I3(ff_frame_interrupt_enable) 
);
defparam n1029_s3.INIT=16'hBF00;
  LUT4 n221_s4 (
    .F(n221_10),
    .I0(w_cpu_vram_rdata_en),
    .I1(n1538_5),
    .I2(ff_busy),
    .I3(ff_vram_address_inc) 
);
defparam n221_s4.INIT=16'h00F4;
  LUT4 n897_s8 (
    .F(n897_14),
    .I0(n853_4),
    .I1(w_register_write),
    .I2(n855_3),
    .I3(ff_color_palette_g_phase) 
);
defparam n897_s8.INIT=16'h0532;
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1468_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1468_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1468_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1468_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1468_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1468_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1468_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1468_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n90_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n91_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n92_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n93_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n94_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n95_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1494_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_cpu_vram_valid),
    .D(n198_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n1538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1631_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1631_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1631_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1631_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1631_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1631_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1648_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1648_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1648_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1648_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1648_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1648_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1648_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1648_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1656_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1662_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1662_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1664_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1672_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1678_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1678_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1678_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1678_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1678_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1678_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1678_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1678_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1686_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1713_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1713_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1713_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1713_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1713_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1713_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1713_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1713_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1721_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1721_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1721_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1721_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1721_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1721_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1721_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1721_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1729_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1748_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1748_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1748_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1742_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1742_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1742_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1742_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1742_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1742_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n855_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1772_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1772_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1772_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1772_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1772_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1772_4),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_3),
    .PRESET(n36_6) 
);
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n166_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n167_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n168_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n169_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n170_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n171_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_inc_s1 (
    .Q(ff_vram_address_inc),
    .D(n210_9),
    .CLK(clk85m),
    .CE(ff_vram_address_inc_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n314_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n315_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n316_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n317_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n318_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n319_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n321_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n322_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n323_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n324_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n325_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n326_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n327_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n372_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n373_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n374_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n893_3),
    .CLK(clk85m),
    .CE(n853_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n894_3),
    .CLK(clk85m),
    .CE(n853_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n895_3),
    .CLK(clk85m),
    .CE(n853_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n896_3),
    .CLK(clk85m),
    .CE(n853_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_bus_rdata_7_s1 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n975_5),
    .CLK(clk85m),
    .CE(ff_bus_rdata_en_5),
    .CLEAR(n36_6) 
);
defparam ff_bus_rdata_7_s1.INIT=1'b0;
  DFFCE ff_bus_rdata_6_s1 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n976_4),
    .CLK(clk85m),
    .CE(ff_bus_rdata_en_5),
    .CLEAR(n36_6) 
);
defparam ff_bus_rdata_6_s1.INIT=1'b0;
  DFFCE ff_bus_rdata_5_s1 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n977_4),
    .CLK(clk85m),
    .CE(ff_bus_rdata_en_5),
    .CLEAR(n36_6) 
);
defparam ff_bus_rdata_5_s1.INIT=1'b0;
  DFFCE ff_bus_rdata_4_s1 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n978_4),
    .CLK(clk85m),
    .CE(ff_bus_rdata_en_5),
    .CLEAR(n36_6) 
);
defparam ff_bus_rdata_4_s1.INIT=1'b0;
  DFFCE ff_bus_rdata_3_s1 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n979_4),
    .CLK(clk85m),
    .CE(ff_bus_rdata_en_5),
    .CLEAR(n36_6) 
);
defparam ff_bus_rdata_3_s1.INIT=1'b0;
  DFFCE ff_bus_rdata_2_s1 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n980_4),
    .CLK(clk85m),
    .CE(ff_bus_rdata_en_5),
    .CLEAR(n36_6) 
);
defparam ff_bus_rdata_2_s1.INIT=1'b0;
  DFFCE ff_bus_rdata_1_s1 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n981_4),
    .CLK(clk85m),
    .CE(ff_bus_rdata_en_5),
    .CLEAR(n36_6) 
);
defparam ff_bus_rdata_1_s1.INIT=1'b0;
  DFFCE ff_bus_rdata_0_s1 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n982_4),
    .CLK(clk85m),
    .CE(ff_bus_rdata_en_5),
    .CLEAR(n36_6) 
);
defparam ff_bus_rdata_0_s1.INIT=1'b0;
  DFFCE ff_bus_rdata_en_s1 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1803_3),
    .CLK(clk85m),
    .CE(ff_bus_rdata_en_5),
    .CLEAR(n36_6) 
);
defparam ff_bus_rdata_en_s1.INIT=1'b0;
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1018_9),
    .CLK(clk85m),
    .CE(ff_line_interrupt_8),
    .CLEAR(n36_6) 
);
defparam ff_line_interrupt_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1029_9),
    .CLK(clk85m),
    .CE(ff_frame_interrupt_8),
    .CLEAR(n36_6) 
);
defparam ff_frame_interrupt_s1.INIT=1'b0;
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n105_5),
    .CLK(clk85m),
    .CE(n1484_6),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFC ff_busy_s4 (
    .Q(ff_busy),
    .D(n221_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s4.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n897_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n934_s27 (
    .O(n934_31),
    .I0(n934_28),
    .I1(n934_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n934_s26 (
    .O(n934_33),
    .I0(n934_39),
    .I1(n934_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n934_s23 (
    .O(n934_35),
    .I0(n934_33),
    .I1(n934_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n105_s2 (
    .O(n105_5),
    .I(ff_2nd_access) 
);
  INV n198_s3 (
    .O(n198_8),
    .I(w_cpu_vram_valid) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  w_vs_end_8,
  w_vs_end_7,
  reg_interlace_mode,
  reg_50hz_mode,
  n62_9,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_field,
  ff_interleaving_page,
  w_h_count_end,
  n309_11,
  w_h_count_end_12,
  w_h_count_end_13,
  w_h_count_end_14,
  n264_6,
  n78_5,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input w_vs_end_8;
input w_vs_end_7;
input reg_interlace_mode;
input reg_50hz_mode;
input n62_9;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_field;
output ff_interleaving_page;
output w_h_count_end;
output n309_11;
output w_h_count_end_12;
output w_h_count_end_13;
output w_h_count_end_14;
output n264_6;
output n78_5;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [8:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [9:0] w_screen_pos_y;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_blink_counter_3_8;
wire ff_interleaving_page_8;
wire n392_6;
wire n391_6;
wire n390_6;
wire n430_7;
wire n429_7;
wire n427_7;
wire n163_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n105_7;
wire n104_7;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n95_7;
wire n94_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n54_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n138_4;
wire n380_4;
wire n264_4;
wire n264_5;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n390_7;
wire n430_8;
wire n429_8;
wire n428_8;
wire n427_8;
wire n427_9;
wire n159_8;
wire n156_8;
wire n155_8;
wire n102_8;
wire n101_8;
wire n99_8;
wire n97_8;
wire n96_8;
wire n94_8;
wire n56_8;
wire n53_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n138_5;
wire ff_v_active_7;
wire ff_v_active_8;
wire ff_blink_counter_3_11;
wire ff_interleaving_page_10;
wire ff_interleaving_page_11;
wire n428_9;
wire n155_9;
wire n155_11;
wire ff_blink_counter_3_12;
wire ff_blink_counter_3_13;
wire n155_12;
wire n430_11;
wire n155_14;
wire n160_10;
wire n162_9;
wire n452_8;
wire n428_11;
wire n57_10;
wire n59_9;
wire n164_10;
wire n380_6;
wire n393_9;
wire ff_blink_base_3_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire n222_5;
wire w_screen_pos_y_9_9;
wire n62_9_0;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [12:9] ff_half_count_0;
wire [4:2] ff_top_line;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT3 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count_end_12),
    .I1(w_h_count_end_13),
    .I2(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=8'h80;
  LUT2 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_14),
    .I1(n138_4) 
);
defparam n138_s0.INIT=4'h8;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(n264_4),
    .I1(w_screen_pos_y[3]),
    .I2(n264_5),
    .I3(n264_6) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n380_4),
    .I1(n264_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_blink_counter_3_s3 (
    .F(ff_blink_counter_3_8),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(ff_blink_counter_3_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s3.INIT=16'h80FF;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'h80FF;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count_0[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n392_s1 (
    .F(n392_6),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[0]),
    .I2(reg_interleaving_mode),
    .I3(ff_blink_counter_3_9) 
);
defparam n392_s1.INIT=16'h2060;
  LUT4 n391_s1 (
    .F(n391_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n391_s1.INIT=16'h7800;
  LUT2 n390_s1 (
    .F(n390_6),
    .I0(n390_7),
    .I1(reg_interleaving_mode) 
);
defparam n390_s1.INIT=4'h4;
  LUT4 n430_s2 (
    .F(n430_7),
    .I0(n430_8),
    .I1(n430_11),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n430_s2.INIT=16'h0700;
  LUT4 n429_s2 (
    .F(n429_7),
    .I0(n429_8),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter_3_10) 
);
defparam n429_s2.INIT=16'h4100;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n427_8),
    .I1(ff_blink_counter[3]),
    .I2(n427_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n427_s2.INIT=16'h2C00;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n380_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(w_vs_end_8),
    .I2(n380_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n380_4),
    .I1(n160_10),
    .I2(w_v_count[4]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(n380_4),
    .I1(w_v_count[5]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n380_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(n155_8),
    .I1(n156_8),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h3AC0;
  LUT2 n105_s2 (
    .F(n105_7),
    .I0(ff_half_count[0]),
    .I1(n78_5) 
);
defparam n105_s2.INIT=4'h1;
  LUT3 n104_s2 (
    .F(n104_7),
    .I0(n78_5),
    .I1(ff_half_count[0]),
    .I2(ff_half_count[1]) 
);
defparam n104_s2.INIT=8'h14;
  LUT4 n103_s2 (
    .F(n103_7),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(n78_5),
    .I3(ff_half_count[2]) 
);
defparam n103_s2.INIT=16'h0708;
  LUT3 n102_s2 (
    .F(n102_7),
    .I0(n78_5),
    .I1(n102_8),
    .I2(ff_half_count[3]) 
);
defparam n102_s2.INIT=8'h14;
  LUT3 n101_s2 (
    .F(n101_7),
    .I0(n78_5),
    .I1(ff_half_count[4]),
    .I2(n101_8) 
);
defparam n101_s2.INIT=8'h14;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_8),
    .I2(n78_5),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT3 n99_s2 (
    .F(n99_7),
    .I0(n78_5),
    .I1(ff_half_count[6]),
    .I2(n99_8) 
);
defparam n99_s2.INIT=8'h14;
  LUT4 n98_s2 (
    .F(n98_7),
    .I0(ff_half_count[6]),
    .I1(n99_8),
    .I2(n78_5),
    .I3(ff_half_count[7]) 
);
defparam n98_s2.INIT=16'h0708;
  LUT3 n97_s2 (
    .F(n97_7),
    .I0(n78_5),
    .I1(n97_8),
    .I2(ff_half_count[8]) 
);
defparam n97_s2.INIT=8'h14;
  LUT3 n96_s2 (
    .F(n96_7),
    .I0(n78_5),
    .I1(ff_half_count_0[9]),
    .I2(n96_8) 
);
defparam n96_s2.INIT=8'h14;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(ff_half_count_0[9]),
    .I1(n96_8),
    .I2(n78_5),
    .I3(ff_half_count_0[10]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT3 n94_s2 (
    .F(n94_7),
    .I0(n78_5),
    .I1(ff_half_count_0[11]),
    .I2(n94_8) 
);
defparam n94_s2.INIT=8'h14;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count_0[11]),
    .I1(n94_8),
    .I2(n78_5),
    .I3(ff_half_count_0[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT4 n58_s2 (
    .F(n58_7),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_13),
    .I2(w_h_count_end),
    .I3(w_h_count[4]) 
);
defparam n58_s2.INIT=16'h0708;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count_end_14),
    .I1(n57_10),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h37C0;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n54_s2 (
    .F(n54_7),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8),
    .I3(w_h_count[8]) 
);
defparam n54_s2.INIT=16'h7F80;
  LUT3 n53_s2 (
    .F(n53_7),
    .I0(w_h_count_end),
    .I1(w_h_count[9]),
    .I2(n53_8) 
);
defparam n53_s2.INIT=8'h14;
  LUT3 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[9]),
    .I1(n53_8),
    .I2(w_h_count[10]) 
);
defparam n52_s2.INIT=8'h78;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT3 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count_0[11]),
    .I1(ff_half_count_0[12]),
    .I2(n309_12) 
);
defparam n309_s6.INIT=8'h10;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT4 w_screen_pos_x_10_s4 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count_0[9]),
    .I3(ff_half_count_0[10]) 
);
defparam w_screen_pos_x_10_s4.INIT=16'hE01F;
  LUT2 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count_0[11]),
    .I1(n309_12) 
);
defparam w_screen_pos_x_11_s4.INIT=4'h6;
  LUT3 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count_0[11]),
    .I1(n309_12),
    .I2(ff_half_count_0[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=8'hB4;
  LUT3 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s9.INIT=8'h40;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT4 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[6]),
    .I1(w_h_count[8]),
    .I2(w_h_count[7]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s11.INIT=16'h1000;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(n138_5),
    .I3(w_v_count[0]) 
);
defparam n138_s1.INIT=16'h1000;
  LUT3 n380_s1 (
    .F(n380_4),
    .I0(w_v_count[8]),
    .I1(n155_8),
    .I2(w_v_count[9]) 
);
defparam n380_s1.INIT=8'h10;
  LUT3 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[8]),
    .I2(w_screen_pos_y[9]) 
);
defparam n264_s1.INIT=8'h80;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT3 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[4]),
    .I2(w_screen_pos_y[6]) 
);
defparam n264_s3.INIT=8'h80;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(w_screen_pos_y[4]),
    .I2(n264_5),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s3.INIT=16'h4000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT2 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=4'h4;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(ff_interleaving_page_11),
    .I2(ff_blink_counter_3_9),
    .I3(n430_11) 
);
defparam ff_interleaving_page_s4.INIT=16'hD000;
  LUT4 n390_s2 (
    .F(n390_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n390_s2.INIT=16'h827F;
  LUT3 n430_s3 (
    .F(n430_8),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n430_s3.INIT=8'h35;
  LUT4 n429_s3 (
    .F(n429_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n430_11) 
);
defparam n429_s3.INIT=16'h3500;
  LUT4 n428_s3 (
    .F(n428_8),
    .I0(n428_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n428_s3.INIT=16'h03FE;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n427_s3.INIT=8'hAC;
  LUT3 n427_s4 (
    .F(n427_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n427_s4.INIT=8'h01;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(w_vs_end_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT4 n155_s3 (
    .F(n155_8),
    .I0(n155_9),
    .I1(n155_14),
    .I2(n155_11),
    .I3(w_vs_end_7) 
);
defparam n155_s3.INIT=16'h0BBB;
  LUT3 n102_s3 (
    .F(n102_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]) 
);
defparam n102_s3.INIT=8'h80;
  LUT4 n101_s3 (
    .F(n101_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(ff_half_count[3]) 
);
defparam n101_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(n101_8) 
);
defparam n99_s3.INIT=8'h80;
  LUT3 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(n99_8) 
);
defparam n97_s3.INIT=8'h80;
  LUT4 n96_s3 (
    .F(n96_8),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(n99_8) 
);
defparam n96_s3.INIT=16'h8000;
  LUT3 n94_s3 (
    .F(n94_8),
    .I0(ff_half_count_0[9]),
    .I1(ff_half_count_0[10]),
    .I2(n96_8) 
);
defparam n94_s3.INIT=8'h80;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_13) 
);
defparam n56_s3.INIT=16'h8000;
  LUT4 n53_s3 (
    .F(n53_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[8]),
    .I3(n56_8) 
);
defparam n53_s3.INIT=16'h8000;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(n53_8) 
);
defparam n51_s3.INIT=8'h80;
  LUT4 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count_0[9]),
    .I3(ff_half_count_0[10]) 
);
defparam n309_s7.INIT=16'h001F;
  LUT3 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[10]),
    .I1(w_h_count[9]),
    .I2(w_h_count[11]) 
);
defparam w_h_count_end_s12.INIT=8'h40;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[4]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[6]) 
);
defparam ff_v_active_s4.INIT=16'hFE7F;
  LUT4 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]),
    .I2(w_screen_pos_y[3]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s5.INIT=16'h0110;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[2]),
    .I2(ff_blink_counter_3_12),
    .I3(ff_blink_counter_3_13) 
);
defparam ff_blink_counter_3_s6.INIT=16'h1000;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(n430_8),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h3050;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[3]),
    .I2(ff_blink_counter_3_12),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s6.INIT=16'h0FEE;
  LUT4 n428_s4 (
    .F(n428_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n428_s4.INIT=16'h0305;
  LUT4 n155_s4 (
    .F(n155_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n155_s4.INIT=16'hEFF7;
  LUT4 n155_s6 (
    .F(n155_11),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(n155_12) 
);
defparam n155_s6.INIT=16'hF800;
  LUT2 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=4'h1;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_13),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s8.INIT=16'h0001;
  LUT4 n155_s7 (
    .F(n155_12),
    .I0(w_v_count[1]),
    .I1(w_v_count[7]),
    .I2(w_v_count[6]),
    .I3(w_v_count[5]) 
);
defparam n155_s7.INIT=16'h1000;
  LUT4 n430_s5 (
    .F(n430_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n430_s5.INIT=16'h0001;
  LUT4 n155_s8 (
    .F(n155_14),
    .I0(reg_50hz_mode),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(n62_9) 
);
defparam n155_s8.INIT=16'h1000;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s3 (
    .F(n162_9),
    .I0(n380_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s3.INIT=16'h1444;
  LUT3 n452_s2 (
    .F(n452_8),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_11),
    .I2(reg_interleaving_mode) 
);
defparam n452_s2.INIT=8'hDF;
  LUT3 n428_s5 (
    .F(n428_11),
    .I0(n428_8),
    .I1(ff_blink_counter_3_11),
    .I2(reg_interleaving_mode) 
);
defparam n428_s5.INIT=8'h10;
  LUT4 n57_s4 (
    .F(n57_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n57_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n164_s4 (
    .F(n164_10),
    .I0(w_v_count[0]),
    .I1(w_v_count[8]),
    .I2(n155_8),
    .I3(w_v_count[9]) 
);
defparam n164_s4.INIT=16'h5455;
  LUT4 n380_s2 (
    .F(n380_6),
    .I0(w_h_count_end),
    .I1(w_v_count[8]),
    .I2(n155_8),
    .I3(w_v_count[9]) 
);
defparam n380_s2.INIT=16'h0200;
  LUT4 n78_s1 (
    .F(n78_5),
    .I0(w_v_count[0]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam n78_s1.INIT=16'h8000;
  LUT4 n393_s3 (
    .F(n393_9),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n393_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s4 (
    .F(ff_blink_base_3_10),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s4.INIT=8'h8F;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9_0),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count_0[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count_0[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count_0[10]),
    .D(n95_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count_0[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_9),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_field_s1 (
    .Q(ff_field),
    .D(n222_5),
    .CLK(clk85m),
    .CE(n380_6),
    .CLEAR(n36_6) 
);
defparam ff_field_s1.INIT=1'b0;
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n390_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_10),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n391_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_10),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n392_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_10),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n428_11),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n429_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n430_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n452_8),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n393_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV n222_s2 (
    .O(n222_5),
    .I(ff_field) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9_0),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_4colors_mode,
  w_sprite_mode2_6,
  w_sprite_mode2_4,
  n438_7,
  reg_display_on,
  w_4colors_mode_5,
  w_screen_v_active,
  n1370_21,
  n440_5,
  ff_vram_address_16_9,
  n1370_18,
  n878_20,
  n878_19,
  reg_left_mask,
  n88_8,
  w_sprite_mode2_5,
  n317_9,
  n1370_19,
  reg_scroll_planes,
  n88_11,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  w_sprite_mode2_8,
  w_sprite_mode2_7,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_backdrop_color,
  reg_screen_mode,
  w_pixel_pos_y_Z,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  w_screen_mode_vram_valid,
  ff_state_1_7,
  n1350_5,
  n833_27,
  ff_next_vram7_3_8,
  n255_11,
  n833_28,
  ff_screen_h_in_active_12,
  n1634_8,
  n1634_10,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_4colors_mode;
input w_sprite_mode2_6;
input w_sprite_mode2_4;
input n438_7;
input reg_display_on;
input w_4colors_mode_5;
input w_screen_v_active;
input n1370_21;
input n440_5;
input ff_vram_address_16_9;
input n1370_18;
input n878_20;
input n878_19;
input reg_left_mask;
input n88_8;
input w_sprite_mode2_5;
input n317_9;
input n1370_19;
input reg_scroll_planes;
input n88_11;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input w_sprite_mode2_8;
input w_sprite_mode2_7;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [7:0] reg_backdrop_color;
input [4:0] reg_screen_mode;
input [7:0] w_pixel_pos_y_Z;
input [16:6] reg_color_table_base;
input [16:11] reg_pattern_generator_table_base;
output w_screen_mode_vram_valid;
output ff_state_1_7;
output n1350_5;
output n833_27;
output ff_next_vram7_3_8;
output n255_11;
output n833_28;
output ff_screen_h_in_active_12;
output n1634_8;
output n1634_10;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n797_4;
wire n798_4;
wire n799_4;
wire n800_4;
wire n1350_4;
wire n1351_4;
wire n1352_4;
wire n1353_4;
wire n1354_4;
wire n1355_4;
wire n1356_4;
wire n1357_4;
wire n1358_4;
wire n1359_4;
wire n1360_4;
wire n1361_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1373_4;
wire n1374_4;
wire n1375_4;
wire n1376_4;
wire n1377_4;
wire n1382_4;
wire n1383_4;
wire n1384_4;
wire n1385_4;
wire n1390_4;
wire n1391_4;
wire n1392_4;
wire n1393_4;
wire n1398_4;
wire n1399_4;
wire n1400_4;
wire n1401_4;
wire n1402_4;
wire n1403_4;
wire n1404_4;
wire n1405_4;
wire n1634_3;
wire n801_31;
wire n802_30;
wire n803_30;
wire n804_30;
wire n805_23;
wire n806_23;
wire n807_23;
wire n808_23;
wire n833_25;
wire n834_25;
wire n835_25;
wire n836_25;
wire n837_27;
wire n838_24;
wire n839_24;
wire n840_24;
wire n972_16;
wire n973_16;
wire n974_16;
wire n975_16;
wire n976_17;
wire n977_17;
wire n978_17;
wire n979_17;
wire n980_13;
wire n981_13;
wire n982_13;
wire n983_13;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_14;
wire n988_14;
wire n989_14;
wire n990_14;
wire n991_14;
wire n992_15;
wire n993_15;
wire n994_15;
wire n995_15;
wire n996_16;
wire n997_15;
wire n998_15;
wire n999_15;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1011_13;
wire n1012_13;
wire n1013_13;
wire n1014_13;
wire n1015_13;
wire n1342_33;
wire n1343_33;
wire n1344_33;
wire n1345_33;
wire n1346_25;
wire n1347_25;
wire n1348_25;
wire n1349_25;
wire ff_next_vram4_3_6;
wire ff_pattern7_7_5;
wire ff_next_vram3_3_8;
wire ff_screen_h_in_active_9;
wire ff_next_vram6_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram6_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram2_3_9;
wire ff_next_vram4_7_8;
wire ff_next_vram5_7_9;
wire ff_next_vram5_3_9;
wire n179_7;
wire n176_7;
wire n1669_7;
wire n1668_7;
wire n1667_7;
wire n1666_7;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n689_6;
wire n527_6;
wire n139_7;
wire n138_7;
wire n255_9;
wire n1000_16;
wire n1001_16;
wire n1002_16;
wire n1003_16;
wire n1350_6;
wire n1350_7;
wire n1351_5;
wire n1352_5;
wire n1353_5;
wire n1354_6;
wire n1355_6;
wire n1356_6;
wire n1357_6;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_5;
wire n1366_5;
wire n1367_5;
wire n1368_5;
wire n1369_5;
wire n1370_6;
wire n1371_6;
wire n1372_6;
wire n1373_6;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire n1401_5;
wire n1402_6;
wire n1403_6;
wire n1404_6;
wire n1405_6;
wire w_pattern0_3_4;
wire n1634_5;
wire n801_32;
wire n801_33;
wire n801_34;
wire n801_35;
wire n802_31;
wire n802_32;
wire n802_33;
wire n803_31;
wire n803_32;
wire n803_33;
wire n804_31;
wire n804_32;
wire n804_33;
wire n805_24;
wire n805_25;
wire n805_26;
wire n806_24;
wire n806_25;
wire n806_26;
wire n807_24;
wire n807_25;
wire n807_26;
wire n808_24;
wire n808_25;
wire n808_26;
wire n972_17;
wire n973_17;
wire n974_17;
wire n975_17;
wire n976_18;
wire n977_18;
wire n978_18;
wire n979_18;
wire n980_14;
wire n980_15;
wire n981_14;
wire n981_15;
wire n982_14;
wire n982_15;
wire n983_14;
wire n983_15;
wire n984_15;
wire n984_16;
wire n985_15;
wire n985_16;
wire n986_15;
wire n986_16;
wire n987_15;
wire n987_16;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_15;
wire n992_16;
wire n993_16;
wire n994_16;
wire n995_16;
wire n996_17;
wire n997_16;
wire n998_16;
wire n999_16;
wire n1342_34;
wire n1343_34;
wire n1344_34;
wire n1345_34;
wire n1348_26;
wire n1348_27;
wire n1349_26;
wire n1349_27;
wire ff_next_vram0_7_7;
wire ff_next_vram3_7_8;
wire ff_next_vram4_3_7;
wire ff_screen_h_in_active_10;
wire ff_next_vram7_3_9;
wire ff_next_vram2_7_9;
wire ff_next_vram6_7_9;
wire ff_next_vram4_7_9;
wire ff_next_vram4_7_10;
wire ff_next_vram4_7_11;
wire ff_next_vram5_7_10;
wire n181_8;
wire n178_8;
wire n177_8;
wire n705_7;
wire n705_8;
wire n704_7;
wire n704_8;
wire n704_9;
wire n703_7;
wire n703_8;
wire n702_7;
wire n702_8;
wire n701_7;
wire n701_8;
wire n700_7;
wire n700_8;
wire n699_7;
wire n699_8;
wire n699_9;
wire n698_7;
wire n698_8;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_7;
wire n696_8;
wire n696_9;
wire n695_7;
wire n695_8;
wire n695_9;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n693_9;
wire n692_7;
wire n692_8;
wire n691_7;
wire n691_8;
wire n690_7;
wire n690_8;
wire n690_9;
wire n689_7;
wire n689_8;
wire n527_7;
wire n140_9;
wire n255_10;
wire n1350_8;
wire n1350_9;
wire n1351_6;
wire n1352_6;
wire n1353_6;
wire n1354_8;
wire n1354_9;
wire n1355_8;
wire n1355_9;
wire n1356_7;
wire n1356_8;
wire n1357_7;
wire n1357_8;
wire n1358_6;
wire n1359_6;
wire n1360_6;
wire n1360_7;
wire n1361_6;
wire n1362_6;
wire n1362_7;
wire n1363_6;
wire n1363_7;
wire n1364_6;
wire n1364_7;
wire n1365_6;
wire n1365_7;
wire n1366_6;
wire n1366_7;
wire n1367_6;
wire n1367_7;
wire n1368_6;
wire n1368_7;
wire n1369_6;
wire n1370_7;
wire n1374_6;
wire n1375_6;
wire n1376_6;
wire n1377_6;
wire n1378_6;
wire n1378_7;
wire n1379_6;
wire n1379_7;
wire n1380_6;
wire n1380_7;
wire n1381_6;
wire n1381_7;
wire n1382_6;
wire n1383_6;
wire n1384_6;
wire n1385_6;
wire n1386_6;
wire n1386_7;
wire n1387_6;
wire n1387_7;
wire n1388_6;
wire n1388_7;
wire n1389_6;
wire n1389_7;
wire n1390_6;
wire n1391_6;
wire n1392_6;
wire n1392_7;
wire n1393_6;
wire n1394_6;
wire n1394_7;
wire n1395_6;
wire n1395_7;
wire n1396_6;
wire n1396_7;
wire n1397_6;
wire n1397_7;
wire n1398_6;
wire n1399_6;
wire n1400_6;
wire n1401_6;
wire n1402_7;
wire n1402_8;
wire n1403_7;
wire n1403_8;
wire n1404_7;
wire n1404_8;
wire n1405_7;
wire n1405_8;
wire w_pattern0_3_5;
wire n801_36;
wire n801_37;
wire n801_38;
wire n801_39;
wire n802_34;
wire n802_35;
wire n803_34;
wire n803_35;
wire n804_34;
wire n804_35;
wire n805_27;
wire n805_29;
wire n806_27;
wire n806_29;
wire n807_27;
wire n807_29;
wire n808_27;
wire n808_29;
wire n980_16;
wire n981_16;
wire n982_16;
wire n983_16;
wire n984_17;
wire n985_17;
wire n986_17;
wire n987_17;
wire n996_18;
wire n997_17;
wire n998_17;
wire n999_17;
wire n1342_36;
wire n1343_35;
wire n1344_35;
wire n1345_35;
wire n1346_27;
wire n1346_28;
wire n1347_27;
wire n1347_28;
wire n1348_29;
wire n1349_28;
wire ff_pos_x_5_10;
wire ff_next_vram3_7_9;
wire ff_next_vram4_3_8;
wire ff_next_vram3_3_10;
wire ff_screen_h_in_active_11;
wire ff_next_vram7_3_10;
wire ff_next_vram6_7_10;
wire ff_next_vram4_7_12;
wire ff_next_vram5_7_11;
wire n705_9;
wire n705_12;
wire n705_13;
wire n703_9;
wire n703_10;
wire n703_11;
wire n702_9;
wire n702_10;
wire n701_9;
wire n701_10;
wire n700_9;
wire n700_11;
wire n700_12;
wire n699_10;
wire n699_11;
wire n699_12;
wire n699_13;
wire n698_10;
wire n698_11;
wire n698_12;
wire n698_14;
wire n697_10;
wire n697_11;
wire n696_10;
wire n696_11;
wire n695_11;
wire n695_12;
wire n694_11;
wire n694_13;
wire n694_14;
wire n694_15;
wire n693_10;
wire n693_11;
wire n693_12;
wire n692_9;
wire n692_11;
wire n692_12;
wire n692_13;
wire n691_9;
wire n691_10;
wire n691_13;
wire n690_10;
wire n689_9;
wire n689_10;
wire n527_8;
wire n527_9;
wire n255_12;
wire n1350_10;
wire n1351_7;
wire n1352_7;
wire n1353_7;
wire n1354_10;
wire n1358_7;
wire n1359_7;
wire n1361_7;
wire n1362_8;
wire n1362_9;
wire n1363_8;
wire n1364_8;
wire n1365_8;
wire n1369_7;
wire n1370_8;
wire n1374_7;
wire n1375_7;
wire n1376_7;
wire n1377_7;
wire n1378_8;
wire n1378_9;
wire n1379_8;
wire n1380_8;
wire n1381_8;
wire n1382_7;
wire n1383_7;
wire n1384_7;
wire n1385_7;
wire n1386_8;
wire n1386_9;
wire n1387_8;
wire n1388_8;
wire n1390_7;
wire n1391_7;
wire n1393_7;
wire n1394_8;
wire n1394_9;
wire n1395_8;
wire n1396_8;
wire n1397_8;
wire n1398_7;
wire n1399_7;
wire n1400_7;
wire n1401_7;
wire n801_40;
wire n801_41;
wire n802_36;
wire n803_36;
wire n804_36;
wire n805_30;
wire n806_30;
wire n807_30;
wire n808_30;
wire n833_29;
wire n1346_29;
wire n1347_29;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_13;
wire ff_screen_h_in_active_14;
wire n705_14;
wire n705_15;
wire n705_16;
wire n700_14;
wire n700_15;
wire n694_16;
wire n694_17;
wire n693_13;
wire n692_14;
wire n691_14;
wire n690_11;
wire n689_11;
wire n527_10;
wire n527_11;
wire n805_31;
wire n806_31;
wire n807_31;
wire n808_31;
wire n694_19;
wire n690_12;
wire n527_12;
wire n691_16;
wire ff_next_vram1_7_11;
wire n694_21;
wire n694_23;
wire n700_17;
wire ff_next_vram3_3_12;
wire n177_10;
wire n178_10;
wire n180_9;
wire n705_18;
wire n705_20;
wire n727_6;
wire n694_25;
wire n833_31;
wire n808_33;
wire n807_33;
wire n806_33;
wire n805_33;
wire n698_16;
wire n700_19;
wire n701_13;
wire n702_13;
wire n1348_31;
wire n704_13;
wire ff_next_vram0_7_9;
wire n695_14;
wire n698_18;
wire n691_18;
wire n692_16;
wire n704_15;
wire n1347_31;
wire n1346_31;
wire n1003_19;
wire ff_next_vram3_7_11;
wire n1342_38;
wire n1355_11;
wire n1354_12;
wire n1397_10;
wire n1396_10;
wire n1395_10;
wire n1394_11;
wire n1389_9;
wire n1388_10;
wire n1387_10;
wire n1386_11;
wire n1381_10;
wire n1380_10;
wire n1379_10;
wire n1378_11;
wire n1365_10;
wire n1364_10;
wire n1363_10;
wire n1362_11;
wire ff_pos_x_5_14;
wire n1405_10;
wire n1404_10;
wire n1403_10;
wire n1402_10;
wire n1373_8;
wire n1372_8;
wire n1371_8;
wire n1370_10;
wire n1357_10;
wire n1356_10;
wire n1355_13;
wire n1354_14;
wire n181_13;
wire ff_pos_x_5_16;
wire n140_11;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n313_3;
wire n312_2;
wire n311_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n1000_14;
wire n1001_14;
wire n1002_14;
wire n1003_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [1:0] ff_vram_rdata_sel;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT4 n97_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n97_s4.INIT=16'h8000;
  LUT3 n1000_s15 (
    .F(n797_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1000_s15.INIT=8'hCA;
  LUT3 n1001_s14 (
    .F(n798_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1001_s14.INIT=8'hCA;
  LUT3 n1002_s14 (
    .F(n799_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1002_s14.INIT=8'hCA;
  LUT3 n1003_s15 (
    .F(n800_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1003_s15.INIT=8'hCA;
  LUT4 n1350_s1 (
    .F(n1350_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1350_6),
    .I3(n1350_7) 
);
defparam n1350_s1.INIT=16'hF088;
  LUT4 n1351_s1 (
    .F(n1351_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1351_5),
    .I3(n1350_7) 
);
defparam n1351_s1.INIT=16'hF088;
  LUT4 n1352_s1 (
    .F(n1352_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1352_5),
    .I3(n1350_7) 
);
defparam n1352_s1.INIT=16'hF088;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1353_5),
    .I3(n1350_7) 
);
defparam n1353_s1.INIT=16'hF088;
  LUT4 n1354_s1 (
    .F(n1354_4),
    .I0(n1354_14),
    .I1(n1354_6),
    .I2(n1350_7),
    .I3(n1354_12) 
);
defparam n1354_s1.INIT=16'hFF10;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(n1355_13),
    .I1(n1355_6),
    .I2(n1350_7),
    .I3(n1355_11) 
);
defparam n1355_s1.INIT=16'hFF10;
  LUT4 n1356_s1 (
    .F(n1356_4),
    .I0(n1356_10),
    .I1(n1356_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1350_7) 
);
defparam n1356_s1.INIT=16'h11F0;
  LUT4 n1357_s1 (
    .F(n1357_4),
    .I0(n1357_10),
    .I1(n1357_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1350_7) 
);
defparam n1357_s1.INIT=16'h11F0;
  LUT4 n1358_s1 (
    .F(n1358_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1358_5),
    .I3(n1350_7) 
);
defparam n1358_s1.INIT=16'hF088;
  LUT4 n1359_s1 (
    .F(n1359_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1359_5),
    .I3(n1350_7) 
);
defparam n1359_s1.INIT=16'hF088;
  LUT4 n1360_s1 (
    .F(n1360_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1360_5),
    .I3(n1350_7) 
);
defparam n1360_s1.INIT=16'hF088;
  LUT4 n1361_s1 (
    .F(n1361_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1361_5),
    .I3(n1350_7) 
);
defparam n1361_s1.INIT=16'hF088;
  LUT4 n1366_s1 (
    .F(n1366_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1366_5),
    .I3(n1350_7) 
);
defparam n1366_s1.INIT=16'hF088;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1367_5),
    .I3(n1350_7) 
);
defparam n1367_s1.INIT=16'hF088;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1368_5),
    .I3(n1350_7) 
);
defparam n1368_s1.INIT=16'hF088;
  LUT4 n1369_s1 (
    .F(n1369_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1369_5),
    .I3(n1350_7) 
);
defparam n1369_s1.INIT=16'hF088;
  LUT4 n1370_s1 (
    .F(n1370_4),
    .I0(n1370_10),
    .I1(n1370_6),
    .I2(n1350_7),
    .I3(n1354_12) 
);
defparam n1370_s1.INIT=16'hFFE0;
  LUT4 n1371_s1 (
    .F(n1371_4),
    .I0(n1371_8),
    .I1(n1371_6),
    .I2(n1350_7),
    .I3(n1355_11) 
);
defparam n1371_s1.INIT=16'hFFE0;
  LUT4 n1372_s1 (
    .F(n1372_4),
    .I0(n1372_8),
    .I1(n1372_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1350_7) 
);
defparam n1372_s1.INIT=16'hEEF0;
  LUT4 n1373_s1 (
    .F(n1373_4),
    .I0(n1373_8),
    .I1(n1373_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1350_7) 
);
defparam n1373_s1.INIT=16'hEEF0;
  LUT4 n1374_s1 (
    .F(n1374_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1374_5),
    .I3(n1350_7) 
);
defparam n1374_s1.INIT=16'hF088;
  LUT4 n1375_s1 (
    .F(n1375_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1375_5),
    .I3(n1350_7) 
);
defparam n1375_s1.INIT=16'hF088;
  LUT4 n1376_s1 (
    .F(n1376_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1376_5),
    .I3(n1350_7) 
);
defparam n1376_s1.INIT=16'hF088;
  LUT4 n1377_s1 (
    .F(n1377_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1377_5),
    .I3(n1350_7) 
);
defparam n1377_s1.INIT=16'hF088;
  LUT4 n1382_s1 (
    .F(n1382_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1382_5),
    .I3(n1350_7) 
);
defparam n1382_s1.INIT=16'hF088;
  LUT4 n1383_s1 (
    .F(n1383_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1383_5),
    .I3(n1350_7) 
);
defparam n1383_s1.INIT=16'hF088;
  LUT4 n1384_s1 (
    .F(n1384_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1384_5),
    .I3(n1350_7) 
);
defparam n1384_s1.INIT=16'hF088;
  LUT4 n1385_s1 (
    .F(n1385_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1385_5),
    .I3(n1350_7) 
);
defparam n1385_s1.INIT=16'hF088;
  LUT4 n1390_s1 (
    .F(n1390_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1390_5),
    .I3(n1350_7) 
);
defparam n1390_s1.INIT=16'hF088;
  LUT4 n1391_s1 (
    .F(n1391_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1391_5),
    .I3(n1350_7) 
);
defparam n1391_s1.INIT=16'hF088;
  LUT4 n1392_s1 (
    .F(n1392_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1392_5),
    .I3(n1350_7) 
);
defparam n1392_s1.INIT=16'hF088;
  LUT4 n1393_s1 (
    .F(n1393_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1393_5),
    .I3(n1350_7) 
);
defparam n1393_s1.INIT=16'hF088;
  LUT4 n1398_s1 (
    .F(n1398_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1398_5),
    .I3(n1350_7) 
);
defparam n1398_s1.INIT=16'hF088;
  LUT4 n1399_s1 (
    .F(n1399_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1399_5),
    .I3(n1350_7) 
);
defparam n1399_s1.INIT=16'hF088;
  LUT4 n1400_s1 (
    .F(n1400_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1400_5),
    .I3(n1350_7) 
);
defparam n1400_s1.INIT=16'hF088;
  LUT4 n1401_s1 (
    .F(n1401_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1401_5),
    .I3(n1350_7) 
);
defparam n1401_s1.INIT=16'hF088;
  LUT4 n1402_s1 (
    .F(n1402_4),
    .I0(n1402_10),
    .I1(n1402_6),
    .I2(n1350_7),
    .I3(n1354_12) 
);
defparam n1402_s1.INIT=16'hFF10;
  LUT4 n1403_s1 (
    .F(n1403_4),
    .I0(n1403_10),
    .I1(n1403_6),
    .I2(n1350_7),
    .I3(n1355_11) 
);
defparam n1403_s1.INIT=16'hFF10;
  LUT4 n1404_s1 (
    .F(n1404_4),
    .I0(n1404_10),
    .I1(n1404_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1350_7) 
);
defparam n1404_s1.INIT=16'h11F0;
  LUT4 n1405_s1 (
    .F(n1405_4),
    .I0(n1405_10),
    .I1(n1405_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1350_7) 
);
defparam n1405_s1.INIT=16'h11F0;
  LUT4 n1634_s0 (
    .F(n1634_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1634_10),
    .I2(n1634_5),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n1634_s0.INIT=16'h9000;
  LUT4 n801_s23 (
    .F(n801_31),
    .I0(n801_32),
    .I1(n801_33),
    .I2(n801_34),
    .I3(n801_35) 
);
defparam n801_s23.INIT=16'hFFF1;
  LUT4 n802_s22 (
    .F(n802_30),
    .I0(n801_32),
    .I1(n802_31),
    .I2(n802_32),
    .I3(n802_33) 
);
defparam n802_s22.INIT=16'hFFF1;
  LUT4 n803_s22 (
    .F(n803_30),
    .I0(n801_32),
    .I1(n803_31),
    .I2(n803_32),
    .I3(n803_33) 
);
defparam n803_s22.INIT=16'hFFF1;
  LUT4 n804_s22 (
    .F(n804_30),
    .I0(n801_32),
    .I1(n804_31),
    .I2(n804_32),
    .I3(n804_33) 
);
defparam n804_s22.INIT=16'hFFF1;
  LUT4 n805_s19 (
    .F(n805_23),
    .I0(n805_24),
    .I1(n801_32),
    .I2(n805_25),
    .I3(n805_26) 
);
defparam n805_s19.INIT=16'h0E00;
  LUT4 n806_s19 (
    .F(n806_23),
    .I0(n806_24),
    .I1(n801_32),
    .I2(n806_25),
    .I3(n806_26) 
);
defparam n806_s19.INIT=16'h0E00;
  LUT4 n807_s19 (
    .F(n807_23),
    .I0(n807_24),
    .I1(n801_32),
    .I2(n807_25),
    .I3(n807_26) 
);
defparam n807_s19.INIT=16'h0E00;
  LUT4 n808_s19 (
    .F(n808_23),
    .I0(n808_24),
    .I1(n801_32),
    .I2(n808_25),
    .I3(n808_26) 
);
defparam n808_s19.INIT=16'h0E00;
  LUT4 n833_s19 (
    .F(n833_25),
    .I0(ff_next_vram3[7]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n833_27) 
);
defparam n833_s19.INIT=16'hF888;
  LUT4 n834_s19 (
    .F(n834_25),
    .I0(ff_next_vram3[6]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n833_27) 
);
defparam n834_s19.INIT=16'hF888;
  LUT4 n835_s19 (
    .F(n835_25),
    .I0(ff_next_vram3[5]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n833_27) 
);
defparam n835_s19.INIT=16'hF888;
  LUT4 n836_s19 (
    .F(n836_25),
    .I0(ff_next_vram3[4]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n833_27) 
);
defparam n836_s19.INIT=16'hF888;
  LUT3 n837_s23 (
    .F(n837_27),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(n833_27) 
);
defparam n837_s23.INIT=8'hCA;
  LUT3 n838_s20 (
    .F(n838_24),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(n833_27) 
);
defparam n838_s20.INIT=8'hCA;
  LUT3 n839_s20 (
    .F(n839_24),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(n833_27) 
);
defparam n839_s20.INIT=8'hCA;
  LUT3 n840_s20 (
    .F(n840_24),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(n833_27) 
);
defparam n840_s20.INIT=8'hCA;
  LUT3 n972_s12 (
    .F(n972_16),
    .I0(n801_33),
    .I1(n972_17),
    .I2(ff_phase[2]) 
);
defparam n972_s12.INIT=8'h53;
  LUT3 n973_s12 (
    .F(n973_16),
    .I0(n802_31),
    .I1(n973_17),
    .I2(ff_phase[2]) 
);
defparam n973_s12.INIT=8'h53;
  LUT3 n974_s12 (
    .F(n974_16),
    .I0(n803_31),
    .I1(n974_17),
    .I2(ff_phase[2]) 
);
defparam n974_s12.INIT=8'h53;
  LUT3 n975_s12 (
    .F(n975_16),
    .I0(n804_31),
    .I1(n975_17),
    .I2(ff_phase[2]) 
);
defparam n975_s12.INIT=8'h53;
  LUT3 n976_s13 (
    .F(n976_17),
    .I0(n805_24),
    .I1(n976_18),
    .I2(ff_phase[2]) 
);
defparam n976_s13.INIT=8'hA3;
  LUT3 n977_s13 (
    .F(n977_17),
    .I0(n806_24),
    .I1(n977_18),
    .I2(ff_phase[2]) 
);
defparam n977_s13.INIT=8'hA3;
  LUT3 n978_s13 (
    .F(n978_17),
    .I0(n807_24),
    .I1(n978_18),
    .I2(ff_phase[2]) 
);
defparam n978_s13.INIT=8'hA3;
  LUT3 n979_s13 (
    .F(n979_17),
    .I0(n808_24),
    .I1(n979_18),
    .I2(ff_phase[2]) 
);
defparam n979_s13.INIT=8'hA3;
  LUT3 n980_s9 (
    .F(n980_13),
    .I0(n980_14),
    .I1(n980_15),
    .I2(ff_phase[1]) 
);
defparam n980_s9.INIT=8'h53;
  LUT3 n981_s9 (
    .F(n981_13),
    .I0(n981_14),
    .I1(n981_15),
    .I2(ff_phase[1]) 
);
defparam n981_s9.INIT=8'h53;
  LUT3 n982_s9 (
    .F(n982_13),
    .I0(n982_14),
    .I1(n982_15),
    .I2(ff_phase[1]) 
);
defparam n982_s9.INIT=8'h53;
  LUT3 n983_s9 (
    .F(n983_13),
    .I0(n983_14),
    .I1(n983_15),
    .I2(ff_phase[1]) 
);
defparam n983_s9.INIT=8'h53;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n984_15),
    .I1(n984_16),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'h5C;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n985_15),
    .I1(n985_16),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'h5C;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n986_15),
    .I1(n986_16),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'h5C;
  LUT3 n987_s10 (
    .F(n987_14),
    .I0(n987_15),
    .I1(n987_16),
    .I2(ff_phase[1]) 
);
defparam n987_s10.INIT=8'h5C;
  LUT3 n988_s10 (
    .F(n988_14),
    .I0(n801_33),
    .I1(n988_15),
    .I2(ff_phase[1]) 
);
defparam n988_s10.INIT=8'h53;
  LUT3 n989_s10 (
    .F(n989_14),
    .I0(n802_31),
    .I1(n989_15),
    .I2(ff_phase[1]) 
);
defparam n989_s10.INIT=8'h53;
  LUT3 n990_s10 (
    .F(n990_14),
    .I0(n803_31),
    .I1(n990_15),
    .I2(ff_phase[1]) 
);
defparam n990_s10.INIT=8'h53;
  LUT3 n991_s10 (
    .F(n991_14),
    .I0(n804_31),
    .I1(n991_15),
    .I2(ff_phase[1]) 
);
defparam n991_s10.INIT=8'h53;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n805_24),
    .I1(n992_16),
    .I2(ff_phase[1]) 
);
defparam n992_s11.INIT=8'hAC;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(n806_24),
    .I1(n993_16),
    .I2(ff_phase[1]) 
);
defparam n993_s11.INIT=8'hAC;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(n807_24),
    .I1(n994_16),
    .I2(ff_phase[1]) 
);
defparam n994_s11.INIT=8'hAC;
  LUT3 n995_s11 (
    .F(n995_15),
    .I0(n808_24),
    .I1(n995_16),
    .I2(ff_phase[1]) 
);
defparam n995_s11.INIT=8'hAC;
  LUT3 n996_s12 (
    .F(n996_16),
    .I0(n996_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n996_s12.INIT=8'hC5;
  LUT3 n997_s11 (
    .F(n997_15),
    .I0(n997_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n997_s11.INIT=8'hC5;
  LUT3 n998_s11 (
    .F(n998_15),
    .I0(n998_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n998_s11.INIT=8'hC5;
  LUT3 n999_s11 (
    .F(n999_15),
    .I0(n999_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n999_s11.INIT=8'hC5;
  LUT4 n1004_s9 (
    .F(n1004_13),
    .I0(ff_next_vram6[7]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n1004_s9.INIT=16'hF088;
  LUT4 n1005_s9 (
    .F(n1005_13),
    .I0(ff_next_vram6[6]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1005_s9.INIT=16'hF088;
  LUT4 n1006_s9 (
    .F(n1006_13),
    .I0(ff_next_vram6[5]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1006_s9.INIT=16'hF088;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(ff_next_vram6[4]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF088;
  LUT3 n1008_s9 (
    .F(n1008_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1008_s9.INIT=8'hCA;
  LUT3 n1009_s9 (
    .F(n1009_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1009_s9.INIT=8'hCA;
  LUT3 n1010_s9 (
    .F(n1010_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1010_s9.INIT=8'hCA;
  LUT3 n1011_s9 (
    .F(n1011_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1011_s9.INIT=8'hCA;
  LUT4 n1012_s9 (
    .F(n1012_13),
    .I0(ff_next_vram7[7]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1012_s9.INIT=16'hF088;
  LUT4 n1013_s9 (
    .F(n1013_13),
    .I0(ff_next_vram7[6]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1013_s9.INIT=16'hF088;
  LUT4 n1014_s9 (
    .F(n1014_13),
    .I0(ff_next_vram7[5]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1014_s9.INIT=16'hF088;
  LUT4 n1015_s9 (
    .F(n1015_13),
    .I0(ff_next_vram7[4]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1015_s9.INIT=16'hF088;
  LUT4 n1342_s23 (
    .F(n1342_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1342_34),
    .I3(n1342_38) 
);
defparam n1342_s23.INIT=16'h0F88;
  LUT4 n1343_s23 (
    .F(n1343_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1343_34),
    .I3(n1342_38) 
);
defparam n1343_s23.INIT=16'h0F88;
  LUT4 n1344_s23 (
    .F(n1344_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1344_34),
    .I3(n1342_38) 
);
defparam n1344_s23.INIT=16'h0F88;
  LUT4 n1345_s23 (
    .F(n1345_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1345_34),
    .I3(n1342_38) 
);
defparam n1345_s23.INIT=16'h0F88;
  LUT4 n1346_s21 (
    .F(n1346_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1346_31),
    .I3(n1342_38) 
);
defparam n1346_s21.INIT=16'h0F44;
  LUT4 n1347_s21 (
    .F(n1347_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1347_31),
    .I3(n1342_38) 
);
defparam n1347_s21.INIT=16'h0F44;
  LUT4 n1348_s21 (
    .F(n1348_25),
    .I0(n1348_26),
    .I1(n1348_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1342_38) 
);
defparam n1348_s21.INIT=16'hEEF0;
  LUT4 n1349_s21 (
    .F(n1349_25),
    .I0(n1349_26),
    .I1(n1349_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1342_38) 
);
defparam n1349_s21.INIT=16'hEEF0;
  LUT3 ff_next_vram4_3_s2 (
    .F(ff_next_vram4_3_6),
    .I0(n833_31),
    .I1(ff_next_vram4_7_8),
    .I2(ff_next_vram4_3_7) 
);
defparam ff_next_vram4_3_s2.INIT=8'hC4;
  LUT4 ff_pattern0_7_s2 (
    .F(ff_pattern7_7_5),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam ff_pattern0_7_s2.INIT=16'h4000;
  LUT2 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=4'h8;
  LUT3 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_state_1_7),
    .I1(ff_screen_h_in_active_10),
    .I2(n255_9) 
);
defparam ff_screen_h_in_active_s4.INIT=8'h2F;
  LUT3 ff_next_vram7_3_s2 (
    .F(ff_next_vram6_3_7),
    .I0(ff_next_vram7_3_8),
    .I1(ff_phase[0]),
    .I2(ff_next_vram7_3_9) 
);
defparam ff_next_vram7_3_s2.INIT=8'hE0;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(w_sprite_mode2_6),
    .I1(ff_next_vram3_3_12),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_7_s3.INIT=16'h3500;
  LUT3 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(w_sprite_mode2_6),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_7_s3.INIT=8'hD0;
  LUT4 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_8),
    .I0(ff_phase[0]),
    .I1(ff_next_vram6_7_9),
    .I2(w_sprite_mode2_4),
    .I3(ff_next_vram7_3_9) 
);
defparam ff_next_vram6_7_s3.INIT=16'hBF00;
  LUT3 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(ff_phase[1]),
    .I1(ff_next_vram3_3_12),
    .I2(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_3_s4.INIT=8'h60;
  LUT3 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(ff_next_vram3_3_12),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_3_s4.INIT=8'hE0;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(ff_next_vram4_7_9),
    .I1(ff_phase[1]),
    .I2(ff_next_vram4_7_10),
    .I3(ff_next_vram4_7_11) 
);
defparam ff_next_vram4_7_s4.INIT=16'h1000;
  LUT4 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(ff_phase[0]),
    .I1(ff_next_vram6_7_9),
    .I2(w_sprite_mode2_4),
    .I3(ff_next_vram5_7_10) 
);
defparam ff_next_vram5_7_s4.INIT=16'h00BF;
  LUT4 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(ff_phase[2]),
    .I1(ff_next_vram7_3_8),
    .I2(ff_phase[0]),
    .I3(ff_next_vram5_7_10) 
);
defparam ff_next_vram5_3_s4.INIT=16'h00FE;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n181_8),
    .I3(ff_pos_x[2]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT4 n176_s2 (
    .F(n176_7),
    .I0(ff_pos_x[4]),
    .I1(n177_8),
    .I2(n181_8),
    .I3(ff_pos_x[5]) 
);
defparam n176_s2.INIT=16'h0708;
  LUT4 n1669_s2 (
    .F(n1669_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1634_10) 
);
defparam n1669_s2.INIT=16'hCA00;
  LUT4 n1668_s2 (
    .F(n1668_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1634_10) 
);
defparam n1668_s2.INIT=16'hCA00;
  LUT4 n1667_s2 (
    .F(n1667_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1634_10) 
);
defparam n1667_s2.INIT=16'hCA00;
  LUT4 n1666_s2 (
    .F(n1666_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1634_10) 
);
defparam n1666_s2.INIT=16'hCA00;
  LUT3 n705_s1 (
    .F(n705_6),
    .I0(n705_7),
    .I1(n705_8),
    .I2(n438_7) 
);
defparam n705_s1.INIT=8'h70;
  LUT4 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n704_9),
    .I3(n438_7) 
);
defparam n704_s1.INIT=16'hEF00;
  LUT3 n703_s1 (
    .F(n703_6),
    .I0(n703_7),
    .I1(n703_8),
    .I2(n438_7) 
);
defparam n703_s1.INIT=8'h70;
  LUT3 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(n702_8),
    .I2(n438_7) 
);
defparam n702_s1.INIT=8'h70;
  LUT3 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(n701_8),
    .I2(n438_7) 
);
defparam n701_s1.INIT=8'h70;
  LUT4 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(ff_next_vram0[2]),
    .I2(n700_8),
    .I3(n438_7) 
);
defparam n700_s1.INIT=16'h4F00;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n699_9),
    .I3(n438_7) 
);
defparam n699_s1.INIT=16'hEF00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(ff_next_vram0_7_7),
    .I2(n698_8),
    .I3(n438_7) 
);
defparam n698_s1.INIT=16'h4F00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n438_7) 
);
defparam n697_s1.INIT=16'hEF00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_7),
    .I1(n696_8),
    .I2(n696_9),
    .I3(n438_7) 
);
defparam n696_s1.INIT=16'hEF00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_8),
    .I2(n695_9),
    .I3(n438_7) 
);
defparam n695_s1.INIT=16'hEF00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n438_7) 
);
defparam n694_s1.INIT=16'hEF00;
  LUT4 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n693_8),
    .I2(n693_9),
    .I3(n438_7) 
);
defparam n693_s1.INIT=16'hEF00;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(ff_next_vram0_7_7),
    .I2(n692_8),
    .I3(n438_7) 
);
defparam n692_s1.INIT=16'h4F00;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(ff_next_vram0_7_7),
    .I2(n691_8),
    .I3(n438_7) 
);
defparam n691_s1.INIT=16'h4F00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_7),
    .I1(n690_8),
    .I2(n690_9),
    .I3(n438_7) 
);
defparam n690_s1.INIT=16'hEF00;
  LUT3 n689_s1 (
    .F(n689_6),
    .I0(n689_7),
    .I1(n689_8),
    .I2(n438_7) 
);
defparam n689_s1.INIT=8'h70;
  LUT4 n527_s1 (
    .F(n527_6),
    .I0(n527_7),
    .I1(reg_display_on),
    .I2(n1350_7),
    .I3(n438_7) 
);
defparam n527_s1.INIT=16'h8000;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n140_9) 
);
defparam n139_s2.INIT=8'h60;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n140_9) 
);
defparam n138_s2.INIT=16'h7800;
  LUT4 n255_s4 (
    .F(n255_9),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(n255_10),
    .I3(n255_11) 
);
defparam n255_s4.INIT=16'hFEFF;
  LUT3 n1000_s14 (
    .F(n1000_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n1000_s14.INIT=8'hCA;
  LUT3 n1001_s13 (
    .F(n1001_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n1001_s13.INIT=8'hCA;
  LUT3 n1002_s13 (
    .F(n1002_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n1002_s13.INIT=8'hCA;
  LUT3 n1003_s14 (
    .F(n1003_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n1003_s14.INIT=8'hCA;
  LUT4 n1350_s2 (
    .F(n1350_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_4colors_mode_5) 
);
defparam n1350_s2.INIT=16'h8000;
  LUT3 n1350_s3 (
    .F(n1350_6),
    .I0(ff_pattern1[7]),
    .I1(n1350_8),
    .I2(n1350_9) 
);
defparam n1350_s3.INIT=8'h3A;
  LUT2 n1350_s4 (
    .F(n1350_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1350_s4.INIT=4'h8;
  LUT3 n1351_s2 (
    .F(n1351_5),
    .I0(ff_pattern1[6]),
    .I1(n1351_6),
    .I2(n1350_9) 
);
defparam n1351_s2.INIT=8'h3A;
  LUT3 n1352_s2 (
    .F(n1352_5),
    .I0(ff_pattern1[5]),
    .I1(n1352_6),
    .I2(n1350_9) 
);
defparam n1352_s2.INIT=8'h3A;
  LUT3 n1353_s2 (
    .F(n1353_5),
    .I0(ff_pattern1[4]),
    .I1(n1353_6),
    .I2(n1350_9) 
);
defparam n1353_s2.INIT=8'h3A;
  LUT4 n1354_s3 (
    .F(n1354_6),
    .I0(n1354_8),
    .I1(n1354_9),
    .I2(ff_next_vram3_7_8),
    .I3(n1350_9) 
);
defparam n1354_s3.INIT=16'hA300;
  LUT4 n1355_s3 (
    .F(n1355_6),
    .I0(n1355_8),
    .I1(n1355_9),
    .I2(ff_next_vram3_7_8),
    .I3(n1350_9) 
);
defparam n1355_s3.INIT=16'hA300;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(n1356_7),
    .I1(n1356_8),
    .I2(ff_next_vram3_7_8),
    .I3(n1350_9) 
);
defparam n1356_s3.INIT=16'hA300;
  LUT4 n1357_s3 (
    .F(n1357_6),
    .I0(n1357_7),
    .I1(n1357_8),
    .I2(ff_next_vram3_7_8),
    .I3(n1350_9) 
);
defparam n1357_s3.INIT=16'hAC00;
  LUT3 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(ff_pattern2[7]),
    .I2(n1350_9) 
);
defparam n1358_s2.INIT=8'h5C;
  LUT3 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(ff_pattern2[6]),
    .I2(n1350_9) 
);
defparam n1359_s2.INIT=8'h5C;
  LUT4 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(n1360_7),
    .I2(ff_pattern2[5]),
    .I3(n1350_9) 
);
defparam n1360_s2.INIT=16'hEEF0;
  LUT3 n1361_s2 (
    .F(n1361_5),
    .I0(n1361_6),
    .I1(ff_pattern2[4]),
    .I2(n1350_9) 
);
defparam n1361_s2.INIT=8'h5C;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(n1362_6),
    .I1(n1362_7),
    .I2(ff_pattern2[3]),
    .I3(n1350_9) 
);
defparam n1362_s2.INIT=16'hEE0F;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(n1363_6),
    .I1(n1363_7),
    .I2(ff_pattern2[2]),
    .I3(n1350_9) 
);
defparam n1363_s2.INIT=16'hEE0F;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(n1364_6),
    .I1(n1364_7),
    .I2(ff_pattern2[1]),
    .I3(n1350_9) 
);
defparam n1364_s2.INIT=16'hEEF0;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(n1365_6),
    .I1(n1365_7),
    .I2(ff_pattern2[0]),
    .I3(n1350_9) 
);
defparam n1365_s2.INIT=16'hEEF0;
  LUT4 n1366_s2 (
    .F(n1366_5),
    .I0(n1366_6),
    .I1(n1366_7),
    .I2(ff_pattern3[7]),
    .I3(n1350_9) 
);
defparam n1366_s2.INIT=16'hEEF0;
  LUT4 n1367_s2 (
    .F(n1367_5),
    .I0(n1367_6),
    .I1(n1367_7),
    .I2(ff_pattern3[6]),
    .I3(n1350_9) 
);
defparam n1367_s2.INIT=16'hEEF0;
  LUT4 n1368_s2 (
    .F(n1368_5),
    .I0(n1368_6),
    .I1(n1368_7),
    .I2(ff_pattern3[5]),
    .I3(n1350_9) 
);
defparam n1368_s2.INIT=16'hEEF0;
  LUT3 n1369_s2 (
    .F(n1369_5),
    .I0(n1369_6),
    .I1(ff_pattern3[4]),
    .I2(n1350_9) 
);
defparam n1369_s2.INIT=8'h5C;
  LUT4 n1370_s3 (
    .F(n1370_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1370_7),
    .I3(n1350_9) 
);
defparam n1370_s3.INIT=16'hCA00;
  LUT4 n1371_s3 (
    .F(n1371_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1370_7),
    .I3(n1350_9) 
);
defparam n1371_s3.INIT=16'hCA00;
  LUT4 n1372_s3 (
    .F(n1372_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1370_7),
    .I3(n1350_9) 
);
defparam n1372_s3.INIT=16'hCA00;
  LUT4 n1373_s3 (
    .F(n1373_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1370_7),
    .I3(n1350_9) 
);
defparam n1373_s3.INIT=16'hCA00;
  LUT3 n1374_s2 (
    .F(n1374_5),
    .I0(ff_pattern4[7]),
    .I1(n1374_6),
    .I2(n1350_9) 
);
defparam n1374_s2.INIT=8'h3A;
  LUT3 n1375_s2 (
    .F(n1375_5),
    .I0(ff_pattern4[6]),
    .I1(n1375_6),
    .I2(n1350_9) 
);
defparam n1375_s2.INIT=8'h3A;
  LUT3 n1376_s2 (
    .F(n1376_5),
    .I0(ff_pattern4[5]),
    .I1(n1376_6),
    .I2(n1350_9) 
);
defparam n1376_s2.INIT=8'h3A;
  LUT3 n1377_s2 (
    .F(n1377_5),
    .I0(ff_pattern4[4]),
    .I1(n1377_6),
    .I2(n1350_9) 
);
defparam n1377_s2.INIT=8'h3A;
  LUT4 n1378_s2 (
    .F(n1378_5),
    .I0(n1378_6),
    .I1(n1378_7),
    .I2(ff_pattern4[3]),
    .I3(n1350_9) 
);
defparam n1378_s2.INIT=16'hEE0F;
  LUT4 n1379_s2 (
    .F(n1379_5),
    .I0(n1379_6),
    .I1(n1379_7),
    .I2(ff_pattern4[2]),
    .I3(n1350_9) 
);
defparam n1379_s2.INIT=16'hEE0F;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(n1380_6),
    .I1(n1380_7),
    .I2(ff_pattern4[1]),
    .I3(n1350_9) 
);
defparam n1380_s2.INIT=16'hEEF0;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_7),
    .I2(ff_pattern4[0]),
    .I3(n1350_9) 
);
defparam n1381_s2.INIT=16'hEEF0;
  LUT3 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(ff_pattern5[7]),
    .I2(n1350_9) 
);
defparam n1382_s2.INIT=8'h5C;
  LUT3 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(ff_pattern5[6]),
    .I2(n1350_9) 
);
defparam n1383_s2.INIT=8'h5C;
  LUT3 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(ff_pattern5[5]),
    .I2(n1350_9) 
);
defparam n1384_s2.INIT=8'h5C;
  LUT3 n1385_s2 (
    .F(n1385_5),
    .I0(n1385_6),
    .I1(ff_pattern5[4]),
    .I2(n1350_9) 
);
defparam n1385_s2.INIT=8'h5C;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(n1386_6),
    .I1(n1386_7),
    .I2(ff_pattern5[3]),
    .I3(n1350_9) 
);
defparam n1386_s2.INIT=16'hEE0F;
  LUT4 n1387_s2 (
    .F(n1387_5),
    .I0(n1387_6),
    .I1(n1387_7),
    .I2(ff_pattern5[2]),
    .I3(n1350_9) 
);
defparam n1387_s2.INIT=16'hEE0F;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(n1388_6),
    .I1(n1388_7),
    .I2(ff_pattern5[1]),
    .I3(n1350_9) 
);
defparam n1388_s2.INIT=16'hEEF0;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_6),
    .I1(n1389_7),
    .I2(ff_pattern5[0]),
    .I3(n1350_9) 
);
defparam n1389_s2.INIT=16'hEEF0;
  LUT3 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_6),
    .I1(ff_pattern6[7]),
    .I2(n1350_9) 
);
defparam n1390_s2.INIT=8'h5C;
  LUT3 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(ff_pattern6[6]),
    .I2(n1350_9) 
);
defparam n1391_s2.INIT=8'h5C;
  LUT4 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(n1392_7),
    .I2(ff_pattern6[5]),
    .I3(n1350_9) 
);
defparam n1392_s2.INIT=16'hEEF0;
  LUT3 n1393_s2 (
    .F(n1393_5),
    .I0(n1393_6),
    .I1(ff_pattern6[4]),
    .I2(n1350_9) 
);
defparam n1393_s2.INIT=8'h5C;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(n1394_6),
    .I1(n1394_7),
    .I2(ff_pattern6[3]),
    .I3(n1350_9) 
);
defparam n1394_s2.INIT=16'hEE0F;
  LUT4 n1395_s2 (
    .F(n1395_5),
    .I0(n1395_6),
    .I1(n1395_7),
    .I2(ff_pattern6[2]),
    .I3(n1350_9) 
);
defparam n1395_s2.INIT=16'hEE0F;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(n1396_6),
    .I1(n1396_7),
    .I2(ff_pattern6[1]),
    .I3(n1350_9) 
);
defparam n1396_s2.INIT=16'hEEF0;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_7),
    .I2(ff_pattern6[0]),
    .I3(n1350_9) 
);
defparam n1397_s2.INIT=16'hEEF0;
  LUT3 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(ff_pattern7[7]),
    .I2(n1350_9) 
);
defparam n1398_s2.INIT=8'h5C;
  LUT3 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(ff_pattern7[6]),
    .I2(n1350_9) 
);
defparam n1399_s2.INIT=8'h5C;
  LUT3 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(ff_pattern7[5]),
    .I2(n1350_9) 
);
defparam n1400_s2.INIT=8'h5C;
  LUT3 n1401_s2 (
    .F(n1401_5),
    .I0(n1401_6),
    .I1(ff_pattern7[4]),
    .I2(n1350_9) 
);
defparam n1401_s2.INIT=8'h5C;
  LUT4 n1402_s3 (
    .F(n1402_6),
    .I0(n1402_7),
    .I1(n1402_8),
    .I2(ff_next_vram3_7_8),
    .I3(n1350_9) 
);
defparam n1402_s3.INIT=16'hA300;
  LUT4 n1403_s3 (
    .F(n1403_6),
    .I0(n1403_7),
    .I1(n1403_8),
    .I2(ff_next_vram3_7_8),
    .I3(n1350_9) 
);
defparam n1403_s3.INIT=16'hA300;
  LUT4 n1404_s3 (
    .F(n1404_6),
    .I0(n1404_7),
    .I1(n1404_8),
    .I2(ff_next_vram3_7_8),
    .I3(n1350_9) 
);
defparam n1404_s3.INIT=16'hA300;
  LUT4 n1405_s3 (
    .F(n1405_6),
    .I0(n1405_7),
    .I1(n1405_8),
    .I2(ff_next_vram3_7_8),
    .I3(n1350_9) 
);
defparam n1405_s3.INIT=16'hAC00;
  LUT2 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(w_pattern0_3_5),
    .I1(reg_display_on) 
);
defparam w_pattern0_3_s1.INIT=4'h4;
  LUT2 n1634_s2 (
    .F(n1634_5),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]) 
);
defparam n1634_s2.INIT=4'h8;
  LUT2 n801_s24 (
    .F(n801_32),
    .I0(reg_screen_mode[1]),
    .I1(n801_36) 
);
defparam n801_s24.INIT=4'h1;
  LUT4 n801_s25 (
    .F(n801_33),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n801_37) 
);
defparam n801_s25.INIT=16'h5F30;
  LUT4 n801_s26 (
    .F(n801_34),
    .I0(n801_38),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n801_39),
    .I3(w_sprite_mode2_4) 
);
defparam n801_s26.INIT=16'hCA00;
  LUT4 n801_s27 (
    .F(n801_35),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram4_3_7) 
);
defparam n801_s27.INIT=16'hCA00;
  LUT4 n802_s23 (
    .F(n802_31),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n802_34) 
);
defparam n802_s23.INIT=16'h5F30;
  LUT4 n802_s24 (
    .F(n802_32),
    .I0(n802_35),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n801_39),
    .I3(w_sprite_mode2_4) 
);
defparam n802_s24.INIT=16'hCA00;
  LUT4 n802_s25 (
    .F(n802_33),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram4_3_7) 
);
defparam n802_s25.INIT=16'hCA00;
  LUT4 n803_s23 (
    .F(n803_31),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n803_34) 
);
defparam n803_s23.INIT=16'h5F30;
  LUT4 n803_s24 (
    .F(n803_32),
    .I0(n803_35),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n801_39),
    .I3(w_sprite_mode2_4) 
);
defparam n803_s24.INIT=16'hCA00;
  LUT4 n803_s25 (
    .F(n803_33),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram4_3_7) 
);
defparam n803_s25.INIT=16'hCA00;
  LUT4 n804_s23 (
    .F(n804_31),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n804_34) 
);
defparam n804_s23.INIT=16'h5F30;
  LUT4 n804_s24 (
    .F(n804_32),
    .I0(n804_35),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n801_39),
    .I3(w_sprite_mode2_4) 
);
defparam n804_s24.INIT=16'hCA00;
  LUT4 n804_s25 (
    .F(n804_33),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram4_3_7) 
);
defparam n804_s25.INIT=16'hCA00;
  LUT4 n805_s20 (
    .F(n805_24),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n805_27) 
);
defparam n805_s20.INIT=16'hC0AF;
  LUT4 n805_s21 (
    .F(n805_25),
    .I0(n805_33),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(n801_39),
    .I3(w_sprite_mode2_4) 
);
defparam n805_s21.INIT=16'h3500;
  LUT4 n805_s22 (
    .F(n805_26),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(n1370_21),
    .I2(n805_29),
    .I3(ff_next_vram4_3_7) 
);
defparam n805_s22.INIT=16'h0BBB;
  LUT4 n806_s20 (
    .F(n806_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n806_27) 
);
defparam n806_s20.INIT=16'hC0AF;
  LUT4 n806_s21 (
    .F(n806_25),
    .I0(n806_33),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(n801_39),
    .I3(w_sprite_mode2_4) 
);
defparam n806_s21.INIT=16'h3500;
  LUT4 n806_s22 (
    .F(n806_26),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(n1370_21),
    .I2(n806_29),
    .I3(ff_next_vram4_3_7) 
);
defparam n806_s22.INIT=16'h0BBB;
  LUT4 n807_s20 (
    .F(n807_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n807_27) 
);
defparam n807_s20.INIT=16'hC0AF;
  LUT4 n807_s21 (
    .F(n807_25),
    .I0(n807_33),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(n801_39),
    .I3(w_sprite_mode2_4) 
);
defparam n807_s21.INIT=16'h3500;
  LUT4 n807_s22 (
    .F(n807_26),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(n1370_21),
    .I2(n807_29),
    .I3(ff_next_vram4_3_7) 
);
defparam n807_s22.INIT=16'h0BBB;
  LUT4 n808_s20 (
    .F(n808_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n808_27) 
);
defparam n808_s20.INIT=16'hC0AF;
  LUT4 n808_s21 (
    .F(n808_25),
    .I0(n808_33),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(n801_39),
    .I3(w_sprite_mode2_4) 
);
defparam n808_s21.INIT=16'h3500;
  LUT4 n808_s22 (
    .F(n808_26),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(n1370_21),
    .I2(n808_29),
    .I3(ff_next_vram4_3_7) 
);
defparam n808_s22.INIT=16'h0BBB;
  LUT4 n833_s21 (
    .F(n833_27),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n833_s21.INIT=16'h1000;
  LUT4 n972_s13 (
    .F(n972_17),
    .I0(ff_next_vram5[7]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n972_s13.INIT=16'h0F77;
  LUT4 n973_s13 (
    .F(n973_17),
    .I0(ff_next_vram5[6]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n973_s13.INIT=16'h0F77;
  LUT4 n974_s13 (
    .F(n974_17),
    .I0(ff_next_vram5[5]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n974_s13.INIT=16'h0F77;
  LUT4 n975_s13 (
    .F(n975_17),
    .I0(ff_next_vram5[4]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n975_s13.INIT=16'h0F77;
  LUT3 n976_s14 (
    .F(n976_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n976_s14.INIT=8'h35;
  LUT3 n977_s14 (
    .F(n977_18),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n977_s14.INIT=8'h35;
  LUT3 n978_s14 (
    .F(n978_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n978_s14.INIT=8'h35;
  LUT3 n979_s14 (
    .F(n979_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n979_s14.INIT=8'h35;
  LUT3 n980_s10 (
    .F(n980_14),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[7]),
    .I2(n980_16) 
);
defparam n980_s10.INIT=8'h70;
  LUT4 n980_s11 (
    .F(n980_15),
    .I0(ff_next_vram2[7]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n833_27) 
);
defparam n980_s11.INIT=16'h0777;
  LUT3 n981_s10 (
    .F(n981_14),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[6]),
    .I2(n981_16) 
);
defparam n981_s10.INIT=8'h70;
  LUT4 n981_s11 (
    .F(n981_15),
    .I0(ff_next_vram2[6]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n833_27) 
);
defparam n981_s11.INIT=16'h0777;
  LUT3 n982_s10 (
    .F(n982_14),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[5]),
    .I2(n982_16) 
);
defparam n982_s10.INIT=8'h70;
  LUT4 n982_s11 (
    .F(n982_15),
    .I0(ff_next_vram2[5]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n833_27) 
);
defparam n982_s11.INIT=16'h0777;
  LUT3 n983_s10 (
    .F(n983_14),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[4]),
    .I2(n983_16) 
);
defparam n983_s10.INIT=8'h70;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(ff_next_vram2[4]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n833_27) 
);
defparam n983_s11.INIT=16'h0777;
  LUT3 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[3]),
    .I2(n984_17) 
);
defparam n984_s11.INIT=8'h70;
  LUT3 n984_s12 (
    .F(n984_16),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n833_27) 
);
defparam n984_s12.INIT=8'hCA;
  LUT3 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[2]),
    .I2(n985_17) 
);
defparam n985_s11.INIT=8'h70;
  LUT3 n985_s12 (
    .F(n985_16),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n833_27) 
);
defparam n985_s12.INIT=8'hCA;
  LUT3 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[1]),
    .I2(n986_17) 
);
defparam n986_s11.INIT=8'h70;
  LUT3 n986_s12 (
    .F(n986_16),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n833_27) 
);
defparam n986_s12.INIT=8'hCA;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[0]),
    .I2(n987_17) 
);
defparam n987_s11.INIT=8'h70;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n833_27) 
);
defparam n987_s12.INIT=8'hCA;
  LUT4 n988_s11 (
    .F(n988_15),
    .I0(ff_next_vram1[7]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(n833_27) 
);
defparam n988_s11.INIT=16'h0777;
  LUT4 n989_s11 (
    .F(n989_15),
    .I0(ff_next_vram1[6]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(n833_27) 
);
defparam n989_s11.INIT=16'h0777;
  LUT4 n990_s11 (
    .F(n990_15),
    .I0(ff_next_vram1[5]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(n833_27) 
);
defparam n990_s11.INIT=16'h0777;
  LUT4 n991_s11 (
    .F(n991_15),
    .I0(ff_next_vram1[4]),
    .I1(n833_31),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(n833_27) 
);
defparam n991_s11.INIT=16'h0777;
  LUT3 n992_s12 (
    .F(n992_16),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(n833_27) 
);
defparam n992_s12.INIT=8'hCA;
  LUT3 n993_s12 (
    .F(n993_16),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(n833_27) 
);
defparam n993_s12.INIT=8'hCA;
  LUT3 n994_s12 (
    .F(n994_16),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(n833_27) 
);
defparam n994_s12.INIT=8'hCA;
  LUT3 n995_s12 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(n833_27) 
);
defparam n995_s12.INIT=8'hCA;
  LUT4 n996_s13 (
    .F(n996_17),
    .I0(ff_next_vram4[7]),
    .I1(n801_36),
    .I2(n996_18),
    .I3(ff_next_vram3_7_8) 
);
defparam n996_s13.INIT=16'h7077;
  LUT4 n997_s12 (
    .F(n997_16),
    .I0(ff_next_vram4[6]),
    .I1(n801_36),
    .I2(n997_17),
    .I3(ff_next_vram3_7_8) 
);
defparam n997_s12.INIT=16'h7077;
  LUT4 n998_s12 (
    .F(n998_16),
    .I0(ff_next_vram4[5]),
    .I1(n801_36),
    .I2(n998_17),
    .I3(ff_next_vram3_7_8) 
);
defparam n998_s12.INIT=16'h7077;
  LUT4 n999_s12 (
    .F(n999_16),
    .I0(ff_next_vram4[4]),
    .I1(n801_36),
    .I2(n999_17),
    .I3(ff_next_vram3_7_8) 
);
defparam n999_s12.INIT=16'h7077;
  LUT4 n1342_s24 (
    .F(n1342_34),
    .I0(ff_next_vram7[7]),
    .I1(ff_next_vram3_3_12),
    .I2(n1342_36),
    .I3(ff_next_vram4_3_7) 
);
defparam n1342_s24.INIT=16'h0777;
  LUT4 n1343_s24 (
    .F(n1343_34),
    .I0(ff_next_vram7[6]),
    .I1(ff_next_vram3_3_12),
    .I2(n1343_35),
    .I3(ff_next_vram4_3_7) 
);
defparam n1343_s24.INIT=16'h0777;
  LUT4 n1344_s24 (
    .F(n1344_34),
    .I0(ff_next_vram7[5]),
    .I1(ff_next_vram3_3_12),
    .I2(n1344_35),
    .I3(ff_next_vram4_3_7) 
);
defparam n1344_s24.INIT=16'h0777;
  LUT4 n1345_s24 (
    .F(n1345_34),
    .I0(ff_next_vram7[4]),
    .I1(ff_next_vram3_3_12),
    .I2(n1345_35),
    .I3(ff_next_vram4_3_7) 
);
defparam n1345_s24.INIT=16'h0777;
  LUT4 n1348_s22 (
    .F(n1348_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1348_31),
    .I3(ff_next_vram3_7_8) 
);
defparam n1348_s22.INIT=16'hAC00;
  LUT4 n1348_s23 (
    .F(n1348_27),
    .I0(ff_next_vram7[1]),
    .I1(n1348_29),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1348_s23.INIT=16'h0A03;
  LUT4 n1349_s22 (
    .F(n1349_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1348_31),
    .I3(ff_next_vram3_7_8) 
);
defparam n1349_s22.INIT=16'hAC00;
  LUT4 n1349_s23 (
    .F(n1349_27),
    .I0(ff_next_vram7[0]),
    .I1(n1349_28),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1349_s23.INIT=16'h0A0C;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT2 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_8),
    .I0(ff_next_vram3_7_9),
    .I1(reg_screen_mode[4]) 
);
defparam ff_next_vram3_7_s4.INIT=4'h1;
  LUT3 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_7),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram4_3_8) 
);
defparam ff_next_vram4_3_s3.INIT=8'h40;
  LUT3 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_pos_x_5_10),
    .I2(ff_screen_h_in_active_12) 
);
defparam ff_screen_h_in_active_s5.INIT=8'h35;
  LUT4 ff_next_vram7_3_s3 (
    .F(ff_next_vram7_3_8),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_4colors_mode_5) 
);
defparam ff_next_vram7_3_s3.INIT=16'h1800;
  LUT4 ff_next_vram7_3_s4 (
    .F(ff_next_vram7_3_9),
    .I0(ff_next_vram3_7_8),
    .I1(ff_next_vram0_7_7),
    .I2(ff_next_vram7_3_10),
    .I3(n440_5) 
);
defparam ff_next_vram7_3_s4.INIT=16'hF400;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_next_vram3_7_8),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram4_7_10) 
);
defparam ff_next_vram2_7_s4.INIT=16'hC100;
  LUT4 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(reg_screen_mode[2]),
    .I1(ff_next_vram6_7_10),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram6_7_s4.INIT=16'hC33E;
  LUT4 ff_next_vram4_7_s5 (
    .F(ff_next_vram4_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram4_7_s5.INIT=16'hBF00;
  LUT2 ff_next_vram4_7_s6 (
    .F(ff_next_vram4_7_10),
    .I0(ff_phase[2]),
    .I1(n440_5) 
);
defparam ff_next_vram4_7_s6.INIT=4'h4;
  LUT4 ff_next_vram4_7_s7 (
    .F(ff_next_vram4_7_11),
    .I0(ff_vram_address_16_9),
    .I1(ff_next_vram4_7_12),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram4_7_s7.INIT=16'hC54C;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[0]),
    .I1(n440_5),
    .I2(ff_next_vram5_7_11),
    .I3(ff_next_vram7_3_9) 
);
defparam ff_next_vram5_7_s5.INIT=16'h00BF;
  LUT2 n181_s3 (
    .F(n181_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10) 
);
defparam n181_s3.INIT=4'h8;
  LUT3 n178_s3 (
    .F(n178_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n178_s3.INIT=8'h80;
  LUT4 n177_s3 (
    .F(n177_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n177_s3.INIT=16'h8000;
  LUT4 n705_s2 (
    .F(n705_7),
    .I0(n705_9),
    .I1(n705_20),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n705_18) 
);
defparam n705_s2.INIT=16'h0BBB;
  LUT4 n705_s3 (
    .F(n705_8),
    .I0(n705_12),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(ff_next_vram0[3]),
    .I3(n705_13) 
);
defparam n705_s3.INIT=16'h0BBB;
  LUT2 n704_s2 (
    .F(n704_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n705_18) 
);
defparam n704_s2.INIT=4'h8;
  LUT4 n704_s3 (
    .F(n704_8),
    .I0(n1370_18),
    .I1(w_pos_x[4]),
    .I2(n704_15),
    .I3(n704_13) 
);
defparam n704_s3.INIT=16'h0E00;
  LUT4 n704_s4 (
    .F(n704_9),
    .I0(n705_12),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(ff_next_vram0[4]),
    .I3(n705_13) 
);
defparam n704_s4.INIT=16'h0BBB;
  LUT4 n703_s2 (
    .F(n703_7),
    .I0(n703_9),
    .I1(n703_10),
    .I2(ff_next_vram0_7_7),
    .I3(n703_11) 
);
defparam n703_s2.INIT=16'h8F00;
  LUT4 n703_s3 (
    .F(n703_8),
    .I0(n705_12),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(ff_next_vram0[5]),
    .I3(n705_13) 
);
defparam n703_s3.INIT=16'h0BBB;
  LUT4 n702_s2 (
    .F(n702_7),
    .I0(n702_9),
    .I1(n702_10),
    .I2(ff_next_vram0_7_7),
    .I3(n702_13) 
);
defparam n702_s2.INIT=16'h008F;
  LUT4 n702_s3 (
    .F(n702_8),
    .I0(n700_7),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram0[6]),
    .I3(n705_13) 
);
defparam n702_s3.INIT=16'h0BBB;
  LUT4 n701_s2 (
    .F(n701_7),
    .I0(n701_9),
    .I1(n701_10),
    .I2(ff_next_vram0_7_7),
    .I3(n701_13) 
);
defparam n701_s2.INIT=16'h008F;
  LUT4 n701_s3 (
    .F(n701_8),
    .I0(n700_7),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram0[7]),
    .I3(n705_13) 
);
defparam n701_s3.INIT=16'h0BBB;
  LUT4 n700_s2 (
    .F(n700_7),
    .I0(n801_32),
    .I1(n700_9),
    .I2(ff_next_vram6_7_9),
    .I3(n700_17) 
);
defparam n700_s2.INIT=16'h00BF;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(n700_11),
    .I1(n700_12),
    .I2(ff_next_vram0_7_7),
    .I3(n700_19) 
);
defparam n700_s3.INIT=16'h008F;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(reg_color_table_base[6]),
    .I1(n699_10),
    .I2(n699_11),
    .I3(ff_next_vram0[3]) 
);
defparam n699_s2.INIT=16'h8F00;
  LUT3 n699_s3 (
    .F(n699_8),
    .I0(n699_12),
    .I1(n699_13),
    .I2(ff_next_vram0_7_7) 
);
defparam n699_s3.INIT=8'h70;
  LUT4 n699_s4 (
    .F(n699_9),
    .I0(ff_next_vram7_3_10),
    .I1(w_pos_x[6]),
    .I2(reg_color_table_base[6]),
    .I3(n705_13) 
);
defparam n699_s4.INIT=16'h0777;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(w_sprite_mode2_6),
    .I1(w_pattern_name_t12_pre[7]),
    .I2(n698_18),
    .I3(n698_10) 
);
defparam n698_s2.INIT=16'h0700;
  LUT4 n698_s3 (
    .F(n698_8),
    .I0(n698_11),
    .I1(n698_12),
    .I2(n698_16),
    .I3(n698_14) 
);
defparam n698_s3.INIT=16'h000D;
  LUT4 n697_s2 (
    .F(n697_7),
    .I0(reg_color_table_base[8]),
    .I1(n699_10),
    .I2(n699_11),
    .I3(ff_next_vram0[5]) 
);
defparam n697_s2.INIT=16'h8F00;
  LUT3 n697_s3 (
    .F(n697_8),
    .I0(n697_10),
    .I1(n697_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n697_s3.INIT=8'h70;
  LUT4 n697_s4 (
    .F(n697_9),
    .I0(ff_next_vram7_3_10),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(reg_color_table_base[8]),
    .I3(n705_13) 
);
defparam n697_s4.INIT=16'h0777;
  LUT4 n696_s2 (
    .F(n696_7),
    .I0(reg_color_table_base[9]),
    .I1(n699_10),
    .I2(n699_11),
    .I3(ff_next_vram0[6]) 
);
defparam n696_s2.INIT=16'h8F00;
  LUT3 n696_s3 (
    .F(n696_8),
    .I0(n696_10),
    .I1(n696_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n696_s3.INIT=8'h70;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(ff_next_vram7_3_10),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(reg_color_table_base[9]),
    .I3(n705_13) 
);
defparam n696_s4.INIT=16'h0777;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(n695_14),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n695_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n695_s2.INIT=16'h4F00;
  LUT3 n695_s3 (
    .F(n695_8),
    .I0(n699_11),
    .I1(n695_12),
    .I2(ff_next_vram0[7]) 
);
defparam n695_s3.INIT=8'hD0;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(ff_next_vram7_3_10),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(reg_color_table_base[10]),
    .I3(n705_13) 
);
defparam n695_s4.INIT=16'h0777;
  LUT4 n694_s2 (
    .F(n694_7),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n694_23),
    .I2(n694_11),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n694_s2.INIT=16'h8F00;
  LUT4 n694_s3 (
    .F(n694_8),
    .I0(ff_next_vram6_7_9),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(reg_color_table_base[11]),
    .I3(n694_25) 
);
defparam n694_s3.INIT=16'hD000;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n694_13),
    .I1(n694_14),
    .I2(ff_next_vram0_7_7),
    .I3(n694_15) 
);
defparam n694_s4.INIT=16'h004F;
  LUT4 n693_s2 (
    .F(n693_7),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n694_23),
    .I2(n694_11),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n693_s2.INIT=16'h8F00;
  LUT4 n693_s3 (
    .F(n693_8),
    .I0(ff_next_vram6_7_9),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(reg_color_table_base[12]),
    .I3(n694_25) 
);
defparam n693_s3.INIT=16'hD000;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(n693_10),
    .I1(n693_11),
    .I2(ff_next_vram0_7_7),
    .I3(n693_12) 
);
defparam n693_s4.INIT=16'h004F;
  LUT4 n692_s2 (
    .F(n692_7),
    .I0(n692_9),
    .I1(w_sprite_mode2_4),
    .I2(n692_16),
    .I3(n692_11) 
);
defparam n692_s2.INIT=16'h000B;
  LUT4 n692_s3 (
    .F(n692_8),
    .I0(n699_11),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n692_12),
    .I3(n692_13) 
);
defparam n692_s3.INIT=16'h000B;
  LUT4 n691_s2 (
    .F(n691_7),
    .I0(n691_9),
    .I1(w_sprite_mode2_4),
    .I2(n691_10),
    .I3(n691_18) 
);
defparam n691_s2.INIT=16'h000B;
  LUT4 n691_s3 (
    .F(n691_8),
    .I0(n699_11),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n691_16),
    .I3(n691_13) 
);
defparam n691_s3.INIT=16'h000B;
  LUT3 n690_s2 (
    .F(n690_7),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(ff_next_vram7_3_10) 
);
defparam n690_s2.INIT=8'h80;
  LUT4 n690_s3 (
    .F(n690_8),
    .I0(n801_32),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n690_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n690_s3.INIT=16'h4F00;
  LUT4 n690_s4 (
    .F(n690_9),
    .I0(reg_color_table_base[15]),
    .I1(n694_25),
    .I2(n699_11),
    .I3(reg_pattern_generator_table_base[15]) 
);
defparam n690_s4.INIT=16'h7077;
  LUT4 n689_s2 (
    .F(n689_7),
    .I0(ff_next_vram7_3_10),
    .I1(n689_9),
    .I2(n689_10),
    .I3(reg_pattern_name_table_base[16]) 
);
defparam n689_s2.INIT=16'h0777;
  LUT4 n689_s3 (
    .F(n689_8),
    .I0(reg_color_table_base[16]),
    .I1(n694_25),
    .I2(n699_11),
    .I3(reg_pattern_generator_table_base[16]) 
);
defparam n689_s3.INIT=16'h7077;
  LUT4 n527_s2 (
    .F(n527_7),
    .I0(ff_next_vram5_7_11),
    .I1(n527_8),
    .I2(ff_phase[0]),
    .I3(n527_9) 
);
defparam n527_s2.INIT=16'h3F0A;
  LUT3 n140_s4 (
    .F(n140_9),
    .I0(ff_pos_x_5_14),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_screen_h_in_active_11) 
);
defparam n140_s4.INIT=8'h0B;
  LUT4 n255_s5 (
    .F(n255_10),
    .I0(n878_20),
    .I1(w_screen_pos_x_Z[12]),
    .I2(n255_12),
    .I3(ff_screen_h_in_active_12) 
);
defparam n255_s5.INIT=16'hFD3F;
  LUT3 n255_s6 (
    .F(n255_11),
    .I0(w_screen_pos_x_Z[13]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(ff_state_1_7) 
);
defparam n255_s6.INIT=8'h40;
  LUT4 n1350_s5 (
    .F(n1350_8),
    .I0(n1350_10),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1350_s5.INIT=16'h0BBB;
  LUT3 n1350_s6 (
    .F(n1350_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1350_s6.INIT=8'h40;
  LUT4 n1351_s3 (
    .F(n1351_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1351_7),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1351_s3.INIT=16'h0DDD;
  LUT4 n1352_s3 (
    .F(n1352_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1352_7),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1352_s3.INIT=16'h0DDD;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1353_7),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1353_s3.INIT=16'h0DDD;
  LUT4 n1354_s5 (
    .F(n1354_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]),
    .I3(n1354_10) 
);
defparam n1354_s5.INIT=16'h3335;
  LUT3 n1354_s6 (
    .F(n1354_9),
    .I0(n1350_10),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram3_3_12) 
);
defparam n1354_s6.INIT=8'hC5;
  LUT4 n1355_s5 (
    .F(n1355_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]),
    .I3(n1354_10) 
);
defparam n1355_s5.INIT=16'h3335;
  LUT3 n1355_s6 (
    .F(n1355_9),
    .I0(n1351_7),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram3_3_12) 
);
defparam n1355_s6.INIT=8'hC5;
  LUT4 n1356_s4 (
    .F(n1356_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[6]),
    .I3(n1354_10) 
);
defparam n1356_s4.INIT=16'h3335;
  LUT3 n1356_s5 (
    .F(n1356_8),
    .I0(n1352_7),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram3_3_12) 
);
defparam n1356_s5.INIT=8'hC5;
  LUT4 n1357_s4 (
    .F(n1357_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[6]),
    .I3(n1354_10) 
);
defparam n1357_s4.INIT=16'h3335;
  LUT3 n1357_s5 (
    .F(n1357_8),
    .I0(n1353_7),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram3_3_12) 
);
defparam n1357_s5.INIT=8'h3A;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(ff_next_vram1[7]),
    .I1(ff_next_vram3_3_12),
    .I2(n1358_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1358_s3.INIT=16'h0777;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(ff_next_vram1[6]),
    .I1(ff_next_vram3_3_12),
    .I2(n1359_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1359_s3.INIT=16'h0777;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(ff_next_vram4_3_7),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram1[5]) 
);
defparam n1360_s3.INIT=16'hF800;
  LUT3 n1360_s4 (
    .F(n1360_7),
    .I0(ff_next_vram1[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1360_s4.INIT=8'h40;
  LUT4 n1361_s3 (
    .F(n1361_6),
    .I0(ff_next_vram1[4]),
    .I1(ff_next_vram3_3_12),
    .I2(n1361_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1361_s3.INIT=16'h0777;
  LUT4 n1362_s3 (
    .F(n1362_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1362_s3.INIT=16'h3500;
  LUT4 n1362_s4 (
    .F(n1362_7),
    .I0(ff_next_vram1[3]),
    .I1(n1362_9),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1362_s4.INIT=16'h0503;
  LUT4 n1363_s3 (
    .F(n1363_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1363_s3.INIT=16'h3500;
  LUT4 n1363_s4 (
    .F(n1363_7),
    .I0(ff_next_vram1[2]),
    .I1(n1363_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1363_s4.INIT=16'h0503;
  LUT4 n1364_s3 (
    .F(n1364_6),
    .I0(ff_next_vram1[1]),
    .I1(n1364_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1364_s3.INIT=16'h0A0C;
  LUT4 n1364_s4 (
    .F(n1364_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1364_s4.INIT=16'hCA00;
  LUT4 n1365_s3 (
    .F(n1365_6),
    .I0(ff_next_vram1[0]),
    .I1(n1365_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1365_s3.INIT=16'h0A0C;
  LUT4 n1365_s4 (
    .F(n1365_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1365_s4.INIT=16'hCA00;
  LUT4 n1366_s3 (
    .F(n1366_6),
    .I0(ff_next_vram1[3]),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram2[7]) 
);
defparam n1366_s3.INIT=16'hF800;
  LUT3 n1366_s4 (
    .F(n1366_7),
    .I0(ff_next_vram1[3]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1366_s4.INIT=8'h40;
  LUT4 n1367_s3 (
    .F(n1367_6),
    .I0(ff_next_vram1[3]),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram2[6]) 
);
defparam n1367_s3.INIT=16'hF800;
  LUT3 n1367_s4 (
    .F(n1367_7),
    .I0(ff_next_vram1[3]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1367_s4.INIT=8'h40;
  LUT4 n1368_s3 (
    .F(n1368_6),
    .I0(ff_next_vram1[3]),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram2[5]) 
);
defparam n1368_s3.INIT=16'hF800;
  LUT3 n1368_s4 (
    .F(n1368_7),
    .I0(ff_next_vram1[3]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1368_s4.INIT=8'h40;
  LUT4 n1369_s3 (
    .F(n1369_6),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram4_3_7),
    .I2(ff_next_vram2[4]),
    .I3(n1369_7) 
);
defparam n1369_s3.INIT=16'h1B5F;
  LUT4 n1370_s4 (
    .F(n1370_7),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram1[5]),
    .I2(n1370_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1370_s4.INIT=16'hF0BB;
  LUT4 n1374_s3 (
    .F(n1374_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1374_7),
    .I2(ff_next_vram3[7]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1374_s3.INIT=16'h0DDD;
  LUT4 n1375_s3 (
    .F(n1375_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1375_7),
    .I2(ff_next_vram3[6]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1375_s3.INIT=16'h0DDD;
  LUT4 n1376_s3 (
    .F(n1376_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1376_7),
    .I2(ff_next_vram3[5]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1376_s3.INIT=16'h0DDD;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(ff_next_vram4_3_7),
    .I1(n1377_7),
    .I2(ff_next_vram3[4]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1377_s3.INIT=16'h0DDD;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1378_s3.INIT=16'h3500;
  LUT4 n1378_s4 (
    .F(n1378_7),
    .I0(ff_next_vram3[3]),
    .I1(n1378_9),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1378_s4.INIT=16'h0503;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1379_s3.INIT=16'h3500;
  LUT4 n1379_s4 (
    .F(n1379_7),
    .I0(ff_next_vram3[2]),
    .I1(n1379_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1379_s4.INIT=16'h050C;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(ff_next_vram3[1]),
    .I1(n1380_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1380_s3.INIT=16'h0A0C;
  LUT4 n1380_s4 (
    .F(n1380_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1380_s4.INIT=16'hCA00;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(ff_next_vram3[0]),
    .I1(n1381_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1381_s3.INIT=16'h0A0C;
  LUT4 n1381_s4 (
    .F(n1381_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1381_s4.INIT=16'hCA00;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(ff_next_vram4[7]),
    .I1(ff_next_vram3_3_12),
    .I2(n1382_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1382_s3.INIT=16'h0777;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(ff_next_vram4[6]),
    .I1(ff_next_vram3_3_12),
    .I2(n1383_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1383_s3.INIT=16'h0777;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(ff_next_vram4[5]),
    .I1(ff_next_vram3_3_12),
    .I2(n1384_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1384_s3.INIT=16'h0777;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(ff_next_vram4[4]),
    .I1(ff_next_vram3_3_12),
    .I2(n1385_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1385_s3.INIT=16'h0777;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1386_s3.INIT=16'h5300;
  LUT4 n1386_s4 (
    .F(n1386_7),
    .I0(ff_next_vram4[3]),
    .I1(n1386_9),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1386_s4.INIT=16'h0503;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1387_s3.INIT=16'h5300;
  LUT4 n1387_s4 (
    .F(n1387_7),
    .I0(ff_next_vram4[2]),
    .I1(n1387_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1387_s4.INIT=16'h050C;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(ff_next_vram4[1]),
    .I1(n1388_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1388_s3.INIT=16'h0A0C;
  LUT4 n1388_s4 (
    .F(n1388_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1388_s4.INIT=16'hAC00;
  LUT4 n1389_s3 (
    .F(n1389_6),
    .I0(ff_next_vram4[0]),
    .I1(n1369_7),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1389_s3.INIT=16'h0A0C;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1389_s4.INIT=16'hAC00;
  LUT4 n1390_s3 (
    .F(n1390_6),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3_3_12),
    .I2(n1390_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1390_s3.INIT=16'h0777;
  LUT4 n1391_s3 (
    .F(n1391_6),
    .I0(ff_next_vram5[6]),
    .I1(ff_next_vram3_3_12),
    .I2(n1391_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1391_s3.INIT=16'h0777;
  LUT4 n1392_s3 (
    .F(n1392_6),
    .I0(ff_next_vram4_3_7),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram5[5]) 
);
defparam n1392_s3.INIT=16'hF800;
  LUT3 n1392_s4 (
    .F(n1392_7),
    .I0(ff_next_vram5[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1392_s4.INIT=8'h40;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(ff_next_vram5[4]),
    .I1(ff_next_vram3_3_12),
    .I2(n1393_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1393_s3.INIT=16'h0777;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1394_s3.INIT=16'h5300;
  LUT4 n1394_s4 (
    .F(n1394_7),
    .I0(ff_next_vram5[3]),
    .I1(n1394_9),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1394_s4.INIT=16'h0503;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1395_s3.INIT=16'h5300;
  LUT4 n1395_s4 (
    .F(n1395_7),
    .I0(ff_next_vram5[2]),
    .I1(n1395_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1395_s4.INIT=16'h050C;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(ff_next_vram5[1]),
    .I1(n1396_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1396_s3.INIT=16'h0A0C;
  LUT4 n1396_s4 (
    .F(n1396_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1396_s4.INIT=16'hAC00;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(ff_next_vram5[0]),
    .I1(n1397_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1397_s3.INIT=16'h0A0C;
  LUT4 n1397_s4 (
    .F(n1397_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1397_s4.INIT=16'hAC00;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(ff_next_vram6[7]),
    .I1(ff_next_vram3_3_12),
    .I2(n1398_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1398_s3.INIT=16'h0777;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(ff_next_vram6[6]),
    .I1(ff_next_vram3_3_12),
    .I2(n1399_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1399_s3.INIT=16'h0777;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(ff_next_vram6[5]),
    .I1(ff_next_vram3_3_12),
    .I2(n1400_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1400_s3.INIT=16'h0777;
  LUT4 n1401_s3 (
    .F(n1401_6),
    .I0(ff_next_vram6[4]),
    .I1(ff_next_vram3_3_12),
    .I2(n1401_7),
    .I3(ff_next_vram4_3_7) 
);
defparam n1401_s3.INIT=16'h0777;
  LUT4 n1402_s4 (
    .F(n1402_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[2]),
    .I3(n1354_10) 
);
defparam n1402_s4.INIT=16'h3353;
  LUT3 n1402_s5 (
    .F(n1402_8),
    .I0(n1374_7),
    .I1(ff_next_vram6[3]),
    .I2(ff_next_vram3_3_12) 
);
defparam n1402_s5.INIT=8'hC5;
  LUT4 n1403_s4 (
    .F(n1403_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[2]),
    .I3(n1354_10) 
);
defparam n1403_s4.INIT=16'h3353;
  LUT3 n1403_s5 (
    .F(n1403_8),
    .I0(n1375_7),
    .I1(ff_next_vram6[2]),
    .I2(ff_next_vram3_3_12) 
);
defparam n1403_s5.INIT=8'hC5;
  LUT4 n1404_s4 (
    .F(n1404_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[2]),
    .I3(n1354_10) 
);
defparam n1404_s4.INIT=16'h3353;
  LUT3 n1404_s5 (
    .F(n1404_8),
    .I0(n1376_7),
    .I1(ff_next_vram6[1]),
    .I2(ff_next_vram3_3_12) 
);
defparam n1404_s5.INIT=8'hC5;
  LUT4 n1405_s4 (
    .F(n1405_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[2]),
    .I3(n1354_10) 
);
defparam n1405_s4.INIT=16'h3353;
  LUT3 n1405_s5 (
    .F(n1405_8),
    .I0(n1377_7),
    .I1(ff_next_vram6[0]),
    .I2(ff_next_vram3_3_12) 
);
defparam n1405_s5.INIT=8'h3A;
  LUT4 w_pattern0_3_s2 (
    .F(w_pattern0_3_5),
    .I0(w_screen_pos_x_Z[13]),
    .I1(n878_19),
    .I2(reg_left_mask),
    .I3(n88_8) 
);
defparam w_pattern0_3_s2.INIT=16'h1000;
  LUT4 n801_s28 (
    .F(n801_36),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[1]),
    .I3(n801_40) 
);
defparam n801_s28.INIT=16'hE7F8;
  LUT4 n801_s29 (
    .F(n801_37),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n801_s29.INIT=16'h03F5;
  LUT4 n801_s30 (
    .F(n801_38),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(n801_41),
    .I2(ff_vram_rdata_sel[0]),
    .I3(w_sprite_mode2_5) 
);
defparam n801_s30.INIT=16'h3E00;
  LUT4 n801_s31 (
    .F(n801_39),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(n833_28),
    .I3(ff_next_vram6_7_9) 
);
defparam n801_s31.INIT=16'h1F00;
  LUT4 n802_s26 (
    .F(n802_34),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n802_s26.INIT=16'h03F5;
  LUT4 n802_s27 (
    .F(n802_35),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(n802_36),
    .I2(ff_vram_rdata_sel[0]),
    .I3(w_sprite_mode2_5) 
);
defparam n802_s27.INIT=16'h3E00;
  LUT4 n803_s26 (
    .F(n803_34),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n803_s26.INIT=16'h03F5;
  LUT4 n803_s27 (
    .F(n803_35),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(n803_36),
    .I2(ff_vram_rdata_sel[0]),
    .I3(w_sprite_mode2_5) 
);
defparam n803_s27.INIT=16'h3E00;
  LUT4 n804_s26 (
    .F(n804_34),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n804_s26.INIT=16'h03F5;
  LUT4 n804_s27 (
    .F(n804_35),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(n804_36),
    .I2(ff_vram_rdata_sel[0]),
    .I3(w_sprite_mode2_5) 
);
defparam n804_s27.INIT=16'h3E00;
  LUT4 n805_s23 (
    .F(n805_27),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n805_s23.INIT=16'h03F5;
  LUT3 n805_s25 (
    .F(n805_29),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n805_s25.INIT=8'h35;
  LUT4 n806_s23 (
    .F(n806_27),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n806_s23.INIT=16'h03F5;
  LUT3 n806_s25 (
    .F(n806_29),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n806_s25.INIT=8'h35;
  LUT4 n807_s23 (
    .F(n807_27),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n807_s23.INIT=16'h03F5;
  LUT3 n807_s25 (
    .F(n807_29),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n807_s25.INIT=8'h35;
  LUT4 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n808_s23.INIT=16'h03F5;
  LUT3 n808_s25 (
    .F(n808_29),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n808_s25.INIT=8'h35;
  LUT3 n833_s22 (
    .F(n833_28),
    .I0(n833_29),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]) 
);
defparam n833_s22.INIT=8'h01;
  LUT4 n980_s12 (
    .F(n980_16),
    .I0(n801_32),
    .I1(n801_33),
    .I2(reg_backdrop_color[7]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n980_s12.INIT=16'h0EEE;
  LUT4 n981_s12 (
    .F(n981_16),
    .I0(n801_32),
    .I1(n802_31),
    .I2(reg_backdrop_color[6]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n981_s12.INIT=16'h0EEE;
  LUT4 n982_s12 (
    .F(n982_16),
    .I0(n801_32),
    .I1(n803_31),
    .I2(reg_backdrop_color[5]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n982_s12.INIT=16'h0EEE;
  LUT4 n983_s12 (
    .F(n983_16),
    .I0(n801_32),
    .I1(n804_31),
    .I2(reg_backdrop_color[4]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n983_s12.INIT=16'h0EEE;
  LUT4 n984_s13 (
    .F(n984_17),
    .I0(n801_32),
    .I1(n805_24),
    .I2(reg_backdrop_color[3]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n984_s13.INIT=16'h0BBB;
  LUT4 n985_s13 (
    .F(n985_17),
    .I0(n801_32),
    .I1(n806_24),
    .I2(reg_backdrop_color[2]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n985_s13.INIT=16'h0BBB;
  LUT4 n986_s13 (
    .F(n986_17),
    .I0(n801_32),
    .I1(n807_24),
    .I2(reg_backdrop_color[1]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n986_s13.INIT=16'h0BBB;
  LUT4 n987_s13 (
    .F(n987_17),
    .I0(n801_32),
    .I1(n808_24),
    .I2(reg_backdrop_color[0]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n987_s13.INIT=16'h0BBB;
  LUT3 n996_s14 (
    .F(n996_18),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'h35;
  LUT3 n997_s13 (
    .F(n997_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s13.INIT=8'h35;
  LUT3 n998_s13 (
    .F(n998_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s13.INIT=8'h35;
  LUT3 n999_s13 (
    .F(n999_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n999_s13.INIT=8'h35;
  LUT3 n1342_s26 (
    .F(n1342_36),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1342_s26.INIT=8'hAC;
  LUT3 n1343_s25 (
    .F(n1343_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1343_s25.INIT=8'hAC;
  LUT3 n1344_s25 (
    .F(n1344_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1344_s25.INIT=8'hAC;
  LUT3 n1345_s25 (
    .F(n1345_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1345_s25.INIT=8'hAC;
  LUT3 n1346_s23 (
    .F(n1346_27),
    .I0(ff_next_vram7[3]),
    .I1(n1346_29),
    .I2(ff_next_vram3_3_12) 
);
defparam n1346_s23.INIT=8'h53;
  LUT4 n1346_s24 (
    .F(n1346_28),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[0]),
    .I3(n1354_10) 
);
defparam n1346_s24.INIT=16'hCCAC;
  LUT3 n1347_s23 (
    .F(n1347_27),
    .I0(ff_next_vram7[2]),
    .I1(n1347_29),
    .I2(ff_next_vram3_3_12) 
);
defparam n1347_s23.INIT=8'h53;
  LUT4 n1347_s24 (
    .F(n1347_28),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[0]),
    .I3(n1354_10) 
);
defparam n1347_s24.INIT=16'hCCAC;
  LUT3 n1348_s25 (
    .F(n1348_29),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1348_s25.INIT=8'h53;
  LUT3 n1349_s24 (
    .F(n1349_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1349_s24.INIT=8'hAC;
  LUT4 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(ff_pos_x_5_11),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s5.INIT=16'h8000;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_9),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam ff_next_vram3_7_s5.INIT=16'hEFF3;
  LUT4 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[2]) 
);
defparam ff_next_vram4_3_s4.INIT=16'h0B04;
  LUT3 ff_next_vram3_3_s6 (
    .F(ff_next_vram3_3_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]) 
);
defparam ff_next_vram3_3_s6.INIT=8'h35;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_screen_h_in_active_13),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(ff_screen_h_in_active_14) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(n317_9) 
);
defparam ff_screen_h_in_active_s7.INIT=8'h40;
  LUT3 ff_next_vram7_3_s5 (
    .F(ff_next_vram7_3_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(n833_27) 
);
defparam ff_next_vram7_3_s5.INIT=8'h10;
  LUT4 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_next_vram6_7_s5.INIT=16'h3C2A;
  LUT4 ff_next_vram4_7_s8 (
    .F(ff_next_vram4_7_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram4_7_s8.INIT=16'h0FF7;
  LUT3 ff_next_vram5_7_s6 (
    .F(ff_next_vram5_7_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram4_3_7) 
);
defparam ff_next_vram5_7_s6.INIT=8'h40;
  LUT4 n705_s4 (
    .F(n705_9),
    .I0(ff_next_vram4_3_7),
    .I1(w_pos_x[3]),
    .I2(n705_14),
    .I3(w_sprite_mode2_4) 
);
defparam n705_s4.INIT=16'h0FBB;
  LUT2 n705_s7 (
    .F(n705_12),
    .I0(n700_17),
    .I1(n699_10) 
);
defparam n705_s7.INIT=4'h1;
  LUT2 n705_s8 (
    .F(n705_13),
    .I0(ff_next_vram6_7_9),
    .I1(n705_16) 
);
defparam n705_s8.INIT=4'h4;
  LUT4 n703_s4 (
    .F(n703_9),
    .I0(w_sprite_mode2_6),
    .I1(ff_pos_x[2]),
    .I2(n801_32),
    .I3(w_pos_x[5]) 
);
defparam n703_s4.INIT=16'h7077;
  LUT4 n703_s5 (
    .F(n703_10),
    .I0(w_pos_x[3]),
    .I1(ff_next_vram7_3_8),
    .I2(ff_pos_x[1]),
    .I3(ff_next_vram4_3_7) 
);
defparam n703_s5.INIT=16'h0777;
  LUT4 n703_s6 (
    .F(n703_11),
    .I0(ff_next_vram7_3_10),
    .I1(w_pos_x[2]),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n705_18) 
);
defparam n703_s6.INIT=16'h0777;
  LUT4 n702_s4 (
    .F(n702_9),
    .I0(w_sprite_mode2_6),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(n801_32),
    .I3(w_pos_x[6]) 
);
defparam n702_s4.INIT=16'h7077;
  LUT4 n702_s5 (
    .F(n702_10),
    .I0(ff_next_vram4_3_7),
    .I1(ff_pos_x[2]),
    .I2(w_pos_x[4]),
    .I3(ff_next_vram7_3_8) 
);
defparam n702_s5.INIT=16'h0777;
  LUT4 n701_s4 (
    .F(n701_9),
    .I0(w_sprite_mode2_6),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(n801_32),
    .I3(w_pos_x[7]) 
);
defparam n701_s4.INIT=16'h7077;
  LUT4 n701_s5 (
    .F(n701_10),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pos_x[5]),
    .I3(ff_next_vram7_3_8) 
);
defparam n701_s5.INIT=16'h0777;
  LUT3 n700_s4 (
    .F(n700_9),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n700_s4.INIT=8'h40;
  LUT4 n700_s6 (
    .F(n700_11),
    .I0(w_sprite_mode2_6),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(n801_32),
    .I3(w_pixel_pos_y_Z[3]) 
);
defparam n700_s6.INIT=16'h7077;
  LUT4 n700_s7 (
    .F(n700_12),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pos_x[6]),
    .I3(ff_next_vram7_3_8) 
);
defparam n700_s7.INIT=16'h0777;
  LUT4 n699_s5 (
    .F(n699_10),
    .I0(reg_screen_mode[0]),
    .I1(n1370_19),
    .I2(ff_next_vram4_3_8),
    .I3(n700_9) 
);
defparam n699_s5.INIT=16'h1000;
  LUT4 n699_s6 (
    .F(n699_11),
    .I0(n700_9),
    .I1(n705_15),
    .I2(n700_15),
    .I3(n700_14) 
);
defparam n699_s6.INIT=16'h7077;
  LUT4 n699_s7 (
    .F(n699_12),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pos_x[7]),
    .I3(ff_next_vram7_3_8) 
);
defparam n699_s7.INIT=16'h0777;
  LUT4 n699_s8 (
    .F(n699_13),
    .I0(w_sprite_mode2_6),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(n801_32),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n699_s8.INIT=16'h7077;
  LUT4 n698_s5 (
    .F(n698_10),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(ff_next_vram7_3_8) 
);
defparam n698_s5.INIT=16'h0777;
  LUT3 n698_s6 (
    .F(n698_11),
    .I0(ff_next_vram6_7_9),
    .I1(ff_next_vram0[4]),
    .I2(n700_9) 
);
defparam n698_s6.INIT=8'hD0;
  LUT3 n698_s7 (
    .F(n698_12),
    .I0(n801_36),
    .I1(reg_color_table_base[7]),
    .I2(n705_15) 
);
defparam n698_s7.INIT=8'h07;
  LUT2 n698_s9 (
    .F(n698_14),
    .I0(ff_next_vram0[4]),
    .I1(n700_17) 
);
defparam n698_s9.INIT=4'h8;
  LUT4 n697_s5 (
    .F(n697_10),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t2[8]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(ff_next_vram7_3_8) 
);
defparam n697_s5.INIT=16'h0777;
  LUT4 n697_s6 (
    .F(n697_11),
    .I0(w_sprite_mode2_6),
    .I1(w_pattern_name_t1[8]),
    .I2(n801_32),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n697_s6.INIT=16'h7077;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t2[9]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(ff_next_vram7_3_8) 
);
defparam n696_s5.INIT=16'h0777;
  LUT4 n696_s6 (
    .F(n696_11),
    .I0(w_sprite_mode2_6),
    .I1(w_pattern_name_t1[9]),
    .I2(n801_32),
    .I3(w_pixel_pos_y_Z[7]) 
);
defparam n696_s6.INIT=16'h7077;
  LUT4 n695_s6 (
    .F(n695_11),
    .I0(w_pattern_name_t1[10]),
    .I1(w_sprite_mode2_6),
    .I2(w_pattern_name_t2[10]),
    .I3(ff_next_vram4_3_7) 
);
defparam n695_s6.INIT=16'h0777;
  LUT4 n695_s7 (
    .F(n695_12),
    .I0(n1354_10),
    .I1(w_sprite_mode2_5),
    .I2(reg_color_table_base[10]),
    .I3(n705_16) 
);
defparam n695_s7.INIT=16'h6000;
  LUT4 n694_s6 (
    .F(n694_11),
    .I0(reg_screen_mode[0]),
    .I1(n694_16),
    .I2(n700_14),
    .I3(n705_18) 
);
defparam n694_s6.INIT=16'h001F;
  LUT4 n694_s8 (
    .F(n694_13),
    .I0(n694_17),
    .I1(n694_21),
    .I2(reg_screen_mode[1]),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n694_s8.INIT=16'hF100;
  LUT4 n694_s9 (
    .F(n694_14),
    .I0(w_pattern_name_t1[11]),
    .I1(w_sprite_mode2_6),
    .I2(w_pattern_name_t2[11]),
    .I3(ff_next_vram4_3_7) 
);
defparam n694_s9.INIT=16'h0777;
  LUT3 n694_s10 (
    .F(n694_15),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(ff_next_vram7_3_10) 
);
defparam n694_s10.INIT=8'h80;
  LUT4 n693_s5 (
    .F(n693_10),
    .I0(n693_13),
    .I1(n694_21),
    .I2(reg_screen_mode[1]),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n693_s5.INIT=16'hF100;
  LUT4 n693_s6 (
    .F(n693_11),
    .I0(w_pattern_name_t1[12]),
    .I1(w_sprite_mode2_6),
    .I2(w_pattern_name_t2[12]),
    .I3(ff_next_vram4_3_7) 
);
defparam n693_s6.INIT=16'h0777;
  LUT3 n693_s7 (
    .F(n693_12),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_next_vram7_3_10) 
);
defparam n693_s7.INIT=8'h80;
  LUT4 n692_s4 (
    .F(n692_9),
    .I0(ff_next_vram6_7_9),
    .I1(n692_14),
    .I2(w_pattern_name_t1[13]),
    .I3(n833_28) 
);
defparam n692_s4.INIT=16'h0BBB;
  LUT4 n692_s6 (
    .F(n692_11),
    .I0(n833_28),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n1370_18) 
);
defparam n692_s6.INIT=16'h00D0;
  LUT3 n692_s7 (
    .F(n692_12),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(ff_next_vram7_3_10) 
);
defparam n692_s7.INIT=8'h80;
  LUT3 n692_s8 (
    .F(n692_13),
    .I0(n833_28),
    .I1(reg_color_table_base[13]),
    .I2(n705_16) 
);
defparam n692_s8.INIT=8'h40;
  LUT4 n691_s4 (
    .F(n691_9),
    .I0(w_pattern_name_t1[14]),
    .I1(n691_14),
    .I2(n1354_10),
    .I3(w_sprite_mode2_5) 
);
defparam n691_s4.INIT=16'h5FF3;
  LUT4 n691_s5 (
    .F(n691_10),
    .I0(n833_28),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(reg_pattern_name_table_base[14]),
    .I3(n1370_18) 
);
defparam n691_s5.INIT=16'h00D0;
  LUT3 n691_s8 (
    .F(n691_13),
    .I0(n833_28),
    .I1(reg_color_table_base[14]),
    .I2(n705_16) 
);
defparam n691_s8.INIT=8'h40;
  LUT3 n690_s5 (
    .F(n690_10),
    .I0(n689_9),
    .I1(ff_next_vram7_3_8),
    .I2(n690_11) 
);
defparam n690_s5.INIT=8'h07;
  LUT4 n689_s4 (
    .F(n689_9),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n689_11),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n689_s4.INIT=16'h0B00;
  LUT4 n689_s5 (
    .F(n689_10),
    .I0(ff_next_vram6_7_9),
    .I1(w_sprite_mode2_4),
    .I2(ff_next_vram4_3_7),
    .I3(ff_next_vram0_7_7) 
);
defparam n689_s5.INIT=16'h0700;
  LUT3 n527_s3 (
    .F(n527_8),
    .I0(ff_phase[1]),
    .I1(ff_next_vram4_3_7),
    .I2(n833_27) 
);
defparam n527_s3.INIT=8'h01;
  LUT4 n527_s4 (
    .F(n527_9),
    .I0(n527_10),
    .I1(ff_phase[2]),
    .I2(n527_11),
    .I3(n801_40) 
);
defparam n527_s4.INIT=16'h0301;
  LUT3 n255_s7 (
    .F(n255_12),
    .I0(n88_11),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[7]) 
);
defparam n255_s7.INIT=8'h0B;
  LUT3 n1350_s7 (
    .F(n1350_10),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1350_s7.INIT=8'h53;
  LUT3 n1351_s4 (
    .F(n1351_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1351_s4.INIT=8'h35;
  LUT3 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1352_s4.INIT=8'h35;
  LUT3 n1353_s4 (
    .F(n1353_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1353_s4.INIT=8'h35;
  LUT3 n1354_s7 (
    .F(n1354_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n1354_s7.INIT=8'h71;
  LUT3 n1358_s4 (
    .F(n1358_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]) 
);
defparam n1358_s4.INIT=8'hAC;
  LUT3 n1359_s4 (
    .F(n1359_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]) 
);
defparam n1359_s4.INIT=8'hAC;
  LUT3 n1361_s4 (
    .F(n1361_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1361_s4.INIT=8'hAC;
  LUT2 n1362_s5 (
    .F(n1362_8),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram1[4]) 
);
defparam n1362_s5.INIT=4'h2;
  LUT3 n1362_s6 (
    .F(n1362_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1362_s6.INIT=8'hAC;
  LUT3 n1363_s5 (
    .F(n1363_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1363_s5.INIT=8'hAC;
  LUT3 n1364_s5 (
    .F(n1364_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1364_s5.INIT=8'hAC;
  LUT3 n1365_s5 (
    .F(n1365_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1365_s5.INIT=8'hAC;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1369_s4.INIT=8'hAC;
  LUT2 n1370_s5 (
    .F(n1370_8),
    .I0(ff_next_vram1[2]),
    .I1(reg_screen_mode[3]) 
);
defparam n1370_s5.INIT=4'h4;
  LUT3 n1374_s4 (
    .F(n1374_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1374_s4.INIT=8'h53;
  LUT3 n1375_s4 (
    .F(n1375_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1375_s4.INIT=8'h53;
  LUT3 n1376_s4 (
    .F(n1376_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1376_s4.INIT=8'h53;
  LUT3 n1377_s4 (
    .F(n1377_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1377_s4.INIT=8'h53;
  LUT2 n1378_s5 (
    .F(n1378_8),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram1[0]) 
);
defparam n1378_s5.INIT=4'h2;
  LUT3 n1378_s6 (
    .F(n1378_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1378_s6.INIT=8'hAC;
  LUT3 n1379_s5 (
    .F(n1379_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1379_s5.INIT=8'h53;
  LUT3 n1380_s5 (
    .F(n1380_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1380_s5.INIT=8'hAC;
  LUT3 n1381_s5 (
    .F(n1381_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1381_s5.INIT=8'hAC;
  LUT3 n1382_s4 (
    .F(n1382_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1382_s4.INIT=8'hAC;
  LUT3 n1383_s4 (
    .F(n1383_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]) 
);
defparam n1383_s4.INIT=8'hAC;
  LUT3 n1384_s4 (
    .F(n1384_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]) 
);
defparam n1384_s4.INIT=8'hAC;
  LUT3 n1385_s4 (
    .F(n1385_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]) 
);
defparam n1385_s4.INIT=8'hAC;
  LUT2 n1386_s5 (
    .F(n1386_8),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram5[6]) 
);
defparam n1386_s5.INIT=4'h8;
  LUT3 n1386_s6 (
    .F(n1386_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1386_s6.INIT=8'hAC;
  LUT3 n1387_s5 (
    .F(n1387_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1387_s5.INIT=8'h53;
  LUT3 n1388_s5 (
    .F(n1388_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1388_s5.INIT=8'hAC;
  LUT3 n1390_s4 (
    .F(n1390_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1390_s4.INIT=8'hAC;
  LUT3 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1391_s4.INIT=8'hAC;
  LUT3 n1393_s4 (
    .F(n1393_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1393_s4.INIT=8'hAC;
  LUT2 n1394_s5 (
    .F(n1394_8),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram5[4]) 
);
defparam n1394_s5.INIT=4'h8;
  LUT3 n1394_s6 (
    .F(n1394_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1394_s6.INIT=8'hAC;
  LUT3 n1395_s5 (
    .F(n1395_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1395_s5.INIT=8'h53;
  LUT3 n1396_s5 (
    .F(n1396_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1396_s5.INIT=8'hAC;
  LUT3 n1397_s5 (
    .F(n1397_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1397_s5.INIT=8'hAC;
  LUT3 n1398_s4 (
    .F(n1398_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1398_s4.INIT=8'hAC;
  LUT3 n1399_s4 (
    .F(n1399_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1399_s4.INIT=8'hAC;
  LUT3 n1400_s4 (
    .F(n1400_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1400_s4.INIT=8'hAC;
  LUT3 n1401_s4 (
    .F(n1401_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1401_s4.INIT=8'hAC;
  LUT4 n801_s32 (
    .F(n801_40),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam n801_s32.INIT=16'h15C3;
  LUT4 n801_s33 (
    .F(n801_41),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n801_s33.INIT=16'h350C;
  LUT4 n802_s28 (
    .F(n802_36),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n802_s28.INIT=16'h350C;
  LUT4 n803_s28 (
    .F(n803_36),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n803_s28.INIT=16'h350C;
  LUT4 n804_s28 (
    .F(n804_36),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n804_s28.INIT=16'h350C;
  LUT4 n805_s26 (
    .F(n805_30),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(n805_31),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n805_s26.INIT=16'h5CC4;
  LUT4 n806_s26 (
    .F(n806_30),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(n806_31),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n806_s26.INIT=16'h5CC4;
  LUT4 n807_s26 (
    .F(n807_30),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(n807_31),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n807_s26.INIT=16'h5CC4;
  LUT4 n808_s26 (
    .F(n808_30),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(n808_31),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n808_s26.INIT=16'h5CC4;
  LUT3 n833_s23 (
    .F(n833_29),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]) 
);
defparam n833_s23.INIT=8'hD3;
  LUT3 n1346_s25 (
    .F(n1346_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1346_s25.INIT=8'hAC;
  LUT3 n1347_s25 (
    .F(n1347_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1347_s25.INIT=8'hAC;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[9]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s6.INIT=16'h0100;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[5]),
    .I1(w_scroll_pos_x[6]),
    .I2(w_scroll_pos_x[7]),
    .I3(w_scroll_pos_x[8]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[2]),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_14),
    .I0(w_scroll_pos_x[5]),
    .I1(w_scroll_pos_x[6]),
    .I2(w_scroll_pos_x[7]),
    .I3(w_scroll_pos_x[8]) 
);
defparam ff_screen_h_in_active_s9.INIT=16'h8000;
  LUT2 n705_s9 (
    .F(n705_14),
    .I0(w_sprite_mode2_6),
    .I1(ff_pos_x[0]) 
);
defparam n705_s9.INIT=4'h8;
  LUT4 n705_s10 (
    .F(n705_15),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n705_s10.INIT=16'h0100;
  LUT4 n705_s11 (
    .F(n705_16),
    .I0(n1370_19),
    .I1(reg_screen_mode[1]),
    .I2(n705_15),
    .I3(n700_9) 
);
defparam n705_s11.INIT=16'h0D00;
  LUT3 n700_s9 (
    .F(n700_14),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n700_s9.INIT=8'h10;
  LUT4 n700_s10 (
    .F(n700_15),
    .I0(reg_screen_mode[1]),
    .I1(ff_next_vram3_3_10),
    .I2(n705_15),
    .I3(reg_screen_mode[0]) 
);
defparam n700_s10.INIT=16'h00F1;
  LUT4 n694_s11 (
    .F(n694_16),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n694_s11.INIT=16'hFC41;
  LUT4 n694_s12 (
    .F(n694_17),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_next_vram3_3_10),
    .I2(n694_19),
    .I3(reg_screen_mode[0]) 
);
defparam n694_s12.INIT=16'h00F1;
  LUT4 n693_s8 (
    .F(n693_13),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_next_vram3_3_10),
    .I2(n694_19),
    .I3(reg_screen_mode[0]) 
);
defparam n693_s8.INIT=16'h00F1;
  LUT2 n692_s9 (
    .F(n692_14),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]) 
);
defparam n692_s9.INIT=4'h8;
  LUT2 n691_s9 (
    .F(n691_14),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]) 
);
defparam n691_s9.INIT=4'h8;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(n690_12),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n690_s6.INIT=16'h0100;
  LUT3 n689_s6 (
    .F(n689_11),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n689_s6.INIT=8'h70;
  LUT4 n527_s5 (
    .F(n527_10),
    .I0(reg_screen_mode[0]),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_vram_address_16_9) 
);
defparam n527_s5.INIT=16'h80D0;
  LUT4 n527_s6 (
    .F(n527_11),
    .I0(n527_12),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam n527_s6.INIT=16'hEEE8;
  LUT3 n805_s27 (
    .F(n805_31),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n805_s27.INIT=8'h35;
  LUT3 n806_s27 (
    .F(n806_31),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n806_s27.INIT=8'h35;
  LUT3 n807_s27 (
    .F(n807_31),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n807_s27.INIT=8'h35;
  LUT3 n808_s27 (
    .F(n808_31),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n808_s27.INIT=8'h35;
  LUT2 n694_s14 (
    .F(n694_19),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]) 
);
defparam n694_s14.INIT=4'h8;
  LUT4 n690_s7 (
    .F(n690_12),
    .I0(reg_screen_mode[2]),
    .I1(w_pattern_name_t2[15]),
    .I2(w_pattern_name_t1[15]),
    .I3(reg_screen_mode[3]) 
);
defparam n690_s7.INIT=16'hBB0F;
  LUT4 n527_s7 (
    .F(n527_12),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam n527_s7.INIT=16'hCACC;
  LUT3 n691_s10 (
    .F(n691_16),
    .I0(ff_next_vram7_3_10),
    .I1(reg_pattern_name_table_base[13]),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n691_s10.INIT=8'h80;
  LUT4 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_11),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_8),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram1_7_s5.INIT=16'h0100;
  LUT4 n694_s15 (
    .F(n694_21),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n694_s15.INIT=16'h002A;
  LUT4 n694_s16 (
    .F(n694_23),
    .I0(n801_36),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n694_s16.INIT=16'h0200;
  LUT4 n700_s11 (
    .F(n700_17),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(n700_15) 
);
defparam n700_s11.INIT=16'h0010;
  LUT4 ff_next_vram3_3_s7 (
    .F(ff_next_vram3_3_12),
    .I0(w_4colors_mode_5),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam ff_next_vram3_3_s7.INIT=16'hA088;
  LUT4 n177_s4 (
    .F(n177_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[4]),
    .I3(n177_8) 
);
defparam n177_s4.INIT=16'h0770;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(n178_8),
    .I3(ff_pos_x[3]) 
);
defparam n178_s4.INIT=16'h0770;
  LUT4 n180_s3 (
    .F(n180_9),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n180_s3.INIT=16'h0770;
  LUT4 n705_s12 (
    .F(n705_18),
    .I0(n705_15),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n705_s12.INIT=16'h2000;
  LUT4 n705_s13 (
    .F(n705_20),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(ff_next_vram0_7_7),
    .I3(ff_next_vram3_3_10) 
);
defparam n705_s13.INIT=16'hF0E0;
  LUT4 n1634_s4 (
    .F(n1634_8),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam n1634_s4.INIT=16'h0004;
  LUT4 w_pattern0_0_s1 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_0_s1.INIT=16'hCACC;
  LUT4 w_pattern0_1_s1 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_1_s1.INIT=16'hCACC;
  LUT4 w_pattern0_2_s1 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_2_s1.INIT=16'hACAA;
  LUT4 w_pattern0_3_s3 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_3_s3.INIT=16'hACAA;
  LUT4 n727_s2 (
    .F(n727_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n727_s2.INIT=16'h0100;
  LUT4 n694_s17 (
    .F(n694_25),
    .I0(n833_29),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(n705_16) 
);
defparam n694_s17.INIT=16'hFE00;
  LUT4 n833_s24 (
    .F(n833_31),
    .I0(w_sprite_mode2_4),
    .I1(n833_29),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[4]) 
);
defparam n833_s24.INIT=16'h5554;
  LUT4 n808_s28 (
    .F(n808_33),
    .I0(n808_30),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(w_sprite_mode2_8),
    .I3(reg_screen_mode[1]) 
);
defparam n808_s28.INIT=16'hCCC5;
  LUT4 n807_s28 (
    .F(n807_33),
    .I0(n807_30),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(w_sprite_mode2_8),
    .I3(reg_screen_mode[1]) 
);
defparam n807_s28.INIT=16'hCCC5;
  LUT4 n806_s28 (
    .F(n806_33),
    .I0(n806_30),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(w_sprite_mode2_8),
    .I3(reg_screen_mode[1]) 
);
defparam n806_s28.INIT=16'hCCC5;
  LUT4 n805_s28 (
    .F(n805_33),
    .I0(n805_30),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_sprite_mode2_8),
    .I3(reg_screen_mode[1]) 
);
defparam n805_s28.INIT=16'hCCC5;
  LUT4 n698_s10 (
    .F(n698_16),
    .I0(w_pos_x[7]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n833_27) 
);
defparam n698_s10.INIT=16'h0200;
  LUT4 n700_s12 (
    .F(n700_19),
    .I0(w_pos_x[5]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n833_27) 
);
defparam n700_s12.INIT=16'h0200;
  LUT4 n701_s7 (
    .F(n701_13),
    .I0(w_pos_x[4]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n833_27) 
);
defparam n701_s7.INIT=16'h0200;
  LUT4 n702_s7 (
    .F(n702_13),
    .I0(w_pos_x[3]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n833_27) 
);
defparam n702_s7.INIT=16'h0200;
  LUT4 n1348_s26 (
    .F(n1348_31),
    .I0(ff_next_vram5[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[2]) 
);
defparam n1348_s26.INIT=16'h80A8;
  LUT4 n704_s7 (
    .F(n704_13),
    .I0(ff_pos_x[1]),
    .I1(w_sprite_mode2_7),
    .I2(reg_screen_mode[1]),
    .I3(n705_20) 
);
defparam n704_s7.INIT=16'hFE00;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n440_5),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT4 n695_s8 (
    .F(n695_14),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(reg_screen_mode[1]),
    .I2(n801_36),
    .I3(ff_next_vram7_3_8) 
);
defparam n695_s8.INIT=16'h0103;
  LUT3 n698_s11 (
    .F(n698_18),
    .I0(reg_screen_mode[1]),
    .I1(n801_36),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n698_s11.INIT=8'hE0;
  LUT4 n691_s11 (
    .F(n691_18),
    .I0(w_pattern_name_t2[14]),
    .I1(n1354_10),
    .I2(ff_next_vram3_7_9),
    .I3(reg_screen_mode[4]) 
);
defparam n691_s11.INIT=16'h0002;
  LUT4 n692_s10 (
    .F(n692_16),
    .I0(w_pattern_name_t2[13]),
    .I1(n1354_10),
    .I2(ff_next_vram3_7_9),
    .I3(reg_screen_mode[4]) 
);
defparam n692_s10.INIT=16'h0002;
  LUT4 n704_s8 (
    .F(n704_15),
    .I0(ff_pos_x[0]),
    .I1(n1354_10),
    .I2(ff_next_vram3_7_9),
    .I3(reg_screen_mode[4]) 
);
defparam n704_s8.INIT=16'h0001;
  LUT4 n1347_s26 (
    .F(n1347_31),
    .I0(n1347_27),
    .I1(n1347_28),
    .I2(ff_next_vram3_7_9),
    .I3(reg_screen_mode[4]) 
);
defparam n1347_s26.INIT=16'hAAA3;
  LUT4 n1346_s26 (
    .F(n1346_31),
    .I0(n1346_27),
    .I1(n1346_28),
    .I2(ff_next_vram3_7_9),
    .I3(reg_screen_mode[4]) 
);
defparam n1346_s26.INIT=16'hAAA3;
  LUT3 n1003_s13 (
    .F(n1003_19),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_9),
    .I2(reg_screen_mode[4]) 
);
defparam n1003_s13.INIT=8'h01;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_11),
    .I0(ff_next_vram3_7_9),
    .I1(reg_screen_mode[4]),
    .I2(w_sprite_mode2_6),
    .I3(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_7_s6.INIT=16'h0E00;
  LUT3 n1342_s27 (
    .F(n1342_38),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1350_9) 
);
defparam n1342_s27.INIT=8'h80;
  LUT4 n1355_s7 (
    .F(n1355_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(w_4colors_mode),
    .I3(reg_backdrop_color[2]) 
);
defparam n1355_s7.INIT=16'h0700;
  LUT4 n1354_s8 (
    .F(n1354_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(w_4colors_mode),
    .I3(reg_backdrop_color[3]) 
);
defparam n1354_s8.INIT=16'h0700;
  LUT4 n1397_s6 (
    .F(n1397_10),
    .I0(reg_backdrop_color[0]),
    .I1(n1397_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1397_s6.INIT=16'hCAAA;
  LUT4 n1396_s6 (
    .F(n1396_10),
    .I0(reg_backdrop_color[1]),
    .I1(n1396_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1396_s6.INIT=16'hCAAA;
  LUT4 n1395_s6 (
    .F(n1395_10),
    .I0(n1395_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1355_11) 
);
defparam n1395_s6.INIT=16'hFF40;
  LUT4 n1394_s7 (
    .F(n1394_11),
    .I0(n1394_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1354_12) 
);
defparam n1394_s7.INIT=16'hFF40;
  LUT4 n1389_s5 (
    .F(n1389_9),
    .I0(reg_backdrop_color[0]),
    .I1(n1389_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1389_s5.INIT=16'hCAAA;
  LUT4 n1388_s6 (
    .F(n1388_10),
    .I0(reg_backdrop_color[1]),
    .I1(n1388_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1388_s6.INIT=16'hCAAA;
  LUT4 n1387_s6 (
    .F(n1387_10),
    .I0(n1387_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1355_11) 
);
defparam n1387_s6.INIT=16'hFF40;
  LUT4 n1386_s7 (
    .F(n1386_11),
    .I0(n1386_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1354_12) 
);
defparam n1386_s7.INIT=16'hFF40;
  LUT4 n1381_s6 (
    .F(n1381_10),
    .I0(reg_backdrop_color[0]),
    .I1(n1381_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1381_s6.INIT=16'hCAAA;
  LUT4 n1380_s6 (
    .F(n1380_10),
    .I0(reg_backdrop_color[1]),
    .I1(n1380_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1380_s6.INIT=16'hCAAA;
  LUT4 n1379_s6 (
    .F(n1379_10),
    .I0(n1379_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1355_11) 
);
defparam n1379_s6.INIT=16'hFF40;
  LUT4 n1378_s7 (
    .F(n1378_11),
    .I0(n1378_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1354_12) 
);
defparam n1378_s7.INIT=16'hFF40;
  LUT4 n1365_s6 (
    .F(n1365_10),
    .I0(reg_backdrop_color[0]),
    .I1(n1365_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1365_s6.INIT=16'hCAAA;
  LUT4 n1364_s6 (
    .F(n1364_10),
    .I0(reg_backdrop_color[1]),
    .I1(n1364_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1364_s6.INIT=16'hCAAA;
  LUT4 n1363_s6 (
    .F(n1363_10),
    .I0(n1363_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1355_11) 
);
defparam n1363_s6.INIT=16'hFF40;
  LUT4 n1362_s7 (
    .F(n1362_11),
    .I0(n1362_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1354_12) 
);
defparam n1362_s7.INIT=16'hFF40;
  LUT4 n1634_s5 (
    .F(n1634_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram4_3_8),
    .I3(n1634_8) 
);
defparam n1634_s5.INIT=16'h00BF;
  LUT4 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pos_x_5_10) 
);
defparam ff_pos_x_5_s8.INIT=16'h00BF;
  LUT4 n1405_s6 (
    .F(n1405_10),
    .I0(ff_pattern7[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1405_s6.INIT=16'h4555;
  LUT4 n1404_s6 (
    .F(n1404_10),
    .I0(ff_pattern7[1]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1404_s6.INIT=16'h4555;
  LUT4 n1403_s6 (
    .F(n1403_10),
    .I0(ff_pattern7[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1403_s6.INIT=16'h4555;
  LUT4 n1402_s6 (
    .F(n1402_10),
    .I0(ff_pattern7[3]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1402_s6.INIT=16'h4555;
  LUT4 n1373_s4 (
    .F(n1373_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[0]) 
);
defparam n1373_s4.INIT=16'hBF00;
  LUT4 n1372_s4 (
    .F(n1372_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[1]) 
);
defparam n1372_s4.INIT=16'hBF00;
  LUT4 n1371_s4 (
    .F(n1371_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[2]) 
);
defparam n1371_s4.INIT=16'hBF00;
  LUT4 n1370_s6 (
    .F(n1370_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[3]) 
);
defparam n1370_s6.INIT=16'hBF00;
  LUT4 n1357_s6 (
    .F(n1357_10),
    .I0(ff_pattern1[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1357_s6.INIT=16'h4555;
  LUT4 n1356_s6 (
    .F(n1356_10),
    .I0(ff_pattern1[1]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1356_s6.INIT=16'h4555;
  LUT4 n1355_s8 (
    .F(n1355_13),
    .I0(ff_pattern1[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1355_s8.INIT=16'h4555;
  LUT4 n1354_s9 (
    .F(n1354_14),
    .I0(ff_pattern1[3]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1354_s9.INIT=16'h4555;
  LUT4 n181_s6 (
    .F(n181_13),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_14),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n181_s6.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s9 (
    .F(ff_pos_x_5_16),
    .I0(ff_pos_x_5_14),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s9.INIT=4'h4;
  LUT4 n140_s5 (
    .F(n140_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_14),
    .I2(ff_screen_h_in_active_12),
    .I3(ff_screen_h_in_active_11) 
);
defparam n140_s5.INIT=16'h0045;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n527_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n689_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s0 (
    .Q(ff_vram_rdata_sel[1]),
    .D(w_screen_mode_vram_address[1]),
    .CLK(clk85m),
    .CE(n727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s0 (
    .Q(ff_vram_rdata_sel[0]),
    .D(w_screen_mode_vram_address[0]),
    .CLK(clk85m),
    .CE(n727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n801_31),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n802_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n803_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n804_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n805_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n806_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n807_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n808_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n988_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n989_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n990_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n991_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n993_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n994_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n995_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n980_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n981_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n982_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n983_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n987_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n833_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n834_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n835_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n836_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n837_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n838_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n839_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n840_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n996_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n997_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n998_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n999_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n1000_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n1001_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n1002_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n1003_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n972_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n973_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n974_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n975_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n976_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n977_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n978_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n979_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1011_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1012_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1013_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1014_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1015_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1350_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1351_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1352_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1354_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1355_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1356_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1357_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1358_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1359_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1360_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1362_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1363_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1364_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1365_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1373_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1374_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1375_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1376_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1378_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1379_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1380_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1381_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1382_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1383_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1384_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1386_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1387_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1388_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1389_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1390_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1391_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1392_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1394_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1395_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1396_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1397_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1398_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1399_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1400_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1401_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1402_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1403_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1404_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1405_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1342_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1343_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1344_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1345_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1346_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1347_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1348_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1349_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n176_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n177_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n178_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n180_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n255_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFCE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1666_7),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1667_7),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1668_7),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1669_7),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1634_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n181_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n316_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n312_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n311_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n313_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU n312_s (
    .SUM(n312_2),
    .COUT(n311_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n313_3) 
);
defparam n312_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n1000_s11 (
    .O(n1000_14),
    .I0(n1000_16),
    .I1(n797_4),
    .S0(n1003_19) 
);
  MUX2_LUT5 n1001_s11 (
    .O(n1001_14),
    .I0(n1001_16),
    .I1(n798_4),
    .S0(n1003_19) 
);
  MUX2_LUT5 n1002_s11 (
    .O(n1002_14),
    .I0(n1002_16),
    .I1(n799_4),
    .S0(n1003_19) 
);
  MUX2_LUT5 n1003_s11 (
    .O(n1003_14),
    .I0(n1003_16),
    .I1(n800_4),
    .S0(n1003_19) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  n878_17,
  w_screen_v_active,
  ff_screen_h_active,
  n240_6,
  reg_sprite_disable,
  reg_212lines_mode,
  w_sprite_mode2,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8,
  w_screen_pos_x_Z_9,
  w_screen_pos_x_Z_10,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  reg_screen_mode,
  ff_vram_valid,
  w_selected_en,
  n440_5,
  ff_vram_valid_7,
  n88_8,
  n317_8,
  n88_11,
  n317_9,
  n438_7,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input n878_17;
input w_screen_v_active;
input ff_screen_h_active;
input n240_6;
input reg_sprite_disable;
input reg_212lines_mode;
input w_sprite_mode2;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8;
input w_screen_pos_x_Z_9;
input w_screen_pos_x_Z_10;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
input [4:0] reg_screen_mode;
output ff_vram_valid;
output w_selected_en;
output n440_5;
output ff_vram_valid_7;
output n88_8;
output n317_8;
output n88_11;
output n317_9;
output n438_7;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire n438_4;
wire ff_selected_count_3_6;
wire ff_selected_en_6;
wire n320_7;
wire n117_7;
wire n116_7;
wire n88_6;
wire n79_7;
wire n77_7;
wire n317_7;
wire n440_6;
wire ff_selected_count_3_7;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n319_8;
wire n88_9;
wire n78_8;
wire ff_select_finish_10;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_select_finish_11;
wire n88_13;
wire n78_10;
wire n80_9;
wire n81_9;
wire n327_11;
wire n319_10;
wire n321_9;
wire n322_9;
wire ff_select_finish_13;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT2 n440_s1 (
    .F(n440_4),
    .I0(n440_5),
    .I1(n440_6) 
);
defparam n440_s1.INIT=4'h8;
  LUT2 n438_s1 (
    .F(n438_4),
    .I0(n440_6),
    .I1(n438_7) 
);
defparam n438_s1.INIT=4'h8;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(w_selected_en),
    .I1(ff_selected_count_3_7),
    .I2(ff_selected_count_3_8),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_11),
    .I2(ff_selected_count_3_8),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n317_7) 
);
defparam n320_s2.INIT=16'h7800;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n88_s1 (
    .F(n88_6),
    .I0(n88_13),
    .I1(n88_8),
    .I2(n438_7),
    .I3(n88_9) 
);
defparam n88_s1.INIT=16'hE000;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n88_8),
    .I3(ff_current_plane_num[2]) 
);
defparam n79_s2.INIT=16'h0708;
  LUT4 n77_s2 (
    .F(n77_7),
    .I0(ff_current_plane_num[3]),
    .I1(n78_8),
    .I2(n88_8),
    .I3(ff_current_plane_num[4]) 
);
defparam n77_s2.INIT=16'h0708;
  LUT2 n317_s2 (
    .F(n317_7),
    .I0(n878_17),
    .I1(n317_8) 
);
defparam n317_s2.INIT=4'h4;
  LUT4 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n440_s2.INIT=16'h1000;
  LUT4 n440_s3 (
    .F(n440_6),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam n440_s3.INIT=16'h4000;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_2) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[2]),
    .I1(ff_select_finish_10),
    .I2(ff_y[4]),
    .I3(n240_6) 
);
defparam ff_select_finish_s4.INIT=16'h4000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(ff_selected_en_8),
    .I1(n240_6),
    .I2(n88_13),
    .I3(ff_selected_en_9) 
);
defparam ff_selected_en_s4.INIT=16'h8000;
  LUT3 n319_s3 (
    .F(n319_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n319_s3.INIT=8'h80;
  LUT2 n88_s3 (
    .F(n88_8),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_11) 
);
defparam n88_s3.INIT=4'h4;
  LUT3 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]) 
);
defparam n88_s4.INIT=8'h40;
  LUT3 n78_s3 (
    .F(n78_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]) 
);
defparam n78_s3.INIT=8'h80;
  LUT4 n317_s3 (
    .F(n317_8),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(n317_9),
    .I3(reg_sprite_disable) 
);
defparam n317_s3.INIT=16'h00BF;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[5]),
    .I1(ff_y[6]),
    .I2(ff_y[7]),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s5.INIT=16'h4000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s5.INIT=16'hF331;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s6.INIT=16'h0100;
  LUT4 n88_s6 (
    .F(n88_11),
    .I0(w_screen_pos_x_Z_8),
    .I1(w_screen_pos_x_Z_9),
    .I2(w_screen_pos_x_Z_10),
    .I3(w_screen_pos_x_Z_11) 
);
defparam n88_s6.INIT=16'h0001;
  LUT3 n317_s4 (
    .F(n317_9),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]) 
);
defparam n317_s4.INIT=8'h07;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(reg_212lines_mode),
    .I3(ff_y[3]) 
);
defparam ff_select_finish_s6.INIT=16'h1001;
  LUT4 n88_s7 (
    .F(n88_13),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(ff_select_finish),
    .I3(w_sprite_mode2) 
);
defparam n88_s7.INIT=16'h0301;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_0),
    .I2(w_screen_pos_x_Z_1),
    .I3(w_screen_pos_x_Z_2) 
);
defparam n438_s3.INIT=16'h0001;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n78_s4 (
    .F(n78_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_11),
    .I2(ff_current_plane_num[3]),
    .I3(n78_8) 
);
defparam n78_s4.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_11),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_11) 
);
defparam n81_s3.INIT=8'h45;
  LUT4 n327_s5 (
    .F(n327_11),
    .I0(ff_selected_count_3_7),
    .I1(ff_select_finish_9),
    .I2(n878_17),
    .I3(n317_8) 
);
defparam n327_s5.INIT=16'h0100;
  LUT4 n319_s4 (
    .F(n319_10),
    .I0(n319_8),
    .I1(w_selected_count[3]),
    .I2(n878_17),
    .I3(n317_8) 
);
defparam n319_s4.INIT=16'h0600;
  LUT4 n321_s3 (
    .F(n321_9),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n878_17),
    .I3(n317_8) 
);
defparam n321_s3.INIT=16'h0600;
  LUT3 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(n878_17),
    .I2(n317_8) 
);
defparam n322_s3.INIT=8'h10;
  LUT4 ff_select_finish_s7 (
    .F(ff_select_finish_13),
    .I0(ff_selected_count_3_8),
    .I1(ff_select_finish_9),
    .I2(n878_17),
    .I3(n317_8) 
);
defparam ff_select_finish_s7.INIT=16'hF8FF;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_13),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_11),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  w_selected_en,
  ff_vram_valid_7,
  ff_vram_valid_9,
  n438_7,
  n878_17,
  reg_sprite_16x16,
  n255_11,
  n88_11,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_selected_count,
  w_ic_vram_valid,
  ff_active_d1,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input w_selected_en;
input ff_vram_valid_7;
input ff_vram_valid_9;
input n438_7;
input n878_17;
input reg_sprite_16x16;
input n255_11;
input n88_11;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input [3:0] w_selected_count;
output w_ic_vram_valid;
output ff_active_d1;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1424_8;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_11;
wire ff_current_plane_2_12;
wire ff_active_9;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire n1245_5;
wire ff_current_plane_2_13;
wire ff_current_plane_2_14;
wire ff_current_plane_2_15;
wire ff_current_plane_2_16;
wire ff_current_plane_2_17;
wire ff_current_plane_2_18;
wire n1473_9;
wire ff_active_12;
wire n1280_10;
wire n1425_10;
wire n1427_10;
wire ff_vram_address_16_8;
wire \ff_selected_ram[0]_ER_CL_88 ;
wire \ff_selected_ram[0]_ER_CL_90 ;
wire ff_selected_q_31_8;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_2 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_28 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s79  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s79 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s80  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s80 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s81  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s81 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s82  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s82 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_11),
    .I2(ff_vram_valid_7),
    .I3(ff_current_plane_2_12) 
);
defparam ff_current_plane_2_s5.INIT=16'hFFAC;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_90 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=8'h10;
  LUT3 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_88 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=8'h10;
  LUT3 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[1]),
    .I2(\ff_selected_ram[0]_ER_CL_90 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[1]),
    .I2(\ff_selected_ram[0]_ER_CL_88 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_90 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_88 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_90 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=8'h80;
  LUT3 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_88 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=8'h80;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_init_27 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_1 ),
    .I0(\ff_selected_ram[0]_ER_init_28 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT4 n1424_s3 (
    .F(n1424_8),
    .I0(ff_current_plane[2]),
    .I1(n1424_9),
    .I2(ff_current_plane[3]),
    .I3(ff_current_plane_2_12) 
);
defparam n1424_s3.INIT=16'h0078;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(ff_active),
    .I2(n438_7) 
);
defparam n1449_s2.INIT=8'h80;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12) 
);
defparam n1426_s3.INIT=8'h06;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(n1245_5),
    .I1(w_screen_pos_x_Z_4),
    .I2(w_screen_pos_x_Z_5),
    .I3(n255_11) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT2 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_current_plane_2_13),
    .I1(ff_current_plane_2_14) 
);
defparam ff_current_plane_2_s6.INIT=4'h4;
  LUT3 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(n1245_4),
    .I1(n878_17),
    .I2(ff_current_plane_2_15) 
);
defparam ff_current_plane_2_s7.INIT=8'h4E;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(n878_17),
    .I2(ff_current_plane_2_13),
    .I3(ff_current_plane_2_14) 
);
defparam ff_active_s4.INIT=16'h1000;
  LUT2 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n1424_s4.INIT=4'h8;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(ff_sprite_mode2),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'hAFC0;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n438_7) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z_7),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_11),
    .I3(ff_vram_valid_7) 
);
defparam n1245_s2.INIT=16'h4000;
  LUT4 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_13),
    .I0(ff_current_plane_2_16),
    .I1(w_selected_count[0]),
    .I2(ff_current_plane_2_17),
    .I3(ff_current_plane[0]) 
);
defparam ff_current_plane_2_s8.INIT=16'h0280;
  LUT4 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_14),
    .I0(ff_active),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state_1_7) 
);
defparam ff_current_plane_2_s9.INIT=16'h8000;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_15),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_current_plane_2_s10.INIT=16'h0001;
  LUT4 ff_current_plane_2_s11 (
    .F(ff_current_plane_2_16),
    .I0(ff_current_plane[2]),
    .I1(n1424_9),
    .I2(w_selected_count[3]),
    .I3(ff_current_plane[3]) 
);
defparam ff_current_plane_2_s11.INIT=16'h7887;
  LUT4 ff_current_plane_2_s12 (
    .F(ff_current_plane_2_17),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane_2_18),
    .I3(ff_current_plane[1]) 
);
defparam ff_current_plane_2_s12.INIT=16'hD435;
  LUT2 ff_current_plane_2_s13 (
    .F(ff_current_plane_2_18),
    .I0(w_selected_count[2]),
    .I1(ff_current_plane[2]) 
);
defparam ff_current_plane_2_s13.INIT=4'h9;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_current_plane_2_15),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT3 ff_active_s6 (
    .F(ff_active_12),
    .I0(ff_active_9),
    .I1(ff_current_plane_2_15),
    .I2(n1245_4) 
);
defparam ff_active_s6.INIT=8'hBA;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT4 n1425_s4 (
    .F(n1425_10),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_2_12) 
);
defparam n1425_s4.INIT=16'h006A;
  LUT4 n1427_s4 (
    .F(n1427_10),
    .I0(ff_current_plane[0]),
    .I1(n1245_4),
    .I2(n878_17),
    .I3(ff_current_plane_2_15) 
);
defparam n1427_s4.INIT=16'h4501;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(ff_vram_valid_7),
    .I1(n1245_4),
    .I2(n878_17),
    .I3(ff_current_plane_2_15) 
);
defparam ff_vram_address_16_s4.INIT=16'h75FD;
  LUT4 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_88 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[3]),
    .I2(w_selected_en),
    .I3(ff_vram_valid_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=16'h2000;
  LUT4 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_90 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[3]),
    .I2(w_selected_en),
    .I3(ff_vram_valid_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=16'h1000;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_12),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_2 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 ,\ff_selected_ram[0]_ER_5 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 ,\ff_selected_ram[0]_ER_9 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 ,\ff_selected_ram[0]_ER_13 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 ,\ff_selected_ram[0]_ER_17 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 ,\ff_selected_ram[0]_ER_21 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 ,\ff_selected_ram[0]_ER_25 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_26 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s77  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s78  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_28 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n1803_5,
  ff_active_d1,
  n240_6,
  reg_sprite_16x16,
  reg_color0_opaque,
  w_screen_v_active,
  ff_screen_h_active,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_makeup_plane,
  ff_status_register_pointer,
  w_pixel_pos_y_Z,
  ff_state,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n1177_7,
  n878_19,
  n878_20,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n1803_5;
input ff_active_d1;
input n240_6;
input reg_sprite_16x16;
input reg_color0_opaque;
input w_screen_v_active;
input ff_screen_h_active;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [2:0] w_makeup_plane;
input [3:0] ff_status_register_pointer;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n1177_7;
output n878_19;
output n878_20;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n223_4;
wire n239_4;
wire n255_4;
wire n271_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n335_4;
wire n215_4;
wire n231_4;
wire n247_4;
wire n263_4;
wire n279_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n562_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n594_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n757_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire n789_4;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire n1157_7;
wire n1156_7;
wire n1155_7;
wire n1154_7;
wire n1153_7;
wire n1152_7;
wire n1151_7;
wire n1150_7;
wire n1149_7;
wire n1147_7;
wire n1146_7;
wire n1145_8;
wire n1144_7;
wire n1143_7;
wire n1142_7;
wire n1141_7;
wire n1140_7;
wire n1139_7;
wire n1045_7;
wire n1044_7;
wire n1043_7;
wire n1042_7;
wire n891_7;
wire n890_7;
wire n889_7;
wire n878_18;
wire n1009_4;
wire n223_5;
wire n215_5;
wire n538_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1153_8;
wire n1152_8;
wire n1151_8;
wire n1150_8;
wire n1149_8;
wire n1144_8;
wire n1141_8;
wire n1140_8;
wire n889_8;
wire n1177_8;
wire n1009_6;
wire n1009_7;
wire n1009_8;
wire n1009_9;
wire ff_sprite_collision_9;
wire n1150_9;
wire n1143_9;
wire n1140_9;
wire n1009_10;
wire n1009_11;
wire n1009_12;
wire ff_sprite_collision_10;
wire n1009_13;
wire n1139_10;
wire n1142_10;
wire n1143_11;
wire n1009_15;
wire n892_10;
wire ff_current_plane_3_10;
wire n1041_10;
wire ff_pre_pixel_color_en_12;
wire n1238_10;
wire n1239_10;
wire n1240_10;
wire n1241_10;
wire n1242_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT4 n878_s14 (
    .F(n878_17),
    .I0(n878_18),
    .I1(ff_state_1_7),
    .I2(n878_19),
    .I3(n878_20) 
);
defparam n878_s14.INIT=16'h8000;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n923_2),
    .I2(ff_active),
    .I3(n1009_15) 
);
defparam n1009_s0.INIT=16'h8000;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n223_s1.INIT=16'h8000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n255_s1.INIT=16'h4000;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n271_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n287_s1.INIT=16'h4000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n335_s1.INIT=16'h0100;
  LUT4 n215_s1 (
    .F(n215_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s1.INIT=16'h8000;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n279_s1 (
    .F(n279_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s1.INIT=16'h4000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n538_s1.INIT=16'h8000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n554_s1.INIT=16'h4000;
  LUT4 n562_s1 (
    .F(n562_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n562_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_5) 
);
defparam n570_s1.INIT=16'h4000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_5) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_5) 
);
defparam n586_s1.INIT=16'h1000;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_5) 
);
defparam n594_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s1.INIT=16'h8000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s1.INIT=16'h4000;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s1.INIT=16'h4000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s1.INIT=16'h1000;
  LUT4 n789_s1 (
    .F(n789_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s1.INIT=16'h0100;
  LUT4 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_sprite_collision_7),
    .I3(ff_sprite_collision_8) 
);
defparam ff_sprite_collision_s3.INIT=16'h7F10;
  LUT4 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_sprite_collision_7),
    .I3(ff_sprite_collision_8) 
);
defparam ff_sprite_collision_x_8_s4.INIT=16'hEF80;
  LUT4 n1157_s2 (
    .F(n1157_7),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s2.INIT=16'h7F00;
  LUT4 n1156_s2 (
    .F(n1156_7),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s2.INIT=16'h7F00;
  LUT4 n1155_s2 (
    .F(n1155_7),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s2.INIT=16'h7F00;
  LUT4 n1154_s2 (
    .F(n1154_7),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[3]) 
);
defparam n1154_s2.INIT=16'h007F;
  LUT4 n1153_s2 (
    .F(n1153_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_sprite_collision_7),
    .I3(n1153_8) 
);
defparam n1153_s2.INIT=16'h007F;
  LUT4 n1152_s2 (
    .F(n1152_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_sprite_collision_7),
    .I3(n1152_8) 
);
defparam n1152_s2.INIT=16'h007F;
  LUT4 n1151_s2 (
    .F(n1151_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_sprite_collision_7),
    .I3(n1151_8) 
);
defparam n1151_s2.INIT=16'h007F;
  LUT4 n1150_s2 (
    .F(n1150_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_sprite_collision_7),
    .I3(n1150_8) 
);
defparam n1150_s2.INIT=16'h007F;
  LUT4 n1149_s2 (
    .F(n1149_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_sprite_collision_7),
    .I3(n1149_8) 
);
defparam n1149_s2.INIT=16'h7F00;
  LUT4 n1147_s2 (
    .F(n1147_7),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n1147_s2.INIT=16'h7F00;
  LUT4 n1146_s2 (
    .F(n1146_7),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n1146_s2.INIT=16'h7F00;
  LUT4 n1145_s3 (
    .F(n1145_8),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1145_s3.INIT=16'h007F;
  LUT4 n1144_s2 (
    .F(n1144_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_sprite_collision_7),
    .I3(n1144_8) 
);
defparam n1144_s2.INIT=16'h007F;
  LUT4 n1143_s2 (
    .F(n1143_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_sprite_collision_7),
    .I3(n1143_11) 
);
defparam n1143_s2.INIT=16'h007F;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_sprite_collision_7),
    .I3(n1142_10) 
);
defparam n1142_s2.INIT=16'h007F;
  LUT4 n1141_s2 (
    .F(n1141_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_sprite_collision_7),
    .I3(n1141_8) 
);
defparam n1141_s2.INIT=16'h007F;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_sprite_collision_7),
    .I2(ff_status_register_pointer[0]),
    .I3(n1140_8) 
);
defparam n1140_s2.INIT=16'h007F;
  LUT4 n1139_s2 (
    .F(n1139_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_sprite_collision_7),
    .I3(n1139_10) 
);
defparam n1139_s2.INIT=16'h7F00;
  LUT2 n1045_s2 (
    .F(n1045_7),
    .I0(n878_17),
    .I1(ff_color[0]) 
);
defparam n1045_s2.INIT=4'h4;
  LUT2 n1044_s2 (
    .F(n1044_7),
    .I0(n878_17),
    .I1(ff_color[1]) 
);
defparam n1044_s2.INIT=4'h4;
  LUT2 n1043_s2 (
    .F(n1043_7),
    .I0(n878_17),
    .I1(ff_color[2]) 
);
defparam n1043_s2.INIT=4'h4;
  LUT2 n1042_s2 (
    .F(n1042_7),
    .I0(n878_17),
    .I1(ff_color[3]) 
);
defparam n1042_s2.INIT=4'h4;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n890_s2 (
    .F(n890_7),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[2]) 
);
defparam n890_s2.INIT=16'h0708;
  LUT3 n889_s2 (
    .F(n889_7),
    .I0(ff_state_1_7),
    .I1(n889_8),
    .I2(ff_current_plane[3]) 
);
defparam n889_s2.INIT=8'h14;
  LUT4 n1177_s2 (
    .F(n1177_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1177_8),
    .I3(n1803_5) 
);
defparam n1177_s2.INIT=16'hEFFF;
  LUT2 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]) 
);
defparam n878_s15.INIT=4'h8;
  LUT4 n878_s16 (
    .F(n878_19),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n878_s16.INIT=16'h8000;
  LUT4 n878_s17 (
    .F(n878_20),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n878_s17.INIT=16'h8000;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1009_6),
    .I3(n1009_7) 
);
defparam n1009_s1.INIT=16'hAFC0;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n538_s2 (
    .F(n538_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n538_s2.INIT=16'h8000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n733_s2.INIT=16'h1000;
  LUT3 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[3]),
    .I2(n1803_5) 
);
defparam ff_sprite_collision_s4.INIT=8'h10;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(w_sprite_collision),
    .I1(n240_6),
    .I2(ff_sprite_collision_9),
    .I3(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s5.INIT=16'h0100;
  LUT2 n1153_s3 (
    .F(n1153_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s3.INIT=4'h9;
  LUT3 n1152_s3 (
    .F(n1152_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1152_s3.INIT=8'h87;
  LUT4 n1151_s3 (
    .F(n1151_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s3.INIT=16'h807F;
  LUT2 n1150_s3 (
    .F(n1150_8),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n1150_9) 
);
defparam n1150_s3.INIT=4'h9;
  LUT2 n1149_s3 (
    .F(n1149_8),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n1150_9) 
);
defparam n1149_s3.INIT=4'h8;
  LUT2 n1144_s3 (
    .F(n1144_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1144_s3.INIT=4'h6;
  LUT4 n1141_s3 (
    .F(n1141_8),
    .I0(n1143_9),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[10]) 
);
defparam n1141_s3.INIT=16'h40BF;
  LUT2 n1140_s3 (
    .F(n1140_8),
    .I0(n1140_9),
    .I1(w_screen_pos_x_Z[11]) 
);
defparam n1140_s3.INIT=4'h9;
  LUT3 n889_s3 (
    .F(n889_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n889_s3.INIT=8'h80;
  LUT2 n1177_s3 (
    .F(n1177_8),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1177_s3.INIT=4'h1;
  LUT3 n1009_s3 (
    .F(n1009_6),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s3.INIT=8'h35;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_pattern_0_447),
    .I1(n1009_10),
    .I2(n1009_11),
    .I3(w_offset_x[3]) 
);
defparam n1009_s4.INIT=16'h0E33;
  LUT4 n1009_s5 (
    .F(n1009_8),
    .I0(n1009_12),
    .I1(w_offset_x[6]),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s5.INIT=16'hFDBF;
  LUT4 n1009_s6 (
    .F(n1009_9),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1009_s6.INIT=16'hF331;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[0]),
    .I1(ff_pre_pixel_color[1]),
    .I2(ff_pre_pixel_color[2]),
    .I3(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s6.INIT=16'h0100;
  LUT4 n1150_s4 (
    .F(n1150_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1150_s4.INIT=16'h8000;
  LUT2 n1143_s4 (
    .F(n1143_9),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1143_s4.INIT=4'h1;
  LUT4 n1140_s4 (
    .F(n1140_9),
    .I0(n1143_9),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[8]) 
);
defparam n1140_s4.INIT=16'h4000;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(n1009_13),
    .I1(w_offset_x[2]),
    .I2(w_offset_x[3]),
    .I3(reg_sprite_magify) 
);
defparam n1009_s7.INIT=16'hF5C3;
  LUT4 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[4]),
    .I2(w_pattern_0_449),
    .I3(reg_sprite_magify) 
);
defparam n1009_s8.INIT=16'h0C0A;
  LUT4 n1009_s9 (
    .F(n1009_12),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[7]),
    .I3(w_offset_x[6]) 
);
defparam n1009_s9.INIT=16'h7F01;
  LUT2 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[3]),
    .I1(reg_color0_opaque) 
);
defparam ff_sprite_collision_s7.INIT=4'h1;
  LUT2 n1009_s10 (
    .F(n1009_13),
    .I0(w_offset_x[4]),
    .I1(w_pattern_0_447) 
);
defparam n1009_s10.INIT=4'h8;
  LUT3 n1139_s4 (
    .F(n1139_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n878_20) 
);
defparam n1139_s4.INIT=8'hE0;
  LUT4 n1142_s4 (
    .F(n1142_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1142_s4.INIT=16'hE01F;
  LUT3 n1143_s5 (
    .F(n1143_11),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]) 
);
defparam n1143_s5.INIT=8'hA9;
  LUT4 n1009_s11 (
    .F(n1009_15),
    .I0(n1009_8),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(n1009_9) 
);
defparam n1009_s11.INIT=16'h4000;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  LUT4 n1041_s4 (
    .F(n1041_10),
    .I0(n240_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n878_17) 
);
defparam n1041_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s5 (
    .F(ff_pre_pixel_color_en_12),
    .I0(n878_17),
    .I1(n240_6),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s5.INIT=8'hEF;
  LUT4 n1238_s4 (
    .F(n1238_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n878_17),
    .I3(n240_6) 
);
defparam n1238_s4.INIT=16'h0C0A;
  LUT4 n1239_s4 (
    .F(n1239_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n878_17),
    .I3(n240_6) 
);
defparam n1239_s4.INIT=16'h0C0A;
  LUT4 n1240_s4 (
    .F(n1240_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n878_17),
    .I3(n240_6) 
);
defparam n1240_s4.INIT=16'h0C0A;
  LUT4 n1241_s4 (
    .F(n1241_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n878_17),
    .I3(n240_6) 
);
defparam n1241_s4.INIT=16'h0C0A;
  LUT4 n1242_s4 (
    .F(n1242_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n878_17),
    .I3(n240_6) 
);
defparam n1242_s4.INIT=16'h0C0A;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_8),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_12),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s4 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1238_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1239_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1240_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1241_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1242_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  ff_state_1_7,
  reg_sprite_magify,
  reg_sprite_16x16,
  w_screen_v_active,
  n240_6,
  reg_sprite_disable,
  reg_212lines_mode,
  reg_display_on,
  ff_reset_n2_1,
  n255_11,
  n1803_5,
  reg_color0_opaque,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  w_sprite_mode2_6,
  w_sprite_mode2_7,
  w_sprite_mode2_8,
  ff_vram_valid,
  n440_5,
  n88_8,
  n317_8,
  n88_11,
  n317_9,
  n438_7,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  n878_19,
  n878_20,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input ff_state_1_7;
input reg_sprite_magify;
input reg_sprite_16x16;
input w_screen_v_active;
input n240_6;
input reg_sprite_disable;
input reg_212lines_mode;
input reg_display_on;
input ff_reset_n2_1;
input n255_11;
input n1803_5;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input [13:0] w_screen_pos_x_Z;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output w_sprite_mode2_5;
output w_sprite_mode2_6;
output w_sprite_mode2_7;
output w_sprite_mode2_8;
output ff_vram_valid;
output n440_5;
output n88_8;
output n317_8;
output n88_11;
output n317_9;
output n438_7;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output n878_19;
output n878_20;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire ff_screen_h_active_8;
wire n40_7;
wire n40_8;
wire w_sprite_mode2;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n878_17;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT2 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(n878_17),
    .I1(n40_7) 
);
defparam ff_screen_h_active_s3.INIT=4'hB;
  LUT4 n40_s2 (
    .F(n40_7),
    .I0(n40_8),
    .I1(ff_state_1_7),
    .I2(n878_19),
    .I3(n878_20) 
);
defparam n40_s2.INIT=16'h7FFF;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(w_sprite_mode2_7),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT2 w_sprite_mode2_s2 (
    .F(w_sprite_mode2_5),
    .I0(w_sprite_mode2_8),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s2.INIT=4'h1;
  LUT4 w_sprite_mode2_s3 (
    .F(w_sprite_mode2_6),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam w_sprite_mode2_s3.INIT=16'h0100;
  LUT2 n40_s3 (
    .F(n40_8),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]) 
);
defparam n40_s3.INIT=4'h1;
  LUT4 w_sprite_mode2_s4 (
    .F(w_sprite_mode2_7),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s4.INIT=16'hF4CF;
  LUT4 w_sprite_mode2_s5 (
    .F(w_sprite_mode2_8),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam w_sprite_mode2_s5.INIT=16'hF4CF;
  LUT4 w_sprite_mode2_s6 (
    .F(w_sprite_mode2),
    .I0(w_sprite_mode2_4),
    .I1(w_sprite_mode2_8),
    .I2(reg_screen_mode[1]),
    .I3(w_sprite_mode2_6) 
);
defparam w_sprite_mode2_s6.INIT=16'h00AB;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n878_17(n878_17),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n240_6(n240_6),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_212lines_mode(reg_212lines_mode),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n440_5(n440_5),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n88_8(n88_8),
    .n317_8(n317_8),
    .n88_11(n88_11),
    .n317_9(n317_9),
    .n438_7(n438_7),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n438_7(n438_7),
    .n878_17(n878_17),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n255_11(n255_11),
    .n88_11(n88_11),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_selected_count(w_selected_count[3:0]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n1803_5(n1803_5),
    .ff_active_d1(ff_active_d1),
    .n240_6(n240_6),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n1177_7(n1177_7),
    .n878_19(n878_19),
    .n878_20(n878_20),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  w_vs_end_8,
  w_vs_end_7,
  reg_interlace_mode,
  reg_50hz_mode,
  n62_9,
  w_4colors_mode,
  reg_display_on,
  w_4colors_mode_5,
  n1370_21,
  ff_vram_address_16_9,
  n1370_18,
  reg_left_mask,
  n1370_19,
  reg_scroll_planes,
  reg_sprite_magify,
  reg_sprite_16x16,
  n240_6,
  reg_sprite_disable,
  ff_reset_n2_1,
  n1803_5,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_backdrop_color,
  reg_screen_mode,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  n309_11,
  w_h_count_end_12,
  w_h_count_end_13,
  w_h_count_end_14,
  n264_6,
  n78_5,
  w_screen_mode_vram_valid,
  n1350_5,
  n833_27,
  ff_next_vram7_3_8,
  n833_28,
  ff_screen_h_in_active_12,
  n1634_8,
  n1634_10,
  ff_vram_valid,
  n317_8,
  n438_7,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  n878_20,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input w_vs_end_8;
input w_vs_end_7;
input reg_interlace_mode;
input reg_50hz_mode;
input n62_9;
input w_4colors_mode;
input reg_display_on;
input w_4colors_mode_5;
input n1370_21;
input ff_vram_address_16_9;
input n1370_18;
input reg_left_mask;
input n1370_19;
input reg_scroll_planes;
input reg_sprite_magify;
input reg_sprite_16x16;
input n240_6;
input reg_sprite_disable;
input ff_reset_n2_1;
input n1803_5;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [7:0] reg_backdrop_color;
input [4:0] reg_screen_mode;
input [16:6] reg_color_table_base;
input [16:11] reg_pattern_generator_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output n309_11;
output w_h_count_end_12;
output w_h_count_end_13;
output w_h_count_end_14;
output n264_6;
output n78_5;
output w_screen_mode_vram_valid;
output n1350_5;
output n833_27;
output ff_next_vram7_3_8;
output n833_28;
output ff_screen_h_in_active_12;
output n1634_8;
output n1634_10;
output ff_vram_valid;
output n317_8;
output n438_7;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output n878_20;
output [11:0] w_h_count;
output [8:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [9:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_field;
wire ff_interleaving_page;
wire ff_state_1_7;
wire n255_11;
wire w_sprite_mode2_4;
wire w_sprite_mode2_5;
wire w_sprite_mode2_6;
wire w_sprite_mode2_7;
wire w_sprite_mode2_8;
wire n440_5;
wire n88_8;
wire n88_11;
wire n317_9;
wire n878_19;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_vs_end_8(w_vs_end_8),
    .w_vs_end_7(w_vs_end_7),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n62_9(n62_9),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .n309_11(n309_11),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n264_6(n264_6),
    .n78_5(n78_5),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[8:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_4colors_mode(w_4colors_mode),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n438_7(n438_7),
    .reg_display_on(reg_display_on),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_screen_v_active(w_screen_v_active),
    .n1370_21(n1370_21),
    .n440_5(n440_5),
    .ff_vram_address_16_9(ff_vram_address_16_9),
    .n1370_18(n1370_18),
    .n878_20(n878_20),
    .n878_19(n878_19),
    .reg_left_mask(reg_left_mask),
    .n88_8(n88_8),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .n317_9(n317_9),
    .n1370_19(n1370_19),
    .reg_scroll_planes(reg_scroll_planes),
    .n88_11(n88_11),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_sprite_mode2_8(w_sprite_mode2_8),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_state_1_7(ff_state_1_7),
    .n1350_5(n1350_5),
    .n833_27(n833_27),
    .ff_next_vram7_3_8(ff_next_vram7_3_8),
    .n255_11(n255_11),
    .n833_28(n833_28),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .n1634_8(n1634_8),
    .n1634_10(n1634_10),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .n240_6(n240_6),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n255_11(n255_11),
    .n1803_5(n1803_5),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .w_sprite_mode2_8(w_sprite_mode2_8),
    .ff_vram_valid(ff_vram_valid),
    .n440_5(n440_5),
    .n88_8(n88_8),
    .n317_8(n317_8),
    .n88_11(n88_11),
    .n317_9(n317_9),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .n878_19(n878_19),
    .n878_20(n878_20),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_cache_vram_write,
  ff_start,
  w_command_vram_rdata_en,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  n1554_5,
  ff_vram_valid,
  n317_8,
  w_ic_vram_valid,
  w_screen_mode_vram_valid,
  w_cpu_vram_valid,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  ff_busy,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_cache_vram_write;
input ff_start;
input w_command_vram_rdata_en;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input n1554_5;
input ff_vram_valid;
input n317_8;
input w_ic_vram_valid;
input w_screen_mode_vram_valid;
input w_cpu_vram_valid;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output ff_busy;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n374_13;
wire n374_14;
wire n375_12;
wire n375_13;
wire n376_12;
wire n376_13;
wire n377_12;
wire n377_13;
wire n378_12;
wire n378_13;
wire n379_12;
wire n379_13;
wire n380_12;
wire n380_13;
wire n381_12;
wire n381_13;
wire n382_12;
wire n382_13;
wire n383_12;
wire n383_13;
wire n384_12;
wire n384_13;
wire n385_12;
wire n385_13;
wire n386_12;
wire n386_13;
wire n387_12;
wire n387_13;
wire n388_12;
wire n388_13;
wire n421_12;
wire n421_13;
wire n422_12;
wire n422_13;
wire n423_12;
wire n423_13;
wire n424_12;
wire n424_13;
wire n448_6;
wire n448_7;
wire n451_6;
wire n451_7;
wire n452_6;
wire n452_7;
wire n453_6;
wire n453_7;
wire n454_6;
wire n454_7;
wire n455_6;
wire n455_7;
wire n456_6;
wire n456_7;
wire n457_6;
wire n457_7;
wire n458_6;
wire n458_7;
wire n491_6;
wire n491_7;
wire n494_6;
wire n494_7;
wire n495_6;
wire n495_7;
wire n496_6;
wire n496_7;
wire n497_6;
wire n497_7;
wire n498_6;
wire n498_7;
wire n499_6;
wire n499_7;
wire n500_6;
wire n500_7;
wire n501_6;
wire n501_7;
wire n534_6;
wire n534_7;
wire n537_6;
wire n537_7;
wire n538_6;
wire n538_7;
wire n539_6;
wire n539_7;
wire n540_6;
wire n540_7;
wire n541_6;
wire n541_7;
wire n542_6;
wire n542_7;
wire n543_6;
wire n543_7;
wire n544_6;
wire n544_7;
wire n577_6;
wire n577_7;
wire n580_6;
wire n580_7;
wire n581_6;
wire n581_7;
wire n582_6;
wire n582_7;
wire n583_6;
wire n583_7;
wire n584_6;
wire n584_7;
wire n585_6;
wire n585_7;
wire n586_6;
wire n586_7;
wire n587_6;
wire n587_7;
wire n4766_6;
wire n4766_7;
wire n4767_6;
wire n4767_7;
wire n4768_6;
wire n4768_7;
wire n4769_6;
wire n4769_7;
wire n4770_6;
wire n4770_7;
wire n4771_6;
wire n4771_7;
wire n4772_6;
wire n4772_7;
wire n4773_6;
wire n4773_7;
wire w_cache2_hit;
wire n132_3;
wire n4158_10;
wire n4159_9;
wire n4160_9;
wire n4161_9;
wire n4162_9;
wire n4163_9;
wire n4164_9;
wire n4165_9;
wire n4166_9;
wire n4167_9;
wire n4168_9;
wire n4169_9;
wire n4170_9;
wire n4171_9;
wire n4172_9;
wire n5070_5;
wire n5071_4;
wire n5072_4;
wire n5073_4;
wire n5074_4;
wire n5075_4;
wire n5076_4;
wire n5077_4;
wire n5078_4;
wire n5079_4;
wire n5080_4;
wire n5081_4;
wire n5082_4;
wire n5083_4;
wire n5084_4;
wire n5142_5;
wire n5143_4;
wire n5144_4;
wire n5145_4;
wire n5146_4;
wire n5147_4;
wire n5148_4;
wire n5149_4;
wire n5150_5;
wire n5151_4;
wire n5152_4;
wire n5153_4;
wire n5154_4;
wire n5155_4;
wire n5156_4;
wire n5157_4;
wire n5158_5;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_4;
wire n5165_4;
wire n5166_5;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_4;
wire n5173_4;
wire n5852_5;
wire n5853_5;
wire n5854_5;
wire n5855_5;
wire n5856_5;
wire n5857_5;
wire n5858_5;
wire n5859_5;
wire n5860_5;
wire n5861_5;
wire n5862_5;
wire n5863_5;
wire n5864_5;
wire n5865_5;
wire n5866_5;
wire n5867_5;
wire n5868_5;
wire n5869_5;
wire n5870_5;
wire n5871_5;
wire n5872_5;
wire n5873_5;
wire n5874_5;
wire n5875_5;
wire n5876_5;
wire n5877_5;
wire n5878_5;
wire n5879_5;
wire n5880_5;
wire n5881_5;
wire n5882_5;
wire n5883_5;
wire n128_7;
wire n129_7;
wire n130_7;
wire n131_7;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_cache_vram_rdata_en_6;
wire n6680_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_vram_wdata_31_8;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire ff_vram_valid_10;
wire ff_vram_address_16_15;
wire n6397_8;
wire n6395_10;
wire n5009_8;
wire n6683_9;
wire n6681_14;
wire n6680_9;
wire n6679_10;
wire n5836_16;
wire n5270_7;
wire n1505_10;
wire n1504_10;
wire n1503_10;
wire n1502_10;
wire ff_flush_state_1_9;
wire n5001_8;
wire n5002_7;
wire n5003_7;
wire n5004_7;
wire n5005_7;
wire n5006_7;
wire n5007_7;
wire n5008_7;
wire n1336_4;
wire n4158_11;
wire n5852_6;
wire n5852_7;
wire n5852_8;
wire n5853_7;
wire n5853_8;
wire n5854_6;
wire n5854_7;
wire n5855_6;
wire n5855_7;
wire n5856_6;
wire n5856_7;
wire n5857_6;
wire n5857_7;
wire n5858_6;
wire n5858_7;
wire n5859_6;
wire n5859_7;
wire n5860_6;
wire n5860_7;
wire n5861_6;
wire n5861_9;
wire n5862_6;
wire n5862_7;
wire n5863_6;
wire n5863_7;
wire n5864_6;
wire n5864_7;
wire n5865_6;
wire n5865_7;
wire n5866_6;
wire n5866_7;
wire n5867_6;
wire n5867_7;
wire n5868_6;
wire n5868_7;
wire n5869_6;
wire n5869_7;
wire n5870_6;
wire n5870_7;
wire n5871_6;
wire n5871_8;
wire n5872_6;
wire n5872_7;
wire n5873_6;
wire n5873_7;
wire n5874_6;
wire n5874_7;
wire n5875_6;
wire n5875_7;
wire n5876_6;
wire n5876_7;
wire n5877_6;
wire n5877_7;
wire n5878_6;
wire n5878_7;
wire n5879_6;
wire n5879_7;
wire n5879_8;
wire n5880_6;
wire n5880_7;
wire n5881_6;
wire n5881_7;
wire n5882_6;
wire n5882_7;
wire n5883_6;
wire n5883_7;
wire n128_8;
wire n128_9;
wire n129_8;
wire n129_9;
wire n130_8;
wire n130_9;
wire n131_8;
wire n131_9;
wire ff_cache0_already_read_10;
wire ff_cache0_already_read_11;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_10;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_8;
wire ff_flush_state_2_10;
wire n6679_11;
wire ff_cache0_address_15_11;
wire ff_cache0_address_15_12;
wire ff_cache0_data_31_11;
wire ff_cache0_data_31_12;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_11;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_11;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_11;
wire ff_cache0_data_7_12;
wire ff_cache1_address_16_12;
wire ff_cache1_data_31_12;
wire ff_cache2_address_16_11;
wire ff_cache2_data_31_12;
wire ff_cache3_address_16_11;
wire ff_cache3_address_16_13;
wire ff_vram_wdata_31_9;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_11;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_busy_9;
wire ff_cache0_data_mask_2_13;
wire ff_cache3_data_mask_3_12;
wire ff_cache3_data_mask_3_13;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_3_16;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire ff_vram_valid_11;
wire ff_vram_valid_12;
wire ff_vram_valid_13;
wire n6397_9;
wire n6395_11;
wire n6681_15;
wire n6681_16;
wire n6679_13;
wire n1505_12;
wire n1504_11;
wire n1503_11;
wire n1502_11;
wire n5614_9;
wire n370_38;
wire n5852_10;
wire n5852_11;
wire n5852_12;
wire n5852_13;
wire n5852_14;
wire n5852_15;
wire n5853_9;
wire n5853_10;
wire n5853_11;
wire n5853_12;
wire n5854_8;
wire n5854_9;
wire n5854_10;
wire n5854_11;
wire n5855_8;
wire n5855_9;
wire n5855_10;
wire n5855_11;
wire n5856_8;
wire n5856_9;
wire n5856_10;
wire n5856_12;
wire n5856_13;
wire n5857_9;
wire n5857_10;
wire n5857_11;
wire n5857_12;
wire n5857_13;
wire n5858_8;
wire n5858_9;
wire n5858_10;
wire n5858_12;
wire n5858_13;
wire n5859_8;
wire n5859_9;
wire n5859_10;
wire n5859_11;
wire n5859_12;
wire n5859_13;
wire n5860_8;
wire n5860_9;
wire n5860_10;
wire n5860_11;
wire n5860_12;
wire n5860_13;
wire n5861_10;
wire n5861_11;
wire n5861_12;
wire n5861_13;
wire n5861_14;
wire n5861_15;
wire n5861_16;
wire n5862_8;
wire n5862_9;
wire n5862_10;
wire n5862_11;
wire n5862_12;
wire n5863_8;
wire n5863_9;
wire n5863_10;
wire n5863_11;
wire n5864_8;
wire n5864_9;
wire n5864_10;
wire n5864_11;
wire n5864_12;
wire n5865_8;
wire n5865_9;
wire n5865_10;
wire n5865_11;
wire n5866_9;
wire n5866_10;
wire n5866_11;
wire n5866_12;
wire n5867_8;
wire n5867_9;
wire n5867_10;
wire n5867_11;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5868_11;
wire n5868_12;
wire n5868_13;
wire n5869_8;
wire n5869_9;
wire n5869_10;
wire n5869_12;
wire n5869_13;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5870_12;
wire n5870_13;
wire n5871_9;
wire n5871_10;
wire n5871_11;
wire n5871_12;
wire n5871_13;
wire n5871_14;
wire n5871_15;
wire n5872_8;
wire n5872_9;
wire n5872_10;
wire n5872_11;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5874_8;
wire n5874_9;
wire n5874_10;
wire n5874_11;
wire n5874_12;
wire n5875_8;
wire n5875_9;
wire n5875_10;
wire n5875_12;
wire n5875_13;
wire n5876_8;
wire n5876_9;
wire n5876_10;
wire n5876_11;
wire n5876_12;
wire n5877_9;
wire n5877_10;
wire n5877_11;
wire n5877_12;
wire n5877_13;
wire n5877_14;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5878_11;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5879_12;
wire n5879_13;
wire n5879_14;
wire n5880_9;
wire n5880_10;
wire n5880_11;
wire n5880_12;
wire n5880_13;
wire n5880_14;
wire n5880_15;
wire n5881_8;
wire n5881_9;
wire n5881_10;
wire n5881_11;
wire n5881_12;
wire n5882_8;
wire n5882_9;
wire n5882_10;
wire n5882_11;
wire n5882_12;
wire n5882_13;
wire n5883_8;
wire n5883_9;
wire n5883_10;
wire n5883_12;
wire n5883_13;
wire ff_cache0_already_read_13;
wire ff_cache1_already_read_12;
wire ff_cache2_already_read_11;
wire ff_cache2_already_read_12;
wire ff_cache3_already_read_11;
wire ff_cache3_already_read_12;
wire ff_cache_vram_rdata_en_9;
wire ff_cache_vram_rdata_en_10;
wire ff_cache_vram_rdata_en_11;
wire n6679_14;
wire ff_cache0_address_15_13;
wire ff_cache1_address_16_13;
wire ff_cache2_address_16_12;
wire ff_cache3_address_16_15;
wire ff_cache3_address_16_16;
wire ff_cache3_data_31_13;
wire ff_vram_wdata_31_12;
wire ff_cache0_data_en_12;
wire ff_cache2_data_en_11;
wire ff_cache3_data_en_10;
wire ff_cache0_data_mask_2_14;
wire ff_cache1_data_mask_3_19;
wire ff_cache2_data_mask_3_17;
wire ff_vram_valid_14;
wire ff_vram_valid_15;
wire ff_vram_valid_16;
wire ff_vram_valid_18;
wire n6681_17;
wire n6681_18;
wire n6681_19;
wire n1505_14;
wire n1505_15;
wire n5852_16;
wire n5852_17;
wire n5852_18;
wire n5852_19;
wire n5852_20;
wire n5853_13;
wire n5853_14;
wire n5853_15;
wire n5853_16;
wire n5854_12;
wire n5854_13;
wire n5854_14;
wire n5854_15;
wire n5855_12;
wire n5855_13;
wire n5855_14;
wire n5855_15;
wire n5856_14;
wire n5856_15;
wire n5856_16;
wire n5857_14;
wire n5857_15;
wire n5857_16;
wire n5857_17;
wire n5858_14;
wire n5858_15;
wire n5858_16;
wire n5858_17;
wire n5858_18;
wire n5859_14;
wire n5859_15;
wire n5860_14;
wire n5860_15;
wire n5860_16;
wire n5861_18;
wire n5861_19;
wire n5861_20;
wire n5861_21;
wire n5862_13;
wire n5862_14;
wire n5862_15;
wire n5862_16;
wire n5862_17;
wire n5862_18;
wire n5863_12;
wire n5863_13;
wire n5863_14;
wire n5863_15;
wire n5864_13;
wire n5864_14;
wire n5864_15;
wire n5864_16;
wire n5864_17;
wire n5864_18;
wire n5865_12;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5866_13;
wire n5866_14;
wire n5867_13;
wire n5867_14;
wire n5867_15;
wire n5868_14;
wire n5868_15;
wire n5868_16;
wire n5869_14;
wire n5869_15;
wire n5870_14;
wire n5870_15;
wire n5871_17;
wire n5871_18;
wire n5871_19;
wire n5872_12;
wire n5872_13;
wire n5872_14;
wire n5872_15;
wire n5873_12;
wire n5873_13;
wire n5873_14;
wire n5873_15;
wire n5874_13;
wire n5874_14;
wire n5874_15;
wire n5875_14;
wire n5875_15;
wire n5876_13;
wire n5876_14;
wire n5876_15;
wire n5877_15;
wire n5877_16;
wire n5878_12;
wire n5878_13;
wire n5878_14;
wire n5878_15;
wire n5879_16;
wire n5879_17;
wire n5880_16;
wire n5880_17;
wire n5881_13;
wire n5881_14;
wire n5881_15;
wire n5882_14;
wire n5882_15;
wire n5882_16;
wire n5883_14;
wire n5883_15;
wire ff_cache_vram_rdata_en_12;
wire ff_cache_vram_rdata_en_13;
wire ff_cache1_address_16_15;
wire ff_vram_valid_19;
wire ff_vram_valid_20;
wire ff_vram_wdata_31_14;
wire ff_cache2_data_mask_3_21;
wire n5884_14;
wire n5885_14;
wire n5886_14;
wire n5887_14;
wire n5866_17;
wire n370_40;
wire ff_cache3_address_16_18;
wire ff_cache3_address_16_20;
wire n5861_23;
wire n5870_18;
wire n5867_17;
wire ff_cache2_data_mask_3_23;
wire ff_vram_wdata_31_16;
wire ff_flush_state_2_12;
wire n1505_17;
wire ff_cache0_address_15_16;
wire ff_cache0_already_read_15;
wire ff_cache2_address_16_17;
wire n5875_17;
wire n5869_17;
wire n5856_18;
wire n5866_19;
wire ff_cache1_data_mask_1_15;
wire ff_cache0_data_mask_1_13;
wire ff_cache3_data_15_13;
wire ff_cache2_data_15_13;
wire ff_cache1_data_15_13;
wire n5613_10;
wire n5618_11;
wire n5623_12;
wire n5628_10;
wire ff_cache1_data_mask_2_15;
wire ff_cache0_data_mask_2_16;
wire ff_cache3_data_23_13;
wire ff_cache2_data_23_13;
wire ff_cache1_data_23_13;
wire n5612_10;
wire n5617_11;
wire n5622_11;
wire n5627_10;
wire ff_cache1_data_mask_3_21;
wire ff_cache0_data_mask_3_13;
wire ff_cache3_data_31_15;
wire ff_cache2_data_31_15;
wire ff_cache1_data_31_15;
wire n5611_10;
wire n5616_11;
wire n5621_11;
wire n5626_10;
wire ff_cache1_data_mask_0_15;
wire ff_cache0_data_mask_0_13;
wire ff_cache3_data_7_13;
wire ff_cache2_data_7_13;
wire ff_cache1_data_7_13;
wire n5614_11;
wire n5619_11;
wire n5624_11;
wire n5629_10;
wire n4158_14;
wire ff_cache1_data_mask_3_23;
wire ff_cache1_already_read_14;
wire n5871_21;
wire ff_cache2_data_31_17;
wire ff_cache1_address_16_19;
wire n5883_17;
wire n5858_20;
wire n1505_19;
wire n6680_13;
wire n5008_10;
wire ff_cache1_data_mask_3_25;
wire ff_cache3_data_31_17;
wire ff_cache2_data_mask_3_25;
wire ff_cache0_data_en_14;
wire ff_flush_state_2_14;
wire n5851_19;
wire n6678_12;
wire n6679_18;
wire ff_cache1_data_31_17;
wire ff_cache0_already_read_17;
wire n1343_5;
wire n1342_5;
wire n1341_5;
wire n1340_5;
wire n1339_5;
wire n1338_5;
wire n1337_5;
wire n1336_6;
wire ff_vram_valid_22;
wire n5861_25;
wire n5853_18;
wire n5851_21;
wire n5850_19;
wire n5849_19;
wire n5848_19;
wire n5847_19;
wire n5846_19;
wire n5845_19;
wire n5844_19;
wire n5843_19;
wire n5842_19;
wire n5841_19;
wire n5840_19;
wire n5839_19;
wire n5838_19;
wire n5837_20;
wire n6680_15;
wire ff_cache1_already_read_16;
wire n5852_22;
wire n5857_19;
wire n5861_27;
wire n5871_23;
wire n5877_18;
wire n5879_19;
wire n5880_19;
wire ff_cache1_address_16_21;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n122_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n374_16;
wire n375_15;
wire n376_15;
wire n377_15;
wire n378_15;
wire n379_15;
wire n380_15;
wire n381_15;
wire n382_15;
wire n383_15;
wire n384_15;
wire n385_15;
wire n386_15;
wire n387_15;
wire n388_15;
wire n421_15;
wire n422_15;
wire n423_15;
wire n424_15;
wire n448_9;
wire n451_9;
wire n452_9;
wire n453_9;
wire n454_9;
wire n455_9;
wire n456_9;
wire n457_9;
wire n458_9;
wire n491_9;
wire n494_9;
wire n495_9;
wire n496_9;
wire n497_9;
wire n498_9;
wire n499_9;
wire n500_9;
wire n501_9;
wire n534_9;
wire n537_9;
wire n538_9;
wire n539_9;
wire n540_9;
wire n541_9;
wire n542_9;
wire n543_9;
wire n544_9;
wire n577_9;
wire n580_9;
wire n581_9;
wire n582_9;
wire n583_9;
wire n584_9;
wire n585_9;
wire n586_9;
wire n587_9;
wire n4766_9;
wire n4767_9;
wire n4768_9;
wire n4769_9;
wire n4770_9;
wire n4771_9;
wire n4772_9;
wire n4773_9;
wire n1196_3;
wire n1197_3;
wire n1198_3;
wire n1199_3;
wire n1200_3;
wire n1201_3;
wire n1202_3;
wire n1203_3;
wire n4175_8;
wire n4176_8;
wire n4177_8;
wire n4178_8;
wire n5607_12;
wire n5608_12;
wire n5609_12;
wire n5610_12;
wire n5001_6;
wire n5002_5;
wire n5003_5;
wire n5004_5;
wire n5005_5;
wire n5006_5;
wire n5007_5;
wire n5008_5;
wire n5837_14;
wire n5838_14;
wire n5839_14;
wire n5840_14;
wire n5841_14;
wire n5842_14;
wire n5843_14;
wire n5844_14;
wire n5845_14;
wire n5846_14;
wire n5847_14;
wire n5848_14;
wire n5849_14;
wire n5850_14;
wire n5851_14;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s3 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s3.INIT=8'hCA;
  LUT3 n96_s4 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s4.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s3 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s3.INIT=8'hCA;
  LUT3 n101_s4 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s4.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s3 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s3.INIT=8'hCA;
  LUT3 n105_s4 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s4.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s3 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s3.INIT=8'hCA;
  LUT3 n115_s4 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s4.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s3 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s3.INIT=8'hCA;
  LUT3 n121_s4 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s4.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s3 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s3.INIT=8'hCA;
  LUT3 n123_s4 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s4.INIT=8'hCA;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s3.INIT=8'hCA;
  LUT3 n124_s4 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s4.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n374_s13 (
    .F(n374_13),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache2_address[16]),
    .I2(ff_flush_state[0]) 
);
defparam n374_s13.INIT=8'hCA;
  LUT3 n374_s14 (
    .F(n374_14),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache0_address[16]),
    .I2(ff_flush_state[0]) 
);
defparam n374_s14.INIT=8'hCA;
  LUT3 n375_s12 (
    .F(n375_12),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache2_address[15]),
    .I2(ff_flush_state[0]) 
);
defparam n375_s12.INIT=8'hCA;
  LUT3 n375_s13 (
    .F(n375_13),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache0_address[15]),
    .I2(ff_flush_state[0]) 
);
defparam n375_s13.INIT=8'hCA;
  LUT3 n376_s12 (
    .F(n376_12),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache2_address[14]),
    .I2(ff_flush_state[0]) 
);
defparam n376_s12.INIT=8'hCA;
  LUT3 n376_s13 (
    .F(n376_13),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache0_address[14]),
    .I2(ff_flush_state[0]) 
);
defparam n376_s13.INIT=8'hCA;
  LUT3 n377_s12 (
    .F(n377_12),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache2_address[13]),
    .I2(ff_flush_state[0]) 
);
defparam n377_s12.INIT=8'hCA;
  LUT3 n377_s13 (
    .F(n377_13),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache0_address[13]),
    .I2(ff_flush_state[0]) 
);
defparam n377_s13.INIT=8'hCA;
  LUT3 n378_s12 (
    .F(n378_12),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache2_address[12]),
    .I2(ff_flush_state[0]) 
);
defparam n378_s12.INIT=8'hCA;
  LUT3 n378_s13 (
    .F(n378_13),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache0_address[12]),
    .I2(ff_flush_state[0]) 
);
defparam n378_s13.INIT=8'hCA;
  LUT3 n379_s12 (
    .F(n379_12),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache2_address[11]),
    .I2(ff_flush_state[0]) 
);
defparam n379_s12.INIT=8'hCA;
  LUT3 n379_s13 (
    .F(n379_13),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache0_address[11]),
    .I2(ff_flush_state[0]) 
);
defparam n379_s13.INIT=8'hCA;
  LUT3 n380_s12 (
    .F(n380_12),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache2_address[10]),
    .I2(ff_flush_state[0]) 
);
defparam n380_s12.INIT=8'hCA;
  LUT3 n380_s13 (
    .F(n380_13),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache0_address[10]),
    .I2(ff_flush_state[0]) 
);
defparam n380_s13.INIT=8'hCA;
  LUT3 n381_s12 (
    .F(n381_12),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache2_address[9]),
    .I2(ff_flush_state[0]) 
);
defparam n381_s12.INIT=8'hCA;
  LUT3 n381_s13 (
    .F(n381_13),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache0_address[9]),
    .I2(ff_flush_state[0]) 
);
defparam n381_s13.INIT=8'hCA;
  LUT3 n382_s12 (
    .F(n382_12),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache2_address[8]),
    .I2(ff_flush_state[0]) 
);
defparam n382_s12.INIT=8'hCA;
  LUT3 n382_s13 (
    .F(n382_13),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache0_address[8]),
    .I2(ff_flush_state[0]) 
);
defparam n382_s13.INIT=8'hCA;
  LUT3 n383_s12 (
    .F(n383_12),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache2_address[7]),
    .I2(ff_flush_state[0]) 
);
defparam n383_s12.INIT=8'hCA;
  LUT3 n383_s13 (
    .F(n383_13),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache0_address[7]),
    .I2(ff_flush_state[0]) 
);
defparam n383_s13.INIT=8'hCA;
  LUT3 n384_s12 (
    .F(n384_12),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache2_address[6]),
    .I2(ff_flush_state[0]) 
);
defparam n384_s12.INIT=8'hCA;
  LUT3 n384_s13 (
    .F(n384_13),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache0_address[6]),
    .I2(ff_flush_state[0]) 
);
defparam n384_s13.INIT=8'hCA;
  LUT3 n385_s12 (
    .F(n385_12),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache2_address[5]),
    .I2(ff_flush_state[0]) 
);
defparam n385_s12.INIT=8'hCA;
  LUT3 n385_s13 (
    .F(n385_13),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache0_address[5]),
    .I2(ff_flush_state[0]) 
);
defparam n385_s13.INIT=8'hCA;
  LUT3 n386_s12 (
    .F(n386_12),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache2_address[4]),
    .I2(ff_flush_state[0]) 
);
defparam n386_s12.INIT=8'hCA;
  LUT3 n386_s13 (
    .F(n386_13),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache0_address[4]),
    .I2(ff_flush_state[0]) 
);
defparam n386_s13.INIT=8'hCA;
  LUT3 n387_s12 (
    .F(n387_12),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache2_address[3]),
    .I2(ff_flush_state[0]) 
);
defparam n387_s12.INIT=8'hCA;
  LUT3 n387_s13 (
    .F(n387_13),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache0_address[3]),
    .I2(ff_flush_state[0]) 
);
defparam n387_s13.INIT=8'hCA;
  LUT3 n388_s12 (
    .F(n388_12),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache2_address[2]),
    .I2(ff_flush_state[0]) 
);
defparam n388_s12.INIT=8'hCA;
  LUT3 n388_s13 (
    .F(n388_13),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache0_address[2]),
    .I2(ff_flush_state[0]) 
);
defparam n388_s13.INIT=8'hCA;
  LUT3 n5607_s12 (
    .F(n421_12),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_flush_state[0]) 
);
defparam n5607_s12.INIT=8'hCA;
  LUT3 n5607_s13 (
    .F(n421_13),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_flush_state[0]) 
);
defparam n5607_s13.INIT=8'hCA;
  LUT3 n5608_s12 (
    .F(n422_12),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_flush_state[0]) 
);
defparam n5608_s12.INIT=8'hCA;
  LUT3 n5608_s13 (
    .F(n422_13),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_flush_state[0]) 
);
defparam n5608_s13.INIT=8'hCA;
  LUT3 n5609_s12 (
    .F(n423_12),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_flush_state[0]) 
);
defparam n5609_s12.INIT=8'hCA;
  LUT3 n5609_s13 (
    .F(n423_13),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_flush_state[0]) 
);
defparam n5609_s13.INIT=8'hCA;
  LUT3 n5610_s12 (
    .F(n424_12),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_flush_state[0]) 
);
defparam n5610_s12.INIT=8'hCA;
  LUT3 n5610_s13 (
    .F(n424_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_flush_state[0]) 
);
defparam n5610_s13.INIT=8'hCA;
  LUT3 n448_s6 (
    .F(n448_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n448_s6.INIT=8'hCA;
  LUT3 n448_s7 (
    .F(n448_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n448_s7.INIT=8'hCA;
  LUT3 n451_s6 (
    .F(n451_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n451_s6.INIT=8'hCA;
  LUT3 n451_s7 (
    .F(n451_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n451_s7.INIT=8'hCA;
  LUT3 n452_s6 (
    .F(n452_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n452_s6.INIT=8'hCA;
  LUT3 n452_s7 (
    .F(n452_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n452_s7.INIT=8'hCA;
  LUT3 n453_s6 (
    .F(n453_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n453_s6.INIT=8'hCA;
  LUT3 n453_s7 (
    .F(n453_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n453_s7.INIT=8'hCA;
  LUT3 n454_s6 (
    .F(n454_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n454_s6.INIT=8'hCA;
  LUT3 n454_s7 (
    .F(n454_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n454_s7.INIT=8'hCA;
  LUT3 n455_s6 (
    .F(n455_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n455_s6.INIT=8'hCA;
  LUT3 n455_s7 (
    .F(n455_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n455_s7.INIT=8'hCA;
  LUT3 n456_s6 (
    .F(n456_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n456_s6.INIT=8'hCA;
  LUT3 n456_s7 (
    .F(n456_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n456_s7.INIT=8'hCA;
  LUT3 n457_s6 (
    .F(n457_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n457_s6.INIT=8'hCA;
  LUT3 n457_s7 (
    .F(n457_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n457_s7.INIT=8'hCA;
  LUT3 n458_s6 (
    .F(n458_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n458_s6.INIT=8'hCA;
  LUT3 n458_s7 (
    .F(n458_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n458_s7.INIT=8'hCA;
  LUT3 n491_s6 (
    .F(n491_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n491_s6.INIT=8'hCA;
  LUT3 n491_s7 (
    .F(n491_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n491_s7.INIT=8'hCA;
  LUT3 n494_s6 (
    .F(n494_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n494_s6.INIT=8'hCA;
  LUT3 n494_s7 (
    .F(n494_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n494_s7.INIT=8'hCA;
  LUT3 n495_s6 (
    .F(n495_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n495_s6.INIT=8'hCA;
  LUT3 n495_s7 (
    .F(n495_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n495_s7.INIT=8'hCA;
  LUT3 n496_s6 (
    .F(n496_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n496_s6.INIT=8'hCA;
  LUT3 n496_s7 (
    .F(n496_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n496_s7.INIT=8'hCA;
  LUT3 n497_s6 (
    .F(n497_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n497_s6.INIT=8'hCA;
  LUT3 n497_s7 (
    .F(n497_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n497_s7.INIT=8'hCA;
  LUT3 n498_s6 (
    .F(n498_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n498_s6.INIT=8'hCA;
  LUT3 n498_s7 (
    .F(n498_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n498_s7.INIT=8'hCA;
  LUT3 n499_s6 (
    .F(n499_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n499_s6.INIT=8'hCA;
  LUT3 n499_s7 (
    .F(n499_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n499_s7.INIT=8'hCA;
  LUT3 n500_s6 (
    .F(n500_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n500_s6.INIT=8'hCA;
  LUT3 n500_s7 (
    .F(n500_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n500_s7.INIT=8'hCA;
  LUT3 n501_s6 (
    .F(n501_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n501_s6.INIT=8'hCA;
  LUT3 n501_s7 (
    .F(n501_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n501_s7.INIT=8'hCA;
  LUT3 n534_s6 (
    .F(n534_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n534_s6.INIT=8'hCA;
  LUT3 n534_s7 (
    .F(n534_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n534_s7.INIT=8'hCA;
  LUT3 n1196_s3 (
    .F(n537_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1196_s3.INIT=8'hCA;
  LUT3 n1196_s4 (
    .F(n537_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1196_s4.INIT=8'hCA;
  LUT3 n1197_s3 (
    .F(n538_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1197_s3.INIT=8'hCA;
  LUT3 n1197_s4 (
    .F(n538_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1197_s4.INIT=8'hCA;
  LUT3 n1198_s3 (
    .F(n539_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1198_s3.INIT=8'hCA;
  LUT3 n1198_s4 (
    .F(n539_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1198_s4.INIT=8'hCA;
  LUT3 n1199_s3 (
    .F(n540_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1199_s3.INIT=8'hCA;
  LUT3 n1199_s4 (
    .F(n540_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1199_s4.INIT=8'hCA;
  LUT3 n1200_s3 (
    .F(n541_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1200_s3.INIT=8'hCA;
  LUT3 n1200_s4 (
    .F(n541_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1200_s4.INIT=8'hCA;
  LUT3 n1201_s3 (
    .F(n542_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1201_s3.INIT=8'hCA;
  LUT3 n1201_s4 (
    .F(n542_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1201_s4.INIT=8'hCA;
  LUT3 n1202_s3 (
    .F(n543_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1202_s3.INIT=8'hCA;
  LUT3 n1202_s4 (
    .F(n543_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1202_s4.INIT=8'hCA;
  LUT3 n1203_s3 (
    .F(n544_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1203_s3.INIT=8'hCA;
  LUT3 n1203_s4 (
    .F(n544_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1203_s4.INIT=8'hCA;
  LUT3 n577_s6 (
    .F(n577_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n577_s6.INIT=8'hCA;
  LUT3 n577_s7 (
    .F(n577_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n577_s7.INIT=8'hCA;
  LUT3 n1196_s5 (
    .F(n580_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1196_s5.INIT=8'hCA;
  LUT3 n1196_s6 (
    .F(n580_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1196_s6.INIT=8'hCA;
  LUT3 n1197_s5 (
    .F(n581_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1197_s5.INIT=8'hCA;
  LUT3 n1197_s6 (
    .F(n581_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1197_s6.INIT=8'hCA;
  LUT3 n1198_s5 (
    .F(n582_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1198_s5.INIT=8'hCA;
  LUT3 n1198_s6 (
    .F(n582_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1198_s6.INIT=8'hCA;
  LUT3 n1199_s5 (
    .F(n583_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1199_s5.INIT=8'hCA;
  LUT3 n1199_s6 (
    .F(n583_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1199_s6.INIT=8'hCA;
  LUT3 n1200_s5 (
    .F(n584_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1200_s5.INIT=8'hCA;
  LUT3 n1200_s6 (
    .F(n584_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1200_s6.INIT=8'hCA;
  LUT3 n1201_s5 (
    .F(n585_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1201_s5.INIT=8'hCA;
  LUT3 n1201_s6 (
    .F(n585_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1201_s6.INIT=8'hCA;
  LUT3 n1202_s5 (
    .F(n586_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1202_s5.INIT=8'hCA;
  LUT3 n1202_s6 (
    .F(n586_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1202_s6.INIT=8'hCA;
  LUT3 n1203_s5 (
    .F(n587_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1203_s5.INIT=8'hCA;
  LUT3 n1203_s6 (
    .F(n587_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1203_s6.INIT=8'hCA;
  LUT3 n4766_s6 (
    .F(n4766_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4766_s6.INIT=8'hCA;
  LUT3 n4766_s7 (
    .F(n4766_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4766_s7.INIT=8'hCA;
  LUT3 n4767_s6 (
    .F(n4767_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4767_s6.INIT=8'hCA;
  LUT3 n4767_s7 (
    .F(n4767_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4767_s7.INIT=8'hCA;
  LUT3 n4768_s6 (
    .F(n4768_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4768_s6.INIT=8'hCA;
  LUT3 n4768_s7 (
    .F(n4768_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4768_s7.INIT=8'hCA;
  LUT3 n4769_s6 (
    .F(n4769_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4769_s6.INIT=8'hCA;
  LUT3 n4769_s7 (
    .F(n4769_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4769_s7.INIT=8'hCA;
  LUT3 n4770_s6 (
    .F(n4770_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4770_s6.INIT=8'hCA;
  LUT3 n4770_s7 (
    .F(n4770_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4770_s7.INIT=8'hCA;
  LUT3 n4771_s6 (
    .F(n4771_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4771_s6.INIT=8'hCA;
  LUT3 n4771_s7 (
    .F(n4771_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4771_s7.INIT=8'hCA;
  LUT3 n4772_s6 (
    .F(n4772_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4772_s6.INIT=8'hCA;
  LUT3 n4772_s7 (
    .F(n4772_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4772_s7.INIT=8'hCA;
  LUT3 n4773_s6 (
    .F(n4773_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4773_s6.INIT=8'hCA;
  LUT3 n4773_s7 (
    .F(n4773_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4773_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n132_s0 (
    .F(n132_3),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n132_s0.INIT=8'hFE;
  LUT4 n5837_s17 (
    .F(n4158_10),
    .I0(ff_cache_vram_address[16]),
    .I1(n81_9),
    .I2(ff_cache_vram_write),
    .I3(n4158_11) 
);
defparam n5837_s17.INIT=16'hCCCA;
  LUT4 n5838_s16 (
    .F(n4159_9),
    .I0(ff_cache_vram_address[15]),
    .I1(n82_9),
    .I2(n4158_11),
    .I3(ff_cache_vram_write) 
);
defparam n5838_s16.INIT=16'hCCCA;
  LUT4 n5839_s16 (
    .F(n4160_9),
    .I0(ff_cache_vram_address[14]),
    .I1(n83_9),
    .I2(ff_cache_vram_write),
    .I3(n4158_11) 
);
defparam n5839_s16.INIT=16'hCCCA;
  LUT4 n5840_s16 (
    .F(n4161_9),
    .I0(ff_cache_vram_address[13]),
    .I1(n84_9),
    .I2(ff_cache_vram_write),
    .I3(n4158_11) 
);
defparam n5840_s16.INIT=16'hCCCA;
  LUT4 n5841_s16 (
    .F(n4162_9),
    .I0(ff_cache_vram_address[12]),
    .I1(n85_9),
    .I2(ff_cache_vram_write),
    .I3(n4158_11) 
);
defparam n5841_s16.INIT=16'hCCCA;
  LUT4 n5842_s16 (
    .F(n4163_9),
    .I0(ff_cache_vram_address[11]),
    .I1(n86_9),
    .I2(ff_cache_vram_write),
    .I3(n4158_11) 
);
defparam n5842_s16.INIT=16'hCCCA;
  LUT4 n5843_s16 (
    .F(n4164_9),
    .I0(ff_cache_vram_address[10]),
    .I1(n87_9),
    .I2(ff_cache_vram_write),
    .I3(n4158_11) 
);
defparam n5843_s16.INIT=16'hCCCA;
  LUT4 n5844_s16 (
    .F(n4165_9),
    .I0(ff_cache_vram_address[9]),
    .I1(n88_9),
    .I2(ff_cache_vram_write),
    .I3(n4158_11) 
);
defparam n5844_s16.INIT=16'hCCCA;
  LUT4 n5845_s16 (
    .F(n4166_9),
    .I0(ff_cache_vram_address[8]),
    .I1(n89_9),
    .I2(ff_cache_vram_write),
    .I3(n4158_11) 
);
defparam n5845_s16.INIT=16'hCCCA;
  LUT4 n5846_s16 (
    .F(n4167_9),
    .I0(ff_cache_vram_address[7]),
    .I1(n90_9),
    .I2(ff_cache_vram_write),
    .I3(n4158_11) 
);
defparam n5846_s16.INIT=16'hCCCA;
  LUT4 n5847_s16 (
    .F(n4168_9),
    .I0(ff_cache_vram_address[6]),
    .I1(n91_9),
    .I2(ff_cache_vram_write),
    .I3(n4158_11) 
);
defparam n5847_s16.INIT=16'hCCCA;
  LUT4 n5848_s16 (
    .F(n4169_9),
    .I0(ff_cache_vram_address[5]),
    .I1(n92_9),
    .I2(ff_cache_vram_write),
    .I3(n4158_11) 
);
defparam n5848_s16.INIT=16'hCCCA;
  LUT4 n5849_s16 (
    .F(n4170_9),
    .I0(ff_cache_vram_address[4]),
    .I1(n93_9),
    .I2(ff_cache_vram_write),
    .I3(n4158_11) 
);
defparam n5849_s16.INIT=16'hCCCA;
  LUT4 n5850_s16 (
    .F(n4171_9),
    .I0(ff_cache_vram_address[3]),
    .I1(n94_9),
    .I2(ff_cache_vram_write),
    .I3(n4158_11) 
);
defparam n5850_s16.INIT=16'hCCCA;
  LUT4 n5851_s17 (
    .F(n4172_9),
    .I0(ff_cache_vram_address[2]),
    .I1(n95_9),
    .I2(ff_cache_vram_write),
    .I3(n4158_11) 
);
defparam n5851_s17.INIT=16'hCCCA;
  LUT3 n5070_s2 (
    .F(n5070_5),
    .I0(w_command_vram_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I2(n5270_7) 
);
defparam n5070_s2.INIT=8'hAC;
  LUT3 n5071_s1 (
    .F(n5071_4),
    .I0(w_command_vram_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I2(n5270_7) 
);
defparam n5071_s1.INIT=8'hAC;
  LUT3 n5072_s1 (
    .F(n5072_4),
    .I0(w_command_vram_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I2(n5270_7) 
);
defparam n5072_s1.INIT=8'hAC;
  LUT3 n5073_s1 (
    .F(n5073_4),
    .I0(w_command_vram_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I2(n5270_7) 
);
defparam n5073_s1.INIT=8'hAC;
  LUT3 n5074_s1 (
    .F(n5074_4),
    .I0(w_command_vram_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I2(n5270_7) 
);
defparam n5074_s1.INIT=8'hAC;
  LUT3 n5075_s1 (
    .F(n5075_4),
    .I0(w_command_vram_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I2(n5270_7) 
);
defparam n5075_s1.INIT=8'hAC;
  LUT3 n5076_s1 (
    .F(n5076_4),
    .I0(w_command_vram_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I2(n5270_7) 
);
defparam n5076_s1.INIT=8'hAC;
  LUT3 n5077_s1 (
    .F(n5077_4),
    .I0(w_command_vram_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I2(n5270_7) 
);
defparam n5077_s1.INIT=8'hAC;
  LUT3 n5078_s1 (
    .F(n5078_4),
    .I0(w_command_vram_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I2(n5270_7) 
);
defparam n5078_s1.INIT=8'hAC;
  LUT3 n5079_s1 (
    .F(n5079_4),
    .I0(w_command_vram_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I2(n5270_7) 
);
defparam n5079_s1.INIT=8'hAC;
  LUT3 n5080_s1 (
    .F(n5080_4),
    .I0(w_command_vram_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I2(n5270_7) 
);
defparam n5080_s1.INIT=8'hAC;
  LUT3 n5081_s1 (
    .F(n5081_4),
    .I0(w_command_vram_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I2(n5270_7) 
);
defparam n5081_s1.INIT=8'hAC;
  LUT3 n5082_s1 (
    .F(n5082_4),
    .I0(w_command_vram_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I2(n5270_7) 
);
defparam n5082_s1.INIT=8'hAC;
  LUT3 n5083_s1 (
    .F(n5083_4),
    .I0(w_command_vram_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I2(n5270_7) 
);
defparam n5083_s1.INIT=8'hAC;
  LUT3 n5084_s1 (
    .F(n5084_4),
    .I0(w_command_vram_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I2(n5270_7) 
);
defparam n5084_s1.INIT=8'hAC;
  LUT3 n5142_s2 (
    .F(n5142_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5270_7) 
);
defparam n5142_s2.INIT=8'hCA;
  LUT3 n5143_s1 (
    .F(n5143_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5270_7) 
);
defparam n5143_s1.INIT=8'hCA;
  LUT3 n5144_s1 (
    .F(n5144_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5270_7) 
);
defparam n5144_s1.INIT=8'hCA;
  LUT3 n5145_s1 (
    .F(n5145_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5270_7) 
);
defparam n5145_s1.INIT=8'hCA;
  LUT3 n5146_s1 (
    .F(n5146_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5270_7) 
);
defparam n5146_s1.INIT=8'hCA;
  LUT3 n5147_s1 (
    .F(n5147_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5270_7) 
);
defparam n5147_s1.INIT=8'hCA;
  LUT3 n5148_s1 (
    .F(n5148_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5270_7) 
);
defparam n5148_s1.INIT=8'hCA;
  LUT3 n5149_s1 (
    .F(n5149_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5270_7) 
);
defparam n5149_s1.INIT=8'hCA;
  LUT3 n5150_s2 (
    .F(n5150_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5270_7) 
);
defparam n5150_s2.INIT=8'hAC;
  LUT3 n5151_s1 (
    .F(n5151_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5270_7) 
);
defparam n5151_s1.INIT=8'hAC;
  LUT3 n5152_s1 (
    .F(n5152_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5270_7) 
);
defparam n5152_s1.INIT=8'hAC;
  LUT3 n5153_s1 (
    .F(n5153_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5270_7) 
);
defparam n5153_s1.INIT=8'hAC;
  LUT3 n5154_s1 (
    .F(n5154_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5270_7) 
);
defparam n5154_s1.INIT=8'hAC;
  LUT3 n5155_s1 (
    .F(n5155_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5270_7) 
);
defparam n5155_s1.INIT=8'hAC;
  LUT3 n5156_s1 (
    .F(n5156_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5270_7) 
);
defparam n5156_s1.INIT=8'hAC;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5270_7) 
);
defparam n5157_s1.INIT=8'hAC;
  LUT3 n5158_s2 (
    .F(n5158_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5270_7) 
);
defparam n5158_s2.INIT=8'hAC;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5270_7) 
);
defparam n5159_s1.INIT=8'hAC;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5270_7) 
);
defparam n5160_s1.INIT=8'hAC;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5270_7) 
);
defparam n5161_s1.INIT=8'hAC;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5270_7) 
);
defparam n5162_s1.INIT=8'hAC;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5270_7) 
);
defparam n5163_s1.INIT=8'hAC;
  LUT3 n5164_s1 (
    .F(n5164_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5270_7) 
);
defparam n5164_s1.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5270_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s2 (
    .F(n5166_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5270_7) 
);
defparam n5166_s2.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5270_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5270_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5270_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5270_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5270_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s1 (
    .F(n5172_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5270_7) 
);
defparam n5172_s1.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5270_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT4 n5852_s2 (
    .F(n5852_5),
    .I0(n5852_6),
    .I1(n5852_7),
    .I2(n5852_8),
    .I3(n5852_22) 
);
defparam n5852_s2.INIT=16'hFF0E;
  LUT4 n5853_s2 (
    .F(n5853_5),
    .I0(n5853_18),
    .I1(n97_9),
    .I2(n5853_7),
    .I3(n5853_8) 
);
defparam n5853_s2.INIT=16'hFFF4;
  LUT4 n5854_s2 (
    .F(n5854_5),
    .I0(n5853_18),
    .I1(n98_9),
    .I2(n5854_6),
    .I3(n5854_7) 
);
defparam n5854_s2.INIT=16'hFFF4;
  LUT4 n5855_s2 (
    .F(n5855_5),
    .I0(n5853_18),
    .I1(n99_9),
    .I2(n5855_6),
    .I3(n5855_7) 
);
defparam n5855_s2.INIT=16'hFFF4;
  LUT4 n5856_s2 (
    .F(n5856_5),
    .I0(n5856_6),
    .I1(n5856_7),
    .I2(n100_9),
    .I3(n5853_18) 
);
defparam n5856_s2.INIT=16'hBBF0;
  LUT4 n5857_s2 (
    .F(n5857_5),
    .I0(n5857_6),
    .I1(n5857_7),
    .I2(n5852_8),
    .I3(n5857_19) 
);
defparam n5857_s2.INIT=16'hFF0D;
  LUT4 n5858_s2 (
    .F(n5858_5),
    .I0(n5858_6),
    .I1(n5858_7),
    .I2(n102_9),
    .I3(n5853_18) 
);
defparam n5858_s2.INIT=16'hBBF0;
  LUT4 n5859_s2 (
    .F(n5859_5),
    .I0(n5859_6),
    .I1(n5859_7),
    .I2(n103_9),
    .I3(n5853_18) 
);
defparam n5859_s2.INIT=16'hEEF0;
  LUT4 n5860_s2 (
    .F(n5860_5),
    .I0(n5860_6),
    .I1(n5860_7),
    .I2(n104_9),
    .I3(n5853_18) 
);
defparam n5860_s2.INIT=16'hEEF0;
  LUT4 n5861_s2 (
    .F(n5861_5),
    .I0(n5861_6),
    .I1(n5861_25),
    .I2(n5861_23),
    .I3(n5861_9) 
);
defparam n5861_s2.INIT=16'h40FF;
  LUT4 n5862_s2 (
    .F(n5862_5),
    .I0(n5862_6),
    .I1(n5862_7),
    .I2(n106_9),
    .I3(n5853_18) 
);
defparam n5862_s2.INIT=16'hBBF0;
  LUT4 n5863_s2 (
    .F(n5863_5),
    .I0(n5853_18),
    .I1(n107_9),
    .I2(n5863_6),
    .I3(n5863_7) 
);
defparam n5863_s2.INIT=16'hFFF4;
  LUT4 n5864_s2 (
    .F(n5864_5),
    .I0(n5864_6),
    .I1(n5864_7),
    .I2(n108_9),
    .I3(n5853_18) 
);
defparam n5864_s2.INIT=16'hBBF0;
  LUT4 n5865_s2 (
    .F(n5865_5),
    .I0(n5853_18),
    .I1(n109_9),
    .I2(n5865_6),
    .I3(n5865_7) 
);
defparam n5865_s2.INIT=16'hFFF4;
  LUT4 n5866_s2 (
    .F(n5866_5),
    .I0(n5866_6),
    .I1(n5866_7),
    .I2(n110_9),
    .I3(n5853_18) 
);
defparam n5866_s2.INIT=16'hBBF0;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_6),
    .I1(n5867_7),
    .I2(n111_9),
    .I3(n5853_18) 
);
defparam n5867_s2.INIT=16'h7770;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_6),
    .I1(n5868_7),
    .I2(n112_9),
    .I3(n5853_18) 
);
defparam n5868_s2.INIT=16'hBBF0;
  LUT4 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_6),
    .I1(n5869_7),
    .I2(n113_9),
    .I3(n5853_18) 
);
defparam n5869_s2.INIT=16'hBBF0;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_6),
    .I1(n5870_7),
    .I2(n114_9),
    .I3(n5853_18) 
);
defparam n5870_s2.INIT=16'hBBF0;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_6),
    .I1(n5861_25),
    .I2(n5871_21),
    .I3(n5871_8) 
);
defparam n5871_s2.INIT=16'h40FF;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(n5853_18),
    .I1(n116_9),
    .I2(n5872_6),
    .I3(n5872_7) 
);
defparam n5872_s2.INIT=16'hFFF4;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5853_18),
    .I1(n117_9),
    .I2(n5873_6),
    .I3(n5873_7) 
);
defparam n5873_s2.INIT=16'hFFF4;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_6),
    .I1(n5874_7),
    .I2(n118_9),
    .I3(n5853_18) 
);
defparam n5874_s2.INIT=16'hBBF0;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_6),
    .I1(n5875_7),
    .I2(n119_9),
    .I3(n5853_18) 
);
defparam n5875_s2.INIT=16'hBBF0;
  LUT4 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_6),
    .I1(n5876_7),
    .I2(n120_9),
    .I3(n5853_18) 
);
defparam n5876_s2.INIT=16'h77F0;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_6),
    .I1(n5877_7),
    .I2(n5852_8),
    .I3(n5877_18) 
);
defparam n5877_s2.INIT=16'hFF0E;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5853_18),
    .I1(n122_9),
    .I2(n5878_6),
    .I3(n5878_7) 
);
defparam n5878_s2.INIT=16'hFFF4;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_6),
    .I1(n5861_25),
    .I2(n5879_7),
    .I3(n5879_8) 
);
defparam n5879_s2.INIT=16'h40FF;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_6),
    .I1(n5880_7),
    .I2(n5852_8),
    .I3(n5880_19) 
);
defparam n5880_s2.INIT=16'hFF0E;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_6),
    .I1(n5881_7),
    .I2(n125_9),
    .I3(n5853_18) 
);
defparam n5881_s2.INIT=16'hBBF0;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_6),
    .I1(n5882_7),
    .I2(n126_9),
    .I3(n5853_18) 
);
defparam n5882_s2.INIT=16'hBBF0;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_6),
    .I1(n5883_7),
    .I2(n127_9),
    .I3(n5853_18) 
);
defparam n5883_s2.INIT=16'hBBF0;
  LUT2 n5607_s15 (
    .F(n128_7),
    .I0(n128_8),
    .I1(n128_9) 
);
defparam n5607_s15.INIT=4'h1;
  LUT2 n5608_s15 (
    .F(n129_7),
    .I0(n129_8),
    .I1(n129_9) 
);
defparam n5608_s15.INIT=4'h1;
  LUT2 n5609_s15 (
    .F(n130_7),
    .I0(n130_8),
    .I1(n130_9) 
);
defparam n5609_s15.INIT=4'h1;
  LUT2 n5610_s15 (
    .F(n131_7),
    .I0(n131_8),
    .I1(n131_9) 
);
defparam n5610_s15.INIT=4'h1;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache0_already_read_10),
    .I2(ff_cache0_already_read_11) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_16),
    .I1(ff_cache1_already_read_10),
    .I2(ff_cache1_already_read_14),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_data_mask_3_23),
    .I1(ff_cache2_already_read_10),
    .I2(ff_cache0_already_read_11) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT2 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache0_already_read_11),
    .I1(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s5.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(w_cache_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_cache_vram_rdata_en_7),
    .I3(ff_cache_vram_rdata_en_8) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'hFE00;
  LUT3 n6679_s3 (
    .F(n6680_7),
    .I0(n6679_11),
    .I1(ff_cache0_already_read_11),
    .I2(ff_start) 
);
defparam n6679_s3.INIT=8'hF4;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_23_11),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_15_11),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_7_11),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_address_16_21),
    .I1(ff_cache1_address_16_12),
    .I2(ff_cache1_already_read_14),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache1_address_16_s5.INIT=16'hF200;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_already_read_14),
    .I2(ff_cache1_data_31_15),
    .I3(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_already_read_14),
    .I2(ff_cache1_data_23_13),
    .I3(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_already_read_14),
    .I2(ff_cache1_data_15_13),
    .I3(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_already_read_14),
    .I2(ff_cache1_data_7_13),
    .I3(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache1_address_16_21),
    .I1(ff_cache2_address_16_11),
    .I2(ff_cache2_data_mask_3_23),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_address_16_s5.INIT=16'hF200;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_data_mask_3_23),
    .I2(ff_cache2_data_31_15),
    .I3(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask_3_23),
    .I2(ff_cache2_data_23_13),
    .I3(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_data_mask_3_23),
    .I2(ff_cache2_data_15_13),
    .I3(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask_3_23),
    .I2(ff_cache2_data_7_13),
    .I3(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_20),
    .I2(ff_cache0_already_read_11),
    .I3(ff_cache3_address_16_13) 
);
defparam ff_cache3_address_16_s5.INIT=16'hD0C0;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache3_address_16_20),
    .I2(ff_cache3_data_31_15),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_address_16_20),
    .I2(ff_cache3_data_23_13),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_address_16_20),
    .I2(ff_cache3_data_15_13),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_address_16_20),
    .I2(ff_cache3_data_7_13),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT3 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(n5851_19),
    .I1(ff_vram_wdata_31_9),
    .I2(ff_vram_wdata_31_16) 
);
defparam ff_vram_wdata_31_s5.INIT=8'hD0;
  LUT4 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(w_command_vram_rdata_en),
    .I2(n5270_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=16'hCA00;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en_14),
    .I2(ff_cache0_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_flush_state[2]),
    .I1(ff_cache1_data_en_9),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(n132_3),
    .I1(ff_cache2_data_en_9),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_flush_state[1]),
    .I1(ff_cache3_already_read_10),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(n5851_19),
    .I3(ff_flush_state_2_10) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_16),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache0_data_en_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_1_13),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache0_data_en_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_0_13),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache0_data_en_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache3_data_mask_3_12),
    .I2(ff_cache3_address_16_11),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache0_data_23_11),
    .I1(ff_cache3_data_mask_3_12),
    .I2(ff_cache3_address_16_11),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache0_data_15_11),
    .I1(ff_cache3_data_mask_3_12),
    .I2(ff_cache3_address_16_11),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache0_data_7_11),
    .I1(ff_cache3_data_mask_3_12),
    .I2(ff_cache3_address_16_11),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_3_13),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache0_data_en_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_21),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h0B00;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_2_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h0B00;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_1_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h0B00;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_0_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h0B00;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_21) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_12),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_21) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_12),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_21) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_12),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_21) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'h0700;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_10),
    .I0(ff_vram_valid_11),
    .I1(ff_vram_valid_12),
    .I2(ff_vram_valid_13),
    .I3(ff_start) 
);
defparam ff_vram_valid_s7.INIT=16'hFFB0;
  LUT3 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_15),
    .I0(ff_vram_valid_11),
    .I1(ff_vram_wdata_31_16),
    .I2(ff_vram_valid_12) 
);
defparam ff_vram_address_16_s12.INIT=8'h8C;
  LUT4 n6397_s3 (
    .F(n6397_8),
    .I0(ff_flush_state[0]),
    .I1(n6397_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6397_s3.INIT=16'h00F4;
  LUT4 n6395_s5 (
    .F(n6395_10),
    .I0(ff_flush_state[1]),
    .I1(n6395_11),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6395_s5.INIT=16'h00F4;
  LUT3 n5009_s3 (
    .F(n5009_8),
    .I0(n5270_7),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en) 
);
defparam n5009_s3.INIT=8'h0D;
  LUT4 n6683_s4 (
    .F(n6683_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6683_s4.INIT=16'h00F1;
  LUT4 n6681_s9 (
    .F(n6681_14),
    .I0(n6681_15),
    .I1(n5851_19),
    .I2(ff_cache_vram_write),
    .I3(n6681_16) 
);
defparam n6681_s9.INIT=16'h7F00;
  LUT4 n6680_s3 (
    .F(n6680_9),
    .I0(ff_priority[0]),
    .I1(n6680_13),
    .I2(ff_start),
    .I3(n6680_15) 
);
defparam n6680_s3.INIT=16'h0C05;
  LUT4 n6679_s4 (
    .F(n6679_10),
    .I0(n6679_18),
    .I1(n6679_13),
    .I2(ff_start),
    .I3(n6680_15) 
);
defparam n6679_s4.INIT=16'h0A03;
  LUT4 n5836_s11 (
    .F(n5836_16),
    .I0(ff_cache_vram_write),
    .I1(n132_3),
    .I2(n5852_8),
    .I3(n4158_11) 
);
defparam n5836_s11.INIT=16'h0F0E;
  LUT3 n5270_s2 (
    .F(n5270_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5270_s2.INIT=8'hEF;
  LUT4 n5610_s14 (
    .F(n1505_10),
    .I0(n1505_17),
    .I1(n131_9),
    .I2(n1505_12),
    .I3(n1505_19) 
);
defparam n5610_s14.INIT=16'h0BFF;
  LUT4 n5609_s14 (
    .F(n1504_10),
    .I0(n1505_17),
    .I1(n130_9),
    .I2(n1504_11),
    .I3(n1505_19) 
);
defparam n5609_s14.INIT=16'h0BFF;
  LUT4 n5608_s14 (
    .F(n1503_10),
    .I0(n1505_17),
    .I1(n129_9),
    .I2(n1503_11),
    .I3(n1505_19) 
);
defparam n5608_s14.INIT=16'h0BFF;
  LUT4 n5607_s14 (
    .F(n1502_10),
    .I0(n1505_17),
    .I1(n128_9),
    .I2(n1502_11),
    .I3(n1505_19) 
);
defparam n5607_s14.INIT=16'h0BFF;
  LUT4 ff_flush_state_1_s4 (
    .F(ff_flush_state_1_9),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state_2_10),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state_2_12) 
);
defparam ff_flush_state_1_s4.INIT=16'hBF00;
  LUT3 n5001_s7 (
    .F(n5001_8),
    .I0(n451_9),
    .I1(n4766_9),
    .I2(n5270_7) 
);
defparam n5001_s7.INIT=8'hCA;
  LUT3 n5002_s5 (
    .F(n5002_7),
    .I0(n452_9),
    .I1(n4767_9),
    .I2(n5270_7) 
);
defparam n5002_s5.INIT=8'hCA;
  LUT3 n5003_s5 (
    .F(n5003_7),
    .I0(n453_9),
    .I1(n4768_9),
    .I2(n5270_7) 
);
defparam n5003_s5.INIT=8'hCA;
  LUT3 n5004_s5 (
    .F(n5004_7),
    .I0(n454_9),
    .I1(n4769_9),
    .I2(n5270_7) 
);
defparam n5004_s5.INIT=8'hCA;
  LUT3 n5005_s5 (
    .F(n5005_7),
    .I0(n455_9),
    .I1(n4770_9),
    .I2(n5270_7) 
);
defparam n5005_s5.INIT=8'hCA;
  LUT3 n5006_s5 (
    .F(n5006_7),
    .I0(n456_9),
    .I1(n4771_9),
    .I2(n5270_7) 
);
defparam n5006_s5.INIT=8'hCA;
  LUT3 n5007_s5 (
    .F(n5007_7),
    .I0(n457_9),
    .I1(n4772_9),
    .I2(n5270_7) 
);
defparam n5007_s5.INIT=8'hCA;
  LUT3 n5008_s6 (
    .F(n5008_7),
    .I0(n458_9),
    .I1(n4773_9),
    .I2(n5270_7) 
);
defparam n5008_s6.INIT=8'hCA;
  LUT2 n1336_s1 (
    .F(n1336_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1336_s1.INIT=4'h4;
  LUT4 n4158_s8 (
    .F(n4158_11),
    .I0(n1505_17),
    .I1(n4158_14),
    .I2(ff_priority[1]),
    .I3(n1505_19) 
);
defparam n4158_s8.INIT=16'h3500;
  LUT4 n5852_s3 (
    .F(n5852_6),
    .I0(n5852_10),
    .I1(ff_priority[0]),
    .I2(n5852_11),
    .I3(n5852_12) 
);
defparam n5852_s3.INIT=16'hF800;
  LUT4 n5852_s4 (
    .F(n5852_7),
    .I0(n5852_13),
    .I1(n5852_14),
    .I2(n5852_15),
    .I3(ff_flush_state[0]) 
);
defparam n5852_s4.INIT=16'hCF05;
  LUT2 n5852_s5 (
    .F(n5852_8),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5852_s5.INIT=4'h8;
  LUT4 n5853_s4 (
    .F(n5853_7),
    .I0(n5853_9),
    .I1(n5853_10),
    .I2(ff_priority[0]),
    .I3(n5861_25) 
);
defparam n5853_s4.INIT=16'h3500;
  LUT4 n5853_s5 (
    .F(n5853_8),
    .I0(n5853_11),
    .I1(n5853_12),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state_2_14) 
);
defparam n5853_s5.INIT=16'h5300;
  LUT4 n5854_s3 (
    .F(n5854_6),
    .I0(n5854_8),
    .I1(n5854_9),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state_2_14) 
);
defparam n5854_s3.INIT=16'h5300;
  LUT4 n5854_s4 (
    .F(n5854_7),
    .I0(n5854_10),
    .I1(n5854_11),
    .I2(ff_priority[0]),
    .I3(n5861_25) 
);
defparam n5854_s4.INIT=16'h5300;
  LUT4 n5855_s3 (
    .F(n5855_6),
    .I0(n5855_8),
    .I1(n5855_9),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state_2_14) 
);
defparam n5855_s3.INIT=16'h5300;
  LUT4 n5855_s4 (
    .F(n5855_7),
    .I0(n5855_10),
    .I1(n5855_11),
    .I2(ff_priority[0]),
    .I3(n5861_25) 
);
defparam n5855_s4.INIT=16'h5300;
  LUT4 n5856_s3 (
    .F(n5856_6),
    .I0(n5856_8),
    .I1(n5856_9),
    .I2(n5856_10),
    .I3(n5852_12) 
);
defparam n5856_s3.INIT=16'hF800;
  LUT4 n5856_s4 (
    .F(n5856_7),
    .I0(n5856_18),
    .I1(n5856_12),
    .I2(ff_flush_state[2]),
    .I3(n5856_13) 
);
defparam n5856_s4.INIT=16'hFA03;
  LUT4 n5857_s3 (
    .F(n5857_6),
    .I0(n5857_9),
    .I1(n5857_10),
    .I2(ff_flush_state[2]),
    .I3(n5857_11) 
);
defparam n5857_s3.INIT=16'h03FA;
  LUT4 n5857_s4 (
    .F(n5857_7),
    .I0(ff_priority[0]),
    .I1(n5857_12),
    .I2(n5857_13),
    .I3(n5852_12) 
);
defparam n5857_s4.INIT=16'hF100;
  LUT4 n5858_s3 (
    .F(n5858_6),
    .I0(n5858_8),
    .I1(n5858_9),
    .I2(n5858_10),
    .I3(n5852_12) 
);
defparam n5858_s3.INIT=16'hF800;
  LUT4 n5858_s4 (
    .F(n5858_7),
    .I0(n5858_20),
    .I1(n5858_12),
    .I2(ff_flush_state[0]),
    .I3(n5858_13) 
);
defparam n5858_s4.INIT=16'hFA03;
  LUT4 n5859_s3 (
    .F(n5859_6),
    .I0(n5859_8),
    .I1(n5859_9),
    .I2(n5859_10),
    .I3(n5852_12) 
);
defparam n5859_s3.INIT=16'hF800;
  LUT4 n5859_s4 (
    .F(n5859_7),
    .I0(n5859_11),
    .I1(n5859_12),
    .I2(n5859_13),
    .I3(ff_flush_state[2]) 
);
defparam n5859_s4.INIT=16'hEE0F;
  LUT4 n5860_s3 (
    .F(n5860_6),
    .I0(n5860_8),
    .I1(n5860_9),
    .I2(n5860_10),
    .I3(n5852_12) 
);
defparam n5860_s3.INIT=16'hF800;
  LUT4 n5860_s4 (
    .F(n5860_7),
    .I0(n5860_11),
    .I1(n5860_12),
    .I2(n5860_13),
    .I3(ff_flush_state[0]) 
);
defparam n5860_s4.INIT=16'hEE0F;
  LUT4 n5861_s3 (
    .F(n5861_6),
    .I0(ff_cache0_data[22]),
    .I1(n5861_10),
    .I2(n5861_11),
    .I3(ff_priority[0]) 
);
defparam n5861_s3.INIT=16'h004F;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5861_15),
    .I1(n5861_16),
    .I2(ff_flush_state_2_14),
    .I3(n5861_27) 
);
defparam n5861_s6.INIT=16'h001F;
  LUT4 n5862_s3 (
    .F(n5862_6),
    .I0(n5862_8),
    .I1(n5862_9),
    .I2(ff_priority[1]),
    .I3(n5852_12) 
);
defparam n5862_s3.INIT=16'hCA00;
  LUT4 n5862_s4 (
    .F(n5862_7),
    .I0(n5862_10),
    .I1(n5862_11),
    .I2(ff_flush_state[0]),
    .I3(n5862_12) 
);
defparam n5862_s4.INIT=16'h3037;
  LUT4 n5863_s3 (
    .F(n5863_6),
    .I0(n5863_8),
    .I1(n5863_9),
    .I2(ff_priority[0]),
    .I3(n5861_25) 
);
defparam n5863_s3.INIT=16'h5C00;
  LUT4 n5863_s4 (
    .F(n5863_7),
    .I0(n5863_10),
    .I1(n5863_11),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state_2_14) 
);
defparam n5863_s4.INIT=16'h5C00;
  LUT4 n5864_s3 (
    .F(n5864_6),
    .I0(n5864_8),
    .I1(n5864_9),
    .I2(ff_priority[0]),
    .I3(n5852_12) 
);
defparam n5864_s3.INIT=16'hCA00;
  LUT4 n5864_s4 (
    .F(n5864_7),
    .I0(n5864_10),
    .I1(n5864_11),
    .I2(ff_flush_state[0]),
    .I3(n5864_12) 
);
defparam n5864_s4.INIT=16'h3037;
  LUT4 n5865_s3 (
    .F(n5865_6),
    .I0(n5865_8),
    .I1(n5865_9),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state_2_14) 
);
defparam n5865_s3.INIT=16'h5C00;
  LUT4 n5865_s4 (
    .F(n5865_7),
    .I0(n5865_10),
    .I1(n5865_11),
    .I2(ff_priority[0]),
    .I3(n5861_25) 
);
defparam n5865_s4.INIT=16'hC500;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_19),
    .I1(ff_priority[1]),
    .I2(n5866_9),
    .I3(n5852_12) 
);
defparam n5866_s3.INIT=16'hD000;
  LUT4 n5866_s4 (
    .F(n5866_7),
    .I0(ff_flush_state[2]),
    .I1(n5866_10),
    .I2(n5866_11),
    .I3(n5866_12) 
);
defparam n5866_s4.INIT=16'h000E;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(ff_flush_state[0]),
    .I1(n5867_8),
    .I2(n5867_9),
    .I3(ff_flush_state[2]) 
);
defparam n5867_s3.INIT=16'hEEF0;
  LUT4 n5867_s4 (
    .F(n5867_7),
    .I0(n5867_10),
    .I1(n5867_11),
    .I2(n5852_12),
    .I3(n5867_17) 
);
defparam n5867_s4.INIT=16'h1F00;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_8),
    .I1(n5868_9),
    .I2(n5868_10),
    .I3(n5852_12) 
);
defparam n5868_s3.INIT=16'hF800;
  LUT4 n5868_s4 (
    .F(n5868_7),
    .I0(n5868_11),
    .I1(n5868_12),
    .I2(ff_flush_state[2]),
    .I3(n5868_13) 
);
defparam n5868_s4.INIT=16'hC0CD;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_8),
    .I1(n5869_9),
    .I2(n5869_10),
    .I3(n5852_12) 
);
defparam n5869_s3.INIT=16'hF800;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5869_17),
    .I1(n5869_12),
    .I2(ff_flush_state[2]),
    .I3(n5869_13) 
);
defparam n5869_s4.INIT=16'hFA03;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(ff_cache3_data[13]),
    .I1(n5870_8),
    .I2(n5870_9),
    .I3(n5870_10) 
);
defparam n5870_s3.INIT=16'h8300;
  LUT4 n5870_s4 (
    .F(n5870_7),
    .I0(ff_flush_state[2]),
    .I1(n5870_11),
    .I2(n5870_12),
    .I3(n5870_13) 
);
defparam n5870_s4.INIT=16'h000E;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(ff_cache2_data[12]),
    .I1(n5871_9),
    .I2(n5871_10),
    .I3(ff_priority[1]) 
);
defparam n5871_s3.INIT=16'h7C00;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(n5871_14),
    .I1(n5871_15),
    .I2(ff_flush_state_2_14),
    .I3(n5871_23) 
);
defparam n5871_s5.INIT=16'h001F;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_8),
    .I1(n5872_9),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state_2_14) 
);
defparam n5872_s3.INIT=16'h5C00;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5872_10),
    .I1(n5872_11),
    .I2(ff_priority[0]),
    .I3(n5861_25) 
);
defparam n5872_s4.INIT=16'hC500;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_8),
    .I1(n5873_9),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state_2_14) 
);
defparam n5873_s3.INIT=16'h5C00;
  LUT4 n5873_s4 (
    .F(n5873_7),
    .I0(n5873_10),
    .I1(n5873_11),
    .I2(ff_priority[0]),
    .I3(n5861_25) 
);
defparam n5873_s4.INIT=16'hC500;
  LUT3 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_8),
    .I1(n5874_9),
    .I2(n5852_12) 
);
defparam n5874_s3.INIT=8'hE0;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(n5874_10),
    .I1(n5874_11),
    .I2(ff_flush_state[2]),
    .I3(n5874_12) 
);
defparam n5874_s4.INIT=16'h03FA;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_8),
    .I1(n5875_9),
    .I2(n5875_10),
    .I3(n5852_12) 
);
defparam n5875_s3.INIT=16'hF800;
  LUT4 n5875_s4 (
    .F(n5875_7),
    .I0(n5875_17),
    .I1(n5875_12),
    .I2(ff_flush_state[2]),
    .I3(n5875_13) 
);
defparam n5875_s4.INIT=16'hFA03;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_8),
    .I1(n5876_9),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5876_s3.INIT=16'hA3FC;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(n5876_10),
    .I1(n5876_11),
    .I2(n5852_12),
    .I3(n5876_12) 
);
defparam n5876_s4.INIT=16'h001F;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_9),
    .I1(n5877_10),
    .I2(n5877_11),
    .I3(ff_flush_state[0]) 
);
defparam n5877_s3.INIT=16'hEE0F;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(n5877_12),
    .I1(n5877_13),
    .I2(n5877_14),
    .I3(n5852_12) 
);
defparam n5877_s4.INIT=16'hF800;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_8),
    .I1(n5878_9),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state_2_14) 
);
defparam n5878_s3.INIT=16'h5300;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(n5878_10),
    .I1(n5878_11),
    .I2(ff_priority[0]),
    .I3(n5861_25) 
);
defparam n5878_s4.INIT=16'h3500;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(ff_cache2_data[4]),
    .I1(n5879_9),
    .I2(n5871_10),
    .I3(ff_priority[1]) 
);
defparam n5879_s3.INIT=16'h7C00;
  LUT4 n5879_s4 (
    .F(n5879_7),
    .I0(n5879_10),
    .I1(n5879_11),
    .I2(n5879_12),
    .I3(n5871_12) 
);
defparam n5879_s4.INIT=16'h0777;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n5879_13),
    .I1(n5879_14),
    .I2(ff_flush_state_2_14),
    .I3(n5879_19) 
);
defparam n5879_s5.INIT=16'h001F;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_9),
    .I1(n5880_10),
    .I2(n5880_11),
    .I3(n5852_12) 
);
defparam n5880_s3.INIT=16'hF800;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(n5880_12),
    .I1(n5880_13),
    .I2(n5880_14),
    .I3(n5880_15) 
);
defparam n5880_s4.INIT=16'hCCC5;
  LUT3 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_8),
    .I1(n5881_9),
    .I2(n5852_12) 
);
defparam n5881_s3.INIT=8'hE0;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(n5881_10),
    .I1(n5881_11),
    .I2(ff_flush_state[2]),
    .I3(n5881_12) 
);
defparam n5881_s4.INIT=16'h03FA;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_8),
    .I1(n5882_9),
    .I2(n5882_10),
    .I3(n5852_12) 
);
defparam n5882_s3.INIT=16'hF800;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_11),
    .I1(n5882_12),
    .I2(ff_flush_state[0]),
    .I3(n5882_13) 
);
defparam n5882_s4.INIT=16'hC0CD;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_8),
    .I1(n5883_9),
    .I2(n5883_10),
    .I3(n5852_12) 
);
defparam n5883_s3.INIT=16'hF800;
  LUT4 n5883_s4 (
    .F(n5883_7),
    .I0(n5883_17),
    .I1(n5883_12),
    .I2(ff_flush_state[0]),
    .I3(n5883_13) 
);
defparam n5883_s4.INIT=16'hFA03;
  LUT4 n128_s4 (
    .F(n128_8),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n128_s4.INIT=16'h5300;
  LUT4 n128_s5 (
    .F(n128_9),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n128_s5.INIT=16'h0503;
  LUT4 n129_s4 (
    .F(n129_8),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n129_s4.INIT=16'h5300;
  LUT4 n129_s5 (
    .F(n129_9),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n129_s5.INIT=16'h0503;
  LUT4 n130_s4 (
    .F(n130_8),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n130_s4.INIT=16'h5300;
  LUT4 n130_s5 (
    .F(n130_9),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n130_s5.INIT=16'h0503;
  LUT4 n131_s4 (
    .F(n131_8),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n131_s4.INIT=16'h5300;
  LUT4 n131_s5 (
    .F(n131_9),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n131_s5.INIT=16'h0503;
  LUT3 ff_cache0_already_read_s6 (
    .F(ff_cache0_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(ff_cache0_already_read_17),
    .I2(ff_cache1_already_read_16) 
);
defparam ff_cache0_already_read_s6.INIT=8'h40;
  LUT4 ff_cache0_already_read_s7 (
    .F(ff_cache0_already_read_11),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(n132_3),
    .I3(ff_cache0_already_read_13) 
);
defparam ff_cache0_already_read_s7.INIT=16'h0100;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(n18_3),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT4 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(ff_cache2_data_en),
    .I1(n1505_19),
    .I2(ff_cache1_already_read_16),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s6.INIT=16'h4000;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5270_7),
    .I1(ff_cache3_already_read_11),
    .I2(ff_cache3_address_16_20),
    .I3(ff_cache3_already_read_12) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00F4;
  LUT4 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(n1336_4),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(ff_cache_vram_rdata_en_11) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=16'h4F00;
  LUT3 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(ff_start),
    .I1(n132_3),
    .I2(ff_cache0_already_read_13) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=8'h10;
  LUT2 ff_flush_state_2_s5 (
    .F(ff_flush_state_2_10),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s5.INIT=4'h1;
  LUT4 n6679_s5 (
    .F(n6679_11),
    .I0(n6679_14),
    .I1(ff_cache_vram_rdata_en_7),
    .I2(w_command_vram_rdata_en),
    .I3(n5270_7) 
);
defparam n6679_s5.INIT=16'h0FEE;
  LUT3 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_13),
    .I1(n1505_19),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache0_address_15_s6.INIT=8'hB0;
  LUT3 ff_cache0_address_15_s7 (
    .F(ff_cache0_address_15_12),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_address_15_16),
    .I2(n5270_7) 
);
defparam ff_cache0_address_15_s7.INIT=8'h0E;
  LUT2 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s6.INIT=4'h8;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache0_already_read_17),
    .I2(n5614_9),
    .I3(ff_cache1_already_read_16) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT2 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_31_s8.INIT=4'h8;
  LUT2 ff_cache0_data_23_s6 (
    .F(ff_cache0_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s6.INIT=4'h4;
  LUT2 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_23_s7.INIT=4'h8;
  LUT2 ff_cache0_data_15_s6 (
    .F(ff_cache0_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s6.INIT=4'h4;
  LUT2 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_15_s7.INIT=4'h8;
  LUT2 ff_cache0_data_7_s6 (
    .F(ff_cache0_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s6.INIT=4'h1;
  LUT2 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_7_s7.INIT=4'h8;
  LUT3 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache1_address_16_19),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache1_address_16_s7.INIT=8'h53;
  LUT4 ff_cache1_data_31_s7 (
    .F(ff_cache1_data_31_12),
    .I0(n5614_9),
    .I1(ff_cache_vram_write),
    .I2(n5270_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache1_data_31_s7.INIT=16'hF400;
  LUT3 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache2_address_16_12),
    .I1(ff_cache2_address_16_17),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache2_address_16_s6.INIT=8'h53;
  LUT4 ff_cache2_data_31_s7 (
    .F(ff_cache2_data_31_12),
    .I0(n6679_18),
    .I1(ff_cache_vram_write),
    .I2(n5270_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_data_31_s7.INIT=16'hF800;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_already_read_11),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache3_address_16_s6.INIT=16'h4F00;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(ff_cache3_address_16_15),
    .I1(ff_cache3_address_16_18),
    .I2(ff_cache_vram_write),
    .I3(ff_cache3_address_16_16) 
);
defparam ff_cache3_address_16_s8.INIT=16'hF800;
  LUT4 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_vram_wdata_31_14),
    .I3(n1505_19) 
);
defparam ff_vram_wdata_31_s6.INIT=16'h0100;
  LUT3 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(ff_cache0_already_read_17),
    .I1(ff_vram_wdata_31_14),
    .I2(n5008_10) 
);
defparam ff_cache0_data_en_s4.INIT=8'h80;
  LUT3 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_11),
    .I0(ff_cache0_data_en_12),
    .I1(ff_flush_state[1]),
    .I2(ff_cache0_already_read_13) 
);
defparam ff_cache0_data_en_s6.INIT=8'h10;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache0_data_en),
    .I1(ff_cache0_data_en_9),
    .I2(ff_cache1_already_read_14),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00F8;
  LUT3 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_cache0_already_read_13) 
);
defparam ff_cache1_data_en_s5.INIT=8'h10;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(n5270_7),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_data_mask_3_23),
    .I3(ff_cache3_already_read_12) 
);
defparam ff_cache2_data_en_s4.INIT=16'h00F4;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(ff_cache2_data_en_11),
    .I1(ff_flush_state[2]),
    .I2(ff_cache0_already_read_13) 
);
defparam ff_cache2_data_en_s5.INIT=8'h10;
  LUT4 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_cache3_data_en_10),
    .I3(ff_cache0_already_read_13) 
);
defparam ff_cache3_data_en_s4.INIT=16'h1000;
  LUT4 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(n5270_7) 
);
defparam ff_busy_s4.INIT=16'h030A;
  LUT3 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(ff_cache0_data_mask_2_14),
    .I1(ff_start),
    .I2(ff_cache0_data_en_11) 
);
defparam ff_cache0_data_mask_2_s8.INIT=8'h10;
  LUT2 ff_cache3_data_mask_3_s7 (
    .F(ff_cache3_data_mask_3_12),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache3_data_mask_3_s7.INIT=4'h4;
  LUT4 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(n132_3),
    .I1(ff_cache3_address_16_20),
    .I2(ff_cache3_address_16_13),
    .I3(ff_cache3_data_en_9) 
);
defparam ff_cache3_data_mask_3_s8.INIT=16'hFE00;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(n5614_9),
    .I1(ff_cache1_data_mask_3_23),
    .I2(n5270_7),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'h050C;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(w_command_vram_rdata_en),
    .I1(n5270_7),
    .I2(n5871_12),
    .I3(n132_3) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h007F;
  LUT4 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(ff_flush_state[2]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_start),
    .I3(ff_cache1_data_mask_3_19) 
);
defparam ff_cache1_data_mask_3_s11.INIT=16'h0B00;
  LUT3 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(n132_3),
    .I1(n5270_7),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache2_data_mask_3_s8.INIT=8'h10;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache0_data_31_11),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h0FBB;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(n5270_7),
    .I1(ff_cache2_data_mask_3_17),
    .I2(n6679_18),
    .I3(ff_cache2_data_mask_3_25) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'hEF00;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache0_data_23_11),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0FBB;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache0_data_15_11),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0FBB;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache3_data_mask_3_12),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache0_data_7_11),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0FBB;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_11),
    .I0(w_cache_vram_rdata_en),
    .I1(n132_3),
    .I2(ff_cache_vram_rdata_en_7),
    .I3(ff_vram_valid_14) 
);
defparam ff_vram_valid_s8.INIT=16'h0100;
  LUT4 ff_vram_valid_s9 (
    .F(ff_vram_valid_12),
    .I0(ff_vram_valid_15),
    .I1(ff_vram_valid_16),
    .I2(n132_3),
    .I3(ff_vram_valid_22) 
);
defparam ff_vram_valid_s9.INIT=16'h1F00;
  LUT4 ff_vram_valid_s10 (
    .F(ff_vram_valid_13),
    .I0(ff_vram_valid_18),
    .I1(ff_vram_wdata_31_12),
    .I2(ff_cache_flush_start),
    .I3(n1554_5) 
);
defparam ff_vram_valid_s10.INIT=16'h0D0C;
  LUT2 n6397_s4 (
    .F(n6397_9),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n6397_s4.INIT=4'h6;
  LUT2 n6395_s6 (
    .F(n6395_11),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]) 
);
defparam n6395_s6.INIT=4'h8;
  LUT4 n6681_s10 (
    .F(n6681_15),
    .I0(n6681_17),
    .I1(n6681_18),
    .I2(ff_priority[0]),
    .I3(n6681_19) 
);
defparam n6681_s10.INIT=16'hAFC0;
  LUT2 n6681_s11 (
    .F(n6681_16),
    .I0(ff_start),
    .I1(w_command_vram_valid) 
);
defparam n6681_s11.INIT=4'h1;
  LUT2 n6679_s7 (
    .F(n6679_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6679_s7.INIT=4'h9;
  LUT2 n1505_s7 (
    .F(n1505_12),
    .I0(n4158_14),
    .I1(n131_8) 
);
defparam n1505_s7.INIT=4'h4;
  LUT2 n1504_s6 (
    .F(n1504_11),
    .I0(n4158_14),
    .I1(n130_8) 
);
defparam n1504_s6.INIT=4'h4;
  LUT2 n1503_s6 (
    .F(n1503_11),
    .I0(n4158_14),
    .I1(n129_8) 
);
defparam n1503_s6.INIT=4'h4;
  LUT2 n1502_s6 (
    .F(n1502_11),
    .I0(n4158_14),
    .I1(n128_8) 
);
defparam n1502_s6.INIT=4'h4;
  LUT2 n5614_s4 (
    .F(n5614_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5614_s4.INIT=4'h4;
  LUT2 n370_s18 (
    .F(n370_38),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]) 
);
defparam n370_s18.INIT=4'h4;
  LUT3 n5852_s7 (
    .F(n5852_10),
    .I0(n5852_16),
    .I1(n5852_17),
    .I2(ff_priority[1]) 
);
defparam n5852_s7.INIT=8'h35;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(n5852_18),
    .I1(n5852_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5852_s8.INIT=16'h0503;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache_vram_write) 
);
defparam n5852_s9.INIT=16'h0001;
  LUT3 n5852_s10 (
    .F(n5852_13),
    .I0(n5852_17),
    .I1(n5852_16),
    .I2(ff_flush_state[2]) 
);
defparam n5852_s10.INIT=8'hCA;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5852_20),
    .I3(ff_flush_state[2]) 
);
defparam n5852_s11.INIT=16'hAC00;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(n5852_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5852_s12.INIT=16'hFA03;
  LUT3 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_13),
    .I1(n5853_14),
    .I2(ff_priority[1]) 
);
defparam n5853_s6.INIT=8'hCA;
  LUT3 n5853_s7 (
    .F(n5853_10),
    .I0(n5853_15),
    .I1(n5853_16),
    .I2(ff_priority[1]) 
);
defparam n5853_s7.INIT=8'hCA;
  LUT3 n5853_s8 (
    .F(n5853_11),
    .I0(n5853_15),
    .I1(n5853_13),
    .I2(ff_flush_state[0]) 
);
defparam n5853_s8.INIT=8'hCA;
  LUT3 n5853_s9 (
    .F(n5853_12),
    .I0(n5853_16),
    .I1(n5853_14),
    .I2(ff_flush_state[0]) 
);
defparam n5853_s9.INIT=8'hCA;
  LUT3 n5854_s5 (
    .F(n5854_8),
    .I0(n5854_12),
    .I1(n5854_13),
    .I2(ff_flush_state[0]) 
);
defparam n5854_s5.INIT=8'hCA;
  LUT3 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_14),
    .I1(n5854_15),
    .I2(ff_flush_state[0]) 
);
defparam n5854_s6.INIT=8'hCA;
  LUT3 n5854_s7 (
    .F(n5854_10),
    .I0(n5854_12),
    .I1(n5854_14),
    .I2(ff_priority[1]) 
);
defparam n5854_s7.INIT=8'hCA;
  LUT3 n5854_s8 (
    .F(n5854_11),
    .I0(n5854_13),
    .I1(n5854_15),
    .I2(ff_priority[1]) 
);
defparam n5854_s8.INIT=8'hCA;
  LUT3 n5855_s5 (
    .F(n5855_8),
    .I0(n5855_12),
    .I1(n5855_13),
    .I2(ff_flush_state[0]) 
);
defparam n5855_s5.INIT=8'hCA;
  LUT3 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_14),
    .I1(n5855_15),
    .I2(ff_flush_state[0]) 
);
defparam n5855_s6.INIT=8'hCA;
  LUT3 n5855_s7 (
    .F(n5855_10),
    .I0(n5855_12),
    .I1(n5855_14),
    .I2(ff_priority[1]) 
);
defparam n5855_s7.INIT=8'hCA;
  LUT3 n5855_s8 (
    .F(n5855_11),
    .I0(n5855_13),
    .I1(n5855_15),
    .I2(ff_priority[1]) 
);
defparam n5855_s8.INIT=8'hCA;
  LUT4 n5856_s5 (
    .F(n5856_8),
    .I0(ff_cache3_data[27]),
    .I1(n5870_8),
    .I2(ff_cache2_data[27]),
    .I3(n5871_10) 
);
defparam n5856_s5.INIT=16'hB0BB;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(w_command_vram_wdata[27]),
    .I1(n5871_10),
    .I2(n5870_8),
    .I3(ff_priority[1]) 
);
defparam n5856_s6.INIT=16'hFE00;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(n5856_14),
    .I1(n5856_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5856_s7.INIT=16'h0305;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache3_address_16_15),
    .I3(ff_flush_state[1]) 
);
defparam n5856_s9.INIT=16'hAC00;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(n5856_14),
    .I1(n5856_15),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5856_s10.INIT=16'hAFC0;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5857_s6.INIT=16'h3533;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache3_address_16_15),
    .I3(ff_flush_state[1]) 
);
defparam n5857_s7.INIT=16'hAC00;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5857_15),
    .I1(n5857_16),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5857_s8.INIT=16'h305F;
  LUT3 n5857_s9 (
    .F(n5857_12),
    .I0(n5857_16),
    .I1(n5857_9),
    .I2(ff_priority[1]) 
);
defparam n5857_s9.INIT=8'hCA;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(n5857_15),
    .I1(n5857_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5857_s10.INIT=16'h3500;
  LUT4 n5858_s5 (
    .F(n5858_8),
    .I0(ff_cache3_data[25]),
    .I1(n5858_14),
    .I2(ff_cache1_data[25]),
    .I3(n5858_15) 
);
defparam n5858_s5.INIT=16'hB0BB;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(w_command_vram_wdata[25]),
    .I1(n5858_15),
    .I2(n5858_14),
    .I3(ff_priority[0]) 
);
defparam n5858_s6.INIT=16'hFE00;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(n5858_16),
    .I1(n5858_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5858_s7.INIT=16'h0305;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache3_address_16_15),
    .I3(ff_flush_state[1]) 
);
defparam n5858_s9.INIT=16'hAC00;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(n5858_16),
    .I1(n5858_17),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5858_s10.INIT=16'hAFC0;
  LUT4 n5859_s5 (
    .F(n5859_8),
    .I0(ff_cache1_data[24]),
    .I1(n1505_15),
    .I2(ff_cache0_data[24]),
    .I3(n1505_14) 
);
defparam n5859_s5.INIT=16'hB0BB;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(w_command_vram_wdata[24]),
    .I1(n1505_14),
    .I2(n1505_15),
    .I3(ff_priority[1]) 
);
defparam n5859_s6.INIT=16'h00FE;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(n5859_14),
    .I1(n5859_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5859_s7.INIT=16'h3500;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5852_20),
    .I3(ff_flush_state[0]) 
);
defparam n5859_s8.INIT=16'hAC00;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_flush_state[0]),
    .I3(n5858_18) 
);
defparam n5859_s9.INIT=16'h0A0C;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(ff_flush_state[1]),
    .I1(n5859_15),
    .I2(n5859_14),
    .I3(ff_flush_state[0]) 
);
defparam n5859_s10.INIT=16'hF0DD;
  LUT4 n5860_s5 (
    .F(n5860_8),
    .I0(ff_cache2_data[23]),
    .I1(n5860_14),
    .I2(ff_cache0_data[23]),
    .I3(n5861_10) 
);
defparam n5860_s5.INIT=16'hB0BB;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(w_command_vram_wdata[23]),
    .I1(n5861_10),
    .I2(n5860_14),
    .I3(ff_priority[0]) 
);
defparam n5860_s6.INIT=16'h00FE;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(n5860_15),
    .I1(n5860_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5860_s7.INIT=16'h3500;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5852_20),
    .I3(ff_flush_state[2]) 
);
defparam n5860_s8.INIT=16'hAC00;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_flush_state[2]),
    .I3(n5856_16) 
);
defparam n5860_s9.INIT=16'h0A0C;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(n5860_16),
    .I1(ff_flush_state[1]),
    .I2(n5860_15),
    .I3(ff_flush_state[2]) 
);
defparam n5860_s10.INIT=16'hF0BB;
  LUT3 n5861_s7 (
    .F(n5861_10),
    .I0(ff_priority[1]),
    .I1(n5861_18),
    .I2(ff_cache0_data_en) 
);
defparam n5861_s7.INIT=8'h10;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(w_command_vram_wdata[22]),
    .I1(n5861_10),
    .I2(ff_cache2_data[22]),
    .I3(n5860_14) 
);
defparam n5861_s8.INIT=16'hF0EE;
  LUT2 n5861_s9 (
    .F(n5861_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5861_s9.INIT=4'h8;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5861_s10.INIT=16'h3533;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5858_18),
    .I3(n5871_12) 
);
defparam n5861_s11.INIT=16'h5300;
  LUT4 n5861_s12 (
    .F(n5861_15),
    .I0(n5861_19),
    .I1(n5861_20),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5861_s12.INIT=16'h5300;
  LUT4 n5861_s13 (
    .F(n5861_16),
    .I0(n5861_13),
    .I1(n5861_21),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5861_s13.INIT=16'h0C05;
  LUT4 n5862_s5 (
    .F(n5862_8),
    .I0(ff_cache1_data[21]),
    .I1(n5862_13),
    .I2(n5862_14),
    .I3(n1505_15) 
);
defparam n5862_s5.INIT=16'h0A03;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(ff_cache3_data[21]),
    .I1(n5862_15),
    .I2(n5862_16),
    .I3(n5870_8) 
);
defparam n5862_s6.INIT=16'h0A03;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache3_address_16_15),
    .I3(ff_flush_state[1]) 
);
defparam n5862_s7.INIT=16'hAC00;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5862_17),
    .I1(n5862_18),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5862_s8.INIT=16'h305F;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5858_18),
    .I3(ff_flush_state[2]) 
);
defparam n5862_s9.INIT=16'hAC00;
  LUT3 n5863_s5 (
    .F(n5863_8),
    .I0(n5863_12),
    .I1(n5863_13),
    .I2(ff_priority[1]) 
);
defparam n5863_s5.INIT=8'hCA;
  LUT3 n5863_s6 (
    .F(n5863_9),
    .I0(n5863_14),
    .I1(n5863_15),
    .I2(ff_priority[1]) 
);
defparam n5863_s6.INIT=8'h35;
  LUT3 n5863_s7 (
    .F(n5863_10),
    .I0(n5863_12),
    .I1(n5863_14),
    .I2(ff_flush_state[0]) 
);
defparam n5863_s7.INIT=8'hCA;
  LUT3 n5863_s8 (
    .F(n5863_11),
    .I0(n5863_13),
    .I1(n5863_15),
    .I2(ff_flush_state[0]) 
);
defparam n5863_s8.INIT=8'h35;
  LUT4 n5864_s5 (
    .F(n5864_8),
    .I0(ff_cache2_data[19]),
    .I1(n5864_13),
    .I2(n5864_14),
    .I3(n5860_14) 
);
defparam n5864_s5.INIT=16'h0A03;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(ff_cache3_data[19]),
    .I1(n5864_15),
    .I2(n5864_16),
    .I3(n5858_14) 
);
defparam n5864_s6.INIT=16'h0A03;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache3_address_16_15),
    .I3(ff_flush_state[1]) 
);
defparam n5864_s7.INIT=16'hAC00;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5864_17),
    .I1(n5864_18),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5864_s8.INIT=16'h305F;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5858_18),
    .I3(ff_flush_state[2]) 
);
defparam n5864_s9.INIT=16'hAC00;
  LUT3 n5865_s5 (
    .F(n5865_8),
    .I0(n5865_12),
    .I1(n5865_13),
    .I2(ff_flush_state[0]) 
);
defparam n5865_s5.INIT=8'hCA;
  LUT3 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_14),
    .I1(n5865_15),
    .I2(ff_flush_state[0]) 
);
defparam n5865_s6.INIT=8'h35;
  LUT3 n5865_s7 (
    .F(n5865_10),
    .I0(n5865_13),
    .I1(n5865_15),
    .I2(ff_priority[1]) 
);
defparam n5865_s7.INIT=8'hCA;
  LUT3 n5865_s8 (
    .F(n5865_11),
    .I0(n5865_12),
    .I1(n5865_14),
    .I2(ff_priority[1]) 
);
defparam n5865_s8.INIT=8'h35;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5866_13),
    .I1(n5866_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s6.INIT=16'h305F;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(ff_flush_state[1]),
    .I1(n5866_14),
    .I2(n5866_13),
    .I3(ff_flush_state[0]) 
);
defparam n5866_s7.INIT=16'hF0DD;
  LUT4 n5866_s8 (
    .F(n5866_11),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5852_20),
    .I3(n6395_11) 
);
defparam n5866_s8.INIT=16'hAC00;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5866_17),
    .I3(n5858_18) 
);
defparam n5866_s9.INIT=16'h0A0C;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s5.INIT=16'h3533;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(ff_flush_state[1]),
    .I1(n5867_13),
    .I2(n5867_14),
    .I3(ff_flush_state[0]) 
);
defparam n5867_s6.INIT=16'hF0DD;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(n5867_15),
    .I1(n5867_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5867_s7.INIT=16'h0305;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(n5867_8),
    .I1(n5867_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5867_s8.INIT=16'h3500;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(ff_cache2_data[15]),
    .I1(n5860_14),
    .I2(ff_cache0_data[15]),
    .I3(n5861_10) 
);
defparam n5868_s5.INIT=16'hB0BB;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(w_command_vram_wdata[15]),
    .I1(n5861_10),
    .I2(n5860_14),
    .I3(ff_priority[0]) 
);
defparam n5868_s6.INIT=16'h00FE;
  LUT4 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_14),
    .I1(n5868_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5868_s7.INIT=16'hC500;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache3_address_16_15),
    .I3(ff_flush_state[1]) 
);
defparam n5868_s8.INIT=16'hAC00;
  LUT4 n5868_s9 (
    .F(n5868_12),
    .I0(n5868_16),
    .I1(n5868_14),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5868_s9.INIT=16'hAFC0;
  LUT4 n5868_s10 (
    .F(n5868_13),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5856_16),
    .I3(ff_flush_state[0]) 
);
defparam n5868_s10.INIT=16'hAC00;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(ff_cache3_data[14]),
    .I1(n5870_8),
    .I2(ff_cache2_data[14]),
    .I3(n5871_10) 
);
defparam n5869_s5.INIT=16'hB0BB;
  LUT4 n5869_s6 (
    .F(n5869_9),
    .I0(w_command_vram_wdata[14]),
    .I1(n5871_10),
    .I2(n5870_8),
    .I3(ff_priority[1]) 
);
defparam n5869_s6.INIT=16'hFE00;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(n5869_14),
    .I1(n5869_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5869_s7.INIT=16'h0305;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache3_address_16_15),
    .I3(ff_flush_state[1]) 
);
defparam n5869_s9.INIT=16'hAC00;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(n5869_14),
    .I1(n5869_15),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5869_s10.INIT=16'hAFC0;
  LUT3 n5870_s5 (
    .F(n5870_8),
    .I0(n6681_18),
    .I1(ff_priority[0]),
    .I2(ff_cache3_data_en) 
);
defparam n5870_s5.INIT=8'h40;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(w_command_vram_wdata[13]),
    .I1(ff_cache2_data[13]),
    .I2(n5870_8),
    .I3(n5871_10) 
);
defparam n5870_s6.INIT=16'hC3F5;
  LUT2 n5870_s7 (
    .F(n5870_10),
    .I0(ff_priority[1]),
    .I1(n5852_12) 
);
defparam n5870_s7.INIT=4'h8;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(ff_flush_state[1]),
    .I1(n5870_14),
    .I2(n5870_15),
    .I3(ff_flush_state[0]) 
);
defparam n5870_s8.INIT=16'hF0DD;
  LUT4 n5870_s9 (
    .F(n5870_12),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5870_18),
    .I3(n5852_20) 
);
defparam n5870_s9.INIT=16'h0A0C;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5866_17),
    .I3(n5858_18) 
);
defparam n5870_s10.INIT=16'h0A0C;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(w_command_vram_wdata[12]),
    .I1(ff_cache3_data[12]),
    .I2(n5871_10),
    .I3(n5870_8) 
);
defparam n5871_s6.INIT=16'hC3F5;
  LUT3 n5871_s7 (
    .F(n5871_10),
    .I0(ff_priority[0]),
    .I1(n5857_14),
    .I2(ff_cache2_data_en) 
);
defparam n5871_s7.INIT=8'h10;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s8.INIT=16'h3533;
  LUT2 n5871_s9 (
    .F(n5871_12),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n5871_s9.INIT=4'h4;
  LUT4 n5871_s10 (
    .F(n5871_13),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5852_20),
    .I3(n5879_11) 
);
defparam n5871_s10.INIT=16'h5300;
  LUT4 n5871_s11 (
    .F(n5871_14),
    .I0(n5871_17),
    .I1(n5871_18),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5871_s11.INIT=16'h050C;
  LUT4 n5871_s12 (
    .F(n5871_15),
    .I0(n5871_11),
    .I1(n5871_19),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5871_s12.INIT=16'hC500;
  LUT3 n5872_s5 (
    .F(n5872_8),
    .I0(n5872_12),
    .I1(n5872_13),
    .I2(ff_flush_state[0]) 
);
defparam n5872_s5.INIT=8'hCA;
  LUT3 n5872_s6 (
    .F(n5872_9),
    .I0(n5872_14),
    .I1(n5872_15),
    .I2(ff_flush_state[0]) 
);
defparam n5872_s6.INIT=8'h35;
  LUT3 n5872_s7 (
    .F(n5872_10),
    .I0(n5872_13),
    .I1(n5872_15),
    .I2(ff_priority[1]) 
);
defparam n5872_s7.INIT=8'hCA;
  LUT3 n5872_s8 (
    .F(n5872_11),
    .I0(n5872_12),
    .I1(n5872_14),
    .I2(ff_priority[1]) 
);
defparam n5872_s8.INIT=8'h35;
  LUT3 n5873_s5 (
    .F(n5873_8),
    .I0(n5873_12),
    .I1(n5873_13),
    .I2(ff_flush_state[2]) 
);
defparam n5873_s5.INIT=8'hCA;
  LUT3 n5873_s6 (
    .F(n5873_9),
    .I0(n5873_14),
    .I1(n5873_15),
    .I2(ff_flush_state[2]) 
);
defparam n5873_s6.INIT=8'h35;
  LUT3 n5873_s7 (
    .F(n5873_10),
    .I0(n5873_13),
    .I1(n5873_12),
    .I2(ff_priority[1]) 
);
defparam n5873_s7.INIT=8'hCA;
  LUT3 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_15),
    .I1(n5873_14),
    .I2(ff_priority[1]) 
);
defparam n5873_s8.INIT=8'h35;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(n5874_13),
    .I1(n5874_10),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5874_s5.INIT=16'h0305;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(n5874_14),
    .I1(n5874_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5874_s6.INIT=16'h3500;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s7.INIT=16'h3533;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache3_address_16_15),
    .I3(ff_flush_state[1]) 
);
defparam n5874_s8.INIT=16'hAC00;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(n5874_14),
    .I1(n5874_13),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5874_s9.INIT=16'h305F;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(ff_cache3_data[8]),
    .I1(n5870_8),
    .I2(ff_cache2_data[8]),
    .I3(n5871_10) 
);
defparam n5875_s5.INIT=16'hB0BB;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(w_command_vram_wdata[8]),
    .I1(n5871_10),
    .I2(n5870_8),
    .I3(ff_priority[1]) 
);
defparam n5875_s6.INIT=16'hFE00;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(n5875_14),
    .I1(n5875_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5875_s7.INIT=16'h0305;
  LUT4 n5875_s9 (
    .F(n5875_12),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache3_address_16_15),
    .I3(ff_flush_state[1]) 
);
defparam n5875_s9.INIT=16'hAC00;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(n5875_14),
    .I1(n5875_15),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5875_s10.INIT=16'hAFC0;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s5.INIT=16'h3533;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(ff_flush_state[1]),
    .I1(n5876_13),
    .I2(n5876_14),
    .I3(ff_flush_state[0]) 
);
defparam n5876_s6.INIT=16'h0FDD;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(n5876_8),
    .I1(n5876_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s7.INIT=16'h0305;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(n5876_13),
    .I1(n5876_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5876_s8.INIT=16'h5300;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5858_18),
    .I3(n370_38) 
);
defparam n5876_s9.INIT=16'hAC00;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_flush_state[2]),
    .I3(n5856_16) 
);
defparam n5877_s6.INIT=16'h0A0C;
  LUT4 n5877_s7 (
    .F(n5877_10),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5852_20),
    .I3(ff_flush_state[2]) 
);
defparam n5877_s7.INIT=16'hAC00;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(n5877_15),
    .I1(ff_flush_state[1]),
    .I2(n5877_16),
    .I3(ff_flush_state[2]) 
);
defparam n5877_s8.INIT=16'hF0BB;
  LUT4 n5877_s9 (
    .F(n5877_12),
    .I0(ff_cache2_data[6]),
    .I1(n5860_14),
    .I2(ff_cache0_data[6]),
    .I3(n5861_10) 
);
defparam n5877_s9.INIT=16'hB0BB;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(w_command_vram_wdata[6]),
    .I1(n5861_10),
    .I2(n5860_14),
    .I3(ff_priority[0]) 
);
defparam n5877_s10.INIT=16'h00FE;
  LUT4 n5877_s11 (
    .F(n5877_14),
    .I0(n5877_16),
    .I1(n5877_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5877_s11.INIT=16'h3500;
  LUT3 n5878_s5 (
    .F(n5878_8),
    .I0(n5878_12),
    .I1(n5878_13),
    .I2(ff_flush_state[0]) 
);
defparam n5878_s5.INIT=8'hCA;
  LUT3 n5878_s6 (
    .F(n5878_9),
    .I0(n5878_14),
    .I1(n5878_15),
    .I2(ff_flush_state[0]) 
);
defparam n5878_s6.INIT=8'hCA;
  LUT3 n5878_s7 (
    .F(n5878_10),
    .I0(n5878_13),
    .I1(n5878_15),
    .I2(ff_priority[1]) 
);
defparam n5878_s7.INIT=8'hCA;
  LUT3 n5878_s8 (
    .F(n5878_11),
    .I0(n5878_12),
    .I1(n5878_14),
    .I2(ff_priority[1]) 
);
defparam n5878_s8.INIT=8'hCA;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(w_command_vram_wdata[4]),
    .I1(ff_cache3_data[4]),
    .I2(n5871_10),
    .I3(n5870_8) 
);
defparam n5879_s6.INIT=16'hC3F5;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s7.INIT=16'h3533;
  LUT2 n5879_s8 (
    .F(n5879_11),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5879_s8.INIT=4'h1;
  LUT4 n5879_s9 (
    .F(n5879_12),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s9.INIT=16'h3533;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(n5879_12),
    .I1(n5879_16),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5879_s10.INIT=16'h050C;
  LUT4 n5879_s11 (
    .F(n5879_14),
    .I0(n5879_10),
    .I1(n5879_17),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5879_s11.INIT=16'h5C00;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(ff_cache2_data[3]),
    .I1(n5860_14),
    .I2(ff_cache0_data[3]),
    .I3(n5861_10) 
);
defparam n5880_s6.INIT=16'hB0BB;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(w_command_vram_wdata[3]),
    .I1(n5861_10),
    .I2(n5860_14),
    .I3(ff_priority[0]) 
);
defparam n5880_s7.INIT=16'h00FE;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(n5880_16),
    .I1(n5880_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5880_s8.INIT=16'h5300;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5852_20),
    .I3(ff_flush_state[0]) 
);
defparam n5880_s9.INIT=16'h5300;
  LUT4 n5880_s10 (
    .F(n5880_13),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5856_16),
    .I3(ff_flush_state[0]) 
);
defparam n5880_s10.INIT=16'hAC00;
  LUT4 n5880_s11 (
    .F(n5880_14),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5858_18),
    .I3(n370_38) 
);
defparam n5880_s11.INIT=16'h5300;
  LUT4 n5880_s12 (
    .F(n5880_15),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(n5880_16),
    .I3(ff_flush_state[2]) 
);
defparam n5880_s12.INIT=16'h00FB;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5881_13),
    .I1(n5881_10),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s5.INIT=16'h0305;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(n5881_14),
    .I1(n5881_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5881_s6.INIT=16'h3500;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s7.INIT=16'h3533;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache3_address_16_15),
    .I3(ff_flush_state[1]) 
);
defparam n5881_s8.INIT=16'hAC00;
  LUT4 n5881_s9 (
    .F(n5881_12),
    .I0(n5881_14),
    .I1(n5881_13),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5881_s9.INIT=16'h305F;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(ff_cache1_data[1]),
    .I1(n1505_15),
    .I2(ff_cache0_data[1]),
    .I3(n1505_14) 
);
defparam n5882_s5.INIT=16'hB0BB;
  LUT4 n5882_s6 (
    .F(n5882_9),
    .I0(w_command_vram_wdata[1]),
    .I1(n1505_14),
    .I2(n1505_15),
    .I3(ff_priority[1]) 
);
defparam n5882_s6.INIT=16'h00FE;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(n5882_14),
    .I1(n5882_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s7.INIT=16'hC500;
  LUT4 n5882_s8 (
    .F(n5882_11),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache3_address_16_15),
    .I3(ff_flush_state[1]) 
);
defparam n5882_s8.INIT=16'hAC00;
  LUT4 n5882_s9 (
    .F(n5882_12),
    .I0(n5882_16),
    .I1(n5882_14),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5882_s9.INIT=16'hAFC0;
  LUT4 n5882_s10 (
    .F(n5882_13),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5858_18),
    .I3(ff_flush_state[2]) 
);
defparam n5882_s10.INIT=16'hAC00;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(ff_cache3_data[0]),
    .I1(n5858_14),
    .I2(ff_cache1_data[0]),
    .I3(n5858_15) 
);
defparam n5883_s5.INIT=16'hB0BB;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(w_command_vram_wdata[0]),
    .I1(n5858_15),
    .I2(n5858_14),
    .I3(ff_priority[0]) 
);
defparam n5883_s6.INIT=16'hFE00;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(n5883_14),
    .I1(n5883_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5883_s7.INIT=16'h0305;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache3_address_16_15),
    .I3(ff_flush_state[1]) 
);
defparam n5883_s9.INIT=16'hAC00;
  LUT4 n5883_s10 (
    .F(n5883_13),
    .I0(n5883_14),
    .I1(n5883_15),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5883_s10.INIT=16'hAFC0;
  LUT4 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(w_command_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache0_already_read_s9.INIT=16'h0007;
  LUT4 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s8.INIT=16'hB0BB;
  LUT2 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_11),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s7.INIT=4'h4;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT3 ff_cache3_already_read_s7 (
    .F(ff_cache3_already_read_11),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en) 
);
defparam ff_cache3_already_read_s7.INIT=8'h80;
  LUT3 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_12),
    .I0(ff_vram_wdata_31_14),
    .I1(n1505_19),
    .I2(n5270_7) 
);
defparam ff_cache3_already_read_s8.INIT=8'h07;
  LUT4 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_cache2_already_read),
    .I1(n534_9),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(w_cache2_hit) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=16'hBBF0;
  LUT3 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_rdata_en_13) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=8'h0B;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache0_already_read),
    .I1(n448_9),
    .I2(n5614_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'h00BF;
  LUT4 n6679_s8 (
    .F(n6679_14),
    .I0(ff_cache3_data_en),
    .I1(ff_cache3_already_read_11),
    .I2(n1505_19),
    .I3(ff_cache_vram_write) 
);
defparam n6679_s8.INIT=16'h7FF0;
  LUT4 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_13),
    .I0(ff_cache3_data_en),
    .I1(n5879_11),
    .I2(ff_cache3_already_read_11),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s8.INIT=16'h7F00;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(n5871_12),
    .I1(ff_cache1_address_16_15),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s8.INIT=16'h8F00;
  LUT4 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_11),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s7.INIT=16'h8F00;
  LUT2 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_15),
    .I0(n6681_18),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache3_address_16_s10.INIT=4'h4;
  LUT4 ff_cache3_address_16_s11 (
    .F(ff_cache3_address_16_16),
    .I0(w_cache2_hit),
    .I1(n1336_4),
    .I2(n5614_9),
    .I3(n5270_7) 
);
defparam ff_cache3_address_16_s11.INIT=16'h0001;
  LUT4 ff_cache3_data_31_s8 (
    .F(ff_cache3_data_31_13),
    .I0(n5861_12),
    .I1(ff_cache3_already_read_11),
    .I2(ff_cache3_data_en),
    .I3(n69_3) 
);
defparam ff_cache3_data_31_s8.INIT=16'h7303;
  LUT4 ff_vram_wdata_31_s9 (
    .F(ff_vram_wdata_31_12),
    .I0(ff_flush_state_2_14),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(w_command_vram_valid) 
);
defparam ff_vram_wdata_31_s9.INIT=16'h007D;
  LUT3 ff_cache0_data_en_s7 (
    .F(ff_cache0_data_en_12),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache0_data_en_s7.INIT=8'h3E;
  LUT3 ff_cache2_data_en_s6 (
    .F(ff_cache2_data_en_11),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam ff_cache2_data_en_s6.INIT=8'h3E;
  LUT3 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_10),
    .I0(ff_flush_state[1]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache3_data_en_s5.INIT=8'h0B;
  LUT3 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(n18_3),
    .I1(ff_cache0_address_15_13),
    .I2(ff_cache2_data_mask_3_13) 
);
defparam ff_cache0_data_mask_2_s9.INIT=8'h80;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_19),
    .I0(ff_cache1_address_16_13),
    .I1(n1336_4),
    .I2(ff_cache2_data_mask_3_13),
    .I3(ff_cache1_data_en_10) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'hEF00;
  LUT4 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_17),
    .I0(ff_cache1_already_read_12),
    .I1(n5856_16),
    .I2(ff_cache2_already_read_11),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache2_data_mask_3_s12.INIT=16'h007F;
  LUT4 ff_vram_valid_s11 (
    .F(ff_vram_valid_14),
    .I0(n1505_19),
    .I1(ff_cache_vram_write),
    .I2(n5270_7),
    .I3(ff_vram_wdata_31_14) 
);
defparam ff_vram_valid_s11.INIT=16'h000B;
  LUT4 ff_vram_valid_s12 (
    .F(ff_vram_valid_15),
    .I0(ff_cache3_address_16_15),
    .I1(n5858_18),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam ff_vram_valid_s12.INIT=16'h0C0A;
  LUT4 ff_vram_valid_s13 (
    .F(ff_vram_valid_16),
    .I0(n5856_16),
    .I1(n5852_20),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam ff_vram_valid_s13.INIT=16'hCA00;
  LUT4 ff_vram_valid_s15 (
    .F(ff_vram_valid_18),
    .I0(ff_vram_valid),
    .I1(n317_8),
    .I2(ff_vram_valid_19),
    .I3(ff_vram_valid_20) 
);
defparam ff_vram_valid_s15.INIT=16'h008F;
  LUT4 n6681_s12 (
    .F(n6681_17),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n6681_s12.INIT=16'h8000;
  LUT4 n6681_s13 (
    .F(n6681_18),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n6681_s13.INIT=16'h8000;
  LUT4 n6681_s14 (
    .F(n6681_19),
    .I0(n5861_18),
    .I1(n5857_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6681_s14.INIT=16'h0CFA;
  LUT3 n1505_s9 (
    .F(n1505_14),
    .I0(ff_priority[0]),
    .I1(n5861_18),
    .I2(ff_cache0_data_en) 
);
defparam n1505_s9.INIT=8'h10;
  LUT3 n1505_s10 (
    .F(n1505_15),
    .I0(n6681_17),
    .I1(ff_priority[0]),
    .I2(ff_cache1_data_en) 
);
defparam n1505_s10.INIT=8'h40;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5852_s13.INIT=16'h3533;
  LUT4 n5852_s14 (
    .F(n5852_17),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5852_s14.INIT=16'h3533;
  LUT4 n5852_s15 (
    .F(n5852_18),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5852_s15.INIT=16'h3533;
  LUT4 n5852_s16 (
    .F(n5852_19),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5852_s16.INIT=16'h3533;
  LUT2 n5852_s17 (
    .F(n5852_20),
    .I0(n5861_18),
    .I1(ff_cache0_data_en) 
);
defparam n5852_s17.INIT=4'h4;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5853_s10.INIT=16'h3533;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5853_s11.INIT=16'h3533;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5853_s12.INIT=16'h3533;
  LUT4 n5853_s13 (
    .F(n5853_16),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5853_s13.INIT=16'h3533;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5854_s9.INIT=16'h3533;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5854_s10.INIT=16'h3533;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5854_s11.INIT=16'h3533;
  LUT4 n5854_s12 (
    .F(n5854_15),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5854_s12.INIT=16'h3533;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5855_s9.INIT=16'h3533;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5855_s10.INIT=16'h3533;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5855_s11.INIT=16'h3533;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5855_s12.INIT=16'h3533;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5856_s11.INIT=16'h3533;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5856_s12.INIT=16'h3533;
  LUT2 n5856_s13 (
    .F(n5856_16),
    .I0(n5857_14),
    .I1(ff_cache2_data_en) 
);
defparam n5856_s13.INIT=4'h4;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5857_s11.INIT=16'h8000;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5857_s12.INIT=16'h3533;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5857_s13.INIT=16'h3533;
  LUT4 n5857_s14 (
    .F(n5857_17),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5857_s14.INIT=16'h3533;
  LUT3 n5858_s11 (
    .F(n5858_14),
    .I0(n6681_18),
    .I1(ff_priority[1]),
    .I2(ff_cache3_data_en) 
);
defparam n5858_s11.INIT=8'h40;
  LUT3 n5858_s12 (
    .F(n5858_15),
    .I0(ff_priority[1]),
    .I1(n6681_17),
    .I2(ff_cache1_data_en) 
);
defparam n5858_s12.INIT=8'h10;
  LUT4 n5858_s13 (
    .F(n5858_16),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5858_s13.INIT=16'h3533;
  LUT4 n5858_s14 (
    .F(n5858_17),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5858_s14.INIT=16'h3533;
  LUT2 n5858_s15 (
    .F(n5858_18),
    .I0(n6681_17),
    .I1(ff_cache1_data_en) 
);
defparam n5858_s15.INIT=4'h4;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5859_s11.INIT=16'h3533;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5859_s12.INIT=16'h3533;
  LUT3 n5860_s11 (
    .F(n5860_14),
    .I0(n5857_14),
    .I1(ff_priority[1]),
    .I2(ff_cache2_data_en) 
);
defparam n5860_s11.INIT=8'h40;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5860_s12.INIT=16'h3533;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5860_s13.INIT=16'h3533;
  LUT4 n5861_s15 (
    .F(n5861_18),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5861_s15.INIT=16'h8000;
  LUT4 n5861_s16 (
    .F(n5861_19),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5861_s16.INIT=16'h3533;
  LUT4 n5861_s17 (
    .F(n5861_20),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5861_s17.INIT=16'h3533;
  LUT4 n5861_s18 (
    .F(n5861_21),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5861_s18.INIT=16'hCACC;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(ff_priority[0]),
    .I1(n5861_18),
    .I2(ff_cache0_data_en),
    .I3(w_command_vram_wdata[21]) 
);
defparam n5862_s10.INIT=16'h00EF;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache0_data[21]),
    .I1(ff_priority[0]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5862_s11.INIT=16'h0100;
  LUT4 n5862_s12 (
    .F(n5862_15),
    .I0(ff_priority[0]),
    .I1(n5857_14),
    .I2(ff_cache2_data_en),
    .I3(w_command_vram_wdata[21]) 
);
defparam n5862_s12.INIT=16'h00EF;
  LUT4 n5862_s13 (
    .F(n5862_16),
    .I0(ff_cache2_data[21]),
    .I1(ff_priority[0]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5862_s13.INIT=16'h0100;
  LUT4 n5862_s14 (
    .F(n5862_17),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5862_s14.INIT=16'h3533;
  LUT4 n5862_s15 (
    .F(n5862_18),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5862_s15.INIT=16'h3533;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5863_s9.INIT=16'h3533;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5863_s10.INIT=16'h3533;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5863_s11.INIT=16'h3533;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5863_s12.INIT=16'h3533;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(ff_priority[1]),
    .I1(n5861_18),
    .I2(ff_cache0_data_en),
    .I3(w_command_vram_wdata[19]) 
);
defparam n5864_s10.INIT=16'h00EF;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache0_data[19]),
    .I1(ff_priority[1]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5864_s11.INIT=16'h0100;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(ff_priority[1]),
    .I1(n6681_17),
    .I2(ff_cache1_data_en),
    .I3(w_command_vram_wdata[19]) 
);
defparam n5864_s12.INIT=16'h00EF;
  LUT4 n5864_s13 (
    .F(n5864_16),
    .I0(ff_cache1_data[19]),
    .I1(ff_priority[1]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5864_s13.INIT=16'h0100;
  LUT4 n5864_s14 (
    .F(n5864_17),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5864_s14.INIT=16'h3533;
  LUT4 n5864_s15 (
    .F(n5864_18),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5864_s15.INIT=16'h3533;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5865_s9.INIT=16'h3533;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5865_s10.INIT=16'h3533;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5865_s11.INIT=16'h3533;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5865_s12.INIT=16'h3533;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s10.INIT=16'h3533;
  LUT4 n5866_s11 (
    .F(n5866_14),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s11.INIT=16'h3533;
  LUT4 n5867_s10 (
    .F(n5867_13),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s10.INIT=16'h3533;
  LUT4 n5867_s11 (
    .F(n5867_14),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s11.INIT=16'h3533;
  LUT4 n5867_s12 (
    .F(n5867_15),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s12.INIT=16'h3533;
  LUT4 n5868_s11 (
    .F(n5868_14),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s11.INIT=16'h3533;
  LUT4 n5868_s12 (
    .F(n5868_15),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s12.INIT=16'hCACC;
  LUT4 n5868_s13 (
    .F(n5868_16),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s13.INIT=16'h3533;
  LUT4 n5869_s11 (
    .F(n5869_14),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s11.INIT=16'h3533;
  LUT4 n5869_s12 (
    .F(n5869_15),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s12.INIT=16'h3533;
  LUT4 n5870_s11 (
    .F(n5870_14),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s11.INIT=16'h3533;
  LUT4 n5870_s12 (
    .F(n5870_15),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s12.INIT=16'h3533;
  LUT4 n5871_s14 (
    .F(n5871_17),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s14.INIT=16'h3533;
  LUT4 n5871_s15 (
    .F(n5871_18),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s15.INIT=16'hCACC;
  LUT4 n5871_s16 (
    .F(n5871_19),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s16.INIT=16'hCACC;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s9.INIT=16'h3533;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s10.INIT=16'h3533;
  LUT4 n5872_s11 (
    .F(n5872_14),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s11.INIT=16'h3533;
  LUT4 n5872_s12 (
    .F(n5872_15),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s12.INIT=16'h3533;
  LUT4 n5873_s9 (
    .F(n5873_12),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s9.INIT=16'h3533;
  LUT4 n5873_s10 (
    .F(n5873_13),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s10.INIT=16'h3533;
  LUT4 n5873_s11 (
    .F(n5873_14),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s11.INIT=16'h3533;
  LUT4 n5873_s12 (
    .F(n5873_15),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s12.INIT=16'h3533;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s10.INIT=16'h3533;
  LUT4 n5874_s11 (
    .F(n5874_14),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s11.INIT=16'h3533;
  LUT4 n5874_s12 (
    .F(n5874_15),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s12.INIT=16'h3533;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s11.INIT=16'h3533;
  LUT4 n5875_s12 (
    .F(n5875_15),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s12.INIT=16'h3533;
  LUT4 n5876_s10 (
    .F(n5876_13),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s10.INIT=16'h3533;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s11.INIT=16'h3533;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s12.INIT=16'h3533;
  LUT4 n5877_s12 (
    .F(n5877_15),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s12.INIT=16'h3533;
  LUT4 n5877_s13 (
    .F(n5877_16),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s13.INIT=16'h3533;
  LUT4 n5878_s9 (
    .F(n5878_12),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s9.INIT=16'h3533;
  LUT4 n5878_s10 (
    .F(n5878_13),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s10.INIT=16'h3533;
  LUT4 n5878_s11 (
    .F(n5878_14),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s11.INIT=16'h3533;
  LUT4 n5878_s12 (
    .F(n5878_15),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s12.INIT=16'h3533;
  LUT4 n5879_s13 (
    .F(n5879_16),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s13.INIT=16'hCACC;
  LUT4 n5879_s14 (
    .F(n5879_17),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s14.INIT=16'hCACC;
  LUT4 n5880_s13 (
    .F(n5880_16),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s13.INIT=16'h3533;
  LUT4 n5880_s14 (
    .F(n5880_17),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s14.INIT=16'h3533;
  LUT4 n5881_s10 (
    .F(n5881_13),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s10.INIT=16'h3533;
  LUT4 n5881_s11 (
    .F(n5881_14),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s11.INIT=16'h3533;
  LUT4 n5881_s12 (
    .F(n5881_15),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s12.INIT=16'h3533;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s11.INIT=16'h3533;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n6681_18),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s12.INIT=16'hCACC;
  LUT4 n5882_s13 (
    .F(n5882_16),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s13.INIT=16'h3533;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s11.INIT=16'h3533;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s12.INIT=16'h3533;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(n577_9),
    .I1(ff_cache3_already_read),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h0D00;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(n491_9),
    .I1(ff_cache1_already_read),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'h0D00;
  LUT2 ff_cache1_address_16_s10 (
    .F(ff_cache1_address_16_15),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache1_address_16_s10.INIT=4'h8;
  LUT3 ff_vram_valid_s16 (
    .F(ff_vram_valid_19),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_ic_vram_valid),
    .I2(w_screen_mode_vram_valid) 
);
defparam ff_vram_valid_s16.INIT=8'h01;
  LUT2 ff_vram_valid_s17 (
    .F(ff_vram_valid_20),
    .I0(w_cpu_vram_valid),
    .I1(w_screen_pos_x_Z[3]) 
);
defparam ff_vram_valid_s17.INIT=4'h4;
  LUT4 ff_vram_wdata_31_s10 (
    .F(ff_vram_wdata_31_14),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_already_read_12),
    .I3(ff_cache_vram_write) 
);
defparam ff_vram_wdata_31_s10.INIT=16'h7F00;
  LUT4 ff_cache2_data_mask_3_s15 (
    .F(ff_cache2_data_mask_3_21),
    .I0(ff_start),
    .I1(ff_cache2_data_en_11),
    .I2(ff_flush_state[2]),
    .I3(ff_cache0_already_read_13) 
);
defparam ff_cache2_data_mask_3_s15.INIT=16'h0100;
  LUT4 n5884_s10 (
    .F(n5884_14),
    .I0(n128_8),
    .I1(n128_9),
    .I2(n5607_12),
    .I3(n5852_8) 
);
defparam n5884_s10.INIT=16'h11F0;
  LUT4 n5885_s10 (
    .F(n5885_14),
    .I0(n129_8),
    .I1(n129_9),
    .I2(n5608_12),
    .I3(n5852_8) 
);
defparam n5885_s10.INIT=16'h11F0;
  LUT4 n5886_s10 (
    .F(n5886_14),
    .I0(n130_8),
    .I1(n130_9),
    .I2(n5609_12),
    .I3(n5852_8) 
);
defparam n5886_s10.INIT=16'h11F0;
  LUT4 n5887_s10 (
    .F(n5887_14),
    .I0(n131_8),
    .I1(n131_9),
    .I2(n5610_12),
    .I3(n5852_8) 
);
defparam n5887_s10.INIT=16'h11F0;
  LUT4 n5866_s13 (
    .F(n5866_17),
    .I0(n5871_12),
    .I1(n5852_12),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5866_s13.INIT=16'h7077;
  LUT4 n370_s19 (
    .F(n370_40),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state_2_10) 
);
defparam n370_s19.INIT=16'h1000;
  LUT3 ff_cache3_address_16_s12 (
    .F(ff_cache3_address_16_18),
    .I0(n69_3),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam ff_cache3_address_16_s12.INIT=8'h80;
  LUT4 ff_cache3_address_16_s13 (
    .F(ff_cache3_address_16_20),
    .I0(w_command_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_address_16_s13.INIT=16'h8000;
  LUT4 n5861_s19 (
    .F(n5861_23),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5861_13),
    .I3(n5861_14) 
);
defparam n5861_s19.INIT=16'h007F;
  LUT4 n5870_s14 (
    .F(n5870_18),
    .I0(n5879_11),
    .I1(n5852_12),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5870_s14.INIT=16'h0777;
  LUT4 n5867_s13 (
    .F(n5867_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(n5867_15),
    .I3(n5853_18) 
);
defparam n5867_s13.INIT=16'hF700;
  LUT4 ff_cache2_data_mask_3_s16 (
    .F(ff_cache2_data_mask_3_23),
    .I0(w_command_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_data_mask_3_s16.INIT=16'h0800;
  LUT3 ff_vram_wdata_31_s11 (
    .F(ff_vram_wdata_31_16),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_wdata_31_12) 
);
defparam ff_vram_wdata_31_s11.INIT=8'h10;
  LUT4 ff_flush_state_2_s6 (
    .F(ff_flush_state_2_12),
    .I0(w_command_vram_valid),
    .I1(ff_flush_state_2_14),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s6.INIT=16'hFFF4;
  LUT4 n1505_s11 (
    .F(n1505_17),
    .I0(ff_priority[0]),
    .I1(n5861_18),
    .I2(ff_cache0_data_en),
    .I3(n1505_15) 
);
defparam n1505_s11.INIT=16'h00EF;
  LUT4 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_16),
    .I0(n1505_19),
    .I1(n5852_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_address_15_s10.INIT=16'h0008;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(w_command_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s10.INIT=16'h0008;
  LUT4 ff_cache2_address_16_s10 (
    .F(ff_cache2_address_16_17),
    .I0(n5857_14),
    .I1(ff_cache2_data_en),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_address_16_s10.INIT=16'h0400;
  LUT4 n5875_s13 (
    .F(n5875_17),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s13.INIT=16'h3533;
  LUT4 n5869_s13 (
    .F(n5869_17),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s13.INIT=16'h3533;
  LUT4 n5856_s14 (
    .F(n5856_18),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5857_14),
    .I3(ff_cache2_data_en) 
);
defparam n5856_s14.INIT=16'h3533;
  LUT4 n5866_s14 (
    .F(n5866_19),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5861_18),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s14.INIT=16'h3533;
  LUT4 ff_cache1_data_mask_1_s9 (
    .F(ff_cache1_data_mask_1_15),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1336_4),
    .I3(ff_cache1_data_mask_3_25) 
);
defparam ff_cache1_data_mask_1_s9.INIT=16'hBF00;
  LUT4 ff_cache0_data_mask_1_s7 (
    .F(ff_cache0_data_mask_1_13),
    .I0(ff_cache0_already_read_17),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n5614_9) 
);
defparam ff_cache0_data_mask_1_s7.INIT=16'h30AA;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(n5270_7),
    .I1(ff_cache3_data_31_13),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(n5270_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_15_s7 (
    .F(ff_cache1_data_15_13),
    .I0(n5270_7),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s7.INIT=16'h0100;
  LUT4 n5613_s4 (
    .F(n5613_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5614_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5613_s4.INIT=16'h0BFF;
  LUT4 n5618_s5 (
    .F(n5618_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1336_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5618_s5.INIT=16'h0BFF;
  LUT4 n5623_s6 (
    .F(n5623_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5623_s6.INIT=16'h0BFF;
  LUT4 n5628_s4 (
    .F(n5628_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache3_data_mask_3_12),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5628_s4.INIT=16'h0BFF;
  LUT4 ff_cache1_data_mask_2_s9 (
    .F(ff_cache1_data_mask_2_15),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1336_4),
    .I3(ff_cache1_data_mask_3_25) 
);
defparam ff_cache1_data_mask_2_s9.INIT=16'hBF00;
  LUT4 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_16),
    .I0(ff_cache0_already_read_17),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5614_9) 
);
defparam ff_cache0_data_mask_2_s10.INIT=16'h30AA;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(n5270_7),
    .I1(ff_cache3_data_31_13),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(n5270_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_13),
    .I0(n5270_7),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s7.INIT=16'h0100;
  LUT4 n5612_s4 (
    .F(n5612_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5614_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5612_s4.INIT=16'h0BFF;
  LUT4 n5617_s5 (
    .F(n5617_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1336_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5617_s5.INIT=16'h0BFF;
  LUT4 n5622_s5 (
    .F(n5622_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5622_s5.INIT=16'h0BFF;
  LUT4 n5627_s4 (
    .F(n5627_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_12),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5627_s4.INIT=16'h0BFF;
  LUT4 ff_cache1_data_mask_3_s15 (
    .F(ff_cache1_data_mask_3_21),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1336_4),
    .I3(ff_cache1_data_mask_3_25) 
);
defparam ff_cache1_data_mask_3_s15.INIT=16'h7F00;
  LUT4 ff_cache0_data_mask_3_s7 (
    .F(ff_cache0_data_mask_3_13),
    .I0(ff_cache0_already_read_17),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5614_9) 
);
defparam ff_cache0_data_mask_3_s7.INIT=16'hC0AA;
  LUT4 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n5270_7),
    .I1(ff_cache3_data_31_13),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_31_s9.INIT=16'h1000;
  LUT4 ff_cache2_data_31_s9 (
    .F(ff_cache2_data_31_15),
    .I0(n5270_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_31_s9.INIT=16'h1000;
  LUT4 ff_cache1_data_31_s9 (
    .F(ff_cache1_data_31_15),
    .I0(n5270_7),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s9.INIT=16'h1000;
  LUT4 n5611_s4 (
    .F(n5611_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5614_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5611_s4.INIT=16'h07FF;
  LUT4 n5616_s5 (
    .F(n5616_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1336_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5616_s5.INIT=16'h07FF;
  LUT4 n5621_s5 (
    .F(n5621_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5621_s5.INIT=16'h07FF;
  LUT4 n5626_s4 (
    .F(n5626_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_12),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5626_s4.INIT=16'h07FF;
  LUT4 ff_cache1_data_mask_0_s9 (
    .F(ff_cache1_data_mask_0_15),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1336_4),
    .I3(ff_cache1_data_mask_3_25) 
);
defparam ff_cache1_data_mask_0_s9.INIT=16'hEF00;
  LUT4 ff_cache0_data_mask_0_s7 (
    .F(ff_cache0_data_mask_0_13),
    .I0(ff_cache0_already_read_17),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n5614_9) 
);
defparam ff_cache0_data_mask_0_s7.INIT=16'h03AA;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(n5270_7),
    .I1(ff_cache3_data_31_13),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(n5270_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache1_data_7_s7 (
    .F(ff_cache1_data_7_13),
    .I0(n5270_7),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s7.INIT=16'h0001;
  LUT4 n5614_s5 (
    .F(n5614_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5614_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5614_s5.INIT=16'h0EFF;
  LUT4 n5619_s5 (
    .F(n5619_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1336_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5619_s5.INIT=16'h0EFF;
  LUT4 n5624_s5 (
    .F(n5624_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5624_s5.INIT=16'h0EFF;
  LUT4 n5629_s4 (
    .F(n5629_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_12),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5629_s4.INIT=16'h0EFF;
  LUT4 n4158_s10 (
    .F(n4158_14),
    .I0(n5871_10),
    .I1(n6681_18),
    .I2(ff_priority[0]),
    .I3(ff_cache3_data_en) 
);
defparam n4158_s10.INIT=16'h4555;
  LUT4 ff_cache1_data_mask_3_s16 (
    .F(ff_cache1_data_mask_3_23),
    .I0(n1505_19),
    .I1(n5858_18),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_mask_3_s16.INIT=16'h0800;
  LUT4 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_14),
    .I0(w_command_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_already_read_s9.INIT=16'h0800;
  LUT4 n5871_s17 (
    .F(n5871_21),
    .I0(n5871_11),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5871_13) 
);
defparam n5871_s17.INIT=16'h00DF;
  LUT4 ff_cache2_data_31_s10 (
    .F(ff_cache2_data_31_17),
    .I0(ff_cache2_address_16_12),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s10.INIT=16'h0075;
  LUT4 ff_cache1_address_16_s12 (
    .F(ff_cache1_address_16_19),
    .I0(n6681_17),
    .I1(ff_cache1_data_en),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_address_16_s12.INIT=16'h0400;
  LUT4 n5883_s13 (
    .F(n5883_17),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s13.INIT=16'h3533;
  LUT4 n5858_s16 (
    .F(n5858_20),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n6681_17),
    .I3(ff_cache1_data_en) 
);
defparam n5858_s16.INIT=16'h3533;
  LUT4 n1505_s12 (
    .F(n1505_19),
    .I0(n1336_4),
    .I1(n18_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_already_read_12) 
);
defparam n1505_s12.INIT=16'h4500;
  LUT4 n6680_s6 (
    .F(n6680_13),
    .I0(n1336_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6680_s6.INIT=16'hB0BB;
  LUT3 n5008_s5 (
    .F(n5008_10),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(n5270_7) 
);
defparam n5008_s5.INIT=8'h0B;
  LUT4 ff_cache1_data_mask_3_s17 (
    .F(ff_cache1_data_mask_3_25),
    .I0(ff_cache0_already_read_17),
    .I1(n132_3),
    .I2(n5270_7),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache1_data_mask_3_s17.INIT=16'h0100;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_17),
    .I0(n5270_7),
    .I1(n52_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data_31_12) 
);
defparam ff_cache3_data_31_s10.INIT=16'hEF00;
  LUT4 ff_cache2_data_mask_3_s17 (
    .F(ff_cache2_data_mask_3_25),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache2_data_mask_3_23) 
);
defparam ff_cache2_data_mask_3_s17.INIT=16'h0001;
  LUT4 ff_cache0_data_en_s8 (
    .F(ff_cache0_data_en_14),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_en_s8.INIT=16'h0001;
  LUT4 ff_flush_state_2_s7 (
    .F(ff_flush_state_2_14),
    .I0(n5852_8),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_flush_state_2_s7.INIT=16'h5554;
  LUT4 n5851_s14 (
    .F(n5851_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5852_8) 
);
defparam n5851_s14.INIT=16'h0001;
  LUT4 n6678_s6 (
    .F(n6678_12),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6678_s6.INIT=16'h0001;
  LUT4 n6679_s10 (
    .F(n6679_18),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6679_s10.INIT=16'hB0BB;
  LUT4 ff_cache1_data_31_s10 (
    .F(ff_cache1_data_31_17),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache1_already_read_12),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s10.INIT=16'h7077;
  LUT3 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_12) 
);
defparam ff_cache0_already_read_s11.INIT=8'hB0;
  LUT4 n5008_s7 (
    .F(n1343_5),
    .I0(n501_9),
    .I1(n1203_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5008_s7.INIT=16'hCACC;
  LUT4 n5007_s6 (
    .F(n1342_5),
    .I0(n500_9),
    .I1(n1202_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5007_s6.INIT=16'hCACC;
  LUT4 n5006_s6 (
    .F(n1341_5),
    .I0(n499_9),
    .I1(n1201_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5006_s6.INIT=16'hCACC;
  LUT4 n5005_s6 (
    .F(n1340_5),
    .I0(n498_9),
    .I1(n1200_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5005_s6.INIT=16'hCACC;
  LUT4 n5004_s6 (
    .F(n1339_5),
    .I0(n497_9),
    .I1(n1199_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5004_s6.INIT=16'hCACC;
  LUT4 n5003_s6 (
    .F(n1338_5),
    .I0(n496_9),
    .I1(n1198_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5003_s6.INIT=16'hCACC;
  LUT4 n5002_s6 (
    .F(n1337_5),
    .I0(n495_9),
    .I1(n1197_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5002_s6.INIT=16'hCACC;
  LUT4 n5001_s8 (
    .F(n1336_6),
    .I0(n494_9),
    .I1(n1196_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5001_s8.INIT=16'hCACC;
  LUT3 ff_vram_valid_s18 (
    .F(ff_vram_valid_22),
    .I0(w_command_vram_valid),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam ff_vram_valid_s18.INIT=8'h15;
  LUT3 n5861_s20 (
    .F(n5861_25),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5852_12) 
);
defparam n5861_s20.INIT=8'h70;
  LUT4 n5853_s14 (
    .F(n5853_18),
    .I0(n132_3),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5853_s14.INIT=16'h0BBB;
  LUT4 n5851_s16 (
    .F(n5851_21),
    .I0(n388_15),
    .I1(n95_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5851_s16.INIT=16'hCAAA;
  LUT4 n5850_s15 (
    .F(n5850_19),
    .I0(n387_15),
    .I1(n94_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5850_s15.INIT=16'hCAAA;
  LUT4 n5849_s15 (
    .F(n5849_19),
    .I0(n386_15),
    .I1(n93_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5849_s15.INIT=16'hCAAA;
  LUT4 n5848_s15 (
    .F(n5848_19),
    .I0(n385_15),
    .I1(n92_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5848_s15.INIT=16'hCAAA;
  LUT4 n5847_s15 (
    .F(n5847_19),
    .I0(n384_15),
    .I1(n91_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5847_s15.INIT=16'hCAAA;
  LUT4 n5846_s15 (
    .F(n5846_19),
    .I0(n383_15),
    .I1(n90_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5846_s15.INIT=16'hCAAA;
  LUT4 n5845_s15 (
    .F(n5845_19),
    .I0(n382_15),
    .I1(n89_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5845_s15.INIT=16'hCAAA;
  LUT4 n5844_s15 (
    .F(n5844_19),
    .I0(n381_15),
    .I1(n88_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5844_s15.INIT=16'hCAAA;
  LUT4 n5843_s15 (
    .F(n5843_19),
    .I0(n380_15),
    .I1(n87_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5843_s15.INIT=16'hCAAA;
  LUT4 n5842_s15 (
    .F(n5842_19),
    .I0(n379_15),
    .I1(n86_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5842_s15.INIT=16'hCAAA;
  LUT4 n5841_s15 (
    .F(n5841_19),
    .I0(n378_15),
    .I1(n85_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5841_s15.INIT=16'hCAAA;
  LUT4 n5840_s15 (
    .F(n5840_19),
    .I0(n377_15),
    .I1(n84_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5840_s15.INIT=16'hCAAA;
  LUT4 n5839_s15 (
    .F(n5839_19),
    .I0(n376_15),
    .I1(n83_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5839_s15.INIT=16'hCAAA;
  LUT4 n5838_s15 (
    .F(n5838_19),
    .I0(n375_15),
    .I1(n82_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5838_s15.INIT=16'hCAAA;
  LUT4 n5837_s16 (
    .F(n5837_20),
    .I0(n374_16),
    .I1(n81_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5837_s16.INIT=16'hCAAA;
  LUT4 n6680_s7 (
    .F(n6680_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6680_s7.INIT=16'h0100;
  LUT4 ff_cache1_already_read_s10 (
    .F(ff_cache1_already_read_16),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache1_already_read_s10.INIT=16'h1000;
  LUT4 n5852_s18 (
    .F(n5852_22),
    .I0(n5853_18),
    .I1(n96_6),
    .I2(n96_7),
    .I3(ff_priority[1]) 
);
defparam n5852_s18.INIT=16'h5044;
  LUT4 n5857_s15 (
    .F(n5857_19),
    .I0(n5853_18),
    .I1(n101_6),
    .I2(n101_7),
    .I3(ff_priority[1]) 
);
defparam n5857_s15.INIT=16'h5044;
  LUT4 n5861_s21 (
    .F(n5861_27),
    .I0(n5853_18),
    .I1(n105_6),
    .I2(n105_7),
    .I3(ff_priority[1]) 
);
defparam n5861_s21.INIT=16'h5044;
  LUT4 n5871_s18 (
    .F(n5871_23),
    .I0(n5853_18),
    .I1(n115_6),
    .I2(n115_7),
    .I3(ff_priority[1]) 
);
defparam n5871_s18.INIT=16'h5044;
  LUT4 n5877_s14 (
    .F(n5877_18),
    .I0(n5853_18),
    .I1(n121_6),
    .I2(n121_7),
    .I3(ff_priority[1]) 
);
defparam n5877_s14.INIT=16'h5044;
  LUT4 n5879_s15 (
    .F(n5879_19),
    .I0(n5853_18),
    .I1(n123_6),
    .I2(n123_7),
    .I3(ff_priority[1]) 
);
defparam n5879_s15.INIT=16'h5044;
  LUT4 n5880_s15 (
    .F(n5880_19),
    .I0(n5853_18),
    .I1(n124_6),
    .I2(n124_7),
    .I3(ff_priority[1]) 
);
defparam n5880_s15.INIT=16'h5044;
  LUT4 ff_cache1_address_16_s13 (
    .F(ff_cache1_address_16_21),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_12),
    .I3(n5008_10) 
);
defparam ff_cache1_address_16_s13.INIT=16'hB000;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5071_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5072_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5073_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5074_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5075_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5076_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5077_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5078_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5079_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5080_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5081_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5082_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5083_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5084_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5142_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5143_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5144_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5145_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5146_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5147_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5148_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5149_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5150_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5151_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5152_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5153_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5154_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5155_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5156_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5158_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5164_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5166_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5172_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5612_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5613_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5614_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5270_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5070_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5071_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5072_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5073_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5074_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5075_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5076_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5077_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5078_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5079_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5080_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5081_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5082_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5083_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5084_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5142_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5143_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5144_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5145_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5146_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5147_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5148_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5149_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5150_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5151_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5152_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5153_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5154_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5155_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5156_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5158_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5164_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5166_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5172_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5616_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5617_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5618_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5619_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5270_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5070_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5071_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5072_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5073_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5074_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5075_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5076_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5077_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5078_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5079_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5080_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5081_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5082_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5083_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5084_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5142_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5143_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5144_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5145_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5146_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5147_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5148_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5149_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5150_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5151_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5152_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5153_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5154_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5155_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5156_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5158_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5164_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5166_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5172_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5621_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5622_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5623_12),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5624_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5270_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5070_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5071_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5072_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5073_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5074_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5075_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5076_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5077_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5078_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5079_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5080_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5081_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5082_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5083_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5084_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5142_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5143_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5144_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5145_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5146_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5147_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5148_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5149_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5150_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5151_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5152_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5153_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5154_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5155_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5156_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5158_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5164_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5166_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5172_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5626_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5627_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5628_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5629_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5270_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5837_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5838_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5839_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5840_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5841_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5842_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5843_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5844_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5845_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5846_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5847_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5848_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5849_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5850_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5851_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5836_16),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5852_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5853_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5854_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5855_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5856_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5857_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5858_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5859_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5860_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5861_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5862_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5863_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5864_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5865_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5866_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5867_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5868_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5869_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5870_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5871_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5872_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5873_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5874_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5875_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5876_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5877_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5878_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5879_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5880_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5881_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5882_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5883_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5884_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5885_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5886_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5887_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5001_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5002_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5003_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5004_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5005_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5006_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5007_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5008_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n5009_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5070_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5611_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6395_10),
    .CLK(clk85m),
    .CE(ff_flush_state_2_12),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n370_40),
    .CLK(clk85m),
    .CE(ff_flush_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6397_8),
    .CLK(clk85m),
    .CE(ff_flush_state_2_12),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6678_12),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6678_12),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6678_12),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6678_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6679_10),
    .CLK(clk85m),
    .CE(n6680_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6680_9),
    .CLK(clk85m),
    .CE(n6680_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6681_14),
    .CLK(clk85m),
    .CE(ff_vram_valid_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6683_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n374_s12 (
    .O(n374_16),
    .I0(n374_13),
    .I1(n374_14),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n375_s11 (
    .O(n375_15),
    .I0(n375_12),
    .I1(n375_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n376_s11 (
    .O(n376_15),
    .I0(n376_12),
    .I1(n376_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n377_s11 (
    .O(n377_15),
    .I0(n377_12),
    .I1(n377_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n378_s11 (
    .O(n378_15),
    .I0(n378_12),
    .I1(n378_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n379_s11 (
    .O(n379_15),
    .I0(n379_12),
    .I1(n379_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n380_s11 (
    .O(n380_15),
    .I0(n380_12),
    .I1(n380_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n381_s11 (
    .O(n381_15),
    .I0(n381_12),
    .I1(n381_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n382_s11 (
    .O(n382_15),
    .I0(n382_12),
    .I1(n382_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n383_s11 (
    .O(n383_15),
    .I0(n383_12),
    .I1(n383_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n384_s11 (
    .O(n384_15),
    .I0(n384_12),
    .I1(n384_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n385_s11 (
    .O(n385_15),
    .I0(n385_12),
    .I1(n385_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n386_s11 (
    .O(n386_15),
    .I0(n386_12),
    .I1(n386_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n387_s11 (
    .O(n387_15),
    .I0(n387_12),
    .I1(n387_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n388_s11 (
    .O(n388_15),
    .I0(n388_12),
    .I1(n388_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n5607_s11 (
    .O(n421_15),
    .I0(n421_12),
    .I1(n421_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n5608_s11 (
    .O(n422_15),
    .I0(n422_12),
    .I1(n422_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n5609_s11 (
    .O(n423_15),
    .I0(n423_12),
    .I1(n423_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n5610_s11 (
    .O(n424_15),
    .I0(n424_12),
    .I1(n424_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n448_s5 (
    .O(n448_9),
    .I0(n448_6),
    .I1(n448_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n451_s5 (
    .O(n451_9),
    .I0(n451_6),
    .I1(n451_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n452_s5 (
    .O(n452_9),
    .I0(n452_6),
    .I1(n452_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n453_s5 (
    .O(n453_9),
    .I0(n453_6),
    .I1(n453_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n454_s5 (
    .O(n454_9),
    .I0(n454_6),
    .I1(n454_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n455_s5 (
    .O(n455_9),
    .I0(n455_6),
    .I1(n455_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n456_s5 (
    .O(n456_9),
    .I0(n456_6),
    .I1(n456_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n457_s5 (
    .O(n457_9),
    .I0(n457_6),
    .I1(n457_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n458_s5 (
    .O(n458_9),
    .I0(n458_6),
    .I1(n458_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n491_s5 (
    .O(n491_9),
    .I0(n491_6),
    .I1(n491_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n494_s5 (
    .O(n494_9),
    .I0(n494_6),
    .I1(n494_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n495_s5 (
    .O(n495_9),
    .I0(n495_6),
    .I1(n495_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n496_s5 (
    .O(n496_9),
    .I0(n496_6),
    .I1(n496_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n497_s5 (
    .O(n497_9),
    .I0(n497_6),
    .I1(n497_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n498_s5 (
    .O(n498_9),
    .I0(n498_6),
    .I1(n498_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n499_s5 (
    .O(n499_9),
    .I0(n499_6),
    .I1(n499_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n500_s5 (
    .O(n500_9),
    .I0(n500_6),
    .I1(n500_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n501_s5 (
    .O(n501_9),
    .I0(n501_6),
    .I1(n501_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n534_s5 (
    .O(n534_9),
    .I0(n534_6),
    .I1(n534_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1196_s2 (
    .O(n537_9),
    .I0(n537_6),
    .I1(n537_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1197_s2 (
    .O(n538_9),
    .I0(n538_6),
    .I1(n538_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1198_s2 (
    .O(n539_9),
    .I0(n539_6),
    .I1(n539_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1199_s2 (
    .O(n540_9),
    .I0(n540_6),
    .I1(n540_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1200_s2 (
    .O(n541_9),
    .I0(n541_6),
    .I1(n541_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1201_s2 (
    .O(n542_9),
    .I0(n542_6),
    .I1(n542_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1202_s2 (
    .O(n543_9),
    .I0(n543_6),
    .I1(n543_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1203_s2 (
    .O(n544_9),
    .I0(n544_6),
    .I1(n544_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n577_s5 (
    .O(n577_9),
    .I0(n577_6),
    .I1(n577_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1196_s1 (
    .O(n580_9),
    .I0(n580_6),
    .I1(n580_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1197_s1 (
    .O(n581_9),
    .I0(n581_6),
    .I1(n581_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1198_s1 (
    .O(n582_9),
    .I0(n582_6),
    .I1(n582_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1199_s1 (
    .O(n583_9),
    .I0(n583_6),
    .I1(n583_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1200_s1 (
    .O(n584_9),
    .I0(n584_6),
    .I1(n584_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1201_s1 (
    .O(n585_9),
    .I0(n585_6),
    .I1(n585_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1202_s1 (
    .O(n586_9),
    .I0(n586_6),
    .I1(n586_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1203_s1 (
    .O(n587_9),
    .I0(n587_6),
    .I1(n587_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4766_s5 (
    .O(n4766_9),
    .I0(n4766_6),
    .I1(n4766_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4767_s5 (
    .O(n4767_9),
    .I0(n4767_6),
    .I1(n4767_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4768_s5 (
    .O(n4768_9),
    .I0(n4768_6),
    .I1(n4768_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4769_s5 (
    .O(n4769_9),
    .I0(n4769_6),
    .I1(n4769_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4770_s5 (
    .O(n4770_9),
    .I0(n4770_6),
    .I1(n4770_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4771_s5 (
    .O(n4771_9),
    .I0(n4771_6),
    .I1(n4771_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4772_s5 (
    .O(n4772_9),
    .I0(n4772_6),
    .I1(n4772_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4773_s5 (
    .O(n4773_9),
    .I0(n4773_6),
    .I1(n4773_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1196_s0 (
    .O(n1196_3),
    .I0(n580_9),
    .I1(n537_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1197_s0 (
    .O(n1197_3),
    .I0(n581_9),
    .I1(n538_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1198_s0 (
    .O(n1198_3),
    .I0(n582_9),
    .I1(n539_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1199_s0 (
    .O(n1199_3),
    .I0(n583_9),
    .I1(n540_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1200_s0 (
    .O(n1200_3),
    .I0(n584_9),
    .I1(n541_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1201_s0 (
    .O(n1201_3),
    .I0(n585_9),
    .I1(n542_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1202_s0 (
    .O(n1202_3),
    .I0(n586_9),
    .I1(n543_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1203_s0 (
    .O(n1203_3),
    .I0(n587_9),
    .I1(n544_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5607_s10 (
    .O(n4175_8),
    .I0(n1502_10),
    .I1(n128_7),
    .S0(ff_cache_vram_write) 
);
  MUX2_LUT5 n5608_s10 (
    .O(n4176_8),
    .I0(n1503_10),
    .I1(n129_7),
    .S0(ff_cache_vram_write) 
);
  MUX2_LUT5 n5609_s10 (
    .O(n4177_8),
    .I0(n1504_10),
    .I1(n130_7),
    .S0(ff_cache_vram_write) 
);
  MUX2_LUT5 n5610_s10 (
    .O(n4178_8),
    .I0(n1505_10),
    .I1(n131_7),
    .S0(ff_cache_vram_write) 
);
  MUX2_LUT6 n5607_s9 (
    .O(n5607_12),
    .I0(n4175_8),
    .I1(n421_15),
    .S0(n132_3) 
);
  MUX2_LUT6 n5608_s9 (
    .O(n5608_12),
    .I0(n4176_8),
    .I1(n422_15),
    .S0(n132_3) 
);
  MUX2_LUT6 n5609_s9 (
    .O(n5609_12),
    .I0(n4177_8),
    .I1(n423_15),
    .S0(n132_3) 
);
  MUX2_LUT6 n5610_s9 (
    .O(n5610_12),
    .I0(n4178_8),
    .I1(n424_15),
    .S0(n132_3) 
);
  MUX2_LUT5 n5001_s4 (
    .O(n5001_6),
    .I0(n5001_8),
    .I1(n1336_6),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5002_s3 (
    .O(n5002_5),
    .I0(n5002_7),
    .I1(n1337_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5003_s3 (
    .O(n5003_5),
    .I0(n5003_7),
    .I1(n1338_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5004_s3 (
    .O(n5004_5),
    .I0(n5004_7),
    .I1(n1339_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5005_s3 (
    .O(n5005_5),
    .I0(n5005_7),
    .I1(n1340_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5006_s3 (
    .O(n5006_5),
    .I0(n5006_7),
    .I1(n1341_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5007_s3 (
    .O(n5007_5),
    .I0(n5007_7),
    .I1(n1342_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5008_s3 (
    .O(n5008_5),
    .I0(n5008_7),
    .I1(n1343_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5837_s12 (
    .O(n5837_14),
    .I0(n5837_20),
    .I1(n4158_10),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5838_s12 (
    .O(n5838_14),
    .I0(n5838_19),
    .I1(n4159_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5839_s12 (
    .O(n5839_14),
    .I0(n5839_19),
    .I1(n4160_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5840_s12 (
    .O(n5840_14),
    .I0(n5840_19),
    .I1(n4161_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5841_s12 (
    .O(n5841_14),
    .I0(n5841_19),
    .I1(n4162_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5842_s12 (
    .O(n5842_14),
    .I0(n5842_19),
    .I1(n4163_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5843_s12 (
    .O(n5843_14),
    .I0(n5843_19),
    .I1(n4164_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5844_s12 (
    .O(n5844_14),
    .I0(n5844_19),
    .I1(n4165_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5845_s12 (
    .O(n5845_14),
    .I0(n5845_19),
    .I1(n4166_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5846_s12 (
    .O(n5846_14),
    .I0(n5846_19),
    .I1(n4167_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5847_s12 (
    .O(n5847_14),
    .I0(n5847_19),
    .I1(n4168_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5848_s12 (
    .O(n5848_14),
    .I0(n5848_19),
    .I1(n4169_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5849_s12 (
    .O(n5849_14),
    .I0(n5849_19),
    .I1(n4170_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5850_s12 (
    .O(n5850_14),
    .I0(n5850_19),
    .I1(n4171_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5851_s12 (
    .O(n5851_14),
    .I0(n5851_21),
    .I1(n4172_9),
    .S0(n5851_19) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1350_5,
  n1648_4,
  n1638_4,
  w_register_write,
  ff_reset_n2_1,
  n833_27,
  ff_next_vram7_3_8,
  n1634_8,
  w_4colors_mode_5,
  w_4colors_mode,
  n833_28,
  w_command_vram_rdata_en,
  n1554_5,
  ff_vram_valid,
  n317_8,
  w_ic_vram_valid,
  w_screen_mode_vram_valid,
  w_cpu_vram_valid,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_command_enable,
  n1370_18,
  n1370_19,
  n1370_21,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1350_5;
input n1648_4;
input n1638_4;
input w_register_write;
input ff_reset_n2_1;
input n833_27;
input ff_next_vram7_3_8;
input n1634_8;
input w_4colors_mode_5;
input w_4colors_mode;
input n833_28;
input w_command_vram_rdata_en;
input n1554_5;
input ff_vram_valid;
input n317_8;
input w_ic_vram_valid;
input w_screen_mode_vram_valid;
input w_cpu_vram_valid;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:0] reg_screen_mode;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_command_enable;
output n1370_18;
output n1370_19;
output n1370_21;
output w_command_vram_write;
output w_command_vram_valid;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1105_6;
wire n1105_7;
wire n1106_6;
wire n1106_7;
wire n2064_3;
wire n2065_3;
wire n249_3;
wire n257_3;
wire n291_3;
wire n292_3;
wire n293_3;
wire n294_3;
wire n295_3;
wire n296_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n300_3;
wire n2127_3;
wire n2128_3;
wire n490_6;
wire n491_6;
wire n492_6;
wire n493_6;
wire n494_6;
wire n495_6;
wire n496_6;
wire n497_6;
wire n498_6;
wire n525_3;
wire n533_3;
wire n602_3;
wire n603_3;
wire n604_3;
wire n605_3;
wire n606_3;
wire n607_3;
wire n608_3;
wire n609_3;
wire n610_3;
wire n611_3;
wire n2259_3;
wire n2260_3;
wire n800_4;
wire n801_4;
wire n835_3;
wire n843_3;
wire n890_3;
wire n891_3;
wire n892_3;
wire n893_3;
wire n894_3;
wire n895_3;
wire n896_3;
wire n897_3;
wire n898_3;
wire n899_3;
wire n947_3;
wire n948_3;
wire n949_3;
wire n950_3;
wire n951_3;
wire n952_3;
wire n953_3;
wire n954_3;
wire n955_3;
wire n2344_3;
wire n2352_3;
wire n2359_3;
wire n1400_3;
wire n1406_3;
wire n1410_3;
wire n1418_3;
wire n1422_3;
wire n1502_3;
wire n1503_3;
wire n1504_3;
wire n1505_3;
wire n1506_3;
wire n1507_3;
wire n1508_3;
wire n1509_3;
wire n1465_3;
wire n1466_3;
wire n1467_3;
wire n1468_3;
wire ff_command_enable_6;
wire ff_state_5_8;
wire ff_cache_vram_valid_8;
wire ff_source_7_6;
wire ff_cache_vram_address_16_8;
wire ff_cache_vram_write_8;
wire ff_cache_vram_wdata_7_8;
wire ff_next_state_0_7;
wire n1427_13;
wire n1430_13;
wire n1433_13;
wire n1436_13;
wire n1439_13;
wire n1442_13;
wire n1445_13;
wire n1448_13;
wire n1366_11;
wire n1370_11;
wire n1374_11;
wire n1378_11;
wire n1382_11;
wire n1386_11;
wire n1390_11;
wire ff_dx_8_8;
wire n1464_7;
wire n1463_7;
wire n1122_7;
wire n1121_7;
wire n1120_7;
wire n1119_7;
wire n1118_7;
wire n1117_7;
wire n1116_7;
wire n1115_7;
wire n946_7;
wire ff_cache_flush_start_10;
wire ff_count_valid_9;
wire n1452_19;
wire n2064_4;
wire n209_5;
wire n249_4;
wire n490_7;
wire n525_4;
wire n525_5;
wire n525_6;
wire n533_4;
wire n2259_4;
wire n890_4;
wire n891_4;
wire n892_4;
wire n893_4;
wire n894_4;
wire n895_4;
wire n896_4;
wire n897_4;
wire n1226_5;
wire n1400_4;
wire n1406_4;
wire n1418_4;
wire n1422_4;
wire n1465_4;
wire n1465_5;
wire n1465_6;
wire n1466_4;
wire n1466_5;
wire n1466_6;
wire n1466_7;
wire n1467_4;
wire n1467_5;
wire n1467_6;
wire n1468_4;
wire n1468_5;
wire n1468_6;
wire n1468_7;
wire ff_command_enable_7;
wire ff_source_7_7;
wire ff_source_7_8;
wire ff_cache_vram_wdata_7_9;
wire n1427_14;
wire n1427_15;
wire n1427_16;
wire n1427_17;
wire n1430_14;
wire n1430_15;
wire n1430_16;
wire n1430_17;
wire n1433_14;
wire n1433_15;
wire n1433_16;
wire n1433_17;
wire n1436_14;
wire n1436_15;
wire n1436_16;
wire n1436_17;
wire n1439_14;
wire n1439_15;
wire n1439_16;
wire n1439_17;
wire n1442_14;
wire n1442_15;
wire n1442_16;
wire n1442_17;
wire n1445_14;
wire n1445_15;
wire n1445_16;
wire n1448_14;
wire n1448_15;
wire n1330_12;
wire n1330_13;
wire n1330_14;
wire n1334_12;
wire n1334_13;
wire n1338_12;
wire n1338_13;
wire n1342_12;
wire n1342_13;
wire n1346_12;
wire n1346_13;
wire n1350_12;
wire n1350_13;
wire n1354_12;
wire n1354_13;
wire n1358_12;
wire n1358_13;
wire n1362_12;
wire n1362_13;
wire n1366_12;
wire n1366_13;
wire n1370_12;
wire n1370_13;
wire n1370_14;
wire n1374_12;
wire n1374_13;
wire n1378_12;
wire n1378_13;
wire n1382_12;
wire n1382_13;
wire n1386_12;
wire n1386_13;
wire n1390_12;
wire n1390_13;
wire n1394_12;
wire n1394_13;
wire n1464_8;
wire n1464_9;
wire n1463_8;
wire n1122_8;
wire n1122_9;
wire n1121_8;
wire n1120_8;
wire n946_8;
wire ff_cache_flush_start_11;
wire ff_count_valid_10;
wire ff_count_valid_11;
wire n1309_22;
wire n1309_23;
wire n209_6;
wire n490_8;
wire n835_5;
wire n891_5;
wire n1414_5;
wire n1422_5;
wire n1465_7;
wire n1465_8;
wire n1465_10;
wire n1466_8;
wire n1466_9;
wire n1466_10;
wire n1466_11;
wire n1467_7;
wire n1467_8;
wire n1468_8;
wire n1468_9;
wire n1468_10;
wire n1468_11;
wire ff_cache_vram_wdata_7_10;
wire n1427_18;
wire n1427_19;
wire n1427_20;
wire n1427_21;
wire n1427_22;
wire n1430_18;
wire n1430_19;
wire n1430_20;
wire n1430_22;
wire n1430_23;
wire n1433_18;
wire n1433_19;
wire n1433_20;
wire n1433_21;
wire n1433_22;
wire n1436_19;
wire n1436_20;
wire n1436_21;
wire n1439_18;
wire n1442_18;
wire n1445_17;
wire n1370_16;
wire n1370_17;
wire n1374_14;
wire n1374_15;
wire n1374_16;
wire n1378_14;
wire n1378_15;
wire n1382_14;
wire n1382_15;
wire n1386_14;
wire n1386_15;
wire n1390_14;
wire n1390_15;
wire n1394_14;
wire n1394_15;
wire n1464_10;
wire n1464_11;
wire n1463_9;
wire n946_9;
wire ff_count_valid_12;
wire n1309_24;
wire n1309_25;
wire n209_7;
wire n209_8;
wire n835_6;
wire n1414_6;
wire n1465_11;
wire n1465_12;
wire n1466_12;
wire n1467_9;
wire n1468_12;
wire n1468_13;
wire n1468_14;
wire n1427_23;
wire n1427_24;
wire n1427_25;
wire n1427_26;
wire n1427_27;
wire n1427_28;
wire n1430_24;
wire n1430_25;
wire n1430_26;
wire n1430_27;
wire n1430_28;
wire n1430_29;
wire n1430_30;
wire n1430_31;
wire n1433_23;
wire n1433_24;
wire n1433_25;
wire n1436_23;
wire n1436_24;
wire n1374_17;
wire n946_10;
wire n946_11;
wire n1309_26;
wire n1427_29;
wire n1427_30;
wire n1430_32;
wire n1430_33;
wire n1430_34;
wire n1430_35;
wire n1430_36;
wire n1226_8;
wire n1436_26;
wire n1309_28;
wire ff_cache_vram_write_11;
wire n1414_8;
wire n1430_38;
wire n835_8;
wire n1465_14;
wire ff_sx_8_10;
wire n1366_17;
wire n1366_19;
wire n1120_11;
wire n800_7;
wire ff_dx_8_11;
wire n955_6;
wire n954_6;
wire n953_6;
wire n952_6;
wire n951_6;
wire n950_6;
wire n949_6;
wire n948_6;
wire n947_6;
wire n799_6;
wire n798_6;
wire n797_6;
wire n796_6;
wire n795_6;
wire n794_6;
wire n793_6;
wire n217_6;
wire n216_6;
wire n215_6;
wire n214_6;
wire n213_6;
wire n212_6;
wire n211_6;
wire n210_6;
wire n209_10;
wire n1170_9;
wire n1394_17;
wire n1362_15;
wire n1358_15;
wire n1354_15;
wire n1350_15;
wire n1346_15;
wire n1342_15;
wire n1338_15;
wire n1334_15;
wire n1330_16;
wire n1121_11;
wire n1122_12;
wire n1123_10;
wire ff_read_pixel_7_15;
wire n1124_10;
wire n1125_10;
wire n1126_10;
wire n1127_10;
wire n1128_10;
wire n1129_10;
wire n1130_10;
wire ff_maj;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire ff_count_valid;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_0_COUT ;
wire n925_1;
wire n925_2;
wire n924_1;
wire n924_2;
wire n923_1;
wire n923_2;
wire n922_1;
wire n922_2;
wire n921_1;
wire n921_2;
wire n920_1;
wire n920_2;
wire n919_1;
wire n919_2;
wire n918_1;
wire n918_2;
wire n917_1;
wire n917_2;
wire n916_1;
wire n916_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n985_9;
wire n774_2;
wire n774_3;
wire n773_2;
wire n773_3;
wire n772_2;
wire n772_3;
wire n771_2;
wire n771_3;
wire n770_2;
wire n770_3;
wire n769_2;
wire n769_3;
wire n768_2;
wire n768_3;
wire n767_2;
wire n767_3;
wire n766_2;
wire n766_0_COUT;
wire ff_diy_3_4;
wire ff_dix_3_4;
wire w_cache_vram_rdata_en;
wire ff_busy;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [7:0] ff_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [8:0] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [5:0] ff_state;
wire [8:0] ff_dx;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sy;
wire [9:0] w_next_dy;
wire [8:0] w_next_sx;
wire [8:0] w_next_dx;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n1105_s3 (
    .F(n1105_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_dx[0]) 
);
defparam n1105_s3.INIT=8'hCA;
  LUT3 n1105_s4 (
    .F(n1105_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_dx[0]) 
);
defparam n1105_s4.INIT=8'hCA;
  LUT3 n1106_s3 (
    .F(n1106_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_dx[0]) 
);
defparam n1106_s3.INIT=8'hCA;
  LUT3 n1106_s4 (
    .F(n1106_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_dx[0]) 
);
defparam n1106_s4.INIT=8'hCA;
  LUT3 w_next_0_s0 (
    .F(w_next[0]),
    .I0(n1350_5),
    .I1(ff_command[3]),
    .I2(ff_command[2]) 
);
defparam w_next_0_s0.INIT=8'hBF;
  LUT4 n2064_s0 (
    .F(n2064_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2064_4) 
);
defparam n2064_s0.INIT=16'h1000;
  LUT4 n2065_s0 (
    .F(n2065_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2064_4) 
);
defparam n2065_s0.INIT=16'h0100;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(n2064_4),
    .I1(n1648_4),
    .I2(n249_4) 
);
defparam n249_s0.INIT=8'hF8;
  LUT3 n257_s0 (
    .F(n257_3),
    .I0(n2064_4),
    .I1(n1638_4),
    .I2(n249_4) 
);
defparam n257_s0.INIT=8'hF8;
  LUT3 n291_s0 (
    .F(n291_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n291_s0.INIT=8'hCA;
  LUT3 n292_s0 (
    .F(n292_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n292_s0.INIT=8'hCA;
  LUT3 n293_s0 (
    .F(n293_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n293_s0.INIT=8'hCA;
  LUT3 n294_s0 (
    .F(n294_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n294_s0.INIT=8'hCA;
  LUT3 n295_s0 (
    .F(n295_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n295_s0.INIT=8'hCA;
  LUT3 n296_s0 (
    .F(n296_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n296_s0.INIT=8'hCA;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n297_s0.INIT=8'hCA;
  LUT3 n298_s0 (
    .F(n298_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n298_s0.INIT=8'hCA;
  LUT3 n299_s0 (
    .F(n299_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n299_s0.INIT=8'hCA;
  LUT3 n300_s0 (
    .F(n300_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n300_s0.INIT=8'hCA;
  LUT4 n2127_s0 (
    .F(n2127_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2064_4) 
);
defparam n2127_s0.INIT=16'h4000;
  LUT4 n2128_s0 (
    .F(n2128_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2064_4) 
);
defparam n2128_s0.INIT=16'h1000;
  LUT3 n490_s3 (
    .F(n490_6),
    .I0(reg_dx[8]),
    .I1(w_next_dx[8]),
    .I2(n490_7) 
);
defparam n490_s3.INIT=8'hCA;
  LUT3 n491_s3 (
    .F(n491_6),
    .I0(reg_dx[7]),
    .I1(w_next_dx[7]),
    .I2(n490_7) 
);
defparam n491_s3.INIT=8'hCA;
  LUT3 n492_s3 (
    .F(n492_6),
    .I0(reg_dx[6]),
    .I1(w_next_dx[6]),
    .I2(n490_7) 
);
defparam n492_s3.INIT=8'hCA;
  LUT3 n493_s3 (
    .F(n493_6),
    .I0(reg_dx[5]),
    .I1(w_next_dx[5]),
    .I2(n490_7) 
);
defparam n493_s3.INIT=8'hCA;
  LUT3 n494_s3 (
    .F(n494_6),
    .I0(reg_dx[4]),
    .I1(w_next_dx[4]),
    .I2(n490_7) 
);
defparam n494_s3.INIT=8'hCA;
  LUT3 n495_s3 (
    .F(n495_6),
    .I0(reg_dx[3]),
    .I1(w_next_dx[3]),
    .I2(n490_7) 
);
defparam n495_s3.INIT=8'hCA;
  LUT3 n496_s3 (
    .F(n496_6),
    .I0(reg_dx[2]),
    .I1(w_next_dx[2]),
    .I2(n490_7) 
);
defparam n496_s3.INIT=8'hCA;
  LUT3 n497_s3 (
    .F(n497_6),
    .I0(reg_dx[1]),
    .I1(w_next_dx[1]),
    .I2(n490_7) 
);
defparam n497_s3.INIT=8'hCA;
  LUT3 n498_s3 (
    .F(n498_6),
    .I0(reg_dx[0]),
    .I1(w_next_dx[0]),
    .I2(n490_7) 
);
defparam n498_s3.INIT=8'hCA;
  LUT4 n525_s0 (
    .F(n525_3),
    .I0(w_register_write),
    .I1(n525_4),
    .I2(n525_5),
    .I3(n525_6) 
);
defparam n525_s0.INIT=16'hF4F0;
  LUT4 n533_s0 (
    .F(n533_3),
    .I0(w_register_write),
    .I1(n525_4),
    .I2(n525_6),
    .I3(n533_4) 
);
defparam n533_s0.INIT=16'hFF40;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n602_s0.INIT=8'hCA;
  LUT3 n603_s0 (
    .F(n603_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n603_s0.INIT=8'hCA;
  LUT3 n604_s0 (
    .F(n604_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n604_s0.INIT=8'hCA;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n605_s0.INIT=8'hCA;
  LUT3 n606_s0 (
    .F(n606_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n606_s0.INIT=8'hCA;
  LUT3 n607_s0 (
    .F(n607_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n607_s0.INIT=8'hCA;
  LUT3 n608_s0 (
    .F(n608_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n608_s0.INIT=8'hCA;
  LUT3 n609_s0 (
    .F(n609_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n609_s0.INIT=8'hCA;
  LUT3 n610_s0 (
    .F(n610_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n610_s0.INIT=8'hCA;
  LUT3 n611_s0 (
    .F(n611_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n611_s0.INIT=8'hCA;
  LUT4 n2259_s0 (
    .F(n2259_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2259_4) 
);
defparam n2259_s0.INIT=16'h1000;
  LUT4 n2260_s0 (
    .F(n2260_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2259_4) 
);
defparam n2260_s0.INIT=16'h0100;
  LUT4 n800_s1 (
    .F(n800_4),
    .I0(n800_7),
    .I1(reg_nx[1]),
    .I2(n773_2),
    .I3(n209_5) 
);
defparam n800_s1.INIT=16'hF044;
  LUT4 n801_s1 (
    .F(n801_4),
    .I0(reg_nx[0]),
    .I1(w_next[0]),
    .I2(n774_2),
    .I3(n209_5) 
);
defparam n801_s1.INIT=16'hF088;
  LUT3 n835_s0 (
    .F(n835_3),
    .I0(n2259_4),
    .I1(n1648_4),
    .I2(n835_8) 
);
defparam n835_s0.INIT=8'hF8;
  LUT3 n843_s0 (
    .F(n843_3),
    .I0(n2259_4),
    .I1(n1638_4),
    .I2(n835_8) 
);
defparam n843_s0.INIT=8'hF8;
  LUT4 n890_s0 (
    .F(n890_3),
    .I0(w_register_data[1]),
    .I1(n890_4),
    .I2(ff_ny[9]),
    .I3(w_register_write) 
);
defparam n890_s0.INIT=16'hAA3C;
  LUT4 n891_s0 (
    .F(n891_3),
    .I0(w_register_data[0]),
    .I1(ff_ny[8]),
    .I2(n891_4),
    .I3(w_register_write) 
);
defparam n891_s0.INIT=16'hAA3C;
  LUT4 n892_s0 (
    .F(n892_3),
    .I0(w_register_data[7]),
    .I1(n892_4),
    .I2(ff_ny[7]),
    .I3(w_register_write) 
);
defparam n892_s0.INIT=16'hAA3C;
  LUT4 n893_s0 (
    .F(n893_3),
    .I0(w_register_data[6]),
    .I1(n893_4),
    .I2(ff_ny[6]),
    .I3(w_register_write) 
);
defparam n893_s0.INIT=16'hAA3C;
  LUT4 n894_s0 (
    .F(n894_3),
    .I0(w_register_data[5]),
    .I1(n894_4),
    .I2(ff_ny[5]),
    .I3(w_register_write) 
);
defparam n894_s0.INIT=16'hAA3C;
  LUT4 n895_s0 (
    .F(n895_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n895_4),
    .I3(w_register_write) 
);
defparam n895_s0.INIT=16'hAA3C;
  LUT4 n896_s0 (
    .F(n896_3),
    .I0(w_register_data[3]),
    .I1(n896_4),
    .I2(ff_ny[3]),
    .I3(w_register_write) 
);
defparam n896_s0.INIT=16'hAA3C;
  LUT4 n897_s0 (
    .F(n897_3),
    .I0(w_register_data[2]),
    .I1(n897_4),
    .I2(ff_ny[2]),
    .I3(w_register_write) 
);
defparam n897_s0.INIT=16'hAA3C;
  LUT4 n898_s0 (
    .F(n898_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n898_s0.INIT=16'hAAC3;
  LUT3 n899_s0 (
    .F(n899_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n899_s0.INIT=8'hC5;
  LUT3 n947_s0 (
    .F(n947_3),
    .I0(reg_nx[8]),
    .I1(n947_6),
    .I2(ff_start) 
);
defparam n947_s0.INIT=8'hAC;
  LUT3 n948_s0 (
    .F(n948_3),
    .I0(reg_nx[7]),
    .I1(n948_6),
    .I2(ff_start) 
);
defparam n948_s0.INIT=8'hAC;
  LUT3 n949_s0 (
    .F(n949_3),
    .I0(reg_nx[6]),
    .I1(n949_6),
    .I2(ff_start) 
);
defparam n949_s0.INIT=8'hAC;
  LUT3 n950_s0 (
    .F(n950_3),
    .I0(reg_nx[5]),
    .I1(n950_6),
    .I2(ff_start) 
);
defparam n950_s0.INIT=8'hAC;
  LUT3 n951_s0 (
    .F(n951_3),
    .I0(reg_nx[4]),
    .I1(n951_6),
    .I2(ff_start) 
);
defparam n951_s0.INIT=8'hAC;
  LUT3 n952_s0 (
    .F(n952_3),
    .I0(reg_nx[3]),
    .I1(n952_6),
    .I2(ff_start) 
);
defparam n952_s0.INIT=8'hAC;
  LUT3 n953_s0 (
    .F(n953_3),
    .I0(reg_nx[2]),
    .I1(n953_6),
    .I2(ff_start) 
);
defparam n953_s0.INIT=8'hAC;
  LUT3 n954_s0 (
    .F(n954_3),
    .I0(reg_nx[1]),
    .I1(n954_6),
    .I2(ff_start) 
);
defparam n954_s0.INIT=8'hAC;
  LUT3 n955_s0 (
    .F(n955_3),
    .I0(reg_nx[0]),
    .I1(n955_6),
    .I2(ff_start) 
);
defparam n955_s0.INIT=8'hAC;
  LUT4 n2344_s0 (
    .F(n2344_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2259_4) 
);
defparam n2344_s0.INIT=16'h1000;
  LUT4 n2352_s0 (
    .F(n2352_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2259_4) 
);
defparam n2352_s0.INIT=16'h4000;
  LUT4 n2359_s0 (
    .F(n2359_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2259_4) 
);
defparam n2359_s0.INIT=16'h4000;
  LUT4 n1400_s0 (
    .F(n1400_3),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(n1400_4),
    .I3(ff_state[3]) 
);
defparam n1400_s0.INIT=16'h1004;
  LUT3 n1406_s0 (
    .F(n1406_3),
    .I0(n1406_4),
    .I1(ff_state[5]),
    .I2(ff_state[1]) 
);
defparam n1406_s0.INIT=8'h10;
  LUT4 n1410_s0 (
    .F(n1410_3),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1226_5) 
);
defparam n1410_s0.INIT=16'h2C00;
  LUT2 n1418_s0 (
    .F(n1418_3),
    .I0(n1410_3),
    .I1(n1418_4) 
);
defparam n1418_s0.INIT=4'hE;
  LUT4 n1422_s0 (
    .F(n1422_3),
    .I0(n1226_5),
    .I1(ff_state[2]),
    .I2(n1418_4),
    .I3(n1422_4) 
);
defparam n1422_s0.INIT=16'hF0F8;
  LUT3 n1502_s0 (
    .F(n1502_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_start) 
);
defparam n1502_s0.INIT=8'hCA;
  LUT3 n1503_s0 (
    .F(n1503_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_start) 
);
defparam n1503_s0.INIT=8'hCA;
  LUT3 n1504_s0 (
    .F(n1504_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_start) 
);
defparam n1504_s0.INIT=8'hCA;
  LUT3 n1505_s0 (
    .F(n1505_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_start) 
);
defparam n1505_s0.INIT=8'hCA;
  LUT3 n1506_s0 (
    .F(n1506_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_start) 
);
defparam n1506_s0.INIT=8'hCA;
  LUT3 n1507_s0 (
    .F(n1507_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_start) 
);
defparam n1507_s0.INIT=8'hCA;
  LUT3 n1508_s0 (
    .F(n1508_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_start) 
);
defparam n1508_s0.INIT=8'hCA;
  LUT3 n1509_s0 (
    .F(n1509_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_start) 
);
defparam n1509_s0.INIT=8'hCA;
  LUT4 n1465_s0 (
    .F(n1465_3),
    .I0(n1465_4),
    .I1(n1465_5),
    .I2(n1465_6),
    .I3(ff_start) 
);
defparam n1465_s0.INIT=16'hF077;
  LUT4 n1466_s0 (
    .F(n1466_3),
    .I0(n1466_4),
    .I1(n1466_5),
    .I2(n1466_6),
    .I3(n1466_7) 
);
defparam n1466_s0.INIT=16'h00EF;
  LUT4 n1467_s0 (
    .F(n1467_3),
    .I0(n1467_4),
    .I1(n1467_5),
    .I2(n1467_6),
    .I3(ff_start) 
);
defparam n1467_s0.INIT=16'hF0BB;
  LUT4 n1468_s0 (
    .F(n1468_3),
    .I0(n1468_4),
    .I1(n1468_5),
    .I2(n1468_6),
    .I3(n1468_7) 
);
defparam n1468_s0.INIT=16'h00BF;
  LUT2 ff_command_enable_s3 (
    .F(ff_command_enable_6),
    .I0(ff_start),
    .I1(ff_command_enable_7) 
);
defparam ff_command_enable_s3.INIT=4'hE;
  LUT2 ff_state_5_s3 (
    .F(ff_state_5_8),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_state_5_s3.INIT=4'hB;
  LUT4 ff_cache_vram_valid_s4 (
    .F(ff_cache_vram_valid_8),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_valid_s4.INIT=16'h001F;
  LUT4 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_source_7_8),
    .I2(ff_start),
    .I3(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=16'hF800;
  LUT2 ff_cache_vram_address_16_s4 (
    .F(ff_cache_vram_address_16_8),
    .I0(ff_start),
    .I1(n1170_9) 
);
defparam ff_cache_vram_address_16_s4.INIT=4'h4;
  LUT2 ff_cache_vram_write_s4 (
    .F(ff_cache_vram_write_8),
    .I0(ff_cache_vram_wdata_7_8),
    .I1(ff_cache_vram_write_11) 
);
defparam ff_cache_vram_write_s4.INIT=4'hE;
  LUT4 ff_cache_vram_wdata_7_s4 (
    .F(ff_cache_vram_wdata_7_8),
    .I0(ff_cache_vram_wdata_7_9),
    .I1(n1400_3),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s4.INIT=16'h000E;
  LUT2 ff_next_state_5_s4 (
    .F(ff_next_state_0_7),
    .I0(ff_reset_n2_1),
    .I1(ff_cache_vram_write_11) 
);
defparam ff_next_state_5_s4.INIT=4'h8;
  LUT4 n1427_s9 (
    .F(n1427_13),
    .I0(n1427_14),
    .I1(n1427_15),
    .I2(n1427_16),
    .I3(n1427_17) 
);
defparam n1427_s9.INIT=16'h70FF;
  LUT4 n1430_s9 (
    .F(n1430_13),
    .I0(n1430_14),
    .I1(n1430_15),
    .I2(n1430_16),
    .I3(n1430_17) 
);
defparam n1430_s9.INIT=16'hB0FF;
  LUT4 n1433_s9 (
    .F(n1433_13),
    .I0(n1433_14),
    .I1(n1433_15),
    .I2(n1433_16),
    .I3(n1433_17) 
);
defparam n1433_s9.INIT=16'hF4FF;
  LUT4 n1436_s9 (
    .F(n1436_13),
    .I0(n1436_14),
    .I1(n1436_15),
    .I2(n1436_16),
    .I3(n1436_17) 
);
defparam n1436_s9.INIT=16'h10FF;
  LUT4 n1439_s9 (
    .F(n1439_13),
    .I0(n1439_14),
    .I1(n1439_15),
    .I2(n1439_16),
    .I3(n1439_17) 
);
defparam n1439_s9.INIT=16'hF4FF;
  LUT4 n1442_s9 (
    .F(n1442_13),
    .I0(n1442_14),
    .I1(n1442_15),
    .I2(n1442_16),
    .I3(n1442_17) 
);
defparam n1442_s9.INIT=16'hB0FF;
  LUT4 n1445_s9 (
    .F(n1445_13),
    .I0(n1445_14),
    .I1(n1445_15),
    .I2(n1445_16),
    .I3(ff_read_byte[1]) 
);
defparam n1445_s9.INIT=16'hFECF;
  LUT4 n1448_s9 (
    .F(n1448_13),
    .I0(n1445_14),
    .I1(n1448_14),
    .I2(n1448_15),
    .I3(ff_read_byte[0]) 
);
defparam n1448_s9.INIT=16'hFECF;
  LUT2 n1366_s6 (
    .F(n1366_11),
    .I0(n1366_12),
    .I1(n1366_13) 
);
defparam n1366_s6.INIT=4'hE;
  LUT4 n1370_s6 (
    .F(n1370_11),
    .I0(n1370_12),
    .I1(n1370_13),
    .I2(n1370_14),
    .I3(n1370_21) 
);
defparam n1370_s6.INIT=16'h0F5D;
  LUT2 n1374_s6 (
    .F(n1374_11),
    .I0(n1374_12),
    .I1(n1374_13) 
);
defparam n1374_s6.INIT=4'hE;
  LUT2 n1378_s6 (
    .F(n1378_11),
    .I0(n1378_12),
    .I1(n1378_13) 
);
defparam n1378_s6.INIT=4'hE;
  LUT2 n1382_s6 (
    .F(n1382_11),
    .I0(n1382_12),
    .I1(n1382_13) 
);
defparam n1382_s6.INIT=4'hE;
  LUT2 n1386_s6 (
    .F(n1386_11),
    .I0(n1386_12),
    .I1(n1386_13) 
);
defparam n1386_s6.INIT=4'hE;
  LUT2 n1390_s6 (
    .F(n1390_11),
    .I0(n1390_12),
    .I1(n1390_13) 
);
defparam n1390_s6.INIT=4'hE;
  LUT3 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_11),
    .I1(n525_4),
    .I2(ff_start) 
);
defparam ff_dx_8_s3.INIT=8'hF4;
  LUT4 n1464_s2 (
    .F(n1464_7),
    .I0(n1464_8),
    .I1(n1465_5),
    .I2(n1464_9),
    .I3(ff_start) 
);
defparam n1464_s2.INIT=16'h00BF;
  LUT4 n1463_s2 (
    .F(n1463_7),
    .I0(n1466_4),
    .I1(n1465_5),
    .I2(n1463_8),
    .I3(ff_start) 
);
defparam n1463_s2.INIT=16'h00BF;
  LUT4 n1122_s2 (
    .F(n1122_7),
    .I0(n1122_8),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(n1122_9) 
);
defparam n1122_s2.INIT=16'h0E00;
  LUT4 n1121_s2 (
    .F(n1121_7),
    .I0(n1122_8),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(n1121_8) 
);
defparam n1121_s2.INIT=16'h0E00;
  LUT4 n1120_s2 (
    .F(n1120_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[6]),
    .I2(n1120_8),
    .I3(n1120_11) 
);
defparam n1120_s2.INIT=16'hCA00;
  LUT4 n1119_s2 (
    .F(n1119_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[7]),
    .I2(n1120_8),
    .I3(n1120_11) 
);
defparam n1119_s2.INIT=16'hCA00;
  LUT3 n1118_s2 (
    .F(n1118_7),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[4]),
    .I2(n1350_5) 
);
defparam n1118_s2.INIT=8'h40;
  LUT3 n1117_s2 (
    .F(n1117_7),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[5]),
    .I2(n1350_5) 
);
defparam n1117_s2.INIT=8'h40;
  LUT3 n1116_s2 (
    .F(n1116_7),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]),
    .I2(n1350_5) 
);
defparam n1116_s2.INIT=8'h40;
  LUT3 n1115_s2 (
    .F(n1115_7),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]),
    .I2(n1350_5) 
);
defparam n1115_s2.INIT=8'h40;
  LUT4 n946_s2 (
    .F(n946_7),
    .I0(n916_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(n946_8) 
);
defparam n946_s2.INIT=16'h0C0A;
  LUT3 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_10),
    .I0(ff_cache_flush_start_11),
    .I1(ff_cache_vram_valid),
    .I2(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=8'h01;
  LUT4 ff_count_valid_s4 (
    .F(ff_count_valid_9),
    .I0(ff_count_valid_10),
    .I1(ff_count_valid_11),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_count_valid_s4.INIT=16'hFF0E;
  LUT2 n1452_s10 (
    .F(n1452_19),
    .I0(ff_start),
    .I1(ff_count_valid_11) 
);
defparam n1452_s10.INIT=4'h4;
  LUT4 n2064_s1 (
    .F(n2064_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2064_s1.INIT=16'h1000;
  LUT2 n209_s2 (
    .F(n209_5),
    .I0(ff_start),
    .I1(n209_6) 
);
defparam n209_s2.INIT=4'h1;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(w_register_write),
    .I1(n209_6),
    .I2(n525_4) 
);
defparam n249_s1.INIT=8'h40;
  LUT4 n490_s4 (
    .F(n490_7),
    .I0(n209_6),
    .I1(ff_start),
    .I2(n490_8),
    .I3(ff_dx_8_11) 
);
defparam n490_s4.INIT=16'h0031;
  LUT3 n525_s1 (
    .F(n525_4),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_enable),
    .I2(ff_count_valid) 
);
defparam n525_s1.INIT=8'h40;
  LUT4 n525_s2 (
    .F(n525_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2064_4) 
);
defparam n525_s2.INIT=16'h8000;
  LUT4 n525_s3 (
    .F(n525_6),
    .I0(ff_maj),
    .I1(n946_8),
    .I2(n209_6),
    .I3(n490_8) 
);
defparam n525_s3.INIT=16'hBBF0;
  LUT4 n533_s1 (
    .F(n533_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2064_4) 
);
defparam n533_s1.INIT=16'h4000;
  LUT4 n2259_s1 (
    .F(n2259_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2259_s1.INIT=16'h4000;
  LUT2 n890_s1 (
    .F(n890_4),
    .I0(ff_ny[8]),
    .I1(n891_4) 
);
defparam n890_s1.INIT=4'h4;
  LUT4 n891_s1 (
    .F(n891_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n891_5),
    .I3(n895_4) 
);
defparam n891_s1.INIT=16'h1000;
  LUT4 n892_s1 (
    .F(n892_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(n895_4) 
);
defparam n892_s1.INIT=16'h0100;
  LUT3 n893_s1 (
    .F(n893_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n895_4) 
);
defparam n893_s1.INIT=8'h10;
  LUT2 n894_s1 (
    .F(n894_4),
    .I0(ff_ny[4]),
    .I1(n895_4) 
);
defparam n894_s1.INIT=4'h4;
  LUT4 n895_s1 (
    .F(n895_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n895_s1.INIT=16'h0001;
  LUT3 n896_s1 (
    .F(n896_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]) 
);
defparam n896_s1.INIT=8'h01;
  LUT2 n897_s1 (
    .F(n897_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n897_s1.INIT=4'h1;
  LUT3 n1226_s2 (
    .F(n1226_5),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam n1226_s2.INIT=8'h01;
  LUT4 n1400_s1 (
    .F(n1400_4),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1400_s1.INIT=16'h68CE;
  LUT4 n1406_s1 (
    .F(n1406_4),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1406_s1.INIT=16'hFBB4;
  LUT4 n1418_s1 (
    .F(n1418_4),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[1]),
    .I3(n1422_4) 
);
defparam n1418_s1.INIT=16'h1000;
  LUT4 n1422_s1 (
    .F(n1422_4),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(n1422_5) 
);
defparam n1422_s1.INIT=16'hCF71;
  LUT4 n1465_s1 (
    .F(n1465_4),
    .I0(n1445_14),
    .I1(n1465_7),
    .I2(n1465_8),
    .I3(n1466_5) 
);
defparam n1465_s1.INIT=16'h0001;
  LUT4 n1465_s2 (
    .F(n1465_5),
    .I0(n1465_14),
    .I1(n1465_10),
    .I2(n209_6),
    .I3(n1467_4) 
);
defparam n1465_s2.INIT=16'h001F;
  LUT3 n1465_s3 (
    .F(n1465_6),
    .I0(ff_command[1]),
    .I1(ff_command[2]),
    .I2(ff_command[3]) 
);
defparam n1465_s3.INIT=8'h40;
  LUT3 n1466_s1 (
    .F(n1466_4),
    .I0(n209_6),
    .I1(n835_5),
    .I2(n1465_7) 
);
defparam n1466_s1.INIT=8'h80;
  LUT3 n1466_s2 (
    .F(n1466_5),
    .I0(n1466_8),
    .I1(ff_state[1]),
    .I2(n1466_9) 
);
defparam n1466_s2.INIT=8'h45;
  LUT4 n1466_s3 (
    .F(n1466_6),
    .I0(ff_start),
    .I1(n1467_4),
    .I2(n1466_10),
    .I3(n1466_11) 
);
defparam n1466_s3.INIT=16'h0100;
  LUT4 n1466_s4 (
    .F(n1466_7),
    .I0(ff_start),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n1466_s4.INIT=16'hA82A;
  LUT2 n1467_s1 (
    .F(n1467_4),
    .I0(ff_command_enable_7),
    .I1(ff_cache_vram_wdata_7_9) 
);
defparam n1467_s1.INIT=4'h4;
  LUT4 n1467_s2 (
    .F(n1467_5),
    .I0(n1465_14),
    .I1(n209_6),
    .I2(n1467_7),
    .I3(n1467_8) 
);
defparam n1467_s2.INIT=16'h0700;
  LUT3 n1467_s3 (
    .F(n1467_6),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[1]) 
);
defparam n1467_s3.INIT=8'h0E;
  LUT2 n1468_s1 (
    .F(n1468_4),
    .I0(ff_state[5]),
    .I1(n1466_9) 
);
defparam n1468_s1.INIT=4'h1;
  LUT4 n1468_s2 (
    .F(n1468_5),
    .I0(n835_5),
    .I1(n1468_8),
    .I2(n209_6),
    .I3(n1468_9) 
);
defparam n1468_s2.INIT=16'hA0F3;
  LUT4 n1468_s3 (
    .F(n1468_6),
    .I0(ff_state[2]),
    .I1(n1468_10),
    .I2(ff_start),
    .I3(n1467_4) 
);
defparam n1468_s3.INIT=16'h000D;
  LUT3 n1468_s4 (
    .F(n1468_7),
    .I0(ff_command[0]),
    .I1(n1468_11),
    .I2(ff_start) 
);
defparam n1468_s4.INIT=8'h10;
  LUT4 ff_command_enable_s4 (
    .F(ff_command_enable_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_enable_s4.INIT=16'h0100;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_source_7_s3.INIT=16'h1000;
  LUT3 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam ff_source_7_s4.INIT=8'h10;
  LUT4 ff_cache_vram_wdata_7_s5 (
    .F(ff_cache_vram_wdata_7_9),
    .I0(ff_cache_vram_wdata_7_10),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam ff_cache_vram_wdata_7_s5.INIT=16'h8000;
  LUT3 n1427_s10 (
    .F(n1427_14),
    .I0(n1427_18),
    .I1(n1427_19),
    .I2(n833_27) 
);
defparam n1427_s10.INIT=8'h3A;
  LUT3 n1427_s11 (
    .F(n1427_15),
    .I0(n833_27),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1427_s11.INIT=8'h07;
  LUT4 n1427_s12 (
    .F(n1427_16),
    .I0(n1427_15),
    .I1(ff_read_byte[7]),
    .I2(n1350_5),
    .I3(n1436_16) 
);
defparam n1427_s12.INIT=16'h0E00;
  LUT4 n1427_s13 (
    .F(n1427_17),
    .I0(n1427_20),
    .I1(n1427_21),
    .I2(n1433_15),
    .I3(n1427_22) 
);
defparam n1427_s13.INIT=16'h4F00;
  LUT4 n1430_s10 (
    .F(n1430_14),
    .I0(n1430_18),
    .I1(n1430_19),
    .I2(n1430_20),
    .I3(n1427_15) 
);
defparam n1430_s10.INIT=16'h0700;
  LUT3 n1430_s11 (
    .F(n1430_15),
    .I0(n1427_15),
    .I1(ff_read_byte[6]),
    .I2(n1350_5) 
);
defparam n1430_s11.INIT=8'h0B;
  LUT4 n1430_s12 (
    .F(n1430_16),
    .I0(n1430_38),
    .I1(n1430_22),
    .I2(n1350_5),
    .I3(n1436_16) 
);
defparam n1430_s12.INIT=16'hBF00;
  LUT4 n1430_s13 (
    .F(n1430_17),
    .I0(n1445_14),
    .I1(ff_read_byte[6]),
    .I2(ff_color[6]),
    .I3(n1430_23) 
);
defparam n1430_s13.INIT=16'h0777;
  LUT4 n1433_s10 (
    .F(n1433_14),
    .I0(w_status_color[5]),
    .I1(n1433_18),
    .I2(n1433_19),
    .I3(n1433_20) 
);
defparam n1433_s10.INIT=16'h7770;
  LUT2 n1433_s11 (
    .F(n1433_15),
    .I0(n1350_5),
    .I1(n1436_16) 
);
defparam n1433_s11.INIT=4'h8;
  LUT4 n1433_s12 (
    .F(n1433_16),
    .I0(n1427_19),
    .I1(ff_read_byte[5]),
    .I2(n1433_21),
    .I3(n1433_22) 
);
defparam n1433_s12.INIT=16'hCA00;
  LUT4 n1433_s13 (
    .F(n1433_17),
    .I0(n1445_14),
    .I1(ff_read_byte[5]),
    .I2(ff_color[5]),
    .I3(n1430_23) 
);
defparam n1433_s13.INIT=16'h0777;
  LUT4 n1436_s10 (
    .F(n1436_14),
    .I0(n1436_26),
    .I1(w_status_color[4]),
    .I2(n1350_5),
    .I3(n1436_19) 
);
defparam n1436_s10.INIT=16'hB000;
  LUT4 n1436_s11 (
    .F(n1436_15),
    .I0(n1436_20),
    .I1(ff_read_byte[4]),
    .I2(n1350_5),
    .I3(n1433_21) 
);
defparam n1436_s11.INIT=16'h030A;
  LUT4 n1436_s12 (
    .F(n1436_16),
    .I0(n1436_21),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1436_s12.INIT=16'h1001;
  LUT4 n1436_s13 (
    .F(n1436_17),
    .I0(n1445_14),
    .I1(ff_read_byte[4]),
    .I2(ff_color[4]),
    .I3(n1430_23) 
);
defparam n1436_s13.INIT=16'h0777;
  LUT3 n1439_s10 (
    .F(n1439_14),
    .I0(n1427_19),
    .I1(n833_27),
    .I2(n1439_18) 
);
defparam n1439_s10.INIT=8'h07;
  LUT4 n1439_s11 (
    .F(n1439_15),
    .I0(n1439_18),
    .I1(ff_read_byte[3]),
    .I2(n1350_5),
    .I3(n1436_16) 
);
defparam n1439_s11.INIT=16'h0D00;
  LUT4 n1439_s12 (
    .F(n1439_16),
    .I0(n833_27),
    .I1(n1439_15),
    .I2(n1433_15),
    .I3(n1427_18) 
);
defparam n1439_s12.INIT=16'h00F4;
  LUT4 n1439_s13 (
    .F(n1439_17),
    .I0(n1445_14),
    .I1(ff_read_byte[3]),
    .I2(ff_color[3]),
    .I3(n1430_23) 
);
defparam n1439_s13.INIT=16'h0777;
  LUT4 n1442_s10 (
    .F(n1442_14),
    .I0(n1430_18),
    .I1(n1430_19),
    .I2(n1430_20),
    .I3(n1439_18) 
);
defparam n1442_s10.INIT=16'h0007;
  LUT3 n1442_s11 (
    .F(n1442_15),
    .I0(n1439_18),
    .I1(ff_read_byte[2]),
    .I2(n1350_5) 
);
defparam n1442_s11.INIT=8'h07;
  LUT3 n1442_s12 (
    .F(n1442_16),
    .I0(n1442_18),
    .I1(n1430_19),
    .I2(n1436_16) 
);
defparam n1442_s12.INIT=8'h70;
  LUT4 n1442_s13 (
    .F(n1442_17),
    .I0(n1445_14),
    .I1(ff_read_byte[2]),
    .I2(ff_color[2]),
    .I3(n1430_23) 
);
defparam n1442_s13.INIT=16'h0777;
  LUT4 n1445_s10 (
    .F(n1445_14),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam n1445_s10.INIT=16'h1000;
  LUT2 n1445_s11 (
    .F(n1445_15),
    .I0(ff_color[1]),
    .I1(n1430_23) 
);
defparam n1445_s11.INIT=4'h8;
  LUT4 n1445_s12 (
    .F(n1445_16),
    .I0(n1436_16),
    .I1(n1427_19),
    .I2(n1445_17),
    .I3(ff_read_byte[1]) 
);
defparam n1445_s12.INIT=16'h8A7F;
  LUT2 n1448_s10 (
    .F(n1448_14),
    .I0(ff_color[0]),
    .I1(n1430_23) 
);
defparam n1448_s10.INIT=4'h8;
  LUT4 n1448_s11 (
    .F(n1448_15),
    .I0(n1436_20),
    .I1(n1436_16),
    .I2(n1445_17),
    .I3(ff_read_byte[0]) 
);
defparam n1448_s11.INIT=16'h4CBF;
  LUT2 n1330_s7 (
    .F(n1330_12),
    .I0(ff_state[5]),
    .I1(n1422_4) 
);
defparam n1330_s7.INIT=4'h1;
  LUT3 n1330_s8 (
    .F(n1330_13),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1330_s8.INIT=8'h53;
  LUT4 n1330_s9 (
    .F(n1330_14),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram7_3_8),
    .I3(n1418_4) 
);
defparam n1330_s9.INIT=16'hAC00;
  LUT3 n1334_s7 (
    .F(n1334_12),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1334_s7.INIT=8'h35;
  LUT4 n1334_s8 (
    .F(n1334_13),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram7_3_8),
    .I3(n1418_4) 
);
defparam n1334_s8.INIT=16'hCA00;
  LUT3 n1338_s7 (
    .F(n1338_12),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1338_s7.INIT=8'h35;
  LUT4 n1338_s8 (
    .F(n1338_13),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(ff_next_vram7_3_8),
    .I3(n1418_4) 
);
defparam n1338_s8.INIT=16'hCA00;
  LUT3 n1342_s7 (
    .F(n1342_12),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1342_s7.INIT=8'h35;
  LUT4 n1342_s8 (
    .F(n1342_13),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(ff_next_vram7_3_8),
    .I3(n1418_4) 
);
defparam n1342_s8.INIT=16'hCA00;
  LUT3 n1346_s7 (
    .F(n1346_12),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1346_s7.INIT=8'h35;
  LUT4 n1346_s8 (
    .F(n1346_13),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(ff_next_vram7_3_8),
    .I3(n1418_4) 
);
defparam n1346_s8.INIT=16'hCA00;
  LUT3 n1350_s7 (
    .F(n1350_12),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1350_s7.INIT=8'h35;
  LUT4 n1350_s8 (
    .F(n1350_13),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(ff_next_vram7_3_8),
    .I3(n1418_4) 
);
defparam n1350_s8.INIT=16'hCA00;
  LUT3 n1354_s7 (
    .F(n1354_12),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1354_s7.INIT=8'h35;
  LUT4 n1354_s8 (
    .F(n1354_13),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(ff_next_vram7_3_8),
    .I3(n1418_4) 
);
defparam n1354_s8.INIT=16'hCA00;
  LUT3 n1358_s7 (
    .F(n1358_12),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1358_s7.INIT=8'h35;
  LUT4 n1358_s8 (
    .F(n1358_13),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(ff_next_vram7_3_8),
    .I3(n1418_4) 
);
defparam n1358_s8.INIT=16'hCA00;
  LUT3 n1362_s7 (
    .F(n1362_12),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1362_s7.INIT=8'h35;
  LUT4 n1362_s8 (
    .F(n1362_13),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(ff_next_vram7_3_8),
    .I3(n1418_4) 
);
defparam n1362_s8.INIT=16'hCA00;
  LUT4 n1366_s7 (
    .F(n1366_12),
    .I0(ff_sy[0]),
    .I1(n1366_19),
    .I2(ff_next_vram7_3_8),
    .I3(n1418_4) 
);
defparam n1366_s7.INIT=16'hAC00;
  LUT4 n1366_s8 (
    .F(n1366_13),
    .I0(ff_dy[0]),
    .I1(n1366_17),
    .I2(ff_next_vram7_3_8),
    .I3(n1330_12) 
);
defparam n1366_s8.INIT=16'hAC00;
  LUT4 n1370_s7 (
    .F(n1370_12),
    .I0(n1370_16),
    .I1(n1418_4),
    .I2(n1370_17),
    .I3(n1330_12) 
);
defparam n1370_s7.INIT=16'hB0BB;
  LUT2 n1370_s8 (
    .F(n1370_13),
    .I0(reg_screen_mode[3]),
    .I1(n833_27) 
);
defparam n1370_s8.INIT=4'h4;
  LUT4 n1370_s9 (
    .F(n1370_14),
    .I0(n1330_12),
    .I1(ff_dx[7]),
    .I2(ff_sx[7]),
    .I3(n1418_4) 
);
defparam n1370_s9.INIT=16'h0777;
  LUT4 n1374_s7 (
    .F(n1374_12),
    .I0(n1374_14),
    .I1(ff_dx[5]),
    .I2(n1330_12),
    .I3(n1374_15) 
);
defparam n1374_s7.INIT=16'hE000;
  LUT4 n1374_s8 (
    .F(n1374_13),
    .I0(n1374_14),
    .I1(ff_sx[5]),
    .I2(n1418_4),
    .I3(n1374_16) 
);
defparam n1374_s8.INIT=16'hE000;
  LUT4 n1378_s7 (
    .F(n1378_12),
    .I0(n1374_14),
    .I1(ff_dx[4]),
    .I2(n1330_12),
    .I3(n1378_14) 
);
defparam n1378_s7.INIT=16'hE000;
  LUT4 n1378_s8 (
    .F(n1378_13),
    .I0(n1374_14),
    .I1(ff_sx[4]),
    .I2(n1418_4),
    .I3(n1378_15) 
);
defparam n1378_s8.INIT=16'hE000;
  LUT4 n1382_s7 (
    .F(n1382_12),
    .I0(n1374_14),
    .I1(ff_dx[3]),
    .I2(n1330_12),
    .I3(n1382_14) 
);
defparam n1382_s7.INIT=16'hE000;
  LUT4 n1382_s8 (
    .F(n1382_13),
    .I0(n1374_14),
    .I1(ff_sx[3]),
    .I2(n1418_4),
    .I3(n1382_15) 
);
defparam n1382_s8.INIT=16'hE000;
  LUT4 n1386_s7 (
    .F(n1386_12),
    .I0(n1374_14),
    .I1(ff_dx[2]),
    .I2(n1330_12),
    .I3(n1386_14) 
);
defparam n1386_s7.INIT=16'hE000;
  LUT4 n1386_s8 (
    .F(n1386_13),
    .I0(n1374_14),
    .I1(ff_sx[2]),
    .I2(n1418_4),
    .I3(n1386_15) 
);
defparam n1386_s8.INIT=16'hE000;
  LUT4 n1390_s7 (
    .F(n1390_12),
    .I0(n1374_14),
    .I1(ff_dx[1]),
    .I2(n1330_12),
    .I3(n1390_14) 
);
defparam n1390_s7.INIT=16'hE000;
  LUT4 n1390_s8 (
    .F(n1390_13),
    .I0(n1374_14),
    .I1(ff_sx[1]),
    .I2(n1418_4),
    .I3(n1390_15) 
);
defparam n1390_s8.INIT=16'hE000;
  LUT4 n1394_s7 (
    .F(n1394_12),
    .I0(ff_dx[1]),
    .I1(n1370_21),
    .I2(n1394_14),
    .I3(n1370_13) 
);
defparam n1394_s7.INIT=16'hA8B8;
  LUT4 n1394_s8 (
    .F(n1394_13),
    .I0(n1374_14),
    .I1(ff_sx[0]),
    .I2(n1418_4),
    .I3(n1394_15) 
);
defparam n1394_s8.INIT=16'hE000;
  LUT4 n1464_s3 (
    .F(n1464_8),
    .I0(n1464_10),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1464_11) 
);
defparam n1464_s3.INIT=16'h1C00;
  LUT4 n1464_s4 (
    .F(n1464_9),
    .I0(n1466_9),
    .I1(ff_state[5]),
    .I2(n1466_4),
    .I3(n1400_3) 
);
defparam n1464_s4.INIT=16'h000E;
  LUT4 n1463_s3 (
    .F(n1463_8),
    .I0(ff_next_state[5]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1463_9),
    .I3(n1466_5) 
);
defparam n1463_s3.INIT=16'h004F;
  LUT3 n1122_s3 (
    .F(n1122_8),
    .I0(n833_27),
    .I1(ff_dx[0]),
    .I2(n1350_5) 
);
defparam n1122_s3.INIT=8'h0B;
  LUT4 n1122_s4 (
    .F(n1122_9),
    .I0(ff_dx[0]),
    .I1(w_cache_vram_rdata[4]),
    .I2(n1122_12),
    .I3(n833_27) 
);
defparam n1122_s4.INIT=16'h0FEE;
  LUT4 n1121_s3 (
    .F(n1121_8),
    .I0(ff_dx[0]),
    .I1(w_cache_vram_rdata[5]),
    .I2(n1121_11),
    .I3(n833_27) 
);
defparam n1121_s3.INIT=16'h0FEE;
  LUT2 n1120_s3 (
    .F(n1120_8),
    .I0(ff_dx[0]),
    .I1(n1350_5) 
);
defparam n1120_s3.INIT=4'h1;
  LUT2 n946_s3 (
    .F(n946_8),
    .I0(n946_9),
    .I1(n985_9) 
);
defparam n946_s3.INIT=4'h4;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_11),
    .I0(n1463_9),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache_vram_wdata_7_9),
    .I3(n1309_23) 
);
defparam ff_cache_flush_start_s7.INIT=16'h0007;
  LUT3 ff_count_valid_s5 (
    .F(ff_count_valid_10),
    .I0(n1465_7),
    .I1(ff_source_7_8),
    .I2(n1466_5) 
);
defparam ff_count_valid_s5.INIT=8'h0E;
  LUT4 ff_count_valid_s6 (
    .F(ff_count_valid_11),
    .I0(ff_count_valid_12),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam ff_count_valid_s6.INIT=16'h0110;
  LUT4 n1309_s15 (
    .F(n1309_22),
    .I0(n1309_24),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(n1463_9) 
);
defparam n1309_s15.INIT=16'h8000;
  LUT3 n1309_s16 (
    .F(n1309_23),
    .I0(n1226_5),
    .I1(ff_state[0]),
    .I2(n1309_25) 
);
defparam n1309_s16.INIT=8'hB0;
  LUT4 n209_s3 (
    .F(n209_6),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n209_7),
    .I3(n209_8) 
);
defparam n209_s3.INIT=16'h1000;
  LUT4 n490_s5 (
    .F(n490_8),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n490_s5.INIT=16'h4000;
  LUT4 n835_s2 (
    .F(n835_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n835_6),
    .I3(n895_4) 
);
defparam n835_s2.INIT=16'h1000;
  LUT2 n891_s2 (
    .F(n891_5),
    .I0(ff_ny[6]),
    .I1(ff_ny[7]) 
);
defparam n891_s2.INIT=4'h1;
  LUT4 n1414_s2 (
    .F(n1414_5),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(n1414_6) 
);
defparam n1414_s2.INIT=16'hFCD5;
  LUT4 n1422_s2 (
    .F(n1422_5),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam n1422_s2.INIT=16'hFB1E;
  LUT4 n1465_s4 (
    .F(n1465_7),
    .I0(n1465_11),
    .I1(ff_state[5]),
    .I2(ff_state[0]),
    .I3(ff_state[4]) 
);
defparam n1465_s4.INIT=16'h0100;
  LUT3 n1465_s5 (
    .F(n1465_8),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_next_state[3]),
    .I2(n1463_9) 
);
defparam n1465_s5.INIT=8'hD0;
  LUT2 n1465_s7 (
    .F(n1465_10),
    .I0(n835_5),
    .I1(n1465_12) 
);
defparam n1465_s7.INIT=4'h8;
  LUT4 n1466_s5 (
    .F(n1466_8),
    .I0(ff_state[0]),
    .I1(ff_state[5]),
    .I2(n1466_12),
    .I3(ff_state[4]) 
);
defparam n1466_s5.INIT=16'hBDCF;
  LUT4 n1466_s6 (
    .F(n1466_9),
    .I0(ff_state[4]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(n1414_5) 
);
defparam n1466_s6.INIT=16'hEF8C;
  LUT3 n1466_s7 (
    .F(n1466_10),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_next_state[2]),
    .I2(n1463_9) 
);
defparam n1466_s7.INIT=8'hD0;
  LUT3 n1466_s8 (
    .F(n1466_11),
    .I0(n1468_8),
    .I1(n1430_23),
    .I2(n1465_12) 
);
defparam n1466_s8.INIT=8'h01;
  LUT3 n1467_s4 (
    .F(n1467_7),
    .I0(ff_next_state[1]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1463_9) 
);
defparam n1467_s4.INIT=8'h80;
  LUT4 n1467_s5 (
    .F(n1467_8),
    .I0(ff_state[5]),
    .I1(ff_state[0]),
    .I2(n1467_9),
    .I3(n1309_25) 
);
defparam n1467_s5.INIT=16'h00FE;
  LUT3 n1468_s5 (
    .F(n1468_8),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_source_7_8) 
);
defparam n1468_s5.INIT=8'h10;
  LUT4 n1468_s6 (
    .F(n1468_9),
    .I0(n1468_12),
    .I1(ff_state[5]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam n1468_s6.INIT=16'h0100;
  LUT3 n1468_s7 (
    .F(n1468_10),
    .I0(n1468_13),
    .I1(n1468_14),
    .I2(n1468_8) 
);
defparam n1468_s7.INIT=8'h07;
  LUT3 n1468_s8 (
    .F(n1468_11),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]) 
);
defparam n1468_s8.INIT=8'hC5;
  LUT3 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_10),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=8'h80;
  LUT4 n1427_s14 (
    .F(n1427_18),
    .I0(w_status_color[3]),
    .I1(n1427_23),
    .I2(n1427_24),
    .I3(n1433_18) 
);
defparam n1427_s14.INIT=16'h0503;
  LUT4 n1427_s15 (
    .F(n1427_19),
    .I0(n1427_25),
    .I1(w_status_color[1]),
    .I2(n1433_18),
    .I3(n1427_26) 
);
defparam n1427_s15.INIT=16'hCDC0;
  LUT2 n1427_s16 (
    .F(n1427_20),
    .I0(n1427_27),
    .I1(ff_source[7]) 
);
defparam n1427_s16.INIT=4'h8;
  LUT4 n1427_s17 (
    .F(n1427_21),
    .I0(n1433_18),
    .I1(n1427_28),
    .I2(w_status_color[7]),
    .I3(ff_logical_opration[1]) 
);
defparam n1427_s17.INIT=16'h4F1B;
  LUT4 n1427_s18 (
    .F(n1427_22),
    .I0(n1445_14),
    .I1(ff_read_byte[7]),
    .I2(ff_color[7]),
    .I3(n1430_23) 
);
defparam n1427_s18.INIT=16'h0777;
  LUT4 n1430_s14 (
    .F(n1430_18),
    .I0(n1430_24),
    .I1(n1433_18),
    .I2(ff_logical_opration[2]),
    .I3(n833_27) 
);
defparam n1430_s14.INIT=16'h00EF;
  LUT3 n1430_s15 (
    .F(n1430_19),
    .I0(n1433_18),
    .I1(w_status_color[2]),
    .I2(n1430_25) 
);
defparam n1430_s15.INIT=8'h07;
  LUT4 n1430_s16 (
    .F(n1430_20),
    .I0(n1433_18),
    .I1(w_status_color[0]),
    .I2(n1430_26),
    .I3(n1430_27) 
);
defparam n1430_s16.INIT=16'h7020;
  LUT4 n1430_s18 (
    .F(n1430_22),
    .I0(n1430_29),
    .I1(w_status_color[6]),
    .I2(n1433_18),
    .I3(n1430_30) 
);
defparam n1430_s18.INIT=16'h3730;
  LUT4 n1430_s19 (
    .F(n1430_23),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(n1430_31),
    .I3(ff_state[3]) 
);
defparam n1430_s19.INIT=16'h1000;
  LUT4 n1433_s14 (
    .F(n1433_18),
    .I0(ff_source[4]),
    .I1(ff_source[5]),
    .I2(n1433_23),
    .I3(n1433_24) 
);
defparam n1433_s14.INIT=16'h1000;
  LUT4 n1433_s15 (
    .F(n1433_19),
    .I0(n1433_18),
    .I1(ff_source[5]),
    .I2(n1430_28),
    .I3(ff_logical_opration[2]) 
);
defparam n1433_s15.INIT=16'hE300;
  LUT2 n1433_s16 (
    .F(n1433_20),
    .I0(ff_logical_opration[2]),
    .I1(n1433_25) 
);
defparam n1433_s16.INIT=4'h1;
  LUT3 n1433_s17 (
    .F(n1433_21),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n833_27) 
);
defparam n1433_s17.INIT=8'hBC;
  LUT2 n1433_s18 (
    .F(n1433_22),
    .I0(n1350_5),
    .I1(n1436_16) 
);
defparam n1433_s18.INIT=4'h4;
  LUT4 n1436_s15 (
    .F(n1436_19),
    .I0(n1433_18),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[4]),
    .I3(n1436_23) 
);
defparam n1436_s15.INIT=16'h3ECF;
  LUT4 n1436_s16 (
    .F(n1436_20),
    .I0(w_status_color[0]),
    .I1(n1430_27),
    .I2(n1436_24),
    .I3(n1433_18) 
);
defparam n1436_s16.INIT=16'h050C;
  LUT4 n1436_s17 (
    .F(n1436_21),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1436_s17.INIT=16'hED3F;
  LUT3 n1439_s14 (
    .F(n1439_18),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n833_27) 
);
defparam n1439_s14.INIT=8'hD3;
  LUT4 n1442_s14 (
    .F(n1442_18),
    .I0(n1433_18),
    .I1(ff_logical_opration[2]),
    .I2(n1350_5),
    .I3(n1430_24) 
);
defparam n1442_s14.INIT=16'hF0B0;
  LUT4 n1445_s13 (
    .F(n1445_17),
    .I0(n1350_5),
    .I1(ff_dx[0]),
    .I2(ff_dx[1]),
    .I3(n1370_13) 
);
defparam n1445_s13.INIT=16'hE0EE;
  LUT4 n1370_s11 (
    .F(n1370_16),
    .I0(reg_screen_mode[2]),
    .I1(ff_sx[8]),
    .I2(ff_sx[6]),
    .I3(n1634_8) 
);
defparam n1370_s11.INIT=16'hBB0F;
  LUT4 n1370_s12 (
    .F(n1370_17),
    .I0(reg_screen_mode[2]),
    .I1(ff_dx[8]),
    .I2(ff_dx[6]),
    .I3(n1634_8) 
);
defparam n1370_s12.INIT=16'hBB0F;
  LUT2 n1370_s13 (
    .F(n1370_18),
    .I0(n1370_19),
    .I1(reg_screen_mode[1]) 
);
defparam n1370_s13.INIT=4'h2;
  LUT4 n1374_s9 (
    .F(n1374_14),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_4colors_mode_5) 
);
defparam n1374_s9.INIT=16'h2C00;
  LUT4 n1374_s10 (
    .F(n1374_15),
    .I0(ff_dx[6]),
    .I1(n1374_17),
    .I2(ff_dx[7]),
    .I3(w_4colors_mode) 
);
defparam n1374_s10.INIT=16'hB0BB;
  LUT4 n1374_s11 (
    .F(n1374_16),
    .I0(ff_sx[6]),
    .I1(n1374_17),
    .I2(ff_sx[7]),
    .I3(w_4colors_mode) 
);
defparam n1374_s11.INIT=16'hB0BB;
  LUT4 n1378_s9 (
    .F(n1378_14),
    .I0(ff_dx[5]),
    .I1(n1374_17),
    .I2(ff_dx[6]),
    .I3(w_4colors_mode) 
);
defparam n1378_s9.INIT=16'hB0BB;
  LUT4 n1378_s10 (
    .F(n1378_15),
    .I0(ff_sx[5]),
    .I1(n1374_17),
    .I2(ff_sx[6]),
    .I3(w_4colors_mode) 
);
defparam n1378_s10.INIT=16'hB0BB;
  LUT4 n1382_s9 (
    .F(n1382_14),
    .I0(ff_dx[4]),
    .I1(n1374_17),
    .I2(ff_dx[5]),
    .I3(w_4colors_mode) 
);
defparam n1382_s9.INIT=16'hB0BB;
  LUT4 n1382_s10 (
    .F(n1382_15),
    .I0(ff_sx[4]),
    .I1(n1374_17),
    .I2(ff_sx[5]),
    .I3(w_4colors_mode) 
);
defparam n1382_s10.INIT=16'hB0BB;
  LUT4 n1386_s9 (
    .F(n1386_14),
    .I0(ff_dx[3]),
    .I1(n1374_17),
    .I2(ff_dx[4]),
    .I3(w_4colors_mode) 
);
defparam n1386_s9.INIT=16'hB0BB;
  LUT4 n1386_s10 (
    .F(n1386_15),
    .I0(ff_sx[3]),
    .I1(n1374_17),
    .I2(ff_sx[4]),
    .I3(w_4colors_mode) 
);
defparam n1386_s10.INIT=16'hB0BB;
  LUT4 n1390_s9 (
    .F(n1390_14),
    .I0(ff_dx[2]),
    .I1(n1374_17),
    .I2(ff_dx[3]),
    .I3(w_4colors_mode) 
);
defparam n1390_s9.INIT=16'hB0BB;
  LUT4 n1390_s10 (
    .F(n1390_15),
    .I0(ff_sx[2]),
    .I1(n1374_17),
    .I2(ff_sx[3]),
    .I3(w_4colors_mode) 
);
defparam n1390_s10.INIT=16'hB0BB;
  LUT4 n1394_s9 (
    .F(n1394_14),
    .I0(ff_dx[0]),
    .I1(n1370_13),
    .I2(ff_dx[2]),
    .I3(w_4colors_mode) 
);
defparam n1394_s9.INIT=16'hF0EE;
  LUT4 n1394_s10 (
    .F(n1394_15),
    .I0(ff_sx[1]),
    .I1(n1374_17),
    .I2(ff_sx[2]),
    .I3(w_4colors_mode) 
);
defparam n1394_s10.INIT=16'hB0BB;
  LUT2 n1464_s5 (
    .F(n1464_10),
    .I0(ff_next_state[4]),
    .I1(w_cache_vram_rdata_en) 
);
defparam n1464_s5.INIT=4'h4;
  LUT4 n1464_s6 (
    .F(n1464_11),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1464_s6.INIT=16'h8000;
  LUT4 n1463_s4 (
    .F(n1463_9),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n1468_14) 
);
defparam n1463_s4.INIT=16'h4000;
  LUT4 n946_s4 (
    .F(n946_9),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(n946_10),
    .I3(n946_11) 
);
defparam n946_s4.INIT=16'h1000;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_count_valid_s7.INIT=16'h3ED7;
  LUT4 n1309_s17 (
    .F(n1309_24),
    .I0(ff_next_state[2]),
    .I1(ff_next_state[3]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n1309_s17.INIT=16'h8000;
  LUT4 n1309_s18 (
    .F(n1309_25),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(n1309_26),
    .I3(ff_state[2]) 
);
defparam n1309_s18.INIT=16'h0A03;
  LUT3 n209_s4 (
    .F(n209_7),
    .I0(ff_nx[6]),
    .I1(ff_nx[7]),
    .I2(ff_nx[8]) 
);
defparam n209_s4.INIT=8'h01;
  LUT4 n209_s5 (
    .F(n209_8),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n209_s5.INIT=16'h0001;
  LUT4 n835_s3 (
    .F(n835_6),
    .I0(ff_ny[6]),
    .I1(ff_ny[7]),
    .I2(ff_ny[8]),
    .I3(ff_ny[9]) 
);
defparam n835_s3.INIT=16'h0001;
  LUT3 n1414_s3 (
    .F(n1414_6),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1414_s3.INIT=8'hAC;
  LUT3 n1465_s8 (
    .F(n1465_11),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1465_s8.INIT=8'hBD;
  LUT4 n1465_s9 (
    .F(n1465_12),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_source_7_8) 
);
defparam n1465_s9.INIT=16'h4300;
  LUT4 n1466_s9 (
    .F(n1466_12),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1466_s9.INIT=16'hBCD5;
  LUT4 n1467_s6 (
    .F(n1467_9),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1467_s6.INIT=16'hE33F;
  LUT3 n1468_s9 (
    .F(n1468_12),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1468_s9.INIT=8'hBD;
  LUT4 n1468_s10 (
    .F(n1468_13),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_next_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1468_s10.INIT=16'h0DF0;
  LUT3 n1468_s11 (
    .F(n1468_14),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam n1468_s11.INIT=8'h80;
  LUT4 n1427_s19 (
    .F(n1427_23),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[2]) 
);
defparam n1427_s19.INIT=16'hE100;
  LUT2 n1427_s20 (
    .F(n1427_24),
    .I0(ff_logical_opration[2]),
    .I1(n1427_29) 
);
defparam n1427_s20.INIT=4'h1;
  LUT4 n1427_s21 (
    .F(n1427_25),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1427_s21.INIT=16'h004F;
  LUT4 n1427_s22 (
    .F(n1427_26),
    .I0(n1427_30),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[1]) 
);
defparam n1427_s22.INIT=16'hE71C;
  LUT4 n1427_s23 (
    .F(n1427_27),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1427_s23.INIT=16'hDEF3;
  LUT4 n1427_s24 (
    .F(n1427_28),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[2]) 
);
defparam n1427_s24.INIT=16'hCDC0;
  LUT3 n1430_s20 (
    .F(n1430_24),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[2]) 
);
defparam n1430_s20.INIT=8'h3E;
  LUT4 n1430_s21 (
    .F(n1430_25),
    .I0(ff_source[2]),
    .I1(n1430_32),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1430_s21.INIT=16'h3E88;
  LUT3 n1430_s22 (
    .F(n1430_26),
    .I0(ff_source[0]),
    .I1(n833_27),
    .I2(n1430_33) 
);
defparam n1430_s22.INIT=8'h4C;
  LUT4 n1430_s23 (
    .F(n1430_27),
    .I0(n1430_34),
    .I1(ff_logical_opration[2]),
    .I2(n1430_35),
    .I3(w_status_color[0]) 
);
defparam n1430_s23.INIT=16'hB0BB;
  LUT2 n1430_s24 (
    .F(n1430_28),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n1430_s24.INIT=4'h1;
  LUT4 n1430_s25 (
    .F(n1430_29),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1430_s25.INIT=16'h070C;
  LUT4 n1430_s26 (
    .F(n1430_30),
    .I0(w_status_color[6]),
    .I1(n1430_36),
    .I2(ff_source[6]),
    .I3(ff_logical_opration[1]) 
);
defparam n1430_s26.INIT=16'hAFF3;
  LUT3 n1430_s27 (
    .F(n1430_31),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1430_s27.INIT=8'h10;
  LUT3 n1433_s19 (
    .F(n1433_23),
    .I0(ff_source[6]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[3]) 
);
defparam n1433_s19.INIT=8'h10;
  LUT4 n1433_s20 (
    .F(n1433_24),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(ff_source[2]),
    .I3(ff_source[3]) 
);
defparam n1433_s20.INIT=16'h0001;
  LUT4 n1433_s21 (
    .F(n1433_25),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(w_status_color[5]),
    .I3(ff_logical_opration[1]) 
);
defparam n1433_s21.INIT=16'h7CC4;
  LUT4 n1436_s19 (
    .F(n1436_23),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1436_s19.INIT=16'hD0CC;
  LUT2 n1436_s20 (
    .F(n1436_24),
    .I0(n1430_33),
    .I1(ff_source[0]) 
);
defparam n1436_s20.INIT=4'h8;
  LUT4 n1370_s14 (
    .F(n1370_19),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n1370_s14.INIT=16'h0B70;
  LUT4 n1374_s12 (
    .F(n1374_17),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n1374_s12.INIT=16'h6000;
  LUT4 n946_s5 (
    .F(n946_10),
    .I0(w_next_nyb[6]),
    .I1(w_next_nyb[7]),
    .I2(w_next_nyb[8]),
    .I3(w_next_nyb[9]) 
);
defparam n946_s5.INIT=16'h0001;
  LUT4 n946_s6 (
    .F(n946_11),
    .I0(w_next_nyb[2]),
    .I1(w_next_nyb[3]),
    .I2(w_next_nyb[4]),
    .I3(w_next_nyb[5]) 
);
defparam n946_s6.INIT=16'h0001;
  LUT4 n1309_s19 (
    .F(n1309_26),
    .I0(ff_state[1]),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1309_s19.INIT=16'hFE7F;
  LUT4 n1427_s25 (
    .F(n1427_29),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[3]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[3]) 
);
defparam n1427_s25.INIT=16'h823F;
  LUT3 n1427_s26 (
    .F(n1427_30),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1427_s26.INIT=8'hB0;
  LUT4 n1430_s28 (
    .F(n1430_32),
    .I0(ff_logical_opration[2]),
    .I1(ff_source[2]),
    .I2(w_status_color[2]),
    .I3(ff_logical_opration[0]) 
);
defparam n1430_s28.INIT=16'hE354;
  LUT4 n1430_s29 (
    .F(n1430_33),
    .I0(ff_logical_opration[2]),
    .I1(w_status_color[0]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1430_s29.INIT=16'h3F05;
  LUT3 n1430_s30 (
    .F(n1430_34),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]) 
);
defparam n1430_s30.INIT=8'h3E;
  LUT4 n1430_s31 (
    .F(n1430_35),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1430_s31.INIT=16'hFA3F;
  LUT2 n1430_s32 (
    .F(n1430_36),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[2]) 
);
defparam n1430_s32.INIT=4'h4;
  LUT4 n1226_s4 (
    .F(n1226_8),
    .I0(ff_state[0]),
    .I1(n1226_5),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1226_s4.INIT=16'h0400;
  LUT4 n1436_s21 (
    .F(n1436_26),
    .I0(n1433_18),
    .I1(ff_logical_opration[2]),
    .I2(ff_source[4]),
    .I3(ff_logical_opration[1]) 
);
defparam n1436_s21.INIT=16'h5445;
  LUT4 n1309_s20 (
    .F(n1309_28),
    .I0(n1309_22),
    .I1(n1226_5),
    .I2(ff_state[0]),
    .I3(n1309_25) 
);
defparam n1309_s20.INIT=16'hEFAA;
  LUT4 ff_cache_vram_write_s6 (
    .F(ff_cache_vram_write_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_state[5]),
    .I3(n1414_5) 
);
defparam ff_cache_vram_write_s6.INIT=16'h0001;
  LUT4 n1414_s4 (
    .F(n1414_8),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[5]),
    .I3(n1414_5) 
);
defparam n1414_s4.INIT=16'h0006;
  LUT4 n1430_s33 (
    .F(n1430_38),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[6]) 
);
defparam n1430_s33.INIT=16'hA900;
  LUT4 n835_s4 (
    .F(n835_8),
    .I0(n835_5),
    .I1(w_register_write),
    .I2(n209_6),
    .I3(n525_4) 
);
defparam n835_s4.INIT=16'h1000;
  LUT3 n1370_s15 (
    .F(n1370_21),
    .I0(n833_28),
    .I1(n1370_19),
    .I2(reg_screen_mode[1]) 
);
defparam n1370_s15.INIT=8'hA2;
  LUT4 n1465_s10 (
    .F(n1465_14),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_source_7_8) 
);
defparam n1465_s10.INIT=16'h0100;
  LUT4 ff_sx_8_s4 (
    .F(ff_sx_8_10),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_enable),
    .I3(ff_count_valid) 
);
defparam ff_sx_8_s4.INIT=16'hBAAA;
  LUT4 n1366_s11 (
    .F(n1366_17),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n1366_s11.INIT=16'hCACC;
  LUT4 n1366_s12 (
    .F(n1366_19),
    .I0(ff_sx[8]),
    .I1(ff_sx[7]),
    .I2(reg_screen_mode[3]),
    .I3(n833_27) 
);
defparam n1366_s12.INIT=16'hCACC;
  LUT3 n1120_s5 (
    .F(n1120_11),
    .I0(ff_start),
    .I1(reg_screen_mode[3]),
    .I2(n833_27) 
);
defparam n1120_s5.INIT=8'h45;
  LUT4 n800_s3 (
    .F(n800_7),
    .I0(n1350_5),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(n833_27) 
);
defparam n800_s3.INIT=16'h4000;
  LUT4 w_next_2_s3 (
    .F(w_next[2]),
    .I0(n1350_5),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(w_4colors_mode) 
);
defparam w_next_2_s3.INIT=16'h4000;
  LUT4 w_next_1_s3 (
    .F(w_next[1]),
    .I0(w_4colors_mode),
    .I1(n1350_5),
    .I2(ff_command[3]),
    .I3(ff_command[2]) 
);
defparam w_next_1_s3.INIT=16'h1000;
  LUT4 ff_dx_8_s5 (
    .F(ff_dx_8_11),
    .I0(ff_maj),
    .I1(n946_9),
    .I2(n985_9),
    .I3(n490_8) 
);
defparam ff_dx_8_s5.INIT=16'h2000;
  LUT4 n955_s2 (
    .F(n955_6),
    .I0(n925_1),
    .I1(w_next_nyb[0]),
    .I2(n946_9),
    .I3(n985_9) 
);
defparam n955_s2.INIT=16'hACAA;
  LUT4 n954_s2 (
    .F(n954_6),
    .I0(n924_1),
    .I1(w_next_nyb[1]),
    .I2(n946_9),
    .I3(n985_9) 
);
defparam n954_s2.INIT=16'hACAA;
  LUT4 n953_s2 (
    .F(n953_6),
    .I0(n923_1),
    .I1(w_next_nyb[2]),
    .I2(n946_9),
    .I3(n985_9) 
);
defparam n953_s2.INIT=16'hACAA;
  LUT4 n952_s2 (
    .F(n952_6),
    .I0(n922_1),
    .I1(w_next_nyb[3]),
    .I2(n946_9),
    .I3(n985_9) 
);
defparam n952_s2.INIT=16'hACAA;
  LUT4 n951_s2 (
    .F(n951_6),
    .I0(n921_1),
    .I1(w_next_nyb[4]),
    .I2(n946_9),
    .I3(n985_9) 
);
defparam n951_s2.INIT=16'hACAA;
  LUT4 n950_s2 (
    .F(n950_6),
    .I0(n920_1),
    .I1(w_next_nyb[5]),
    .I2(n946_9),
    .I3(n985_9) 
);
defparam n950_s2.INIT=16'hACAA;
  LUT4 n949_s2 (
    .F(n949_6),
    .I0(n919_1),
    .I1(w_next_nyb[6]),
    .I2(n946_9),
    .I3(n985_9) 
);
defparam n949_s2.INIT=16'hACAA;
  LUT4 n948_s2 (
    .F(n948_6),
    .I0(n918_1),
    .I1(w_next_nyb[7]),
    .I2(n946_9),
    .I3(n985_9) 
);
defparam n948_s2.INIT=16'hACAA;
  LUT4 n947_s2 (
    .F(n947_6),
    .I0(n917_1),
    .I1(w_next_nyb[8]),
    .I2(n946_9),
    .I3(n985_9) 
);
defparam n947_s2.INIT=16'hACAA;
  LUT4 n799_s2 (
    .F(n799_6),
    .I0(reg_nx[2]),
    .I1(n772_2),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n799_s2.INIT=16'hAAAC;
  LUT4 n798_s2 (
    .F(n798_6),
    .I0(reg_nx[3]),
    .I1(n771_2),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n798_s2.INIT=16'hAAAC;
  LUT4 n797_s2 (
    .F(n797_6),
    .I0(reg_nx[4]),
    .I1(n770_2),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n797_s2.INIT=16'hAAAC;
  LUT4 n796_s2 (
    .F(n796_6),
    .I0(reg_nx[5]),
    .I1(n769_2),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n796_s2.INIT=16'hAAAC;
  LUT4 n795_s2 (
    .F(n795_6),
    .I0(reg_nx[6]),
    .I1(n768_2),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n795_s2.INIT=16'hAAAC;
  LUT4 n794_s2 (
    .F(n794_6),
    .I0(reg_nx[7]),
    .I1(n767_2),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n794_s2.INIT=16'hAAAC;
  LUT4 n793_s2 (
    .F(n793_6),
    .I0(reg_nx[8]),
    .I1(n766_2),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n793_s2.INIT=16'hAAAC;
  LUT4 n217_s2 (
    .F(n217_6),
    .I0(reg_sx[0]),
    .I1(w_next_sx[0]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n217_s2.INIT=16'hAAAC;
  LUT4 n216_s2 (
    .F(n216_6),
    .I0(reg_sx[1]),
    .I1(w_next_sx[1]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n216_s2.INIT=16'hAAAC;
  LUT4 n215_s2 (
    .F(n215_6),
    .I0(reg_sx[2]),
    .I1(w_next_sx[2]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n215_s2.INIT=16'hAAAC;
  LUT4 n214_s2 (
    .F(n214_6),
    .I0(reg_sx[3]),
    .I1(w_next_sx[3]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n214_s2.INIT=16'hAAAC;
  LUT4 n213_s2 (
    .F(n213_6),
    .I0(reg_sx[4]),
    .I1(w_next_sx[4]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n213_s2.INIT=16'hAAAC;
  LUT4 n212_s2 (
    .F(n212_6),
    .I0(reg_sx[5]),
    .I1(w_next_sx[5]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n212_s2.INIT=16'hAAAC;
  LUT4 n211_s2 (
    .F(n211_6),
    .I0(reg_sx[6]),
    .I1(w_next_sx[6]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n211_s2.INIT=16'hAAAC;
  LUT4 n210_s2 (
    .F(n210_6),
    .I0(reg_sx[7]),
    .I1(w_next_sx[7]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n210_s2.INIT=16'hAAAC;
  LUT4 n209_s6 (
    .F(n209_10),
    .I0(reg_sx[8]),
    .I1(w_next_sx[8]),
    .I2(ff_start),
    .I3(n209_6) 
);
defparam n209_s6.INIT=16'hAAAC;
  LUT4 n1170_s3 (
    .F(n1170_9),
    .I0(n1418_4),
    .I1(ff_state[5]),
    .I2(n1422_4),
    .I3(ff_cache_vram_valid) 
);
defparam n1170_s3.INIT=16'h00AB;
  LUT4 n1394_s11 (
    .F(n1394_17),
    .I0(ff_state[5]),
    .I1(n1422_4),
    .I2(n1394_12),
    .I3(n1394_13) 
);
defparam n1394_s11.INIT=16'hFF10;
  LUT4 n1362_s9 (
    .F(n1362_15),
    .I0(ff_state[5]),
    .I1(n1422_4),
    .I2(n1362_12),
    .I3(n1362_13) 
);
defparam n1362_s9.INIT=16'hFF01;
  LUT4 n1358_s9 (
    .F(n1358_15),
    .I0(ff_state[5]),
    .I1(n1422_4),
    .I2(n1358_12),
    .I3(n1358_13) 
);
defparam n1358_s9.INIT=16'hFF01;
  LUT4 n1354_s9 (
    .F(n1354_15),
    .I0(ff_state[5]),
    .I1(n1422_4),
    .I2(n1354_12),
    .I3(n1354_13) 
);
defparam n1354_s9.INIT=16'hFF01;
  LUT4 n1350_s9 (
    .F(n1350_15),
    .I0(ff_state[5]),
    .I1(n1422_4),
    .I2(n1350_12),
    .I3(n1350_13) 
);
defparam n1350_s9.INIT=16'hFF01;
  LUT4 n1346_s9 (
    .F(n1346_15),
    .I0(ff_state[5]),
    .I1(n1422_4),
    .I2(n1346_12),
    .I3(n1346_13) 
);
defparam n1346_s9.INIT=16'hFF01;
  LUT4 n1342_s9 (
    .F(n1342_15),
    .I0(ff_state[5]),
    .I1(n1422_4),
    .I2(n1342_12),
    .I3(n1342_13) 
);
defparam n1342_s9.INIT=16'hFF01;
  LUT4 n1338_s9 (
    .F(n1338_15),
    .I0(ff_state[5]),
    .I1(n1422_4),
    .I2(n1338_12),
    .I3(n1338_13) 
);
defparam n1338_s9.INIT=16'hFF01;
  LUT4 n1334_s9 (
    .F(n1334_15),
    .I0(ff_state[5]),
    .I1(n1422_4),
    .I2(n1334_12),
    .I3(n1334_13) 
);
defparam n1334_s9.INIT=16'hFF01;
  LUT4 n1330_s10 (
    .F(n1330_16),
    .I0(ff_state[5]),
    .I1(n1422_4),
    .I2(n1330_13),
    .I3(n1330_14) 
);
defparam n1330_s10.INIT=16'hFF01;
  LUT4 n1121_s5 (
    .F(n1121_11),
    .I0(reg_screen_mode[3]),
    .I1(n1105_6),
    .I2(n1105_7),
    .I3(ff_dx[1]) 
);
defparam n1121_s5.INIT=16'h0511;
  LUT4 n1122_s6 (
    .F(n1122_12),
    .I0(reg_screen_mode[3]),
    .I1(n1106_6),
    .I2(n1106_7),
    .I3(ff_dx[1]) 
);
defparam n1122_s6.INIT=16'h0511;
  LUT4 n1123_s4 (
    .F(n1123_10),
    .I0(w_cache_vram_rdata[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1123_s4.INIT=16'h0A0C;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1124_s4 (
    .F(n1124_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1124_s4.INIT=16'h0C0A;
  LUT4 n1125_s4 (
    .F(n1125_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1125_s4.INIT=16'h0C0A;
  LUT4 n1126_s4 (
    .F(n1126_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1126_s4.INIT=16'h0C0A;
  LUT4 n1127_s4 (
    .F(n1127_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1127_s4.INIT=16'h0C0A;
  LUT4 n1128_s4 (
    .F(n1128_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1128_s4.INIT=16'h0C0A;
  LUT4 n1129_s4 (
    .F(n1129_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1129_s4.INIT=16'h0C0A;
  LUT4 n1130_s4 (
    .F(n1130_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1130_s4.INIT=16'h0C0A;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2065_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2127_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2128_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2259_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2260_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2352_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2352_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2352_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2359_3),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n2359_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1330_16),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1334_15),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1338_15),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1342_15),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1346_15),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1350_15),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1354_15),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1358_15),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1362_15),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1366_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1370_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1374_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1378_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1382_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1386_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1390_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1394_17),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n1309_28),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n1170_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1400_3),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1427_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1430_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1433_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1436_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1439_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1442_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1445_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1448_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1502_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1503_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1504_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1505_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1506_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1507_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1508_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1509_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1226_8),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1406_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1410_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1414_8),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1418_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1422_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2064_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_8_s1 (
    .Q(ff_sx[8]),
    .D(n209_10),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(ff_sx[7]),
    .D(n210_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(ff_sx[6]),
    .D(n211_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(ff_sx[5]),
    .D(n212_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(ff_sx[4]),
    .D(n213_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(ff_sx[3]),
    .D(n214_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(ff_sx[2]),
    .D(n215_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(ff_sx[1]),
    .D(n216_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(ff_sx[0]),
    .D(n217_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n291_3),
    .CLK(clk85m),
    .CE(n249_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n292_3),
    .CLK(clk85m),
    .CE(n249_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n293_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n294_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n295_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n296_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n297_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n298_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n299_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n300_3),
    .CLK(clk85m),
    .CE(n257_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n602_3),
    .CLK(clk85m),
    .CE(n525_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n603_3),
    .CLK(clk85m),
    .CE(n525_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n604_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n605_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n606_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n607_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n608_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n609_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n610_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n611_3),
    .CLK(clk85m),
    .CE(n533_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n793_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n794_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n795_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n796_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n797_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n798_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n799_6),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n800_4),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n801_4),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n890_3),
    .CLK(clk85m),
    .CE(n835_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n891_3),
    .CLK(clk85m),
    .CE(n835_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n892_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n893_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n894_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n895_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n896_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n897_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n898_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n899_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n946_7),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n947_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n948_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n949_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n950_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n951_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n952_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n953_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n954_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n955_3),
    .CLK(clk85m),
    .CE(ff_sx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_command_enable_s1 (
    .Q(w_status_command_enable),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_enable_6),
    .CLEAR(n36_6) 
);
defparam ff_command_enable_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1115_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1116_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1117_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1118_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1119_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1120_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1121_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1122_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1463_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_5_s1.INIT=1'b0;
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1464_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_4_s1.INIT=1'b0;
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1465_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_3_s1.INIT=1'b0;
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1466_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_2_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1467_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1468_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1452_19),
    .CLK(clk85m),
    .CE(ff_count_valid_9),
    .CLEAR(n36_6) 
);
defparam ff_count_valid_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n490_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n491_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n492_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n493_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n494_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n495_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n496_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n497_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n498_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1123_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1124_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1125_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1126_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1127_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1128_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1129_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1130_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(ff_sx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(ff_sx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(ff_sx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(ff_sx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(ff_sx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(ff_sx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(ff_sx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(ff_sx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_0_COUT ),
    .I0(ff_sx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_0_COUT ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU n925_s (
    .SUM(n925_1),
    .COUT(n925_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n925_s.ALU_MODE=0;
  ALU n924_s (
    .SUM(n924_1),
    .COUT(n924_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n925_2) 
);
defparam n924_s.ALU_MODE=0;
  ALU n923_s (
    .SUM(n923_1),
    .COUT(n923_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n924_2) 
);
defparam n923_s.ALU_MODE=0;
  ALU n922_s (
    .SUM(n922_1),
    .COUT(n922_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n923_2) 
);
defparam n922_s.ALU_MODE=0;
  ALU n921_s (
    .SUM(n921_1),
    .COUT(n921_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n922_2) 
);
defparam n921_s.ALU_MODE=0;
  ALU n920_s (
    .SUM(n920_1),
    .COUT(n920_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n921_2) 
);
defparam n920_s.ALU_MODE=0;
  ALU n919_s (
    .SUM(n919_1),
    .COUT(n919_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n920_2) 
);
defparam n919_s.ALU_MODE=0;
  ALU n918_s (
    .SUM(n918_1),
    .COUT(n918_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n919_2) 
);
defparam n918_s.ALU_MODE=0;
  ALU n917_s (
    .SUM(n917_1),
    .COUT(n917_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n918_2) 
);
defparam n917_s.ALU_MODE=0;
  ALU n916_s (
    .SUM(n916_1),
    .COUT(n916_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n917_2) 
);
defparam n916_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n985_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n774_s (
    .SUM(n774_2),
    .COUT(n774_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n774_s.ALU_MODE=1;
  ALU n773_s (
    .SUM(n773_2),
    .COUT(n773_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n774_3) 
);
defparam n773_s.ALU_MODE=1;
  ALU n772_s (
    .SUM(n772_2),
    .COUT(n772_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n773_3) 
);
defparam n772_s.ALU_MODE=1;
  ALU n771_s (
    .SUM(n771_2),
    .COUT(n771_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n772_3) 
);
defparam n771_s.ALU_MODE=1;
  ALU n770_s (
    .SUM(n770_2),
    .COUT(n770_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n771_3) 
);
defparam n770_s.ALU_MODE=1;
  ALU n769_s (
    .SUM(n769_2),
    .COUT(n769_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n770_3) 
);
defparam n769_s.ALU_MODE=1;
  ALU n768_s (
    .SUM(n768_2),
    .COUT(n768_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n769_3) 
);
defparam n768_s.ALU_MODE=1;
  ALU n767_s (
    .SUM(n767_2),
    .COUT(n767_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n768_3) 
);
defparam n767_s.ALU_MODE=1;
  ALU n766_s (
    .SUM(n766_2),
    .COUT(n766_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n767_3) 
);
defparam n766_s.ALU_MODE=1;
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_cache_vram_write(ff_cache_vram_write),
    .ff_start(ff_start),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .n1554_5(n1554_5),
    .ff_vram_valid(ff_vram_valid),
    .n317_8(n317_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_busy(ff_busy),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  ff_reset_n2_1,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  w_command_vram_valid,
  ff_vram_address_inc_9,
  w_ic_vram_valid,
  w_cpu_vram_valid,
  n833_27,
  ff_vram_valid,
  n317_8,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_cpu_vram_address,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_ic_vram_address,
  w_screen_mode_vram_address,
  w_command_vram_address,
  reg_sprite_attribute_table_base,
  ff_current_plane_num,
  ff_vram_refresh,
  w_sdram_refresh,
  w_sdram_write,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n1554_5,
  w_vram_address1_16_6,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input ff_reset_n2_1;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input w_command_vram_valid;
input ff_vram_address_inc_9;
input w_ic_vram_valid;
input w_cpu_vram_valid;
input n833_27;
input ff_vram_valid;
input n317_8;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [16:0] w_cpu_vram_address;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_ic_vram_address;
input [16:0] w_screen_mode_vram_address;
input [16:2] w_command_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] ff_current_plane_num;
output ff_vram_refresh;
output w_sdram_refresh;
output w_sdram_write;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n1554_5;
output w_vram_address1_16_6;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n601_3;
wire n48_3;
wire n184_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n1604_3;
wire n1636_3;
wire n1676_3;
wire n1684_3;
wire n1717_3;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_9;
wire n371_10;
wire n35_8;
wire n34_10;
wire w_vram_address1_16_4;
wire w_vram_address1_16_5;
wire w_vram_address1_16_7;
wire w_vram_address1_15_4;
wire w_vram_address1_15_5;
wire w_vram_address1_14_4;
wire w_vram_address1_14_5;
wire w_vram_address1_13_4;
wire w_vram_address1_13_5;
wire w_vram_address1_12_4;
wire w_vram_address1_12_5;
wire w_vram_address1_11_4;
wire w_vram_address1_11_5;
wire w_vram_address1_10_4;
wire w_vram_address1_10_5;
wire w_vram_address1_9_4;
wire w_vram_address1_9_5;
wire w_vram_address1_8_4;
wire w_vram_address1_8_5;
wire w_vram_address1_7_4;
wire w_vram_address1_7_5;
wire w_vram_address1_6_4;
wire w_vram_address1_6_5;
wire w_vram_address1_5_4;
wire w_vram_address1_5_5;
wire w_vram_address1_4_4;
wire w_vram_address1_4_5;
wire w_vram_address1_3_4;
wire w_vram_address1_3_5;
wire w_vram_address1_2_4;
wire w_vram_address1_2_5;
wire w_vram_address1_1_4;
wire w_vram_address1_1_5;
wire w_vram_address1_0_4;
wire n184_4;
wire n185_4;
wire n186_4;
wire n1554_7;
wire w_vram_address1_16_8;
wire w_vram_address1_16_9;
wire w_vram_address1_16_10;
wire w_vram_address1_15_6;
wire w_vram_address1_15_7;
wire w_vram_address1_14_6;
wire w_vram_address1_14_7;
wire w_vram_address1_13_6;
wire w_vram_address1_13_7;
wire w_vram_address1_12_6;
wire w_vram_address1_12_7;
wire w_vram_address1_11_6;
wire w_vram_address1_11_7;
wire w_vram_address1_10_6;
wire w_vram_address1_10_7;
wire w_vram_address1_9_6;
wire w_vram_address1_9_7;
wire w_vram_address1_8_6;
wire w_vram_address1_8_7;
wire w_vram_address1_7_6;
wire w_vram_address1_7_7;
wire w_vram_address1_6_6;
wire w_vram_address1_6_7;
wire w_vram_address1_5_6;
wire w_vram_address1_5_7;
wire w_vram_address1_4_6;
wire w_vram_address1_4_7;
wire w_vram_address1_3_6;
wire w_vram_address1_3_7;
wire w_vram_address1_2_6;
wire w_vram_address1_2_7;
wire w_vram_address1_1_6;
wire ff_vram_write_9;
wire n50_8;
wire n36_13;
wire n1554_9;
wire n370_10;
wire n370_12;
wire [16:0] w_vram_address1;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n601_s0 (
    .F(n601_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n601_s0.INIT=8'h10;
  LUT3 n48_s0 (
    .F(n48_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n48_s0.INIT=8'h10;
  LUT4 w_vram_address1_16_s0 (
    .F(w_vram_address1[16]),
    .I0(w_vram_address1_16_4),
    .I1(w_vram_address1_16_5),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_16_7) 
);
defparam w_vram_address1_16_s0.INIT=16'hF30A;
  LUT4 w_vram_address1_15_s0 (
    .F(w_vram_address1[15]),
    .I0(w_vram_address1_15_4),
    .I1(w_vram_address1_16_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_15_5) 
);
defparam w_vram_address1_15_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_14_s0 (
    .F(w_vram_address1[14]),
    .I0(w_vram_address1_14_4),
    .I1(w_vram_address1_15_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_14_5) 
);
defparam w_vram_address1_14_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_13_s0 (
    .F(w_vram_address1[13]),
    .I0(w_vram_address1_13_4),
    .I1(w_vram_address1_14_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_13_5) 
);
defparam w_vram_address1_13_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_12_s0 (
    .F(w_vram_address1[12]),
    .I0(w_vram_address1_12_4),
    .I1(w_vram_address1_13_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_12_5) 
);
defparam w_vram_address1_12_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_11_s0 (
    .F(w_vram_address1[11]),
    .I0(w_vram_address1_11_4),
    .I1(w_vram_address1_12_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_11_5) 
);
defparam w_vram_address1_11_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_10_s0 (
    .F(w_vram_address1[10]),
    .I0(w_vram_address1_10_4),
    .I1(w_vram_address1_11_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_10_5) 
);
defparam w_vram_address1_10_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_9_s0 (
    .F(w_vram_address1[9]),
    .I0(w_vram_address1_9_4),
    .I1(w_vram_address1_10_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_9_5) 
);
defparam w_vram_address1_9_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_8_s0 (
    .F(w_vram_address1[8]),
    .I0(w_vram_address1_9_4),
    .I1(w_vram_address1_8_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_8_5) 
);
defparam w_vram_address1_8_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_7_s0 (
    .F(w_vram_address1[7]),
    .I0(w_vram_address1_7_4),
    .I1(w_vram_address1_8_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_7_5) 
);
defparam w_vram_address1_7_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_6_s0 (
    .F(w_vram_address1[6]),
    .I0(w_vram_address1_6_4),
    .I1(w_vram_address1_7_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_6_5) 
);
defparam w_vram_address1_6_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_5_s0 (
    .F(w_vram_address1[5]),
    .I0(w_vram_address1_5_4),
    .I1(w_vram_address1_6_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_5_5) 
);
defparam w_vram_address1_5_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_4_s0 (
    .F(w_vram_address1[4]),
    .I0(w_vram_address1_4_4),
    .I1(w_vram_address1_5_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_4_5) 
);
defparam w_vram_address1_4_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_3_s0 (
    .F(w_vram_address1[3]),
    .I0(w_vram_address1_3_4),
    .I1(w_vram_address1_4_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_3_5) 
);
defparam w_vram_address1_3_s0.INIT=16'hFC0A;
  LUT4 w_vram_address1_2_s0 (
    .F(w_vram_address1[2]),
    .I0(w_vram_address1_2_4),
    .I1(w_vram_address1_3_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_2_5) 
);
defparam w_vram_address1_2_s0.INIT=16'hFC05;
  LUT4 w_vram_address1_1_s0 (
    .F(w_vram_address1[1]),
    .I0(w_vram_address1_1_4),
    .I1(w_vram_address1_2_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_1_5) 
);
defparam w_vram_address1_1_s0.INIT=16'hF305;
  LUT4 w_vram_address1_0_s0 (
    .F(w_vram_address1[0]),
    .I0(w_vram_address1_16_5),
    .I1(w_vram_address1_1_4),
    .I2(w_vram_address1_16_6),
    .I3(w_vram_address1_0_4) 
);
defparam w_vram_address1_0_s0.INIT=16'hF305;
  LUT4 n184_s0 (
    .F(n184_3),
    .I0(w_cpu_vram_address[1]),
    .I1(n184_4),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(w_vram_address1_16_6) 
);
defparam n184_s0.INIT=16'hDDF0;
  LUT3 n185_s0 (
    .F(n185_3),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(n185_4),
    .I2(w_vram_address1_16_6) 
);
defparam n185_s0.INIT=8'hCA;
  LUT3 n186_s0 (
    .F(n186_3),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(n186_4),
    .I2(w_vram_address1_16_6) 
);
defparam n186_s0.INIT=8'hCA;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(w_cpu_vram_address[1]),
    .I1(n184_4),
    .I2(w_command_vram_wdata_mask[0]),
    .I3(w_vram_address1_16_6) 
);
defparam n187_s0.INIT=16'hBBF0;
  LUT4 n1604_s0 (
    .F(n1604_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1604_s0.INIT=16'h1000;
  LUT4 n1636_s0 (
    .F(n1636_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1636_s0.INIT=16'h1000;
  LUT4 n1676_s0 (
    .F(n1676_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1676_s0.INIT=16'h4000;
  LUT4 n1684_s0 (
    .F(n1684_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1684_s0.INIT=16'h1000;
  LUT2 n1717_s0 (
    .F(n1717_3),
    .I0(ff_reset_n2_1),
    .I1(n1636_3) 
);
defparam n1717_s0.INIT=4'h8;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_reset_n2_1),
    .I1(n370_12),
    .I2(n1554_9),
    .I3(n1554_5) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h8000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(n1554_5),
    .I1(n1554_9),
    .I2(ff_sdr_ready) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'hBF;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n36_13),
    .I1(w_vram_address1_16_6),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s4 (
    .F(n372_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n372_s4.INIT=16'hAC00;
  LUT4 n371_s5 (
    .F(n371_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(w_vram_address1_16_6),
    .I3(n1554_9) 
);
defparam n371_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(w_vram_address1_16_6),
    .I1(n36_13),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0B00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(w_vram_address1_16_6),
    .I1(n1554_9),
    .I2(ff_sdr_ready) 
);
defparam n34_s5.INIT=8'h40;
  LUT4 n1554_s2 (
    .F(n1554_5),
    .I0(n601_3),
    .I1(w_command_vram_valid),
    .I2(w_vram_address1_16_6),
    .I3(ff_vram_address_inc_9) 
);
defparam n1554_s2.INIT=16'hF800;
  LUT4 w_vram_address1_16_s1 (
    .F(w_vram_address1_16_4),
    .I0(w_vram_address1_16_8),
    .I1(w_vram_address1_16_9),
    .I2(w_ic_vram_valid),
    .I3(n1554_7) 
);
defparam w_vram_address1_16_s1.INIT=16'h3335;
  LUT4 w_vram_address1_16_s2 (
    .F(w_vram_address1_16_5),
    .I0(w_vram_address1_16_10),
    .I1(w_ic_vram_address[0]),
    .I2(w_ic_vram_valid),
    .I3(n1554_7) 
);
defparam w_vram_address1_16_s2.INIT=16'h3335;
  LUT3 w_vram_address1_16_s3 (
    .F(w_vram_address1_16_6),
    .I0(w_cpu_vram_valid),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n601_3) 
);
defparam w_vram_address1_16_s3.INIT=8'h80;
  LUT4 w_vram_address1_16_s4 (
    .F(w_vram_address1_16_7),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_16_s4.INIT=16'hAFC0;
  LUT4 w_vram_address1_15_s1 (
    .F(w_vram_address1_15_4),
    .I0(w_vram_address1_15_6),
    .I1(w_vram_address1_15_7),
    .I2(n1554_7),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_15_s1.INIT=16'h33C5;
  LUT4 w_vram_address1_15_s2 (
    .F(w_vram_address1_15_5),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_15_s2.INIT=16'hAFC0;
  LUT4 w_vram_address1_14_s1 (
    .F(w_vram_address1_14_4),
    .I0(w_vram_address1_14_6),
    .I1(w_vram_address1_14_7),
    .I2(n1554_7),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_14_s1.INIT=16'h33C5;
  LUT4 w_vram_address1_14_s2 (
    .F(w_vram_address1_14_5),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_14_s2.INIT=16'hAFC0;
  LUT4 w_vram_address1_13_s1 (
    .F(w_vram_address1_13_4),
    .I0(w_vram_address1_13_6),
    .I1(w_vram_address1_13_7),
    .I2(n1554_7),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_13_s1.INIT=16'h33C5;
  LUT4 w_vram_address1_13_s2 (
    .F(w_vram_address1_13_5),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_13_s2.INIT=16'hAFC0;
  LUT4 w_vram_address1_12_s1 (
    .F(w_vram_address1_12_4),
    .I0(w_vram_address1_12_6),
    .I1(w_vram_address1_12_7),
    .I2(n1554_7),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_12_s1.INIT=16'h33C5;
  LUT4 w_vram_address1_12_s2 (
    .F(w_vram_address1_12_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_12_s2.INIT=16'hAFC0;
  LUT4 w_vram_address1_11_s1 (
    .F(w_vram_address1_11_4),
    .I0(w_vram_address1_11_6),
    .I1(w_vram_address1_11_7),
    .I2(n1554_7),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_11_s1.INIT=16'h33C5;
  LUT4 w_vram_address1_11_s2 (
    .F(w_vram_address1_11_5),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_11_s2.INIT=16'hAFC0;
  LUT4 w_vram_address1_10_s1 (
    .F(w_vram_address1_10_4),
    .I0(w_vram_address1_10_6),
    .I1(w_vram_address1_10_7),
    .I2(n1554_7),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_10_s1.INIT=16'h33C5;
  LUT4 w_vram_address1_10_s2 (
    .F(w_vram_address1_10_5),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_10_s2.INIT=16'hAFC0;
  LUT4 w_vram_address1_9_s1 (
    .F(w_vram_address1_9_4),
    .I0(w_vram_address1_9_6),
    .I1(w_vram_address1_9_7),
    .I2(n1554_7),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_9_s1.INIT=16'h33C5;
  LUT4 w_vram_address1_9_s2 (
    .F(w_vram_address1_9_5),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_9_s2.INIT=16'hAFC0;
  LUT4 w_vram_address1_8_s1 (
    .F(w_vram_address1_8_4),
    .I0(w_vram_address1_8_6),
    .I1(w_vram_address1_8_7),
    .I2(n1554_7),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_8_s1.INIT=16'h33C5;
  LUT4 w_vram_address1_8_s2 (
    .F(w_vram_address1_8_5),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_8_s2.INIT=16'hC0AF;
  LUT4 w_vram_address1_7_s1 (
    .F(w_vram_address1_7_4),
    .I0(w_vram_address1_7_6),
    .I1(w_vram_address1_7_7),
    .I2(n1554_7),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_7_s1.INIT=16'h33C5;
  LUT4 w_vram_address1_7_s2 (
    .F(w_vram_address1_7_5),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_7_s2.INIT=16'hAFC0;
  LUT4 w_vram_address1_6_s1 (
    .F(w_vram_address1_6_4),
    .I0(w_vram_address1_6_6),
    .I1(w_vram_address1_6_7),
    .I2(n1554_7),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_6_s1.INIT=16'h33C5;
  LUT4 w_vram_address1_6_s2 (
    .F(w_vram_address1_6_5),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[6]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_6_s2.INIT=16'hAFC0;
  LUT4 w_vram_address1_5_s1 (
    .F(w_vram_address1_5_4),
    .I0(w_vram_address1_5_6),
    .I1(w_vram_address1_5_7),
    .I2(n1554_7),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_5_s1.INIT=16'h33C5;
  LUT4 w_vram_address1_5_s2 (
    .F(w_vram_address1_5_5),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_5_s2.INIT=16'hAFC0;
  LUT4 w_vram_address1_4_s1 (
    .F(w_vram_address1_4_4),
    .I0(w_vram_address1_4_6),
    .I1(w_vram_address1_4_7),
    .I2(n1554_7),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_4_s1.INIT=16'h33C5;
  LUT4 w_vram_address1_4_s2 (
    .F(w_vram_address1_4_5),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_4_s2.INIT=16'hAFC0;
  LUT4 w_vram_address1_3_s1 (
    .F(w_vram_address1_3_4),
    .I0(w_vram_address1_3_6),
    .I1(w_vram_address1_3_7),
    .I2(n1554_7),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_3_s1.INIT=16'h33C5;
  LUT4 w_vram_address1_3_s2 (
    .F(w_vram_address1_3_5),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_3_s2.INIT=16'hAFC0;
  LUT4 w_vram_address1_2_s1 (
    .F(w_vram_address1_2_4),
    .I0(w_vram_address1_2_6),
    .I1(w_vram_address1_2_7),
    .I2(w_ic_vram_valid),
    .I3(n1554_7) 
);
defparam w_vram_address1_2_s1.INIT=16'hCCCA;
  LUT4 w_vram_address1_2_s2 (
    .F(w_vram_address1_2_5),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[2]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_2_s2.INIT=16'hAFC0;
  LUT4 w_vram_address1_1_s1 (
    .F(w_vram_address1_1_4),
    .I0(w_vram_address1_1_6),
    .I1(w_ic_vram_address[1]),
    .I2(w_ic_vram_valid),
    .I3(n1554_7) 
);
defparam w_vram_address1_1_s1.INIT=16'h3335;
  LUT4 w_vram_address1_1_s2 (
    .F(w_vram_address1_1_5),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_1_s2.INIT=16'hAFC0;
  LUT4 w_vram_address1_0_s1 (
    .F(w_vram_address1_0_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_address1_16_6),
    .I3(n833_27) 
);
defparam w_vram_address1_0_s1.INIT=16'hAFC0;
  LUT3 n184_s1 (
    .F(n184_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(n833_27) 
);
defparam n184_s1.INIT=8'h53;
  LUT4 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(n833_27) 
);
defparam n185_s1.INIT=16'hF5CF;
  LUT4 n186_s1 (
    .F(n186_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(n833_27) 
);
defparam n186_s1.INIT=16'hAFF3;
  LUT2 n1554_s4 (
    .F(n1554_7),
    .I0(ff_vram_valid),
    .I1(n317_8) 
);
defparam n1554_s4.INIT=4'h8;
  LUT3 w_vram_address1_16_s5 (
    .F(w_vram_address1_16_8),
    .I0(w_screen_mode_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_16_s5.INIT=8'h53;
  LUT3 w_vram_address1_16_s6 (
    .F(w_vram_address1_16_9),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[16]),
    .I2(w_ic_vram_address[16]) 
);
defparam w_vram_address1_16_s6.INIT=8'h07;
  LUT2 w_vram_address1_16_s7 (
    .F(w_vram_address1_16_10),
    .I0(w_screen_mode_vram_valid),
    .I1(w_screen_mode_vram_address[0]) 
);
defparam w_vram_address1_16_s7.INIT=4'h8;
  LUT3 w_vram_address1_15_s3 (
    .F(w_vram_address1_15_6),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_15_s3.INIT=8'h53;
  LUT4 w_vram_address1_15_s4 (
    .F(w_vram_address1_15_7),
    .I0(ff_vram_valid),
    .I1(w_ic_vram_address[15]),
    .I2(reg_sprite_attribute_table_base[15]),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_15_s4.INIT=16'h13FC;
  LUT3 w_vram_address1_14_s3 (
    .F(w_vram_address1_14_6),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_14_s3.INIT=8'h53;
  LUT4 w_vram_address1_14_s4 (
    .F(w_vram_address1_14_7),
    .I0(ff_vram_valid),
    .I1(w_ic_vram_address[14]),
    .I2(reg_sprite_attribute_table_base[14]),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_14_s4.INIT=16'h13FC;
  LUT3 w_vram_address1_13_s3 (
    .F(w_vram_address1_13_6),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_13_s3.INIT=8'h53;
  LUT4 w_vram_address1_13_s4 (
    .F(w_vram_address1_13_7),
    .I0(ff_vram_valid),
    .I1(w_ic_vram_address[13]),
    .I2(reg_sprite_attribute_table_base[13]),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_13_s4.INIT=16'h13FC;
  LUT3 w_vram_address1_12_s3 (
    .F(w_vram_address1_12_6),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_12_s3.INIT=8'h53;
  LUT4 w_vram_address1_12_s4 (
    .F(w_vram_address1_12_7),
    .I0(ff_vram_valid),
    .I1(w_ic_vram_address[12]),
    .I2(reg_sprite_attribute_table_base[12]),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_12_s4.INIT=16'h13FC;
  LUT3 w_vram_address1_11_s3 (
    .F(w_vram_address1_11_6),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_11_s3.INIT=8'h53;
  LUT4 w_vram_address1_11_s4 (
    .F(w_vram_address1_11_7),
    .I0(ff_vram_valid),
    .I1(w_ic_vram_address[11]),
    .I2(reg_sprite_attribute_table_base[11]),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_11_s4.INIT=16'h13FC;
  LUT3 w_vram_address1_10_s3 (
    .F(w_vram_address1_10_6),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_10_s3.INIT=8'h53;
  LUT4 w_vram_address1_10_s4 (
    .F(w_vram_address1_10_7),
    .I0(ff_vram_valid),
    .I1(w_ic_vram_address[10]),
    .I2(reg_sprite_attribute_table_base[10]),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_10_s4.INIT=16'h13FC;
  LUT3 w_vram_address1_9_s3 (
    .F(w_vram_address1_9_6),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_9_s3.INIT=8'h53;
  LUT4 w_vram_address1_9_s4 (
    .F(w_vram_address1_9_7),
    .I0(ff_vram_valid),
    .I1(w_ic_vram_address[9]),
    .I2(reg_sprite_attribute_table_base[9]),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_9_s4.INIT=16'h13FC;
  LUT3 w_vram_address1_8_s3 (
    .F(w_vram_address1_8_6),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_8_s3.INIT=8'h53;
  LUT4 w_vram_address1_8_s4 (
    .F(w_vram_address1_8_7),
    .I0(ff_vram_valid),
    .I1(w_ic_vram_address[8]),
    .I2(reg_sprite_attribute_table_base[8]),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_8_s4.INIT=16'h13FC;
  LUT3 w_vram_address1_7_s3 (
    .F(w_vram_address1_7_6),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_7_s3.INIT=8'h53;
  LUT4 w_vram_address1_7_s4 (
    .F(w_vram_address1_7_7),
    .I0(ff_vram_valid),
    .I1(w_ic_vram_address[7]),
    .I2(reg_sprite_attribute_table_base[7]),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_7_s4.INIT=16'h13FC;
  LUT3 w_vram_address1_6_s3 (
    .F(w_vram_address1_6_6),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_6_s3.INIT=8'h53;
  LUT4 w_vram_address1_6_s4 (
    .F(w_vram_address1_6_7),
    .I0(ff_vram_valid),
    .I1(w_ic_vram_address[6]),
    .I2(ff_current_plane_num[4]),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_6_s4.INIT=16'h13FC;
  LUT3 w_vram_address1_5_s3 (
    .F(w_vram_address1_5_6),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_5_s3.INIT=8'h53;
  LUT4 w_vram_address1_5_s4 (
    .F(w_vram_address1_5_7),
    .I0(ff_vram_valid),
    .I1(w_ic_vram_address[5]),
    .I2(ff_current_plane_num[3]),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_5_s4.INIT=16'h13FC;
  LUT3 w_vram_address1_4_s3 (
    .F(w_vram_address1_4_6),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_4_s3.INIT=8'h53;
  LUT4 w_vram_address1_4_s4 (
    .F(w_vram_address1_4_7),
    .I0(ff_vram_valid),
    .I1(w_ic_vram_address[4]),
    .I2(ff_current_plane_num[2]),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_4_s4.INIT=16'h13FC;
  LUT3 w_vram_address1_3_s3 (
    .F(w_vram_address1_3_6),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_3_s3.INIT=8'h53;
  LUT4 w_vram_address1_3_s4 (
    .F(w_vram_address1_3_7),
    .I0(ff_vram_valid),
    .I1(w_ic_vram_address[3]),
    .I2(ff_current_plane_num[1]),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_3_s4.INIT=16'h13FC;
  LUT3 w_vram_address1_2_s3 (
    .F(w_vram_address1_2_6),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_2_s3.INIT=8'h53;
  LUT3 w_vram_address1_2_s4 (
    .F(w_vram_address1_2_7),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam w_vram_address1_2_s4.INIT=8'h07;
  LUT2 w_vram_address1_1_s3 (
    .F(w_vram_address1_1_6),
    .I0(w_screen_mode_vram_address[1]),
    .I1(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_1_s3.INIT=4'h8;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(n1554_5),
    .I1(n1554_9),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0B00;
  LUT4 n50_s2 (
    .F(n50_8),
    .I0(w_pre_vram_refresh),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n50_s2.INIT=16'h0200;
  LUT3 n36_s7 (
    .F(n36_13),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_valid),
    .I2(n317_8) 
);
defparam n36_s7.INIT=8'h15;
  LUT4 n1554_s5 (
    .F(n1554_9),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid),
    .I2(ff_vram_valid),
    .I3(n317_8) 
);
defparam n1554_s5.INIT=16'h0111;
  LUT4 n370_s4 (
    .F(n370_10),
    .I0(n1554_9),
    .I1(n1554_5),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n370_s4.INIT=16'h0D00;
  LUT2 n370_s5 (
    .F(n370_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n370_s5.INIT=4'h4;
  DFFCE ff_vram_refresh_s0 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(n48_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(n50_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(w_vram_address1[16]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(w_vram_address1[15]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(w_vram_address1[14]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(w_vram_address1[13]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(w_vram_address1[12]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(w_vram_address1[11]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(w_vram_address1[10]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(w_vram_address1[9]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(w_vram_address1[8]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(w_vram_address1[7]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(w_vram_address1[6]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(w_vram_address1[5]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(w_vram_address1[4]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(w_vram_address1[3]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(w_vram_address1[2]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(w_vram_address1[1]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(w_vram_address1[0]),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n371_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n372_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n184_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n601_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n601_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n601_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n601_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n601_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1604_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1676_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1684_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1717_3) 
);
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s4 (
    .Q(w_sdram_valid),
    .D(n370_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s4.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  n1350_5,
  w_sprite_display_color_en,
  n1634_10,
  w_palette_valid,
  reg_color0_opaque,
  n438_7,
  ff_screen_h_in_active_12,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_sprite_display_color,
  w_4colors_mode,
  w_4colors_mode_5,
  n240_6,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input n1350_5;
input w_sprite_display_color_en;
input n1634_10;
input w_palette_valid;
input reg_color0_opaque;
input n438_7;
input ff_screen_h_in_active_12;
input [7:0] w_screen_mode_display_color;
input [3:0] reg_backdrop_color;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:0] reg_screen_mode;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_sprite_display_color;
output w_4colors_mode;
output w_4colors_mode_5;
output n240_6;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n299_13;
wire n300_13;
wire n307_13;
wire n308_13;
wire n168_2;
wire n169_2;
wire n172_2;
wire n173_2;
wire n127_3;
wire n240_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n288_3;
wire n360_3;
wire n361_3;
wire n362_3;
wire n363_3;
wire n364_3;
wire n365_3;
wire n366_3;
wire n367_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_29;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n199_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n288_4;
wire n367_4;
wire ff_display_color_7_9;
wire n197_6;
wire n197_7;
wire n197_8;
wire n197_9;
wire n196_6;
wire n196_7;
wire n195_6;
wire n194_6;
wire n197_10;
wire n197_11;
wire n196_8;
wire n195_7;
wire n194_7;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_7;
wire n22_8;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_r;
wire [2:0] w_display_g;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hF8;
  LUT3 n300_s8 (
    .F(n300_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n300_s8.INIT=8'hE6;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hF8;
  LUT3 n308_s8 (
    .F(n308_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n308_s8.INIT=8'hE6;
  LUT3 n176_s2 (
    .F(n168_2),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(w_4colors_mode) 
);
defparam n176_s2.INIT=8'hCA;
  LUT3 n177_s2 (
    .F(n169_2),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_4colors_mode) 
);
defparam n177_s2.INIT=8'hCA;
  LUT3 n176_s1 (
    .F(n172_2),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(w_4colors_mode) 
);
defparam n176_s1.INIT=8'hCA;
  LUT3 n177_s1 (
    .F(n173_2),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(w_4colors_mode) 
);
defparam n177_s1.INIT=8'hCA;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT4 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_4colors_mode_5) 
);
defparam w_4colors_mode_s1.INIT=16'h1000;
  LUT4 n127_s0 (
    .F(n127_3),
    .I0(w_screen_mode_display_color[3]),
    .I1(w_screen_mode_display_color[4]),
    .I2(n127_4),
    .I3(n127_5) 
);
defparam n127_s0.INIT=16'hEFFF;
  LUT2 n240_s0 (
    .F(n240_3),
    .I0(n1350_5),
    .I1(n240_6) 
);
defparam n240_s0.INIT=4'h8;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(n249_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=16'h44F0;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(n256_5),
    .I1(ff_display_color[0]) 
);
defparam n256_s1.INIT=4'hE;
  LUT3 w_display_r_2_s0 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(n1350_5) 
);
defparam w_display_r_2_s0.INIT=8'hAC;
  LUT3 w_display_r_1_s0 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(n1350_5) 
);
defparam w_display_r_1_s0.INIT=8'hAC;
  LUT3 w_display_r_0_s0 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(n1350_5) 
);
defparam w_display_r_0_s0.INIT=8'hAC;
  LUT3 w_display_g_2_s0 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(n1350_5) 
);
defparam w_display_g_2_s0.INIT=8'hAC;
  LUT3 w_display_g_1_s0 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(n1350_5) 
);
defparam w_display_g_1_s0.INIT=8'hAC;
  LUT3 w_display_g_0_s0 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(n1350_5) 
);
defparam w_display_g_0_s0.INIT=8'hAC;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(n1634_10),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n288_4),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n288_s0.INIT=16'h7000;
  LUT3 n360_s0 (
    .F(n360_3),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(n1350_5) 
);
defparam n360_s0.INIT=8'hAC;
  LUT3 n361_s0 (
    .F(n361_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(n1350_5) 
);
defparam n361_s0.INIT=8'hAC;
  LUT3 n362_s0 (
    .F(n362_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(n1350_5) 
);
defparam n362_s0.INIT=8'hCA;
  LUT3 n363_s0 (
    .F(n363_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(n1350_5) 
);
defparam n363_s0.INIT=8'hAC;
  LUT3 n364_s0 (
    .F(n364_3),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(n1350_5) 
);
defparam n364_s0.INIT=8'hCA;
  LUT3 n365_s0 (
    .F(n365_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(n1350_5) 
);
defparam n365_s0.INIT=8'hCA;
  LUT4 n366_s0 (
    .F(n366_3),
    .I0(n1350_5),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n360_3) 
);
defparam n366_s0.INIT=16'hFF40;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(ff_display_color256[0]),
    .I1(n367_4),
    .I2(n1350_5) 
);
defparam n367_s0.INIT=8'hAC;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(n1634_10),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_display_color_7_9),
    .I3(n1350_5) 
);
defparam ff_display_color_7_s3.INIT=16'hFF70;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(n1634_10),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n1350_5),
    .I3(ff_display_color_7_9) 
);
defparam n216_s2.INIT=16'h0700;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_29),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n197_s1 (
    .F(n197_5),
    .I0(n197_6),
    .I1(n197_7),
    .I2(n197_8),
    .I3(n197_9) 
);
defparam n197_s1.INIT=16'h4F70;
  LUT4 n196_s1 (
    .F(n196_5),
    .I0(n196_6),
    .I1(n197_7),
    .I2(n197_8),
    .I3(n196_7) 
);
defparam n196_s1.INIT=16'h4F70;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(w_4colors_mode),
    .I1(n195_6),
    .I2(n199_5),
    .I3(w_screen_mode_display_color[2]) 
);
defparam n195_s1.INIT=16'h1F11;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(w_4colors_mode),
    .I1(n194_6),
    .I2(n199_5),
    .I3(w_screen_mode_display_color[3]) 
);
defparam n194_s1.INIT=16'h1F11;
  LUT2 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_4colors_mode_s2.INIT=4'h1;
  LUT3 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[5]),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color[7]) 
);
defparam n127_s1.INIT=8'h01;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(reg_color0_opaque),
    .I1(w_screen_mode_display_color[0]),
    .I2(w_screen_mode_display_color[1]),
    .I3(w_screen_mode_display_color[2]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT3 n199_s2 (
    .F(n199_5),
    .I0(n197_7),
    .I1(n438_7),
    .I2(n197_8) 
);
defparam n199_s2.INIT=8'hB0;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n249_s1.INIT=8'h0E;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT2 n288_s1 (
    .F(n288_4),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n288_s1.INIT=4'h4;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n367_s1.INIT=8'hBC;
  LUT3 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam ff_display_color_7_s4.INIT=8'h01;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n438_7),
    .I3(w_4colors_mode) 
);
defparam n197_s2.INIT=16'h3533;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(n197_10),
    .I3(w_sprite_display_color_en) 
);
defparam n197_s3.INIT=16'hEF00;
  LUT3 n197_s4 (
    .F(n197_8),
    .I0(n197_7),
    .I1(n1350_5),
    .I2(ff_screen_h_in_active_12) 
);
defparam n197_s4.INIT=8'h0B;
  LUT4 n197_s5 (
    .F(n197_9),
    .I0(n438_7),
    .I1(w_screen_mode_display_color[0]),
    .I2(n197_11),
    .I3(n197_8) 
);
defparam n197_s5.INIT=16'h70CC;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n438_7),
    .I3(w_4colors_mode) 
);
defparam n196_s2.INIT=16'h3533;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n438_7),
    .I1(w_screen_mode_display_color[1]),
    .I2(n196_8),
    .I3(n197_8) 
);
defparam n196_s3.INIT=16'h70CC;
  LUT4 n195_s2 (
    .F(n195_6),
    .I0(n197_7),
    .I1(w_screen_mode_display_color[2]),
    .I2(n195_7),
    .I3(n197_8) 
);
defparam n195_s2.INIT=16'hB0BB;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(n197_7),
    .I1(w_screen_mode_display_color[3]),
    .I2(n194_7),
    .I3(n197_8) 
);
defparam n194_s2.INIT=16'hB0BB;
  LUT3 n197_s6 (
    .F(n197_10),
    .I0(w_sprite_display_color[1]),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color[3]) 
);
defparam n197_s6.INIT=8'h01;
  LUT4 n197_s7 (
    .F(n197_11),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(n177_3),
    .I3(n438_7) 
);
defparam n197_s7.INIT=16'hBB0F;
  LUT4 n196_s4 (
    .F(n196_8),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(n176_3),
    .I3(n438_7) 
);
defparam n196_s4.INIT=16'hBB0F;
  LUT4 n195_s3 (
    .F(n195_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_display_color[2]),
    .I3(n197_7) 
);
defparam n195_s3.INIT=16'h0FBB;
  LUT4 n194_s3 (
    .F(n194_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[3]),
    .I2(w_sprite_display_color[3]),
    .I3(n197_7) 
);
defparam n194_s3.INIT=16'h0FBB;
  LUT4 n240_s2 (
    .F(n240_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s2.INIT=16'h0100;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n197_7),
    .I1(n438_7),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n197_7),
    .I1(n438_7),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n197_7),
    .I1(n438_7),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s3 (
    .F(n199_7),
    .I0(n197_7),
    .I1(n438_7),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s3.INIT=16'h4F00;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n288_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n299_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n300_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n307_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n308_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n360_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n361_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n362_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n363_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n364_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n365_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n367_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_7),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_2),
    .I1(n168_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_2),
    .I1(n169_2),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_29),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  n878_20,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input n878_20;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n8_7;
wire n7_7;
wire n6_7;
wire n5_5;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s3 (
    .F(n8_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n8_s3.INIT=8'h78;
  LUT4 n7_s3 (
    .F(n7_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s3.INIT=16'h7F80;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n878_20) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n878_20),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_12770_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_12770_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_12770_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_we_even),
    .I2(ff_imem_n29_DOAL_G_0_14),
    .I3(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12770_DIAREG_G[22]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12770_DIAREG_G[21]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12770_DIAREG_G[20]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12770_DIAREG_G[19]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12770_DIAREG_G[18]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12770_DIAREG_G[17]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12770_DIAREG_G[16]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12770_DIAREG_G[15]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12770_DIAREG_G[14]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12770_DIAREG_G[13]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12770_DIAREG_G[12]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12770_DIAREG_G[11]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12770_DIAREG_G[10]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12770_DIAREG_G[9]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12770_DIAREG_G[8]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12770_DIAREG_G[7]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12770_DIAREG_G[6]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12770_DIAREG_G[5]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12770_DIAREG_G[4]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12770_DIAREG_G[3]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12770_DIAREG_G[2]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12770_DIAREG_G[1]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_12770_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12770_DIAREG_G[23]),
    .I2(ff_imem_12770_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_imem_n29_DOAL_G_0_16),
    .I1(ff_imem_n29_DOAL_G_0_17),
    .I2(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_address_even[1]),
    .I3(n86) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[5]),
    .I3(n82) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_address_even[3]),
    .I3(n84) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_REDUCAREG_G_s (
    .Q(ff_imem_12770_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_0_s (
    .Q(ff_imem_12770_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_1_s (
    .Q(ff_imem_12770_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_2_s (
    .Q(ff_imem_12770_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_3_s (
    .Q(ff_imem_12770_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_4_s (
    .Q(ff_imem_12770_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_5_s (
    .Q(ff_imem_12770_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_6_s (
    .Q(ff_imem_12770_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_7_s (
    .Q(ff_imem_12770_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_8_s (
    .Q(ff_imem_12770_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_9_s (
    .Q(ff_imem_12770_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_10_s (
    .Q(ff_imem_12770_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_11_s (
    .Q(ff_imem_12770_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_12_s (
    .Q(ff_imem_12770_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_13_s (
    .Q(ff_imem_12770_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_14_s (
    .Q(ff_imem_12770_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_15_s (
    .Q(ff_imem_12770_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_16_s (
    .Q(ff_imem_12770_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_17_s (
    .Q(ff_imem_12770_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_18_s (
    .Q(ff_imem_12770_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_19_s (
    .Q(ff_imem_12770_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_20_s (
    .Q(ff_imem_12770_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_21_s (
    .Q(ff_imem_12770_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_22_s (
    .Q(ff_imem_12770_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_12770_DIAREG_G_23_s (
    .Q(ff_imem_12770_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_12770_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_12770_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_12871_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_we_odd),
    .I2(ff_imem_n29_DOAL_G_0_14),
    .I3(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12770_DIAREG_G[22]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12770_DIAREG_G[21]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12770_DIAREG_G[20]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12770_DIAREG_G[19]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12770_DIAREG_G[18]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12770_DIAREG_G[17]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12770_DIAREG_G[16]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12770_DIAREG_G[15]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12770_DIAREG_G[14]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12770_DIAREG_G[13]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12770_DIAREG_G[12]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12770_DIAREG_G[11]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12770_DIAREG_G[10]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12770_DIAREG_G[9]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12770_DIAREG_G[8]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12770_DIAREG_G[7]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12770_DIAREG_G[6]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12770_DIAREG_G[5]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12770_DIAREG_G[4]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12770_DIAREG_G[3]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12770_DIAREG_G[2]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12770_DIAREG_G[1]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_12770_DIAREG_G[0]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12770_DIAREG_G[23]),
    .I2(ff_imem_12871_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_address_odd[3]),
    .I3(n95) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[6]),
    .I1(n92),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_imem_n29_DOAL_G_0_16),
    .I1(ff_imem_n29_DOAL_G_0_17),
    .I2(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[5]),
    .I3(n93) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_address_odd[7]),
    .I3(n91) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12871_REDUCAREG_G_s (
    .Q(ff_imem_12871_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_12770_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_12770_DIAREG_G(ff_imem_12770_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_12770_DIAREG_G(ff_imem_12770_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  n78_5,
  w_h_count_end_12,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_vs_end_7,
  w_vs_end_8,
  n62_9,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input n78_5;
input w_h_count_end_12;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output w_vs_end_7;
output w_vs_end_8;
output n62_9;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_hs_end;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_3_7;
wire ff_numerator_7_8;
wire ff_active_8;
wire n204_8;
wire n203_7;
wire n202_7;
wire n201_7;
wire n200_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n154_7;
wire n153_7;
wire n152_7;
wire n151_7;
wire n150_7;
wire n62_7;
wire n31_7;
wire w_hs_end_10;
wire w_hs_end_11;
wire w_vs_end_9;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_v_en_8;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire ff_x_position_r_9_10;
wire n203_8;
wire n201_8;
wire n156_8;
wire n155_8;
wire n153_8;
wire n152_8;
wire n150_8;
wire n62_8;
wire n62_10;
wire w_vs_end_10;
wire ff_h_en_12;
wire ff_x_position_r_9_11;
wire n201_9;
wire n200_10;
wire n31_10;
wire w_vs_end;
wire ff_hs_8;
wire n50_10;
wire ff_v_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 w_hs_end_s6 (
    .F(w_hs_end),
    .I0(w_h_count[3]),
    .I1(w_hs_end_10),
    .I2(w_h_count_end_13),
    .I3(w_hs_end_11) 
);
defparam w_hs_end_s6.INIT=16'h4000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[8]),
    .I1(ff_v_en_7),
    .I2(w_h_count_end),
    .I3(ff_v_en_8) 
);
defparam ff_v_en_s2.INIT=16'h4000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n78_5),
    .I2(w_vs_end_9) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_active),
    .I2(w_h_count[0]),
    .I3(ff_x_position_r_9_10) 
);
defparam ff_x_position_r_9_s3.INIT=16'hFF40;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_10) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_10),
    .I1(n31_7) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 n204_s3 (
    .F(n204_8),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r_9_10) 
);
defparam n204_s3.INIT=4'h1;
  LUT3 n203_s2 (
    .F(n203_7),
    .I0(ff_x_position_r_9_10),
    .I1(ff_numerator[4]),
    .I2(n203_8) 
);
defparam n203_s2.INIT=8'h41;
  LUT4 n202_s2 (
    .F(n202_7),
    .I0(n203_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[5]) 
);
defparam n202_s2.INIT=16'h0B04;
  LUT2 n201_s2 (
    .F(n201_7),
    .I0(n201_8),
    .I1(ff_x_position_r_9_10) 
);
defparam n201_s2.INIT=4'h1;
  LUT3 n200_s2 (
    .F(n200_7),
    .I0(ff_x_position_r_9_10),
    .I1(ff_numerator[7]),
    .I2(n200_10) 
);
defparam n200_s2.INIT=8'h14;
  LUT3 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r_9_10),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n158_s2.INIT=8'h14;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[2]) 
);
defparam n157_s2.INIT=16'h0708;
  LUT3 n156_s2 (
    .F(n156_7),
    .I0(ff_x_position_r_9_10),
    .I1(n156_8),
    .I2(ff_x_position_r[3]) 
);
defparam n156_s2.INIT=8'h14;
  LUT3 n155_s2 (
    .F(n155_7),
    .I0(ff_x_position_r_9_10),
    .I1(ff_x_position_r[4]),
    .I2(n155_8) 
);
defparam n155_s2.INIT=8'h14;
  LUT4 n154_s2 (
    .F(n154_7),
    .I0(ff_x_position_r[4]),
    .I1(n155_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[5]) 
);
defparam n154_s2.INIT=16'h0708;
  LUT3 n153_s2 (
    .F(n153_7),
    .I0(ff_x_position_r_9_10),
    .I1(n153_8),
    .I2(ff_x_position_r[6]) 
);
defparam n153_s2.INIT=8'h14;
  LUT3 n152_s2 (
    .F(n152_7),
    .I0(ff_x_position_r_9_10),
    .I1(ff_x_position_r[7]),
    .I2(n152_8) 
);
defparam n152_s2.INIT=8'h14;
  LUT4 n151_s2 (
    .F(n151_7),
    .I0(ff_x_position_r[7]),
    .I1(n152_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[8]) 
);
defparam n151_s2.INIT=16'h0708;
  LUT3 n150_s2 (
    .F(n150_7),
    .I0(ff_x_position_r_9_10),
    .I1(n150_8),
    .I2(ff_x_position_r[9]) 
);
defparam n150_s2.INIT=8'h14;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(n62_8),
    .I1(ff_v_en_8),
    .I2(n62_9),
    .I3(n62_10) 
);
defparam n62_s2.INIT=16'h7FFF;
  LUT4 n31_s2 (
    .F(n31_7),
    .I0(n31_10),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(ff_h_en_9) 
);
defparam n31_s2.INIT=16'h7FFF;
  LUT4 w_hs_end_s7 (
    .F(w_hs_end_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam w_hs_end_s7.INIT=16'h1000;
  LUT4 w_hs_end_s8 (
    .F(w_hs_end_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam w_hs_end_s8.INIT=16'h0100;
  LUT3 w_vs_end_s4 (
    .F(w_vs_end_7),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]) 
);
defparam w_vs_end_s4.INIT=8'h10;
  LUT2 w_vs_end_s5 (
    .F(w_vs_end_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_vs_end_s5.INIT=4'h8;
  LUT4 w_vs_end_s6 (
    .F(w_vs_end_9),
    .I0(w_v_count[5]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]),
    .I3(w_vs_end_10) 
);
defparam w_vs_end_s6.INIT=16'h0100;
  LUT4 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(ff_h_en_12),
    .I3(w_h_count[8]) 
);
defparam ff_h_en_s4.INIT=16'h1000;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_hs_end_11) 
);
defparam ff_h_en_s5.INIT=8'h80;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_12) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_vs_end_10),
    .I3(n62_10) 
);
defparam ff_v_en_s3.INIT=16'h6000;
  LUT2 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam ff_v_en_s4.INIT=4'h4;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT2 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[7]),
    .I1(n200_10) 
);
defparam ff_x_position_r_9_s4.INIT=4'h4;
  LUT4 ff_x_position_r_9_s5 (
    .F(ff_x_position_r_9_10),
    .I0(ff_x_position_r_9_11),
    .I1(w_h_count[0]),
    .I2(w_h_count_end_12),
    .I3(w_hs_end_11) 
);
defparam ff_x_position_r_9_s5.INIT=16'h8000;
  LUT3 n203_s3 (
    .F(n203_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n203_s3.INIT=8'h0E;
  LUT4 n201_s3 (
    .F(n201_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n201_9) 
);
defparam n201_s3.INIT=16'h3CF5;
  LUT3 n156_s3 (
    .F(n156_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n156_s3.INIT=8'h80;
  LUT4 n155_s3 (
    .F(n155_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n155_s3.INIT=16'h8000;
  LUT3 n153_s3 (
    .F(n153_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]),
    .I2(n155_8) 
);
defparam n153_s3.INIT=8'h80;
  LUT4 n152_s3 (
    .F(n152_8),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[5]),
    .I2(ff_x_position_r[4]),
    .I3(n155_8) 
);
defparam n152_s3.INIT=16'h8000;
  LUT3 n150_s3 (
    .F(n150_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n152_8) 
);
defparam n150_s3.INIT=8'h80;
  LUT2 n62_s3 (
    .F(n62_8),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]) 
);
defparam n62_s3.INIT=4'h4;
  LUT3 n62_s4 (
    .F(n62_9),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]) 
);
defparam n62_s4.INIT=8'h01;
  LUT3 n62_s5 (
    .F(n62_10),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]) 
);
defparam n62_s5.INIT=8'h01;
  LUT2 w_vs_end_s7 (
    .F(w_vs_end_10),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]) 
);
defparam w_vs_end_s7.INIT=4'h1;
  LUT3 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=8'h10;
  LUT4 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_11),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[6]),
    .I3(w_h_count[7]) 
);
defparam ff_x_position_r_9_s6.INIT=16'h4000;
  LUT2 n201_s4 (
    .F(n201_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n201_s4.INIT=4'h8;
  LUT4 n200_s4 (
    .F(n200_10),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam n200_s4.INIT=16'h007F;
  LUT4 n31_s4 (
    .F(n31_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[4]),
    .I2(w_h_count[3]),
    .I3(w_h_count[5]) 
);
defparam n31_s4.INIT=16'h1000;
  LUT4 w_vs_end_s8 (
    .F(w_vs_end),
    .I0(w_vs_end_7),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]),
    .I3(w_vs_end_9) 
);
defparam w_vs_end_s8.INIT=16'h8000;
  LUT4 ff_hs_s4 (
    .F(ff_hs_8),
    .I0(w_h_count_end_12),
    .I1(w_h_count_end_13),
    .I2(w_h_count_end_14),
    .I3(w_hs_end) 
);
defparam ff_hs_s4.INIT=16'hFF80;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n50_s4 (
    .F(n50_10),
    .I0(ff_h_en_10),
    .I1(ff_h_en),
    .I2(ff_h_en_9),
    .I3(ff_h_en_11) 
);
defparam n50_s4.INIT=16'h0ECC;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(w_vs_end),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n150_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n151_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n152_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n153_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n154_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n204_8),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n200_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n201_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n202_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n203_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n31_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(w_hs_end),
    .CLK(clk85m),
    .CE(ff_hs_8),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_h_en_s8 (
    .Q(ff_h_en),
    .D(n50_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s8.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  clk85m,
  n36_6,
  w_bus_write,
  w_bus_ioreq,
  w_bus_valid,
  ff_reset_n2_1,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_bus_vdp_rdata_en,
  n855_4,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_bus_write;
input w_bus_ioreq;
input w_bus_valid;
input ff_reset_n2_1;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [7:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_bus_vdp_rdata_en;
output n855_4;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_valid;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire n1638_4;
wire n1648_4;
wire n1803_5;
wire ff_vram_address_inc_9;
wire ff_vram_address_16_9;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire n309_11;
wire w_h_count_end_12;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n264_6;
wire n78_5;
wire w_screen_mode_vram_valid;
wire n1350_5;
wire n833_27;
wire ff_next_vram7_3_8;
wire n833_28;
wire ff_screen_h_in_active_12;
wire n1634_8;
wire n1634_10;
wire ff_vram_valid;
wire n317_8;
wire n438_7;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_7;
wire n878_20;
wire w_status_command_enable;
wire n1370_18;
wire n1370_19;
wire n1370_21;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n1554_5;
wire w_vram_address1_16_6;
wire w_4colors_mode;
wire w_4colors_mode_5;
wire n240_6;
wire w_vs_end_7;
wire w_vs_end_8;
wire n62_9;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_g;
wire [2:0] w_palette_b;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [8:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [9:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_enable(w_status_command_enable),
    .w_vram_address1_16_6(w_vram_address1_16_6),
    .n1177_7(n1177_7),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_valid(w_bus_valid),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n309_11(n309_11),
    .w_sprite_collision(w_sprite_collision),
    .n264_6(n264_6),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .ff_half_count(ff_half_count[8:0]),
    .w_register_write(w_register_write),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .n1638_4(n1638_4),
    .n1648_4(n1648_4),
    .n855_4(n855_4),
    .n1803_5(n1803_5),
    .ff_vram_address_inc_9(ff_vram_address_inc_9),
    .ff_vram_address_16_9(ff_vram_address_16_9),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_vs_end_8(w_vs_end_8),
    .w_vs_end_7(w_vs_end_7),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n62_9(n62_9),
    .w_4colors_mode(w_4colors_mode),
    .reg_display_on(reg_display_on),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n1370_21(n1370_21),
    .ff_vram_address_16_9(ff_vram_address_16_9),
    .n1370_18(n1370_18),
    .reg_left_mask(reg_left_mask),
    .n1370_19(n1370_19),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n240_6(n240_6),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1803_5(n1803_5),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .n309_11(n309_11),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n264_6(n264_6),
    .n78_5(n78_5),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .n1350_5(n1350_5),
    .n833_27(n833_27),
    .ff_next_vram7_3_8(ff_next_vram7_3_8),
    .n833_28(n833_28),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .n1634_8(n1634_8),
    .n1634_10(n1634_10),
    .ff_vram_valid(ff_vram_valid),
    .n317_8(n317_8),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .n878_20(n878_20),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[8:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1350_5(n1350_5),
    .n1648_4(n1648_4),
    .n1638_4(n1638_4),
    .w_register_write(w_register_write),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n833_27(n833_27),
    .ff_next_vram7_3_8(ff_next_vram7_3_8),
    .n1634_8(n1634_8),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_4colors_mode(w_4colors_mode),
    .n833_28(n833_28),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n1554_5(n1554_5),
    .ff_vram_valid(ff_vram_valid),
    .n317_8(n317_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_command_enable(w_status_command_enable),
    .n1370_18(n1370_18),
    .n1370_19(n1370_19),
    .n1370_21(n1370_21),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_vram_address_inc_9(ff_vram_address_inc_9),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .n833_27(n833_27),
    .ff_vram_valid(ff_vram_valid),
    .n317_8(n317_8),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .ff_vram_refresh(ff_vram_refresh),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n1554_5(n1554_5),
    .w_vram_address1_16_6(w_vram_address1_16_6),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1350_5(n1350_5),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n1634_10(n1634_10),
    .w_palette_valid(w_palette_valid),
    .reg_color0_opaque(reg_color0_opaque),
    .n438_7(n438_7),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n240_6(n240_6),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .n878_20(n878_20),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .n78_5(n78_5),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_vs_end_7(w_vs_end_7),
    .w_vs_end_8(w_vs_end_8),
    .n62_9(n62_9),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
omn7QsdOyu0YlxKkODg8/iYnCRSEvw67BSz6r/qyyXcYXYUNnWPhUh5jYiSm8kzs7Yr/sZA9/76f
WpWVi0No5VyiJ3s4iJesU+3qZLkx2gK83tvbCDsxQpdbvpIA7kBa23VsuajIv/BfmBa6/YFo6OGp
cv8MHbG3K47dla3R1O/IsCmWQL8r9uc3luiEf/mkxBPyyep8ykMW9goroQEOKoOKMy7LODH99idy
26s6CufovPTO7GVEXdkUWEBbTT7pO6mBo82nHE+jPKJ7qYebefcLwtrro78vMMDduGJumPwgcgg+
e+Xk2c47UPfgZ3hCNEG8IkbE9y0/KiJJIcOv/w==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
uO3RjUypdV7p49Fkxcvr5BSQq+f6RSm+PxYP1DdoXSGQoNFtprcJsNFMIC4M0Q5IKZ0uHwfiIytl
46xE5HBi0U4vzEhZZn5sk5OwP/X6Tc17KdVBrc8wGrCvWtv22IMR2Y/4nCf6wrCCOycrPJQS0JJU
4a+HYfWMzv9ciQjO1pRam9xuylkcK+CWGXsQyU8zXWpRadY1WMIl1HgerrvGSUl3DV7kFneTh2qz
BAVEPzLTct5n7ciRNVNDkdKop0cQgUyXEhxIb3WarcM11182dwpWOLREqFKk928PuSi3uBP8yp8J
H96x0k/WnyKN4KCTVrXQZHz/Z3YkIYpNp+dcyoCvTvxYnvWADnJ1kXaK+VQ/uSng4aV8km9YbQex
5/z7FdCjHb4xL4NZYWI4gecVZjkp7b048s4dcqGhyupQL6Unh3jaKlpKdHgfk5AOq4/mzYCdCB1U
mZH5eCeX17G9wDGiaw5MHotWnLw/ZrGSb+grmA6Dnxzhz8QI9hk1ALDM4j1caemvM4w5wCIIM5iv
O0DJbr9Fg4niTRTw9goGZ9UeAgQSDsuIgmSayAZ2e6WTkIr9iC0GHu0SA5y5qH7ykPt3nDh+oy49
R0ZzMAloqYt6snHMU6XjNxGDMgFiEGN2C+JJ5pca+GD8Y0zXjcFxnb7N/HS9GZJ26Jm/Xxq9kAJm
c2S2JyVZ1fIchfxfQqmCkm3N9TdfuthQnHTpCZzuEB1Gt9G/cVjoqRxI80Crdhl2bKf3qQ4c753W
JuiyjNV+QNbe31y+gXQeh/6VQUaLL7Tn2tiQ641dcfcddmdw1/pJY3TQA7kvxW93QEW1EzgC3rnr
XDAHPniyPkFLGFMnqBo2fVz7kyGPo1l2R/Su2xIupfViiHA97xyR8B+TlZaoJ5/PQGPT1Y3VYJK3
PY31W6on8yNq2+jFxlvxjea0d49Pdt4WprCD56CcLvOcXQmOA/dWpVwpYicelsdkGGwovoWoljOU
e5jy9Z1HUS9n4TRIX/+bruXODvzqAOfcgOHc/7FWwphfypPjNUl6DeBp/Y2C+bCBvm0BS1tqcXUF
yIh/sSjEEm2Kds7WfM8QeyFHLK8Vdj0cUc70VEed/r9aZr5pa1d7A/jIDl1tdXMFMMz/3is9pU0o
vUZ0R4EzjtAS7po0qdis07xTrJEeytAB2N50lrqjrlA2iNC0/GpR1x7STryAsyTf1ha6AAkf0Zea
SIZBfEIqMJ8CYS2mHwqmH2xH9EKxp8SznzxGlS6kn8lG29Ye/FuVF1Pb+lrROr2cr0S489x1mDR7
QVM5774UHJpFDeNYrW6TL0aU7KBRkgbDyXVRRw0ilmzBpt2eKeVmciQ8q5CW9VkmP7vX+DsxmcSJ
bzgLsUah/4GNpA71e9zSehYKW3rcTNMXJkOLbZjn1hoCQZ/Y05sWiz7ss4ejS4JrDZ0OlqLZm1wM
6knBCxtKZ0NT68TGHaWmC7qsYC/gXBFUzV+qJ+LIbJjwUz4t9YRZrNSR3Os7BpNRTCbrRmMiJUQ8
RE2y5DBUDdFdOGt6FoS/aj5Vy71E0E7bUqHyYnPC5IRdUI5sd3IE3aL6GiCivPTi3pxRtDYNwXGG
YLHTDZ+ocOpC4juWwXEG1/SyzLz3vIpPU+D3fFdKyV33rofc/LtxeOKy605APG6VAiz3/vtXnVyh
PNnOWcI0tfz/zISKrTxOaSsAgYJRsUB6JqJZbIDEyN0Zl67N+8vxpJqv/vztWrrhOgB8bK/RLZPa
7r3nWrhzqD81/38LWeUbNb6U652pNqDd2pRpUQsyjxm8i1tgqDHNuzytP6iDGIrKQMBmY2XQ9hRj
hdLdmLG8oLndH1L61+CF7uL9iu6a9kOetYK6JKTfpXp/WzLFOT/HEwxj9V3OL65hYfzgIyOTnETW
HyudMpNTK0xnXWxKN3gFTqaJDzQUxoph/46btymv7bdofvr9m44/xDywpgO7gwBIVc9IfR8ZjtwX
r/rCCgNt7sTqMC3Tjn4uwiICCmoyHQlhXxdPU0JrnUDLkOsnjxLNUuH0QfGsudzFZ+jrHqT+MMu6
mJ02d0Avb2txsua99mMG8m8+Qg1aHnPpWnIvS45baFrvFWh5orK2GugCsL7noU30YFzDwlRaevVp
rspY5PXJ64mhs2ZGkzx+pxYO/6G9Wum+06U5Z7zWPHokYTFfKn5yBQlAmGaVDct+jqiS8l6kU4IO
3V9MOtHf5gLrEKOK3rVF/HQl8pboxaoeeWdVUEpqiZ5vJlGPQ2WgVh9+Uyw2T1M7TKKanN3qAHUO
ghJVHgK6B6+Jucu1absq/K05eLX2MfX3ZJiSvcS3aITXe1zt5T+dcSHeAWXNy7kyDwVIjtWANkYV
woToabYq47lclITzDZmIq1wcdXdtIbmZazdC3FystmdgTHx5qCExxbvXXeQHzLb4E0Ce5fZprQS5
kzYZAqMdmPvDypdexddFEbQOAlZkxS3WxyMLpUlt5pzu75LoMoR3okqON8YFHjiYYHCnfRGKBpJM
DeCgdd0Dg9THwum1RNleBFH1cpGYALTpRYg8zAWz13/ynJPwBnFPdnM7daFumNOkBAQIzREV+u1H
ziIfpI8ILHOm0OY6Xn8wTnMK3l7SiMlNStItxs4UgTEo/LMorAJbrewaStCHnolWBgK1k8sxzh5b
Z5rDQpba5E7euqFsTHK1fabXcjC8k1uC1EO6HExu1LJIz4MRXRXQbma8CLk7oX1j+Urnjq9AMApZ
gupBtNwa1faH5mL2sSlnA9uK1jM9vjwLZuh4zNp1zUcFWbEFcBy5rn7bdCdW9/ls+w+XgTWn/BwY
PmqRY7yo6exUK6H9xT2f5B0AGVxwIEsemJOLk3MnqAN83cVvl5Ae9h6DFs2bCvQQXyl0JaEKG0pr
xknpaZ/0CdVHoB+omECG6z9mrikVaQnqI9D1VtuCsqXRsNT9pUTo4DsXPWO4HFmVruhB56HQegCc
DRjmSV+t8z739wrfYI5SDKMXzBliPE9wSGqCwHOYC+tjgD0QRcBRdmqHV1tgXSvVh5nMv5rzzw/l
/c68J0B8RrOgMT+EDFNpvu/n2RJPjJCotQeg/TAr281hTppm6PHQ6rcdY9I4MbYYGsy9V6FegYap
G1ys4bjBiXiWMZxNJ0MOz/n+qCEmGRVxGMmn1VSuiYhOe4j6KS262y2qs63NYhHWQ0dB6LRSDJ5s
zHxFqQq0qr/vn/H+QcbKlemS7hCNoSVD5+9FQqb4JeIbt/OsXAJNF7E6bDwmy6ijT4w3DZwVlq9U
IcGZ97GNoZMxIqirtF2DKTIcvgKiV+veJWyjB6Ab+Wt78D1Vr+c+D/RrJjgHCSeD7b5hKRgYAksF
6xEb2DarQIS1bi7q87KA963cQJgu5NxNDoO/RBfVixkOxhRecUQXjHFoNAi+Jw+B/54kNwhXwyRt
xpbZgy8x1qHayLekzuJ+zlFATVoAZGnsI/Qy/dHoddGsitbrgWu4prQf1Bnqak278CIvtnoqRAJA
aIOsw9mj1MREJMBjX0mOAkANR4nbHBdIKVTJ4dnc0hNAVSwCY5xHyceo+NBub0sV5lDshAev3YKA
V3w2GBqSpuQgW9ceqUaa1T/9zT2r6jGz/hN63CCR5Vzpw3DfrgSh9sOH1oDYe3rPGGWhzIyc+M7y
c16vCyv/mN5iBiAaz10kqTuo6D7PWoGj8Echx1CiiKJiAl/24GVQa7wtjmAJ187kZJHd/+JUm+F1
u33lYUXquNT2Zb2mMKxiIRzbVMdN9V5JeBx8IbGyPNNHD9IWXP2SuP/QfJimn73qPZuU2GAjzOSy
gIS5mNPR+rm6Kuck0tq/GhKaOLffmoHvTJUskAweahQyqCriBlkcI84tRzh1aMUyNliyyLTzW7kS
IqkUzPBbMex7dAHUzb7b1yKpd+tKX8PQKK/T8B50wJX3DdXlfoPMsLtPmNAJTh47Jt5icamIuOE2
djmAuj6XpM/I7SZdn9AowjIaYblVY12o2dRUG6y6s6+TIVRsmeUQmrlUbHSM+Ag6N74eK8EJkC4C
qBJMfJRkZ4Vx+4czDbda6aYtn5s3BQLWm9jvyYAI9uNCcTw0tQhPZSfMo5DkmqcdXzGnrh/cezeo
Zp/CYF31VoQM9/jLEnznU+Jk2LkzJsWH20U4/jyyRhW5WIq45GHm/k4AcRklQE6xSDScT3RJr3lc
cBhY+7/cU9kW/9r6BpySNRIeaZpTnz3WXYEKBY2HHes+HZDGf+CrbBgyJIjMkbJ4eiF3rXnT+auo
tKPXu+Tf831MkeQ1Bav6ZhOceOSZVXMzAYeDtEbWHAt7R3ciqE5r5IFhAQe3L5yXY5LeON3OOL+s
9NNmuFoFEqUJrlV2Dw9dSzGJDpVpSXjHmo9XBVYOg1EigZgtywvKSj86ljsDHV4F+qrLN//riCpZ
L74YxYS72zMaTm1+p/0NH49SRA6KQV0Rgymh4l8vQrK782OnACoYy1mJorjqwAEo2JjSYHvBUtRz
WTA4JRkpCD0XlEkrM7Mf8D7qMbGMxVycaPydDe3Xff7DihKfRU+LAvwz838CtUcFPD2HAN0S9jU8
Xbzi/gFveaWgY0GCCmHvP8zbXz7xAuXlNeR3YavvKK63SfLfwowzGEtU0vNrVL88Sg4PajFvSvTU
eaT/ahgG8GjU9O3qyi3KnQJk1hmcxUxewesxJqmluwyvR8K+E25jI7rw6FGswL8lK5iNM58MZL2I
6jVfSveQF+NNyFBG8s/oCfKFfaYYUPVsL2IaRrebIbRJ2NqNMWUlzDdVmDxhz+FHxISmKN806NVr
x/zL4Xsgkpxt+2zdv+RQ+QEyzjmHdblJcr6Rck3jWfNLfOfKfgd0SHOJJQmg2AZ2Kt8hmB0D+2xa
quNXNCITRIdNBgmTIR0ss28iaGqfFvN7VpokQrJl+Kyoufjm63FIgxpLD/jyuV7z4yds9rBLKPbI
F95QFMJlpFglR+20ioHeB1serKItCgYp+es7awF8PawWvYNXwdiagUQxuQ062LfefY1TPSzVP4DN
XK8yCmovWbawapfFTEDDNL6KEoHIW/0OnCPiD0MyayH/1iT98Sguetp/EbS0X+e9z+u5LOc2vVBa
CB9ukMEZFu6iteYX5tpoFQ+yODz0ZNetDJYJINl9HhX5ldaq1TES+/wmm0Q41gpJx+W12v5RrtP8
0DvP5FS+XN2O+qwFCZ3ObSQdC6XyV233n3SMGsux6xCA7fhAKVjTJhq7bsVrgl+xgHCzzE25/AhY
/uJMuBcWx8s7GNZ81dizpxL8eLxUS5ouw7pzvUStWSFbMoZk+gSKeNRcpshu8otS92fBwl4EG12q
NT22N86VJ7rFHzbBfaRK1IZERwVFJyOr+PSYPGdcrqcTxU9HBPQ41PW2k82bOjvRHtOmz+ciNvCi
2yBoj5BR1UXk/Q9Ut/Mswm2PZUSI/17mHg6NlqnPlBLohMwM71z0odKAng36hKHxGZp7yvyJGSvH
Rul6e28XcuRH4FWDkV2Nj9sHhc89LoVmYNEDOdPgfZK8TrWFuGdzMP9D3Y9W+iE79IQAZzHgIAPs
V/4tUH19M4gFxH2d3ca1ZRdMTt517BbbiXyxTmpcEmubSbeAtr/TzlsnDA8Xsz+jQ0IJnbKGY7Wb
hQ3QV0voyYwRiwcTTop5OMHZMP4crnypz5lysOWYFHusohPV92pyTL9XZc0tSKbxKYYxVixXzsPF
xQyOBGSp1rjB0E3xiC8E+5mhsk30gU8IXjoXF4l07qXeU4VsC7oSQ942mIUsX2PgriuYT4mzDedp
LtK4YE/Ja8TpMcRwR6znd4I3NbUKgJ/XlsCxi5Gm/gJtT3jc5MKZKhSs9+hwsP9zhGvgPHstBd1x
iYJpfIMOmfNQjo1Iagyrv/0oXQK1pNg/amTdt1KcEB9uIr5li0Y47e0NgZDwmEHZ36wiBHVgvQzS
E4vyJhStr9/FqdNByimEhEJynoGDNdvldEGnu1FJbMzGRNfP8DsgjUZrVOr9OvMKIfNyhXwsLXNh
Evf+BrZ1G7DCm5pELbug42YOTdKWpZlAXopawL0CMbfSeLYcap+DDfswQRMRa9SNLQ4ByBxPNDho
g9nbb3NjjrrHRe34XfWjdmkvoHv29eaZF8M70vBsOTNkoqwrxcSuxr9Gtly/aNE3FUhiDPehP2eG
cHFKlGJvi4W7XtQAf4ecNofIyyTFiVHucBY51m0ulsIu1ywCW4zFMHZ3QzzQMn/saepvi3yZksf3
QuquhF8mjfZuh5JD7Sxb2qcWQeSTR6gf72/6caJewXsFfNpwPi76Cay/oW0XLSfUDcbRhiP2Cgd7
tDucf5we5YNo/4O38KAKg40jFKoJMyF5lv3DEyGkgd3NlTAPUhmA1JCQALcXpP4mSyf3QINZ+iX2
1NYwaN4IbcII7WmsnZ+kr4GYzaGN1zaI6HLw2dcgWzvqVzDJnTsM1EOAQFWeHx18p8wSosmoGl8V
YjKl+O/o/R547wbFwoa02141NR4yhH44u4hcM6QZiyNx6O9vcZFr4R2ct6J5ff7NVFSW9CPDLVlW
OH5ZGxHhXn0sTenaxFIF6JIoEG5bweYmUGwbA+Nqw2pq2detxJ/V3fa5RmvEovKqG899FNHu2UzH
hI1BxuroTnL58lvOV5tNdg32biU+8gx+AWgVhOOkHPzv6aw/Tj6aDwZE6P22fyt5zagOxCMulysI
Y+9+Z0oE5A52XR8FH2YdDdicf/vHQWJJwOl5ia2be9EtRxR8a/h71Q25iTCpxr6aDY2FfNChNq+E
2fUoPLjTP54NRtgMc6oHBlzplqVLGVxq9fTp90UBHImqnfd7qrPIViodATfKDrOoGJF6EvwcdKhc
fTwWANTJl2vFovpMcCoQG+Ijzj7xhiKArGFHvwHwqwS0lUhh+vO3TIKVSKiAx1a1d97JO2I9mObv
gBKTVruJ5ztLsocuEp7n4Zx6j5hYzU6L/2KMSRMR9AaCILQtTz+F6t4NXiCqMgEMhiIdQwFdK6nW
GSvJAe8OiSq5xjXdEQLnOF5+CwNn1lGGkMNGTJgKUY3J0GuUTehsK/EzM0vDmdfDfeQAquPyYRu6
4a8BTIIWy5FoYJg15CgAqlIBwnuq1tU5d5YavF/t++ENfbmasSTK0RuK2INyIk/RWzLBRWPlsRbp
/XCftScstUG3KZglrJul65TarwK3fKLOB7XrKS6F+Q/XjIWZbSVWFbKRwvMEco5RUkCNKGaewkTy
6eiqeTqS3RS8fO8EdSSTgUx0o8i6F8V9L4Teuwit6eVUqWONsFrjvKd3Gl+Yr6yuNx2ah9txWwRO
jqdwGDWFyUBZfGtoPmspldLhqsJC7DG9ndmsF5JGL6LXai3PwAQMQ0ffeoJ6LfOo7CQarEH4Wqbp
2v8zBSuWjX2ndY41hfcW+qWelFchTFmWsJIJZOlXViR6GkFw5DqNJxAuzb9iM7z9rVSECCZNaNsI
oZr73vmo/MNdtzJwcaWHHjR+QhGGGG4+7m1eHQYfYxVEQp9aTj/P5excev/iLKTfbtBMNF2VEjNp
1Ker9ArHjXxzDzrjN0tE4ZNJCSUPY5vSGXOk3ktncIXT3EDF2gkFtiGzqJal++jpvFkkbtwQZ/u3
wwJ8xBh9yMPdpvkJ7OWwPwZelYQy2sSAhf8XYD+42qWKOEOdgnPOYh44+MiDtqnh0O04IOoL4rLr
nGASaGctuXyptp+ocx/G/Y4jzhsYICRA6edoE+/8k+2ZwukfUuhphzMx2CHjWaCcugDCT0tfDe1g
9hiv/j7p7wA8wlMg9zqcWK8T7y5EIYVFe3W/6mM91/ZoVEXoJjNVgQZRIux1gEChM9z3Sn83pPyL
KEGHRakKjw0gIJWyZduLWPUT5O1cQnDvADwSgnTy0NTNw9i+3qqXG058i62+UYc9ZjF+E5vOzagS
ctPD8CPucknGRB6ds5cwKRfFM40n4xAhvyPWQ4MnH2MrCUd00GkxHMRDISOROZigd4SoFgBnONdB
Vr5Kx3zpET26tnTTUi5Gx2PWjWkb2tN8Q+kP1FdECiafnWpNs3/NA1imwT84mqC/KOhrTRUAtTnE
eeRpzV30sdCJBudXOjVjLOWk+4o2Xhy3nL9rOZhzFehUTtliMWkvWjWOpTS187rydtJVxh4Tvtrb
LSzqMdfT34HcHzSAn82R1FWkjTPtzfDNhK7C6bZvuGFO2ALo0nqMCLFSvs1V1EsbJI2Dg/fb6hBD
4m0XLh4EvTOEVGdlwyU12LNw9VlZePdu2igUUdy/qwKRSZLSwjxg0eq0FbbFJHCl8gRPUP2jpPOd
CiCLkFRLkP/ixROv3Pm4zciPYKDUff1Xtf9TmcfdeKNPust6ZqcqIy58WhHRoJh9bn0gMQKLpq7h
NkgA+Wi2a0Q+VxQjroKkYZUDIxhnvNOPbEYPaHcTCqEjw/ewYUymwsmG/NbNVbDyvDZJJQPcrpt6
0aXUNc2Mx41GCGIVkC01FRkRIEc8hpCRJ/hcjzd4XPzS/Etwi/sSfMc86pD/1uIIwvfil9hIsRcI
bBdJZgYdkC2pgmQ9dTRxKg3mBLXHJJHX9ifhxsI2kd7clilj0h4l/eipReTk/5BgFZy0LEM+AqiB
bF40ZvTy3nAiYvZrHo8fp3VOA4+5Y/dk6nQWyX7F0cKDsQHRLoX8wZjoWzWkLWm06F0A3ONv8xH2
lVw/ROMZrw58ZBpN4J5rjLEWg25+kUM927pID7148KmtyjPWPQLoI+ACEannQ3BwWxgDz0wjH7hj
C7guG/PuC0K2bH5ml45qTZ0JdnojSCKDmvaMT6ygoiSuOPaYyemqBs5UFvAqmWpYMCVrwJtjc0Fj
+/hwT0PJcpyRZVO1Ada/jD6TFGxyQ75X12LHHVYa5tscnFM+r8utVM4k2BsyzWBK5T/QBlpxJ0/L
NRpfOvWJwXuU7apPgIFqIBTuJJHFpOp+kIv2wijCTtFTvRFKWZm01zXrKm/pVFfwkGPABdV5xqrV
82ZNKWumiRKiMCK//Dop3TdB5qTn99KRuZoJRbh0e/RhwO3TxgRcjFKYN7xOElqsZ+FoBdQwAXsg
Onu0Bfw7HB8fi3qHdL9rjZuXOM0MVRqS6bUvVoMOyhFEb5aR1ApD7WjezdPtsbDYaZDcgzdQeth3
DyUEsQfjEwgk+XxxK3KpKEoZKFNrouBGcdY2YBCnVcQH75lhkmRS6wqZAuu8thiivufMrs8tZh05
bt2L6juE+437DRTKO8+t0IEuKPleKf8D1ybSLDckedv7jFOeB9+RifdEGLlqIdVIBUj175YL0H+e
0GD1R5un27qQqIX99Ts8Uf7NoECIbLk+QRJtr6KBs55N84p1PDLtbQNWNwy7N9APUgOBd36+rv0n
cYk0jreK1fZy+BAyrChbQH4ZUqITOC7Mtz6KxUXN6sbgd1gF+6XLGgioDAKYBLoz25+JDIrFZVbj
E5xCPlBSlEDixtgh3DzBA5xHTe5NXnadFIkmWK3zzMGSZN+WNUs7e8eGskGzZqOm/q9wb+Dz6isc
xIjwF2JERR8KtJy9tc6bou2olx77AgQaqgzH0VRSD0yoeGZ0HHlUTQopbOd/KjamO4R9EfKFGnn7
l75s4nLZ1hfwYsIOiNhG0xeEN+rENZqHnFFpzlifIaiWab4oYI11ludvhlogI+KxErsClLDiUjBe
quyXM0nSF9KjjeZFDNdDvgQXoablBbWXkWzaCbsqjXHX/1YQ2q+3RMQVfSicm7b9Dc6s1dIXA/7p
wm7fWCiDf0gdIifWT22YEFgHkkGek3cqA+HxxRLwMBWx/Dtm7lbUt9ninrubGOfnT9lRAT0o3MY2
/y0r+flU5buh/9MZy2C7Jkft+romsUL2mw2tFSHo7HPiZ7MPfUgL7WheKNqd6GWCVNwRNMW0YEdp
c0HcOtXg4Mp6plaFc2c0IX8hS4/ue/ekyRhGUIxgdOxtJ4MyIg9HV1t26lUmeY+AHRoipXG5rcZd
S21r5wem3SFJrpiY/gb4uYSrN5cI+TiCm+rXpem7PTH1bDOrFSa8eiDKmsoYElb5/qslDZFVdCUk
/FMoJeqn5hrKhUD6O7FnDvk7Zx8Ywz5Ol7v9eI73EecccV1HApuaX4QergUKenoAwN0kr9vOY8vt
V69RyFnEzKRqCWqvV+h0gQDNmXv7o6W+E2A+MiUYciFA2IQgWQ7mN1lW3/rKK/KQyc2C+Sm8PCcS
dfjDpy5wrpDfOi/U/1PzgRzfEv2F1ZLvGAxtaSBbNaS2TlwX6Bpg23uOkbr/DQN8GvCjLclvVpNE
7jQzG407nDpUCUt+5eKvMyHWU3WaCj/e9qNApRsCJhNA/j/9px2xBvuvAR71xNp3E4jQ2B+Qzwkz
rJY4vMR1eEQ4Abpr68Y7N6WtX8PomSIEXEjkxNwDX4aH+mer1U1ceZxqdWYFKz9+Xq9mhjubmmjz
sOZ94n5QDISkiyTtgU7rQ0y9jZ7/UWRA6HUDCgwmKMSOrjvhVSSRA3ZY5LOM/2hHBZZeHkN9U5/i
QlTjFkalKEsAqkEC7jFpFBZNjjeKjwK2/Udll6XiqWqqK6aviLOpqU3IQKLpwnzrfm5g6sWKaZvz
WtNex34A6qLv6mqZxQ12OVTWT+tHn6FH3ZbAFNTZtAZIymK4NwsoASNfi+ZNf5ADTCBFmDbPmhxP
N/Kz9IGU8bTMnU0kvSKaIVSJkBQzVV1s4y+MLcd2hPHo4iC2/Waxs/k9KqLM/en+C+V0jDaz8E36
q9BEoBrF5gSLeJqvxLS7ykZCCVkfxYYRC87dFdn9B5HYo2zp1BOJDcjZPkfPy19LG2WQV6m744gr
fX4NqS2YXtpDfLNnempIY/mC0KRbKWSn0xqJIQFmVi5bn4Vwd56VVTVWTStdjUFLh3X9rowwbrf8
IYRbiFJ1Iu7ouSgqEe+/IxK/2U7FmS8Tr5XItYuJ3+TSGNiJu0aATXAdJQtKa/fzQ8ZEvOCDE8MM
UHJmPMutDKinFgxpFFQ2ONFT8LyYxoIB02QjHIHC6HPK12/qNXOt4ecTsrJK5jNtSO3ldDbv/4MG
VkiNbtan+klFxenZsOsTjm1VxvMN9dhKBfNLX1oXaqiT4fuWibudVx+1a5sszql7cZV+Wvmlhv+u
Vz+mL/2BLOfdrDIddpX5Ra8aNVgO7/0HC7Qu67Dw9MvP1YbPeY4JZenphkjHYRi1Ho1Zt/bmjfVn
xLSBHMylenXqYjToLchNn5mRiNFVGzn3Nt/0aHrmFYuMx2kZz/5qn0IXcRl4RChc76vZ71IE8lWN
S4Mqk7xSnMeRH4QpMsSzHJXdcZdcGDVxSEPTNrt56AlQp4Hu3an4dZ20K00xHuzbVXLmg/kDg26A
97gRYdIKKQHrQpVV+72jnhl2YXuBW6inzMUEBSIokk14otyPoyMtsZRZUSflPvy4gFXqCP9vhWW8
kmNorgXOiLojxXrYCZ1W1YFhp4WxMyH9seQb7eax+keORLMbaqkUpQpVxW/Vxd7zva3gi8zOmMfM
zogKL40HQy1Ghx7yQMS27V5cQTvzf65jR/VWN7f3CGYIXK5q14iDu+BcO1HV+RdeRCaRPfzU6z36
2hp7vYfeOG1kHHNrFN8bvfXgIXIfSELE5cRUP06tU6xzLXYqcIB7Qijcra/240XJgmnqmcBixILk
B0bRBsZdFyTbBstesxd/CkxtfgCb0hNsAxVsp4EjvdEnf5ZwEHmP+rcCLCPNaQrwCPSr1oJOkY2y
yrylxzwMWg2kTLD/+jI2sP2Lh1l1AESXSyHjwXLHNl8br6Lb/QhuPhf3DvQ23CHMybjyMgtUdD/O
oGk/NbjtzHXd9g3XId+hwAOl8aY8H+hw7kxaTqGabUsLzpuHsy/WwkcFLIV9vuyCbm/NC6AsIRH3
Q46a59/Uk1jDvcf45btJmymftnusywbBFfIp+zC3REul9PHN8GFt/BDEM9POgQkRJuk4IjsM5OhD
NFiM94fHlX9a2p3GoRtuhzGZGFIYFdDkIfRCMgVdlPRszi3LAXcJzgi3Ztsur4NN/WJnaDbcDWWf
AOMHhyCpE5pkGXdCjowKMRaDwtG39lAmFwOF1ibHvYisiGGaOP19eDorQ0h0WsfzLZe3ZupJ9AqJ
SHaqURQClwEuxEs9zLUTC0YPqCe7BE4IqZ6PBjfNyicrMOGQbAiieIIN+vS0bvH6gDioNC6g4IeG
V7geqWHoLY0oE8dRWCWbqnWVgg/IJN2gO37erGgsYQjzLA/Mm5IanT2Rm3rw+PAJe62rxyrmJ8k/
aJKMD3G/u2oepNIe+sHJtmgZvmgiFUfa8F1fMcTlq9VCBf3l4lTvFHPm+IQ5zDrIfyLTsauRIvRN
wNWfqyixxaS0ckU9IOyf0oOVi41kC9mEFeHZqi1uX88laaIoiVXokXTSeiXo/IY3G3HNZUUGeHfS
uFQKZ7NWh4HNY/H8V/vYT9Uury22qORsPp6Cf2tPv9WDglfMrAM2R6BMqZ1xccIfioVzUS9co8ts
Vue7iMmsu3yOmhKk7mrZWzwyFhF5TI4ccvqTweaxHzXf1D0hqxn1AaYZsl6TDtDXxxd6ga5SbJBO
iF4vIj0QSESoyfUNqcqfYYAE4jSGqW+vM1MB3LKQbKAAj11DDH98FmFMCLMNcQJvlq4DUKZYI8RR
DgUrnyEFlQWZRB3VvYNy6NpNJOnlR8+Dfqv7JI/qKKAn6lzmbv26AfPRHo4/rynTZzg6Xr2fCo9W
XNpKO5qnKrBrbTDS9Zro1DVmPrvzo/llfZnc/6oFHcUQI6b77enNSIXrHFW2JdyWTZk4KdtIuE6R
ZFA4Rbi1srh/Xu4QUCjEISLbyFc4+P5i9MVCXXzBSdDO7mzoXVNBDlCbhgZ7NAVOCj0kJyy3fQFG
QgzObdOF6nHJ9wUqOUc3ju8qVwkKuOiU+C7HhLwxe4kb6sBq4kBg9ERM6cn7dzOBHXfgzVzVUmGy
aYGoBkBiFv552uGq69cQBoRJQrJ5o9GA7tfRUTqGJiAduuh3WgtjTFQI4QDIKLbrQPTYs2QWqyAH
JF+h9v2Ms5CIJsmQG6XnJ1nj7BmhghzN9wMqkVBLHuES43ALw9FVtyvU9BN+T8Pigb0dZoTSzkZb
nxPjCo8XJUtkkgvn3GLkb4pRCLei3Lil0zpEkw1o0d/vy25P/EhY1rMAXnvkdvvwrdSvkbMnqggl
JOeGF0gu/x3OyGX3e7TTb66qDPhkYwYSdfsoervhzIn/yBs0Wn2WCzIFnJtNn1CcqC+XhcuCTD3L
FX2v7xQtKRSJKK9rzRSDTiy59xhbNZWh79gwoftuh/76SYwf92YxmlwqkwfihaoypEhy3n/jh8iZ
m6ve2vDGrxtV9t8k+BrRuUTSWLgy3SDCKZW0kXfZcPJB53XhujgfP/FmsF884f+pf/PVNy+yBkzu
qn6/foygt7CD/YVZMUaGolwQv4qvoPyL7quY20k+7Ww479ufyRrVQfgwZ9pyGheVCmgH6tWNoNCD
I9QGVMhIXtMCynMHyz5T03xVPtcAY6oTUrZdAnITYfVg/Gt6a9Tq7RYX/pahR3ef1vovLL2rVOO/
Sd3qiaAtSsFClE/UofmPK4l3uv34l74Nvmi514v1UATAUprkidbYEg0y93UltZ4ezJTfjsDlDvYT
/HfUCdemccFASvaP7IIDigyg8zTmXeArNRfBvgLTIXcPT0jE0uEbqyTThrLcF/RBfyPLqTjkpkdD
Ob0O5Z6bJFMgRUjUqgy+TLlhniwRMBfuB5mQuttN+z69cpWseamI7OzaWgHiHYxRFd0g6dRGy2Km
8ojXG+QBE7VnmJjnST+lwjAW6Q6nfw8DMthT41DALhPm+jIA7MIVQSTlCY4N/gmIRRNTnxX+fB/p
8JNzOU1N+/y/DjVET9m5aOOruFLR99Dul0LCMdMw7obg5y3+/UeKc8nLQmb9mVdFqaeAFMdODU3O
nnKDDknEFwDWO35/hdp8CmOXT6stQ3UF3dbRaARNgkRHyW7gzrhYurE+fMbvQ5u+aTgMdrl8p1g7
VUdQLqZNxUhlYTZR6R/NEXomk6dNPifaTerWWKDxXHruPO6A7m3IOhyPolMbJPeeBEC+1WEXtKIA
fSJDGr9xLtMS9oMF0lBqWcOcLIawG22RUneMRw3KThCpF4XA/4epN7CFwk7pOfbvKOsSq7O1VrcW
o3OsrKyS0+DcK8UKU2AoQZkYtozSAAx9KviTgaS+q0Sb7bXMHWEsAMT4aN1HbJoMwFRj+Tf0gEfy
pV+BvWjgugK6KbUWIqlYDXNswJwYV2YzMRZnb/vife8fMEKSIGxIWZRcCNcNfoYxJu9UdSd/lF+1
0m8Wch8xFKfUTD0rqhKh+d1Mg2Nwq+6RZ2wOmdaARusxEnfWeQ0qCB46z9ABr7Tbqh2x5OdUqKsy
FY1ktUyS7eTuIXBqVHd7bh7f9SdfhMCAemVJgoHqeheVu5IFgTOk20+d4yxEWlRkl7iw67vKq06t
pK4rCJ26AeejvXQSuWRLT+iYKKied0yYnM3cCSvdGuqfTDjaBeiY7FYyHKRGrd8TQyGHGYgPIzc5
Fl6V+45K/6ZdmRZJOWM0jA0dlrHC/ASSGKUoc/b9VnMQ+RbnckPcYgi0Wsl0MhGplvL8O3OVK8f3
PKVBhsoDOhQgw0oZF3sV9Rz40bJm/JtjTWuajkw4J8kkXw0YDFAdX/kQvU7hBiNWuFteCWB6z3/l
LEI4p/X7rqqtBhpwge6FkD7ikLXRpXRRr0zIypTNOKu6Kx8eey4G7OMpylwiPG9zUu2pvNnSeKqg
bbtY0A8Eov2YBaOPLFbxpudgmaBt/HKZi3obWvLdhuKGIDbTY1KZhC5zF+CxFtbrQFR1LnuazvS9
ItoCNmN06q3scw2GUMq5muK6LLv5KUP4SlbfwvrzW7BipZBhLwWcPHXqIqzhjz0Y8nDaLshTvdcf
zbi/tGV3s1cLxcjaub8b9N9Tnbgi+ZUuQSObpF7CLj1Fv/0PxyWU7TujnG8SpGmjADx1s6JYEW1K
nnPumUUABePtwq9U3wr/NcXH0oRMt0bb6wdRkFv694GPm4FLOJ8XS1ks+2BGskHwb8HupyLs/gLp
hLFRPO5w8pt8ilOv81G4at5QEfSoJiz9Kfx0MXQvmWocp6rLoow3Xs2xJCECbEfoy7SDUouy0Afh
I6dR9eqO53KsHIEU/9PCuMlLBWLWWHoSMxyxOrfzx9VtkwLmMRA1UQzasG0Bbh80gCB/tiuWI5qB
ul4DtdwsvH3A0WdaNxkN8puR+uFfh0JgVoIG2XnktCoBsKE6SRWybaessRMxKiJjcBzyoyvwJ1Kq
T6PzNTem7dn4EScuunPUiq7HxXFUn8ZOY6+pAn/l+9V3QmFhL30OqUUhuqoAwxqRr29jf54aFs00
WcpvbNd4NlzwBcfxZ64toAInSh78W9qSyCtDmarR1F7ne8jUQ8utt98uxDLmO6pNPyo+f1OSjD2B
HXWYuOmqQggdjl4TzsJMzTzJvHp9T1CsboiZv/d1zeZl7aZG5kaoR1NKr8IPmQppALhlyj547JYy
oYvKxCdjGkgrvAa9awzbHQDtwRl8CVweemrqbXJz3giggdI7oC5MpQW8fnxBnjDdCRjtEDWqJ8kv
SDGPTocxDbEPgUAaZyvhzvwzRtPPO3khz4jbdYrfTsrU+9Txhtxqr7QJf+LwtEbDJT6Qv230hNy3
tGQiOFQmi0aGFGagz+0cYBGO1JtDDyHRA+R07LWXhLAEbFljwKPm7pTh8CcSrqLdVP6TJlfBDWiK
/Xl1VAMpcEJFugzjZ+U6uuizuLPcPygFI+25vIh0Cga3ePA6MPp4Dp+KUJ3CFE0wvTSGMu3jgERc
PXYaD+2vbY9PUXizOjcYOLA/GUhGS4/ESVFa2lX6CB18DQ2Azj1dc51cEOyno/9PXnM/X2RoE4ed
Au0jytbfNZsQyciT2eKBHjsZrCcjFrKuCSkmVpAMnivz8DFpFehXYknKPrRmBQXOLWH81i82XelL
ANTQE/IiQJVjEN7GfyPfRadAYlbi4aCvRgxT+69VqlMly4wRtsUj92AnJzERwm6yAn3JQTBqXE55
7Z0SrHD+QvwmddeiEF+LCiQ6LcdH8CXu8HzBBkuDYSgE60m7zL14VghuvR6crDeWjOyB3PDUJz4d
lw7v4vPT+OgziEsHMyxNICRB4lJaw2vumhcjjdzs428/CVuUc7XuY+x42UiTySIVulL4vX7xr61a
RAPRfjZtAurAFZ1lQVlYYgAEO+GMpTR5jk0gYSm8DI3jZI58Zvu1HGE56UiRjfvDB+0CgWovOesD
8riAbQF7vJz2Yyw2ecXgM+0vTJvcoLmyJzTEOeEqxXt4Ww41jtu/9E1YUD7CAKxDvnkmY4pbLPyr
tS/1K90ourG4W12qADXDJRK9yk1EfSf34gC+WtIvXS99oOpTgZ63hT2ztFfvlJOHeCvT105xZcb0
H7JjwjP/Kz7rK4c4H+tKXJp3BwnocMNNZYGTdeZZNSVVfV/KHmkLDjORMAhVqVoW+0P9+H7uKO4t
j5pWJrlYI+RxzSoxXc+06Oaa/P7/mel8Pt6oehUkCssX4INGDDNqkGPLVrSY7ux5BU8XxSakP5KP
7Qigc9ON299x2ccWp4fquGEqPo8Z/FtyYmjuz45Ji2jmCkS7GiIHXHaIdOudqV6mOHyEIb10iR74
N2GxOK7Lz3sZzRr2v17siiKe4rfWLAeiOYgZzlox7jyWS8ov1v1Bh+LSkLzn/niYNCmI+CSSy4ZJ
j4YRUDqGLYNLiUG76QsWCsqSRSENauWcVYuLPHnSOYQ7om1R+2w9W8G3lBG8a97EhkR5Iu8+6mBP
j39n0bZFVYMqt1SNaCvpFGdmhuwm9hZqyHL5trlwiIZ3iMidCOOuQHnJQIdPcMwxrXDlxITZ/6Mr
/l1ts10G8OVa8eIXSNdaRtFsb/wzuSy83I7do0uU6MzQ6Ho/GENG7GhqxRE1lbltJlnWjvm0W9SK
Q3kavU3biTnf5MX+H5JeQWr9mxiOLRBZYPjM752W7AoR6zkxMpTEw7ko+yLIaOiWUyrOV0NBrYJ3
PxoKUsQpg+WghivUhWcVu9dxd69AUGyxEjjqBWRKc78sOwMGQD982yhr2RUKn/CyjLwpaIlV0kzS
5nxyxM0R7PB4koibSTFKmRly/PPfd5CCprM69o8OdUxWi6cz7cfSFMv3u88gWQ8WFvy//WerZrHX
DQfypuTY35ut77aPe4548iBjhkg0pGBXHveM7FWA3clXkd1ZkTOHiUp0AaVN/7Nn3TW/uWw2BQbE
EiQlj6Aj9PiDn1PLJavnNNVKW1QybyRa73DMDF7V+gY6S85Mv+f8qhz8fl5kb2wLb+Fg0cKBMG4W
+XionlFnzmLKYe6DTtVMMVORWKJAs9pewaQlT6b/253dcaIev1MaGMUnnMJhZTeoAKqJUEuTQxW2
qfwCehD3jqqce4PGh8JKVWQA8fRnu9vv/cFGE5E88ET/deUHTNYxZ+BqMQDLUU6WqlHV20JPwSw5
AbqTH4ybZykTEbZ3GaW8AiqhiI7Pq+fzYYMAlHM1Jyz4y3rhyXYYHGxKelhyR3Ztf/GW4tnq5E6K
atINyvWHV2lb+Wmvo6Vth4W9YdZO487WvIKxHOi2d/7Uw2COBRDvl5G9v9GGH7uhgXTwFn57/r48
8cKyu3O92oaomqcr0NFJpmSwKhM5lNVhphpJSyclAT+vvSLyU99re+eyL8a/ipXHGgWLSxTGnmWJ
jMJbwfzXvqtHsZ9fOGgg5vj5sloM/MRaumwbo4SACQglyS6O+ltvf85INBmTpVWJ41JgzniYWb3y
M1Sf2YnIB5Kg0rFVpvZbVD4KMp1y/SjCLTMRV+iwsTsR0Sd9TtNmfS6BAOE8epsmwqZyjuJFeJrt
WSM6yXZA5DdVwvG94Yqqql+nHi4acjnIePAfQNr9eivBC6i/XRc/3kmv8bZPYg3Cb77m7FLUyGar
NuuAPYq/Gle/RBIrnKMrn8uc9Ea1WfnlwwsbMA6LLCfw1e3vn4jqB80zcJVQ4YFtRjqN1Sp+51bQ
2zzjzdu32buug+dLBVogEsSsgGEVZjelKbBTeT3/fXtsurB3UT0joi//yu/obCVd0y/lf33bDZcw
CyLzxhD/IR5aem2821mkD1vEw5HvQHUurpitoLVud0TlnhRYxY4I7hyOUp8hprv6eyC399NavTVw
drkidzFgktPMMbg0BDHD6Q5K/ey1kdXtFSra9UCfb4jCIA5MZyk96DtCgXmVX4fUQDarvcH4ZZlJ
kxfqcl1IRlrOgLApov1pTFdmDf+vayMV2YzOuZq7VyP4alik4a1JwKcf6H+Ek6dHDVvO1k4/R6ua
F/7c07Gbrh4QylmOuyA1lT583kcAH93Gvj3Z0ASdhWDeK9Pw2McVVBbzECWGEHY9SH5EaE58kyti
cZQfOq0CvrC4dEO1pqkl40IHtEtdfDWgxMP5jzRklLwxoAVEzQq+gmqCNgdDxBdQR3hxPRwWcRBs
cw7eSrwGJXfSiKGU+WJq7zqxrN8rqdaqWDn+19A+wxPRnU1GO9kkEJCTuC5PmiTDuRAskanGtcbY
By3P6JA84Pbpj2lgGf3UvH+vVX+x6myJ78BPJczvshYVmMRgTFlkohrpDhBAxmJekEq+7xX7C6cZ
FgWykSbtaBnWa392MOsclip/MBx5Y3ATJTiWHXCcAEwQDHcwElD8CF2F//7dXiMFFNlnq39c3OKM
Sd4LhxxJ/13jjmIXMTLpEItoX/fMm46NfVZ+M/bKVQBDZGhaWuIG1MdAeYrGLm5Nh813ZlQqUSxk
kFZWC9yr2yr9GtD3GRfTkoPd987xVcJ4w1xODrJGSoNpTAw/ceLzxFtIAgubDtUSv5/9yMm33QL4
qqF/JZa2kBI9QgivG9wwSQBxj8sN8lot6fTsQgmDZk30Rs1Hqqh21HvBJqnV7VACdriiSdwnXRQb
vjpd7duQogNWAr50X04duwVpwTif1bH+x/kKY1RKYMi2fOQhwvE6InVvI0Bw9Rfv1/UHXbULyPjs
xrlRvznqIwL/YJbtqDSeGiObNs6nejt3kIi8DvefdX8WsUwnS/ljtWQOVs6FrLo37clU7snJnX1g
m91SOuGNWu4jbB+vf8sIKT4+uUmKCWEV2YBkdggW1wtdF9Fqb+LDfPPvxDBqzkleUOAhborHGK67
iobLJ2DO2B6bzsfGkug0wwNC1HWzy2tBq4+gZ97GSZdijqNpXGHfLWWUjY0jFrOKT3vq4cVKkWei
Hbwf86vnbLcPL5n/6t0LvE+zSlBKDYrHe/RhSc/+6awXwOgzo/HZZADEtRNCMXBdVD1X9T5+hXgI
0rm4Kj0xE4R6uan3ZFswnuC9QmDBpvlXudXBVx5C+F8PRm1tN8gh8IJpxIIFRU5hjx8YZT6TwV33
aC5SNr78dWUcUAEkT8qzw3N7oTQTQWwHhO9yp7mWiRHSegWVf8t6RUnIK9IEi6biVrPud2isd6WY
XsulfuEzYBtVnPxmdoGJTfyniDaeh5amirITT/T8SLf6uIo78I6dKGIJqPszKW/QJhi6Ai+HRfop
CaLZseAlDbGoGsTxp0FbMDPUreWd7RfRZXfpTQCyn81WZQ6QFQ/GJ2U2V8hNGnObhBH30qKJz0S9
aFXAnVMP56+NS1KEB4R3Lj4QS+IUnhY1QR/EK9Mn2g2xOvUgmWpqglPaqM7I/jVUnVinahegH/+l
crnO/MD7j7H611IZuQkHIBO5+ZTQf2jN8whHMqPqJFvZ08+iGmxmf2iig2iciIl+ogJOL+I1Tx4C
bKxk9etR2jqD+I5V2B4lwlT21Z3JtQWBqmj8F+378Tvnq2GdRtAkSPRsS9U3yP6nBvJKF9zuqyJc
s7qE6/qO6xNAb+53m0bwOeJsRmGfaxnozgumk1RE3FFqLQYyfp1jOUpBJW820HEiGHDQ2e5YzrNF
gaXEA/u4NQaigLcug22VRXWvPumnvOJ4IazKednIMi8dFlpMkBFdPsHe4y4D5ErwE4DGa6CnvBqb
77d6PooCdWfp4dyoH3gitROT8r+OpBumEn8u2AR6uB4Ulawn8XS13mTFTFV9RyFXL+OrIgm9tVUa
wZNHwiMbk+F2Bs6BJJIEaA7MYInY8fAM+7h0NUPg/mHvGC+fUtoUxUF6FxgoKTmMDHn8P39/q3/k
746kgljuefU4gM9Qn29is4e6yDie/JOFAJJ6WmwDHBMky39SzZz753isDEo2snVsF8auIpMniJnz
p3VUCC+VEWm9xdjjGbq7KE5dFB7AnyU08CmM+nfWi7d8ArA1dd/jbxjDufUewcgGLHn3LKrHSee7
VScJZpeoDAmOGl+GpVOXLugg9Ma4XsIpB0wMGUqyFdJivkojWU/J5mxAKvIkZYhntT43e8KsK3TI
p1L0co7fCJ6XFt+0Qo3QmzjKIXJFZOC0qm1KbZbZx6cJwcUs7D3MpPHaWw+3S/fBVKdEXT6Jxoyc
t+ZUu0d+9nurfTMoQbdEZnuVhOsx5lM8mKVfvYP9TLbolhE9UFmck0O8WIN75Z7V2jq0ACevbJgF
4l4lpydLo+Jtly+RA9urzexe6VUSL3gYbnXa720pLSfY005nkjOcJ24wWUdtpIsyLyr7MyU5vzgq
rVzMhfjVCaR1jq56OBAHSfRxcjL8JOepBw1K/dMnwJ26uAcVNJrpI+1H0ux5GAWjscYZBfbKJxKI
kWVnjPgH/nwR2+l6TErf3qonz/l0mkN4DLvVtcyu1nHIGbPnU4JTqrgOfYH2Ed5cxvbZhe2u6YWX
exSrdqBSVMgaPJ5G7ibYSUh7YNyMJmp5KI160twFuYmcXNKWySl71sEc2hbHjyxmCrhqGuNfdx1T
SBkp8t9ztYxxMM1Cl7Ysehx/f/fPjHYjFr5BuZnBkuVKI5TcIwRjeqSKTvmeOol7YjnxlJCelXIl
r9CMVbg0obWIbzoesujarvLQrBhuaj3x34kjkrDSwWHUzMXpVeUbrABX3QLOVV7DrIZFgoE00YTX
fM4KygFVEV9XWYx8rHy1iQSVxFVNBhxS3QOmINIXfOzwLwZXf2TzmfosB3KvmAoRnhI4dw5/wqtc
Yo5jcwUaOcNe/dgcmen8udI+CfjL7wdAOzl8vEI8hkbDJtT7FqLhWie3YoOi7eYKKZ2+iu1RKvxT
tMF0vlZbXh2afnz37OnW5o26ht/tuLk4IhMXUWp3yZNkUoyUtMgCxy1wezrilR7RDaBvkyY+cwU7
VOTbovDaDOEegSHfwmQ4L3Jin3aSHvLJt88NPBM0BjsU0lBM4QRzfzlPPSPaNZ3WqiVeW8Qv1nEJ
YtoB6XHkWi3M9aXCwJWivkBxxG6DbZhBlQiy52uU3DY1pS2eVR/ZoCTuItRzbe4ljvzOkJz1LoRe
vBIswq/nhMmM7XlubIPSmlc2OrbavBzqNB3dKYJgSxWbGkRF4NkdNJcYSLAacmsZ7oDuHe7DBacJ
H/GdTgQzTbruWg4SoSnhPlUMjAGdhbDB6+MseJpgGGqUZxLoRRy7BqvxwXT95k4KKZaWAD74RsnW
KtJMSO1pNOpGl9PkKkQQRGJQe/xIa7PKA+reP9J78TWN+rM4EXpVg/93W8m64IyWya5TNZnU6wZq
ux8NKsIidVGpEA+QTXjAWrtqIJ00BEQu5IJr0Qk4UkbWi6sV3BFasL5w/wsDOVoErFzvvj+4+MnX
SuYdBPuX1NslUbea2m4bxs/j5VgBC3loQOCPQA4lgrK6IWkN4F8DEFYyXaX7wy/7yDgMUM908Ufw
46wftI6n4c7blBCJ4QnsHY7QbBizQrFrbDNxjE4Jtc+ttX6evJePFYNT5oNF9mA8OGUP6gzQ2LaZ
wFFDyxQmx29iircxh6AbfVeTiWNl9nl6Iavthxc6HrJ9eEOinimpNUeYWC6XySQsg/zlB0tsx14w
ZzYjjJFGiT2/TEggXECqAJ3LJlV/3bOZyQ2Y+J2SWsM9703X8DWKjmX6VN8YUHQ0E0iNBG+f1eQj
k5vJSFXlTG4tXpRhH9jfRY1D6dAJAPEVg+tKYnNthGqdHZC2pMrQ5T+Lo0x7p4FKIrkR+b/W35tY
dDKgUR9CgtscFQwNzdAlRATGQDgxoxwcjvMqqQODoUgQtEdNnzF45ARo+58kDyJNoRQKofGO3EXh
Zk3he3TSnoKMCQlAwgU7WsQbBYX5tySrnUE8YZhEI5Vpxmdym2JbFTJdw+IEThOlAsdFdkRTQaXO
x5p/SqaGyNBKJ8+V4To4J4CzoqrqQGYx/tF5M0t9VHw1iuM3mrCVZsDznZCQPy+p0zZ+hK4Aq8VR
W5EJe3KPkOVzYUn3SOLbrZS7lT6OpoKUCINKTcxdb81UNMSxiySQsnsAtvxqhmlfr4JM4I6zHtRM
Zr0704rFt9mEynOB6KXYw3yTWM0mg4u7PMOP7wkjSyNTUj9bAllNymzzS15fPjASBfTRIwHYfXoT
2n9zf2mNNwxvgc5QZeExiZHe166wqzvQc3V8Azobu5gZmJQI1AlZI566Xwox/BbN92BFXxXwDzG1
KVv2LtHLnjFh/N8JS2Foi7vnOXUWvLbDSFC1slmsjg74IgnlvZSuDoSNX7Pjd4T5pLtueFiBc5TM
I4hA+hAUGQQCmzlofbNT+D01KmFn3sE3DoAtL29dfQ+mwSMmC9ur2cjRBtAzRR4MWTmM+HzN1R8I
d1dCCiGrSdDSHaWIxzgn8XV9bU2DKhF7s9jGO4zzL/91Z9nPgTCcr3nCjNBpkfiAp5HYa6UIZjh2
c0bcIrOGkQaSQIKqUJqtatMW+IVct79CtyXaCBblyfB0m4pecE7V1HdYXr7gZJ4UwMzFCRA5eZwj
AwGlo402I/4aV2vopKidT3hJXzRcZbPm3/e9vNdn6eSvowMqScD/Vhwy3hEoBdbbm3ZgiMAo00gj
wS5Fj7hPMt/9gTRAhCQeuUwMf4adeZrwufgh1ZeNGwKXr32/d3TLDV1a1mCXTWesvQWE8NoWa8lS
kzy6GQKnK7YpePkld6vWO2PClf9UVzhhOwKu9IeX0NCJfAJfPFHNbuYQvrexk4bS/pnDtOJC4i5P
ccCBlb7cryY9iqtaThLGtQmcLOfR7OY/INj+Ea+2D81YX/UW/x+Ub+ViHVkbc2ODY4GkLaCVkA8w
Sl7yQSW465C6jufqozOiiHUOKGxyZLUNur+/wHlZOcI86zZvmgACd3qcXr3xKZPRzKA9oxON5DjS
Ac2d838NSj7v8f6l1B630Nmu7TT6uEfEfutEkmR/TAgeeYHuZPRFdQKRpWcP+WcFoKBjJv4Srrkr
4r4kVXqS6C0/h7rxz+nkdUT7/g5xwPb0awnMBmtGLqwG3pzTABQm/z2y8ZKtrfTo1a+q8EvCEg+D
kamgL9Z/McssTdLwy7hADo92kS+quKA/Hc5dhiJ7Sx4r9sXc9YuuAdp7LuRAEHMKc8dkwZ4WDsu2
WuVCyEt1N6Yt+B55l6Pl+M6ugL6+zjwakhkhRI/Hb6qdyzMinCXX9x99ljhevz54xswcnorSHfVy
Mo8SWkm6PsiVya7Qe9dN9Yv8qEVhomeNUueNxRux7mhbkJILTGMoRz2g2i3LWMXXl0Pfn5Pe7Fhr
YmbBC7RSIhyJRAYhIww0SyXt7JMuM7TkEsHiIDq0FdOqaRJRaz6/ip+n5jjVj9HyU7drg+wJm8XB
kv4dndpTeHhLhtlRZXYJ7sfVEWhUbJ4D9ie1w4qSax2Byy6v0pSQC0swqCeFesfI4TVroPD3urkq
EsmLVmqxewPfWtOeue+DQjhvf/sUB1HAmJZ2XO6jHRD1Lv1JXHYJBG90vT/MONOhAk1FNL1ri1an
tmPrbQhXBFnwhPFcKYouxzYbFHY7fAshFXCVkM+PH2pCu1Xjb9XKwTPpSChDWpE78hWlxrniCUBO
uaHTqze5rajjDaLg+NOhmvfKy4XX9eSvYZsKuJgVZij6XGIPIX46gbNfQBHjU7TYemnOBiY7rMyA
ISyHjW+6SubSn/gDRfJ4UGB9KpwdCY1HABipywdsptBo+V6zpMc9IaAvdZVeWtu1VUb1CQS+my+8
EttCrEZ5EMJSGswJUDvcGmLDWsL1N9YZ1LIqLAdbTYtwTIrJcToPX/R6EIrWoR2of8wCPYDAM2f+
7uYoBfUZucHYdmL0z0xphOEwRA/wPLImBa+6DWMUFdynVlRYVIuFmaCAPZCt82U/SbYN/A4BOwOg
0QqVXdqcPuSU9a0I82jiwxbA0NbqO+JUoNvZ5ivwUfN6eC+k9LExTZ8fzkGciu0n3OOTM0WEJHaJ
H/WGL4McFAMnpC6b9S7zLZU5wvc6iUI6/TI//J8OB/JF+ZNY3XWgPIRUdHrk8OlnK8+c5dDQ7XzV
DGeGHDt1VxejTjbdRfshqxPSs3d/EVW6pNxfLHrxlxuNimUjqakwkQB5qIQZFZ7U5rMTsQEmoajR
qV7GRqUymV4MZab4XOMZAyxRdBcecNG7q7PPxU4OjiRaTEXQFhlRFO//toy7TR+QF8ZAJan81D7T
iMY/pFqf+oxhz40KjcyDn5mFblfRcl6aex28l//EHw1WqJJu9YmrhBG6WP5CblOAUnt2hSTcv+5g
BMjLbL9VviVgw9nC5CRymZ2E3Z5Qe3CfJuP3bp1Oe2boBFjoQBiSQzmvzAVV26gIjRrD81HCaJCs
0/0tSBAOc3a1bw49ZNQIWvR320w6qGIJ1sL4nSgHwrddZ+7wedVzcWlTlxzoaTYvJAVGmmyAZzZR
Z5owsaB2EG+hnuAFhPi0au3OAlJZi5gQpRvz/2q1m3ueWp7S/ADL3oZi/xVRCC37thsF3SxW4NuJ
PZRFHs6j3HWaU7Tc/hj1hpfVznSJyx1byvnGCzTzerkTfjvenjQWa5tIsAXt1cGzvD75lsJnteuP
DZ9CFT+LoVK6Ub47py7OWuBxikuQm1ZWpLYtGHY0bO3S2Ig4wpmtc6JVUCYcSfDZcSWAlNHHZ+E5
97rxiByHjWzgjEMm1uc6BrbO4aTHIDXmo8h95YKsrGH6FJFt3ZwDsZmdu92Sesv3Ax7ZD8GN9MPh
AUVm9ZuqWmG08qY9oSGRVhdSjE4enJV/yDbbwf/UzGCXSbarKTwAHRdk5xyhIx0wbVlgVOdj05jz
dDFwFFHPg9H/9P5wSW4qRsNuP21Ivd69vBadxhR2ke7p1Ro3mF2jzdOvnn02Y8beA/vH1OexLa1S
6lRVb5qecHZkFpxZIpQpUmHlbhNSoob/ROphenAHP2KhlXaJSgpJ7WO6IICwErFI/sqUu8TnwXue
FgpZgsrvYgMzSUm6PqHwTemRB90OCSgUfY1PWgoZxmaJtrMeudthlZ/QEdb2D9sTSv1qZzW+mBwu
C3wECiY/UcsCCQH78vTo99RL1Ibi5y2vOhbyYUqs2icniw+KGOMDMuQMVDC/bFa/B27z6MdrnjZi
KSJzr7ZjimKWuEokYZAbBRzxt2bGQ0HE5m7F1bvPJEZnT2tBWr04l7Hy7iNm3S4ZH4OcUYd8Ywk4
i11a+2Av4hF+uG90KKx0OjCtBH+yty8Ic+TUCYPu36TyprxlK2u6RXOOU8v7e3K8aPfAd1hTu4Sc
FSnDtSy4YHAdSABNYXdrpySydSVuU3tzmyPLmrduckcSDXEGGu7WgbZJQ+5QlYeLUfErjZnc/L/Y
CkfoNvWm/5b3ZLGCvC3yzwvVB8xywmT6i0RsfW8wDRtHw6SBOlD2xcG9k4TJJWYgM8Ewo84lVntL
Trgcgmy58BNUoUVL3YS6KieYBob3yjHa8v+M4JfjJ8FDraEWYKMCa0iAaANxgbeCoXiXF/1n+fcr
HHiS+nvPaHkJDca1q4zv1D984sXE4vdZE86g0cTSFQ/VS8U2HpZofAv6B0TqjHQvbXA+OT990lUu
Ffc9Ai9XuCbba/xAOmXrQXMYGpq4Uu2Q6Fef+/YNHl7fls02OrLrObs7B0CzbHmUgNHR8ItU26E+
vNqeU6/XFgLyYihra+HRvan4WUKMfbnbyS49IISci6k10QOSnwkXbfqrmgzxU2dLvSyAN0b32eIH
1SZ/22X1gFRXVvyOAu3xRZOnNVUkCTnaOYXwOaStkqgdVGOua7R2eJbfFktwpqlI3BaQoxXQDY9t
YxcESgtycykPUSyTap8nmBSVmjUDU0E/W9evyB5KU4mDwnEaS9HTBakoXZRA3UUeOPQws0TZQAbX
OE9pK0GHkY3JQmEOOh3ZsHCQGNCYW1Yl/McjJ3ZPwuIl8p+yWs9uoqNXbrHHCJijm7E5wCSzdGr9
kjj5poVGWHKyECJPE1tZiL2OD7rEc74UHET2swIpQ1yyDgMsJ84guJN1ZyEVeDx0fpQmX93fOjM6
5ReEML6w8JoM3cdbv4RdRUBAHxP/GJE9J9xFOGfXhYPmaYi3AAmovYjdaSy89sHAchPbSRyB3T7h
0L3S5L/HZrP5HivrHJuCtHhMj7CbUg9LXH5HxIzWMFcLIfvvSWB3L8znoGCmX6M+JxHrLfjw6Yjt
Y5NEJExShoDVMHaIeWlcot80Y6FEJD7F2DfA7TEXybfnJ1uZFbDdDUKuwI3bXMML78dqwvd8Tjxn
aSCV3c2t0zD5lBtcyeUlHoIhAMleL+tLku3LiVg9OrPMb0kygiO4FAGqXMgjeH3oXAW1mUy+uyvo
/wj/earf8WcyiHMZC3HzaNYnVfRqDH4ng/pYyyMmE+/TmyPTWTQZtuCFYzvq2tn4jauSIWr1ZwXw
2gNHeVFk7q0k7Xt74C9J9uMzMWr0i5c2hkpkHblbsC4aCvHB12J2p/Tw7C9eAUJ3hHVRTac2QlhA
CPy+t3vlmDgafr0TNBMFdGmj+uLOsI9Gu9YJKw7kffutTjHjHdJt/U9k5PM8B+I7dKXYBR1R0KoK
xJocoB8izOlerIG7Crecq4E9UhZ2bphCMu3OfstdnMI+h6mk9QePE9dy4uHLXlKxkakF9JA4pe3b
agjl3e+YKph4hTRT/tHuGOuW9oAI54gcjnCBplwVO6C1uthljvTo9PLpq7iDV0NE9HfzCTfpLcBK
WSOVGxJqBwbSWqhJ0FR5TmQ/Tt0FxezArYv/PeXpQPYN2yDLXxnJ6Y5525+7hZGoE1YR14VyGHAI
S5lrYZdxZD2XVxKa/d4Xi3CJl1CvpOu/dSNtffgJwgBVvqyo4GezkO1IiLeNxChjE3Ip5kBk4kM/
PfgTzizxaz6iIB2VWZyTkKF+lPydcFk22feNOcyOsXcTe/HfYuDeWu78oxcd5LJSqX/Rb6LqHdWb
5hIYHGt7oAu8CdXS2CRFQIIHgv9OzpewlBZ9uCl4D8M3jwSWmjpjCIwGTNEsoJS5Fg8WxbgeYXPx
i/0bBlM2lSe2u/jK1Tnau+kOarWxnisSM5UjGUtHDA/Z1T4bMCOKANj18k+mGKCjXeLAaL6dQXlN
n7mW7mGER9y72g48FE/nCfpMuShp1a/L8YBSasY4jtvhLNA8k2Z9ul0VRL5CIGez/+f4y2Ks3rT1
1jo/yoSYHTunajAI2N+tzePDpA8+kfaUl6YQBTc48DEynsEKd19ncT8rgkOOuy9473Qbc17Ryejn
h//+JlkhTq5VIQs21yNSCBPa1In0xDGG0y/T9IOUWwjvNyMseEk9xNtndGagxTHQxgImKA1HXp1n
CXKtDCAgXJO62YRzAefNUxylnxy/3xv5rb+TBP25kj4CqCIq+oAs8ovfdNx6ntw2WQHqW3IfA6aK
cC7UHFFpV8Uc5Dt3jWJ0V7Wd4pNdr4bnxVn7JIYoTudL/MvErUP3JrCOJQ1ZN4BU2ggqTKAuDjpW
c8a6A3+P18BhvvKwa04o6AP82r7fHrPshzYlWaY7aIp4sqr4wZuyd5iSJ57v43Vp+BcnMvGBwcqY
tzCmJ6bhmuCZ1ycpmKeAMIlG5hbGzboq9bz1EMj6znqvr4HGfdZ+CGTteSoAQPw5XaLvjMxJR+G+
/3EfLiSCAmni0Rux7xE2qrTW8eheRIOAm0bmZAUvK6d9B/yc4N3F1DhQl+NQ0uRHvlb+v3Si7JOD
ldZU59wkFdsTXze62br+J9PLyhKqOtkUbYDGXcr29YcQPyjocJu0ASqxs4CrkvPyj1hFTN2MH1jS
eUYxBqsr/k6oMUe1uiq8MoTRTmZhfT1Ba94qhw2wMZpa+G332GbLBVDRHyleyI/vaBcPY5eL3+g6
w7WH3B4OJMlUFQvWrYDoOqQozU07atZSq7DI6vxpDXHtJBk28b+jpZRU7pF0n2Erwk1iySlwPHYg
sJxQH98t32rXXDBWrlEoqRb2ZJtFj1op4NJtNTAlbhJBLtM08T2c/GaKYpdNIZvvoVh5DjEtpF0b
B2TRCXULOYL5wujze+Z9i/+aYUDcCvwdk/VxWB4mOm9wImb2bTbNiRwbKTIIJAt/kZc/EEfufXS5
GP6UYiivyq2hT0Dp2IG7f3opWhni9hocnpxEHpQydug+STofeWFpq2OdpbXUXiK1W/oWQi7TDGmq
Hm75LGOQCeiASg3byB38mI77O4QcR59O0vopMtO8H0fiT0M+v9cTyIQeJ/V/YcLjZh3CqNT0OiPP
SSohd6AscYGIHt79bD++Pd7tZCyXJYBqjGY//IBWE+QI2kii+e2EYnakxH9XTlqyKBRtscVefkVT
wq4Ft160r7d2vitBRNJBexH1ctIqKyVgwzzfOfI9vwq6bJwcfGyHloHGnHu57xxr4tVDjtFmJ2B+
CQ3zmQKR/wwBJiklVihiy/0upCtOjH90k68y7e/dLzAo2DqjZhpCQqbHpD7ngzjrbBWyRx1l/P1I
dEXrIV8y31iG/K/tqVQ8Dy1t/WFbk5YWV3q6y8vifR+mR2+eJDCNKQW10QnhNz+Dd2NtE1OR4/B9
BP5XwwvRWTilWOYN7DAdYRB4vvZw45e18q5JH2yUjp3G48rbBhPqEnaCzfo92guemnIZOm0D3O2/
Hfm58Yxedn06Z52kiYA8eRoGQ2LSz594GEABXDFSRnbTkU8d194u0N22wkEk2Euk8mLTcfmAH+EN
NzaecJ7ZlffzzNm6u6Dto40LNZM19E1kPWIHQU67XlG78E5j505IYBSJwJ4MSdazVNI9BhkuhQgt
iqawnG/5+k7Cu/lwNXXzMo9mp/sF3a5onuDVRBgMQA3VPZNGstd453vTohg7n8fkaHAvn4YCTN4i
QLthlgJv+3LX2cb2cQDeu660B6tGSiyX2Kzs2smNnvCi0YM2TRf3hI7xCEuSuZp7c4EJwjaGjEbB
oT82GOfAu29KWR+RaPFsWHT/kwRhAkF0VBeJO0G+1Q3LFmgE+9roNBCw6DMsZJ3dwPvnmeSIkpGX
7a4W7O0xELBQKS7JbHRZDLRFchSHgUALasfrPBEO648BeM49IYLeZ6lyS63aMWFbP7xSSxCNxVfY
OyHGfWKxGAqtmY8MKUZya3M+DT7lVccoEq4sBtuOR5H2MAP8a75c5JqH/L9pSxxC8qWio1/MStdz
DxuJGPBGoBPe57DUHueiQvhJY2294P1XAsrSqp6kmYab5evr6YZTbPsJy1oyUaI0RsRQ1aLO1B75
K70hBuXaYZMEUT9L9PDaFymKvY4I2FwH9sYF7HmV7mTpYKXr/uR4iyoOtBFuJQmeb9Eddj/1JxQp
ukMyDQGteW4bbV/NqiVFF2jRReyLqyznXS895u9n8PyKaJc+1hnAK2L8TIEqJgHDJS5GzEIZjynZ
TK0x+bfZqMuXP6eqlFfSDp76mlefULysSa3qXBeR5oTWNDGMzxkyuI2W8QH/qj6Ah5FIMdrkUa9t
kTbtrpRs8sfL1nJbslNeLZ0BWZK3MlBOWyTkFJEyJDlz+t4DCMxfe519tAq7qa1O2eSr9fpPf4Yd
kqhKZjX24AB9vZjJ/UNnEfWhAuHFYqb9WaYEW8LpNnYhrhm5J4L75xuh75f69WN6+tX0E6OgpMNV
Pf13axn6GIvhIA4pdrQw5oXlwHez6+VhDpwCJUF3ZMK5CFCyzwe3/DeVXim22uxH+HyjoqQW04Eo
60VY10N8HLBpdalYdB3NzXE1LERUsx2mXkBirhhRnkj9fSZCLzFGn/3bCi3WwV4u0XNIygiYKJuq
Pp/Q6HrWGDggC5s0MgTtMyOzNZeTv+2o/OZz8yIVVrenZoo3aifmhbGUQsfyFvc2pFFoJYVxe2+t
OxnsBYkb32jrk37aHxd7PDQCoFEOgRWfZj75wMo8gMX22ACJhUWlLTeJJFxatIse5rqribnhIwxl
jIeRsfWaJVILLmfjK8xx5ijAsSwFpjJHl3ZBPA/cNzESAK5coArkBVerJjGsBgKRchVmj+FTkKyu
H2R80qwqBD15OchfruqKb+CxdRfQdJIrj0j5RBsQsHPXnPHPMhbdBnVHks3FIvPFE62UrruPaVoH
Q5lGD4VbAhXyzNoU2KFaqCEkRVNxW6zz4u1u/KkhM8e0EXS6vEz2yygNvF2tQ7bOgBQPAq6SlG6u
PLEOao7HPG8v1ihQpRlR0tDlk1ivGZNXMRqOcvJyJ6sjoz7XgayXdS9d0f5yakASAa55VvmaSnA8
utT8AD4aosBPEYkrxHBhkueaFyxI3btgR9MmIsLmg99KpccU+WU2HhvMRdShGE9HBQ5qBqtvGrkG
Fb8Y5MenIPxeJKM0q7rNkgV0BR5y1+PP1c4mgqGVRvXDOsnLVNWk9eEtoH/aJS9IhMcu3fAXG5Ng
WEOeSC39B4eMi3tHJ2bEGXJIZCy+KkTLSg/I+MwyYBMRG6AVXUvds2P9l8L36VIPW4POi8Uejyt7
oR2YKcsPtLU72E3vKrqnuybCbJl7E+zn/bpZW3gHygDbRqPl0kczGZEYuT0gm2I3iThgP2jFA94X
cM0MR1PhoDW+uODTOWZNhKGnAlcUKDc8imkzMKdqgFOBk1bLaDggpDu5XpbF0QAQq2vHy1i1tZt8
9hwHkyYITjioC8JH5gYyNN3qP0bwJzRbNSkncHl3Sma9ezJ7GRCbTbeKYsI8bkRhK5e6pDxIyM5k
EkFVh/KvB2UawTcMYRCfm2nv4HJVVDmZMaeM5K4kXruu5A9L9BRI0dUfpWlIx13fAdffnUdgGMGN
6HYcCQT4CwYe/TdzdXzT8bFRCqruhIMbGjra3BaM/oRBp8kLACrXbEO3rQ9/bonV6WNQRpLhU4Rr
oks4y4RnBLxzgqQU8/ZFvAUhThe2AXEpTZw8lJd2Cl3EolOQp4fExCQcWrCFDht6U/stIU29doWx
47QJnU36dCWzj++Tb284ONNMOaof7IugDlhXhoaxyQ3K9glirHkP1JgotnHJ8vSiQxnv+PTTbznk
6vXWsGn3pYkeHTr2IFT+TQX8wo6upEYaLQ9V0m9rcRJvswDdsxuzHm3bRyuKPbBa/3oYnG9a1cBe
zy1+u/oc89mXXpx3Djy8d8YslI379uIDUcFsg3Xi9gOTejTAwQrhQ3dfl9ZvBNZMTXtxBleOPY1i
3tJBgmec0HPamcOyh5W/k7xvtj4r50BxsMJ2m18B9WIPOj0/+G0G207/Pswv2LAJub56Ky3YyG6j
gRnijpswrn1+GUKeIIFHfQK3rTEDNNmhpxr3b7VmFlcacUcR2t4YLBgWz2iPgLhu+QXL+lSat934
LdEhTEuevlz/0tev2+H5io14JbDWpRhzYS9cvJhGNQ2pVLqnHMWxdgPgBF0HfLQUyIrZD7R8QuAt
g1w3n+bNSs+6JZLp2JsxVMxLOo5JdBmjWXVU9ZsqTq1L6K+oOsDixiPCA36PFGptCU1CMCxaUDDF
/yR7AvGXbghT79oMv4ohM55PG482HSkJtQNKHD7o3HnFDw94KXW2xKB20gtZ9OhyP36tXaGU4oRU
A7lRwG4gNYH1peRsMBjcJRVJ5mv9LcIpO62i4y6p27EBXGloscJh3Q7EcFuT7yg0dkeEKApGOksp
761ELAcjtCdjBWCszCeMN30wMJeDTGUBygdvv0MlyKd7W64j9Kft9Xe7V3Vi4YEY/ujvnsH6FDmU
jSQHGsb2sZN/uNpXi/eHGDyTMe8rniQZG3YtcQn+m2vDnze21JAgVFVp3zrijhu3gyxd7oCBMwuH
9vjo2AEMl+H5PM2KxCkisbIzxanx3PBCS8JuW7p/XL3rQPy9BHQIW9CV4oKPO8zR2x3hi/YCpl/x
gqsmxC58qAuFuRC5F7yuLKEC8/y8KmWGGefAvfQwqm5LShzJRxl06DN6FqzCwsGImD6/nkGWWQkx
ovSfdKx+QZU2kEBZOgOeoENNqkny09PEzNek45Go+oJq6FkyvV22pFYpqTejrsPpmf0CuRofBtTm
wtieKEzy8Mtq1GbXGpSmhxB5LKwb6q5w17T8d593lHZRghkMPxgDGN+o7+xk17r+SyHlmJ1sCgCh
WCYBnjJ71cYjiUwv0smbO9gWhBnnLJB2EDsf6SFu8ePwNISMePEA1SfsrHo44rYRIdScXcC8hSPa
AazjwsivSDJgFvIs/iz14DTpXasWZsYn9TQQL12cCrfSwrk9EMSWOSclc6UXwMlF0FJZY1mfE0iR
BnsoynXXGTxbROJgchFV6ONFtteBO2d6KRxlFP3IPxFZQi0HqxqgHZZOQVesNYp03IW7mD1xhwAM
YxmWJCD5TcBqIGyWNJmzoGILcrzXMTWr+3xo10zJojjByEcDAy+PTv5YI+AK4W5qTgAzJ5nXlMGO
dKhGJYua9pLCFDYVYIpk8HH9e+7HQXUIkYbBNs5q2dmTQZdQeFjjjKRH+HqL5MY1dvcXJhriYaRl
xn1noCslTavId4oGFynqWpn+ZSrTMTkRoB2inn6VW/SMcvSbxAuNs7qksZJaH2cmYMT127CUZcpF
s5ATluRBkUeHonWmBcAait4pt35eLXQEUWrnpHMWBsYXuffigPhiT9TceOuhQWZCAW4VXadYNU7C
Vc07gm1S9I5ic6S4pyu5cLJzKXC6AePpycKD8Fued4ge/h/AujOs5t/QtPgJynnUNiD9qTQPLDvW
eRFuKyamMokWeNulKLITwotY0H7877MSNyX5iNLi6AT7U0zLMLw9kaodseFlqD1FJZkS0ApEZUv7
wlFjX0uF+gxZYN8+24oNU028Y38bv8CPsH9QU52sOjBehpGZKFsBbDtl7MsISxOPCKcBj3e9Ozu2
ebQKtQJSIj/VwKumd2VU6KnXry63XZW1vsE99PF6eIaUJnumVInxhSLDuZpwz56JEfDizYM3bHIT
sd6HBOL20xJYGX9wgeDOT0e/+v09t7gOTFYGApWI9aZ4pDe6rCXMt2iEXKXwgVsC2XlvDkj2tggE
c8vaW73e4+QLht5oroo/F4pjhioObjcNOghTrxStGHMNWXVNFPL1+MiZhdhn28VgEN/9Lw98lwj5
I0SGgV5Pmm9M1Otrm8Fkb6OruXgiIdiMffLYeZuIPv+E1/HXIe7doqNmobevi3a455i/Sv+V1jrN
r0RFhezFJceq4X7drVcI0FljWTIShJ32vXBSxFqiK2GJH7XoTnr2xAF6D5qFsgO4qNE9p9j3BDG9
qpDd+cKqBVVOuurFwk3RQpHVMyrWwfr72f2twevdELJPOHtevwT0ITYNGA5iNYzQrLqD1Kj/UBQe
NepUtb4BNaqdwo+eJFADCELQm+tzxfLrL3gjFmTQh8rGew2+06mx62+dw/Uod6QOCI8gzhOjCJZ9
SiF/mn2OxO9CZF/KUVCZJYZqRbsvPHVOla79ESrAjz/xII2izVrExeXTgY1B0YqsUX3yw54p3Om/
h2AC8FOlIS/ryWdiA5IrARPZ8+RnIRyOOdAT5D0NxQhYV1oPjj0LvRInOnUzYw0gBH5s4boJVfOw
v7GRxWIE8rRtdIc3Zc2x0GC9nA1njCeTtyvwnP8x33UKZEgMrPyDQiFyNexbWbgi7j4tiQJcDUqp
v/P8hnV4tyqOAVZ+eAemd+Ypi6Wrk/2nGVJIvraTxEzkGOYkOEhEiVXuqvTl61u2nn5XgsrDR4y8
i0mZFtCW1VQJ9AL6Ok3qkz1/trPhwP7rPtSp0UtzlV5ULVxm8a6WeL4Pmo6DFhJxuzMdEyghK8cm
69rJPUv2W1cjR7tey5VHRYE6Lu+WtZj0HgRKNVP1tmJ6gnEZXWLm3z+LIeI2wXgjcPpvBoqZw1zU
f9mwI+jnCCOEExEXhnHo7c8H2UwMHlAS/DZvQfdRJKhedpTvfdmFmzWcx8mF7z1fDsdOFU6CKJdq
vQY4WYaiG6WfuppCX7syM+BUg5k7UhLq99HcAFV6EJQ+rQqunZOQs/EVdriMkyzsO+IQqyCHO/tG
6KfVa1pOmTBHyBCg3qLj/jkCTPV8BIEmkgHJvKRrPBFcmClQLLNBDgihc8AA/WDF0gAKoQ92uNlZ
zWlY7hPTePAg8bb6YAImON9OlXAXZRX8Z4gFeKyVLTvZufqzY/cSZ2hU354Y5CSQi7WBoIKAYgkO
n2bB4l1PWGhrWQdONHFEYmPvKD7Zg5v1nMigEyKlFc1qiBIoRkdl+ykcGYnMPfMGdXLwaqykyCTb
JMNos7SY+LDgdEQidpbXEuorpEVuGf2uqAX4d8k3qV5gFeBN7EvxFszL3e3kzWrts/PJhZ/KiJVA
ldCA9d0f/ZEoG3MqkKXySMepgmKBVNL/TVIreWo0UMZaBSB8bpVqvPbjwmem6pMNZWH1pKkA5VkF
v9u6lWFSMzYTg0O+J9oU3W1EqiatWkW/9LylxKPuiwH9lBNPrXZHlcNex6GBX9HjxAzH/iQEfHnI
yX28BgkZ9pnX1VAbDmisexDlko3EB2CfYYhYNp47JqLMS9V70nnc5D0TcZcw1ejGwsuYLYercIk7
giZ2kK/t1pDjUgpauA6D8ZQHD9zjHmQVBEKxaTYOkKjEHfqRsj3DYbCppbh46UXYwLd2UpJuY2oN
WLHnNIZbLBYMVmpl+c1iPxbiGbjr+wSr/yQTvFupLHulfSRVOTD/1wzSCevyI3oQZlD2+E57iwlY
ZRN5aO7eU3cGfTvjQQBOevE+hB7GwnKgwZoSBlJR+ZkuLtJ2Md8pJIGFndHrfdGNJUf4VNs7f4ol
fXctTAeiBI1P9BejahNkSJ7FSHOpgifA+bNzpwheMYwONS9p5yNFkI43NhneesMR5LYlfo2GUHyt
ZdVbsTsiYNv1iaAXBkbsS3suF7vpJax0EF3Dbjc54sCguaNSU4nmYwOvM6AgSvwImzuHH5egI6Xj
MF8miIpSeq7vPtY4vTlp22crczRGlOGH2Azp/H+JKU8KG5UGaAQLCUpvpBWQQ8ezod3XYQMcdcAK
h05+enXMQEyDLrCjOVtxE1SYO6/XL70upD174gJc4HvlrPABSnR+AZ584CEWcWteh/8zH+K+Mlet
8+9MKwiuGm7tSzxQ+XgxCS0yIUPD00aAhuXDsnw6XDUQg3WKr9QnXET0gCHQDQWsBPzlPq1ZsjbP
uwPAUyBWM3Ihf0N6Uoft8cWmIHZJt5oYPx5baLxGXx5UiJ2OmRbaxeXV71BGuHXrm3QFn2ZiAl2t
GWilzafmBvUDI7fe+ohZeqgy2DQ+GXCP/lzZZaplHLOwMmXUYeKQxtPigd8Q/Gplteqr4bqT8aEL
Y6mRcAKyaioc3nafgZb8167KE6n2BD6h/CsafZnFWF1DhOAruMtThcSvdj9/+u8XNez5/ETqwk92
8MXZ++6pX53zlV2X3ySUkbbzoJK/KG6eu2YGDOt5UIEb8H6Cc3qhDqIwJPbmTkJ1x2H7Ameoi9/F
BltacA+JRR992rP5MbGAOW1CvALtkzjFXtI4TCour7ekHRQ0LUH4Dx1DmZjQp0RtaKsJu24R/afz
JtinEHcSZ/9P7+9G8Cz9KHa8+nOedxC1KpDI3hXo91e78GL+gdFL1MszPYWr+ShFaetpQ3tXcwZD
rL+dYdSiwgTlmsfqEwW0PpBE41i2UDYcWmv1spe1AyCZmry15h1q+YIBGAARi4cbQ0sXWAYK8foq
jYYDcBJ/PoyN2nR+oRxWNsupIWY3YiX+emKBS4JAQpFTvqbvs5HI7UqUIjovKzYCecUCxIS0lPRf
yculmunKL29NiB50F8N7DSbW3dUl/WMz9XsKaIn5XphXJmXlxcY3hkoH7Xvj2zjcRIVL412iNNod
aDMt432YxdKjoAevf7XZX+4NItOy5EV/RT3l8nux0NPkwpSfuEoEly64l22mZb6x7Veb6f+KD6wP
joO//cPbtyxZgjoHntSjIpscLG1XZkQ7p0ODBXtVqN8PkQND5dybedMe/v/uaY4xZJgweiImfLLQ
mMmMtc+5BihpSJ2AP/A5q2zeYwnChve5l7LBPJb+DqOGMI4lSvyrTlcTscU9FyT+s2VniDpQIGkF
LXdYIgnkcb2asCPEra4rkdG5MRgX8WRIzq8cg21sxVeugiglAyFkkq7zTkhekf7raFJcG7dWxkO2
5XppGHdp95X/ncX/jq9aVvMoCJkRXl7+SsuELrts76kTXa+9CeyD7bHicHSL/+fdd8+vRXCLNGlh
BgUCdsPcc2LIksb47aGpy/rzknqEsa/4Ov9u+3xsgsazuvkxO0HxUPpDCFcEEk1CiCmGRmNJGTyQ
Qmi3oJWAbOdn/GxMU4xhd6nOwQPXtikGBsmwOooyWLG8bkLrD8bnvFw5g+8ju6Zx8t3w0Q7h7Q9F
8fcRrUxKbr7ordbAq4opzxNdYrG4L71tRqIfqPJTgPuxM0Ek6rbLqpUZnw4bEnyycMQ4WNwAxc9Z
+0LitHAc5nj7/cLR1zOjX937r/r55PKYrXQSYv7SejqXY1ZMgQQJogwzyWCbRZTByg/la4d6AMFD
sPCBde8l+OPx1r+xlHyn9xRguqbj1jybV3ljhS/Qg6IqMAqnJn20+SUPagfL38/z2PJBTSNtXbk/
jHru2mIrDgNdMkGwyJYxiyFLTdEGpmt7+pfE4Nfzxj004wedb+0zca0VLFjM7YScPDbenOtwfcGZ
2SDuG8uNivo5oKXsQ3sx8gJSbTF7s/aoOIQFziw1khOyXAKCYtcZmelmDshl+UoDkkkV30ThDxHq
xfO0Ujmgadg6BO6ATnmeSGny0mcv5yfiSBh3PaZpM1Oc2jU12U1xKvF0BB4rqMxzQ4KALS1HHVZn
W+04/Wnk7QNboF464HNCYchiS8XhnXL5duub6qG9JDF0ZBTWmu5Bwyf+aQ6yobioo4oxpo3wp6JX
ZOAzemRyhcNj8/AJLcz6kQ/RBO+4d1sTyy2NuGtgHVtu8egSJ0tR0gFt2jx82Sj1oYU8h35OOP59
JM0LZglSEgiA9V4/+biQviDS2nLRpsOdSVBWSKr2ysVRU+H+Mu3MW7TsqhtrN529746ZXJRkIscV
2o33YRl0tWM8/1fLs3L5TvHWuZK9i2l4u6e1PIdjrpf8OK8H6oE6QnjSX1V1tnUIv9uj2zWit63A
5FuAlVEVXkK5XFoMeGitmlUCCLwSF8kBZM+1bIiZjvxxYwyNbmvyZpCrcla4/8KU+kQVrZRouKFu
PQHyPgY3Vka0pF8qRaMAFtAP+s52nOWhJhIHbUqcTSOTSvEexK2GO9X9GZV4AWRsJQwZwGe7hA7s
YKjd8Z7Y/15G2qlCUhIGlD+LOqqRNkvLXvxTXVPK8bLFh+xvZudISK75S/6Q57Ui5ZD756frIY3l
uj8eFETUfpMQeauVJu7d4mU5QIQkZon86p7a42W6x0rg2ZgDGiyzQfnXsUY8dQLwpAvYPp+M7jIt
DbccxeEvgezmCDADZthgp0sIkvMYSUWp50hRGZKPfub/CTq9uKwhCyASeepXMjF6iiVhsuyKvk7K
pbof1f4uVBDZKdnSE3abUr8oltKZA/61Ct9oOH73WaExMVCZiuvGocbIlDCqXAXJQ/s89XTmPfSc
2WCjeFf9HN/bxpQpnL9XACn9nQvoK0sNWenhcRLC0SAaX83eLTtaNgYgHUM666pvZzfKsX4kJMvy
CTYaVuEP7425/NMMhTnAS05GEE/Yx0t1xGUBZWkEG5H5AoLPy90d3Csh/7SwUxDwUydZEw2AcK6G
eREfccLr0opEmCmcqnH+QlNWQ3pVzhWTJ7NQtgvnXbUqyJc0PiqHMp1luxpA/Jpxc7UzeEV1TraU
NXbre6ltDE41127u1xH2a1NmDVveAWLBmlHeQk0hDBZ+8wnFUiG+w+eseUq3AHmq5klX7nyk/Ig0
BOXcDuMcQdV7kghVMJz4wDdqI+zaGh2V0w/ixfmXL9V9InxbQ7lfyWg0xPjMluil1zaXh+mztB1K
O3UQyLYxIQtNR0+LwkakL6X6HEA4NRMhlSLOx+mGd22/fHM9zi9iR4RqSw9twtf/lKDbQkfvxHWq
/+eawhshO6Ww3ApGYeKH1eMjq8r3BY6RzJUuVerrP5oVSWBEhoEiXzKAJVLiYX9o1zOvE87HGMvp
K5X+mz+NgBzNsYgaQK+w7EZg/TXuGOe4Wkd/cPMHnfXm70H5o1cQ7ooS+3+prYhCQhIguoX4mmed
rBQ6TQKW8pvz7Wc8FtS9/7l5Fy0dADsQrBHpWRoN37qM84TFj0yrrviuy2OV1egYZHLCPAuMqVKi
jTzqN1Mk4nvTp4J7X+ZXl+1zcd2ttwgiJd6NBZoxLUpd8EVMQ6qfD4GMlkEhTF0xJ57rCHnZ6HS7
LvQJWzO367ELz1v9hAtdnwWvQXcaJUi1Bnw2zNYA6RMZeSFfO4jZIVfPy6Yo4bwS2Fa2XcbsQwah
tWiIiLBcv0jh1iiVcEt0vt7gATrUKs3uLCQD79RXzs82JE0Hx5I9qnpQo+HMumfK1LL8XCOWKET+
67gclQdfVVwTg29L1dQKpQ9LqJW/j0RlTrcTtF5vGFsZbEAeAuShDkATYYTP3WX5658IQLnrYcGx
PC0H73zUkOIBGbxwDtusaeL0hfIpgNswWloyqrFgm9D316dWnLXSReJoOQmRGp0mYjZkHQLDbt9s
eDHtAlXQBm3JLulQSPUiyd+jzf338oXnEMVHdT2M5MVJkJG3NVWNUUCKyWUx8iEOh1DfFhMKkN/2
0XH2mq45Uah5hLZiLUIJfZmYW3C6WtZLuzeRdl8hba6I24AQjwh106daiHmm2kMTvo4q1laAskwl
0pqyQ+37NvurryItJZKWuRlFeBA2+Lj3T2awZbAwte98FR/ImI+A8Lz/zm59xLl/4QZlQUAm5GU8
OcErhghO2OtpfKTe7Zzvyh7+acfXU3o9i8pkRbOZ6LxJSlx/HRMZELzMz/It8S7/Fde9L5Ng0YQC
pFfp9gQ52CAbRzAT6PvRKT4XiXpsgPXuLe8IYUweHra1qvJB3gEKUUzqimqis00/RsCAc3Gje9m0
5cwGCtaAIEZ41RQG4Lj4SvQqKIMwNUOvu3oafZnP49D5jUuh6R+1QlcEna1YKn73leNUYI+TaRpe
TmCWOklR7fD0QikHQ9NrE8QljKl9HaUhQKTdymusssXIboKL/IlV0gyi+KhELawu9az5QN/hzzLB
NmI9+ogtLybfXckctVSluazm26+aW+HHwuoNiHfAxhpzNP7LFh9MS4CKlIWtBvmJ09r7qeKycULu
x4YjIrH9XYbmvph4ZlZe0h6af6uRWnK+FYPPIRNbLxyk54ZKfKy/9J1XC/FhZ44pHl2Ow23L/v0n
Ynbu2dtQa2BE7tugAaiZpd02syX6nRZyX2V89Oo5RQJDFrVXeywm31gdOqNhL0JzbdLSmmb3cwlq
QnIHH3FvAqmJsYEATU9yMMMPTOzUeG5Mbi5EfWp95gH4TJ/Vbqp5H4m3Jj09UqwY8FuLnm/m2bbI
2xgAOp/jVELmtLLbffAjKa49LCaQba+jLbl121gnwOxpZ1AxO936GQ8GotOucB9gCec1yz12/cwD
931bHYQ1nidvyyo+t/zdUcOCn7M/0nyXfn+FSe5HZBu31sbAA5/Q9RDV++Yf66cLjZE8Cr9DcbAE
mAjL5HsLSEl296bFevD8HUMv3MQmPRX+y47tEegXfmGFmZ6QMEfem7jhakB90oOIg4O64nXr0Ec0
2M7HeOROGd38lojAEeg3U2tpb7zdlXhtwvdOlZKV1EuG+tpZoyt8DvKC2lnS9IcuHvShyOowy5uF
OAGnt4MdDt2xRCQ+dS0TibbcbyNyv0594D90F2cus9VQRNxsuyUBAMczID0C+B/tW8vHGt7zfoAK
CRQ2yBa/C0SpZ0/rZjhBDRSRwbQKSrwQAxuHDNvxUfwa0i/Qzn3ZYu1jW3/2dL02geKUq8XKytuM
vcjtYP9xOrpQMhfDCSvQDBOAaAkAexeMqRVt5/kt3CueZTud9dCXIY8cqSWZfRdn9kw2VOimDcmL
ugl0l9/U1jMJTajaEdlaND2Ui7k35FXmFTuMSobzGtixSXbjP9F1B+8KNcJFuvi9R6DU8dhP7Chn
foUPR9XfK+sNOVTXwKmNBUP+J+stcR2i+mCJLRLNVgI3p7IWSmKkcY/4xrP3KVXzVk7RHq9RUxsA
LF9RdNpyQCZfqgzpI6a5VzsPHNt340QuJ2K+ADmV8u38OPi/vZp0qzejdDEDsLuVbx4oTa8cShUh
AhKeRdvI7DBjLxeehhHZPVt+pUGqHu6Fqm/PHg55RUxVLUWjLJu9WoURs5J1y4a3DCy+GIdFI/P6
Dt1dcbVR24tw+oZno8tjA6kSIXv6QDREf9B0hwWIxvSjPTItc0GcAl0BkGDhBPcRGvPukDkvFAZw
6qBwBiIVZdDHODBbcj8TJA8pkUhDS4z9B07EFRXDFow1EhnHuludJpxKo1Dd6nz6q/IisNP2VaGa
r3V6GFUcNQ++CzY+WhkxlbIe293aDMqv07RtN9Zb6T3Sw0/JUtYMwnGvfa2BUb1+tExzKNHhnh/p
Fy3VjnEox8t3Ki4Qz2YnU2+TML3yQEW6q2v/MAAaSEcfJQRQ/rPfONwxFtmWuscodjUz84lvKs9s
Mltz6XLdLn044xXS7hH52kseVH2SnVxUuFO6GnQnqiAC6sdL8aL5O7Qa6riKuYjtDHd8GBG1dBDW
8fGB82OeaqZ/gAR0WR+2FCN1il02DVwJrIpOM2o9rbixFG45izd+dBtE2MR5UNNnLPGhZmCrbfPt
uaEUBTsnk3TE19l2xy5E/zBzTClR3PMAd3a1BxppVblfhP4CgJCrzHGID6ZrvZajn08KLyWNxMoT
hjnQ/EQsn2snONDTPUwNbQ3ZJKU4leq5zYjM6b0pQeHNf1x05cDgcsx8m3hlw0UP1pof99Zrk1ex
CTK/mCurRqnfSK7obfQB2hXottl1c70U9JSeydIP8l2jRG9h9RCZn8RfiQijFulSYFj88YaLp4iI
5hXA7zoJ6JWesncqiPlPoNi4p9MHTiBJenAHLPcN0iFBOgcx/wnpJc1LY0CGnpNEGjg85I6DhxxJ
NL872T123iIZo38f/zp2r3q88OoT1rnsY9cBxZNVs8LWgqbeKRAb1/OXFf01UmMCXjvftWM+TssU
B8WfWPkcjiT9na6RGrojNwYpj9I2/l1ik5rnJe1SuhuJZVW6h1fF5LQ2BvOvBumKO+p2Z3WA5ilk
VwgQkIW4zyfu2iFcWUGiL9N3DJ64nf4XCLLfp97EpcIp06RWbES7Ma5/ibXHmQRt2obKgVSmAUiL
M0O1phX0cBp+ekCFYH+3FzxFOtIwXMkAUoE8JAAwoPVxc6sCFK+gB+P6slpFcRQcYr14YMgZr8ji
0Fn35Yz0dtLEpEMPp+MkUo6UVuEI6/xRp+4NMLZa99kBPie9YT8TTFL+MrTlocAlbOEeGzaRua+G
GtWPaeoCKugE40NlovxHoJyUOmOz42/+0x1h9VD7kSEhimQYfAjQaeHmRydxvsM+S+zmrA3bzt4c
P2Yu6A9pmKCiTMGOGaooD1vHu0u9tDBWnyozPzZjv2XJZI9I0Wc2/CqQOox56M3KZ6A+jdIN5uH2
1QR0RlTvcbWF0UX+/kUvveucBodmZ2clqpSrk3oJEqwbraGLsixL8kGZ3R/S028lkmzLYzqqrYPh
hnuvg9iKzvf0si1fvnKVB6YqcqViknHrV+K89XfiACKqYvLkGeHHwEsUtOWLeUGx6kDLKbqjGja0
+Azr1FCKtST40Qn+oIDC5HNMFj/MHsKKrKsSl1/l95kPCjDWJvjnvk76zjzabzrZ8nb6+pMcfmgz
5KAA4rwUTu8BVo16U0R0bNvWJ8uzsKgVuzjylGkNLpQUms5m65MtsGcIcwB6i3zevQTdooI2gwZa
OdtjatZ7wnRD/tWNTN+mHDmB9nDFWDF4HWUWaxwAfTRXRx3VMkdLi4bbB3psp1kzpDDTlIl+db1u
V9EhYl2WqZjyf8X2AHr/R4DiB1ZpA3uWcjARmN7bbR0HHN/Bf1Yg7ky/tdcAiilVrzgS0f3n3+7o
RH2Vp2jV19bhZfX2yTvX2+C+eJC0Dh0Ygh8N/0p5sRmqDwJ0BPSK47z+VG43CsQXHA/awCHhC6gV
wfBMkFxtAFLQB6MrH+cyXAfrhtpkjvYM7h9K0LaI1NQl5fexScbLiaeMr7VlCaUxTqBlQBszbFRi
yW8hvLnZLhlrBR3E86WQBEXOSsjNyBBHyvhvDp6ZuFjjPRMsImA1aRC6pitP8ipgz+tkm2C8thXP
EtWfgSx6lluZwxnxXtg8+28lC25BmF2PMI2gK0AocsjBmCc6fyj0Mu6+uVEvr7LIQTZ1iSgWS8gb
NAEyRmEZc86ml21wsANy824Q5eqTPGmRBhso20NDEnW8YSdea+f1EYhMQi8QmmoIRcHvIRjU248W
5xGx6mqcvjQ7nBZM1WQsZ/N84PJO+hGkSHp2N2sisD+cxaa6DlQg24u6LWZBIgNInADWJBsGqAuG
xc67U/Y7Y6OTmSiyJNnammjt1JKYdWLnqngvkh0/XPa36ya3HpMAPyibwRUnXUOsQcMWVdccDaZ4
u1085GYfs0j9T9goy0CQD5S5j/nmS56pam6XW3V3fnmkZObgVr1CteeDZIpDcviV6fzp0PKxAQQF
vs6ZjlRz6J5BtiRZamQ9wfAnt6h6kq0DgepnMLmJAf0V4935gj2QGUoti8qZR10O7IfqzQME2r/3
af2E73LnAzZvfMWaRJuQwAOifjQFo1RKzD8ggFf/Xr2SA440UwbVOjjvDeXht0lT4ZTh5FMr6EzT
cnZCIfuv5mLVmIjzWnnAi+pyE5FnAA3ka3+NMblC85wjiv8DeXwm0xmPYjwcvFogx9Uc6uNm6Ygf
cDFrm+8EZclHSjIUazrnPZP7HYwrZnMP7ap0Uk5Q0u0MqG3zi5nIYwfsS2sCsOAQoZZJehVEQhcW
bK60ctgnp05NVGPvXERmAY1lP6NYiHh9DH/JRIYk4SYCMe8q1n2+ADSA5y1QitK5fC7hN7J9t7la
nghvBqcawKS5fUW57cIeA1jgEynaE0i6jIxZ/1kTVzwMgG2905NLu4Cnwi2V7o0319ChJkm/dpXF
392hmfvhE2ypp7g+fRnv11lW+YQZbVEomaxLl0tLaskfg3JMxYkpG5kiGKn88irNva+H7yWkX7w9
IR8g4C03nFoAnPToWmjkmMK+F6IPs2laeEjzAN38u1QAzrsTR6fxudX4oE17VlNgj5TVX5PDqkTr
d76s6yGIV1QIwZ2CSsKp9ZjSGJy1wId/gSbY/eo1xcTSl+FN6K8qogOFTdaDDuqD901P9wciqYwC
weff8wTg/rKgxPXrWy7YmanNtMVNj+M2QfVGzPFK9WKVVFJutDiiRuwIMxMunRgs690ZdxZZkODk
KnwM/2vGhPTVmvAmHOwRNXjjKsLqEr1JDL9PfocIwMiT+H/gUvgxLo7tp4ELWqufPJakYtS4dtaE
0TU2acaJczGGjS41dvoBnu/4u4tQ9zfZFp+uXs4oYMoXR1YOpKo4G24TFmJ5HvU1vDfAuLh8Ip/a
bjiGXP1G3eYVcE94z6BCtutOXCH9vNPmW3A+s39nejOO6svmlcwiEcEeb/hmdm527sIQ7f1sXHKw
xGfZyRMMM/SVrv95S6zBXx2Zyr46DDoQDMKTxphhDORDAeYsIHnwXcuUNALCTWnKGXpt2ey2Cs2n
//5YwX8T8jVHxfaCzEuyeH1GFFkrQ2X3/BTFJH1nlnzVPu6Z5newskB0q2afFUUTESixc/vlVzWl
tWsAvkrd3uSmexYl3b7GxqZPvepiWn9pBzo2ZeRWAIbZDXVu0gN7s45tlrKL5KKKdZgvRfJKMtua
Fcujnm/QNwYXlNVFhQewDE5ZjkbRYlmm08tD5/0L+DPS+cvC7UlS3oWm1chwhp+2qyja8FqQZznl
UIejvvqPXqvfiMbghoz0YF+IBwntsud5gVHRBZLodWlJPjWXXfTdVcALiR2+2UanD98B32m+4nEc
8LmXL9TKCeGuS/CMy1Ici10QCKdU/w9nlgvtOoYkXtJwuOYQXUlIaWYYqafMWV8bEpMJOc9UwhNV
dBDU+Sa2p2KKPO2ZlCLnoGDOu0NUeGMtVKt4giUEv4NPdze/NhEue4kp/wXiOYMFCLqVAWMaUXvx
KRHsD1UEU06PFyIwCsyyeATabC9MaLVN0MekGszW5HL1qXVixBlUWvXyNxiuRgE7RpeL4DE4dY2G
wAQLsp52p7+NGmadwauhIwrfwqyoMrne/V6FgDIYH33ZmH7+I73/RjilI50MvgO+Kt/5kLkboFxF
7yg+zsOobdV9Pr2DsN/SzHT9BC4JE22FJowa+seGTstOWDa34KNK7DNO+2GfHw5pejESx/9xJklE
8gwNnV3hFIRk3tWHlF4K4MnwlM8nDOAZf1mph2zGLo3GWG8+mU8LvRm/q6IWUNoSQRapbA+6dkPa
VFPz1vWdNdrcgZ4Y96sbG0wQgGiq1oKNYkHH67p3HOmogtoGGBh0Cbz6Ibqa67f/STZ9Z6mEwNKc
EFnAne92uC8tkRqEBlFlE0Sfwxnclf5+aKdYwzgKO7ciDh0RWImqqvxCHzqB343YLzLKqcubQ4Pv
iCpjTXT5Dyf0LiJ16gmdujNNM+N36seKM4V9seRd3geHD3qeGCGmA9yzQAOYsqypecRqYpmFMBFH
swBV+x3NJ/+VmaIs5dXXWAINvp6EDy4k2arBCHXXbQPVuz+ACpUvNHes/6CRS3ZMVLMBQos/1px1
NeyKW95YKcSpezel+Yfr2MPZA0XxH+GrU8h9KTZC1Ti2u8yCZHcoBtmOM8nI1LsCEBeWBRtAQpt1
YART4O4ch7VpQIYyBfyqiQm6gEKzs47iNkovMYMU0j1onj8sUNu6JnIxTBphPi6z3ZN/Z+sSxzXe
rXMTCfPYIxbGetau/3QGg8KM7X0fpmCwTUyWqma3/4DxGb38PVDn8MBY8eGIMjcqFL3xdvZptq+r
5cEfTKDbPL3DUHmziT9ZzuXfcPk/WkUdwhOErA+bFE5/5k8Qt1lm29AtarYZx6+zJnrSxosQgRxU
FWEIdNQIqDNuVYOTqWmbHfpEGJXrODxj9zFeKjxbzpF7NZNmtwQL2UUNupz6Mwl+KJGKgevJ9XzT
K79r7Mv8Jqt3iv+U20BqoQxkmJRO8nJA9q2GVFw6ODsu3AImp0HoLHR9wXOfbOwkY6XnbRB6Bs5e
5P94bCiZQluuMiz5iPwHjhV5mMVgNV/G8QbWQgBZpcHuENv+tC6Wot43Tw16FGBQURSrURImAAqi
YJ7FrTmT65JCXk2QCokMkt0esn9xB0BGGqd30ABYx0So5CAX+fWc5b141jMDsnyfXKy/AuyjUYt8
Yv40B5TU2csQfJyKYsNDtaoWdQEu6nLYhvcW8Zjy58OS6BUKD5pq+f+F4IOrRhJHdLNMWoKvgmRP
c79sa4JlFwxz7r53m6sZgwBrgd/TjC2dCJKkZJ7Oi9x9idBaM57qkHnT3Vbedc3diods1ryLp6ls
HiWfBeF0Q/9o1SXUoHjxtkAw9THhzjF6RfC1q3aU15za/zyx7BLlztNXlEOBsRn3N9YdzMah1Zr3
wNE/1zKu71mkmZ4o+p5hGyC7jtdIvaAOIZrJespbtnKsugS386xbQ/1JWjvsLrGACEawLHmAMxPi
qS2nV6QtBrxW10SKujbaHEzhzWTl3rP+K2KessO5pa9xXPbM0krEORurTq7v3E393tO3BTCsq9ma
z2/+0XLLJPCy296BQhKulZ1yQTkcD37lmP7ObYN4vCGgk7mxFmgoZd0rsw3skxZ9MV3u1lNCiu2L
7lSTejxmKEQ6bOZbD0e5VmQo4VUyO9TX7nuwaSWLV4CrC1lg2lpw+qHequul6Bhs1DdouEMzs+zE
UL0rF5GYJNgR6ih3ErbwOWUMKzyc1nXiDye6qhRwOcQK5Z9teOmsgfMs/cIzCKebScNbT2j6ZIuR
/WhTpetxBeUrlHrBdXacjPloPhvly35HMco6B1oX9qsI7vYtWRfaEx7EJhoOiBQkQWYRIiYdrXSK
WQ8b3vF9Rkh26op8/4abnKUrztSj1fSCdpVlLDdvCKVqU2cfxtuKvvWxMk2R1PeeA+qOJSDEZ26L
8R5KFaUtXS1u1IzxOQoVQ2xVnuGc8t1tBULyK7DkhF/Y/jvp0LZ5Ftrx3e4ZkPOJ3gpkvrwiOHke
B+y92FRUO1acV8MaWuoYPuGsmhfH5YnEljopXGqBY5bNTXItc/vVWBcooo+34893VeRyHyM+LxUM
LeGTsGQsDt/2Xu9VrmZnYx/8Wl5MZMwd0K7UQzQJnkyASrFsS2owH7z/NCnMJ76kqSvBd7hUvTI7
Z8u7H/+ui9/4T5UjPZurtwBbuMW6qbCksQngIKw9FEXFSy16Hlq6/XpYsK8Rx9xXTZRMdNl7OVAi
DOLWZ0HUlZh2rk2QTAWoNaMfnGznQ9FJ5MioCZRsRG3+xYjtN+p64oXcUTm1TOaSZ92/Lb7hPXk3
BeEI/bQ4YbmoLgpJ4NrYSiop+E+5pMzZuK07lBNW/7Ht4ociKPl2oRWFADHJe2TPTVRTpqrxBU9d
5Vr+404GphGfhKjjrkeSXxvWj5coC/NH6giY/moAAqNzlAn6wHE/y2/UT7c+giULZeRtAEXALznA
5SNfutw0L0ak1Gwzwww6XXCesVNBOHypDlnLmvC+O14vbfvkHCEdcxH5qxerTlF68pp6pyNo0WLJ
Z37eJUYzPNS4Y5qLcXaVRB3LfaXITReZm7X2oh2rGkE9ceEX++D7q+UFyqT+QrR16xX2BUm76Oas
AILHCoPZW5h5+1UpslGbu8vuFPpBgEBYF2422dD21/HAlsPg1ojlMvmaDAbGJJaXis2OiRoUqCOq
BrLdzvU5YvSc/VEsGyp6hZ6W8lAUvoFxYFKYx/cJ+ZpgNrkt3C86vOVuiUato6SAiDZoEFPwmorG
9PlCjwtVjmqf+QwPwcQY0R/9zq9mqlzw3PRNWybKptPDyseq6su8q6j63HOb271cW/DYTOZ/b/oj
s9PdFBbuvn2JxUQDEeUuQYvueKnpQrI80NdSlJP1FWYchZw+ektRSztOUc+sML2b3axDadkAanKS
0NsMScSWGf6kA/As0GXAF4J62UmxrzuZ55pFXZxe7OJNhXsDnUNIvcEDXdRcLglm0LeIXzFfXt+n
5fjrmXhIivnC2XQlhad0u4iIYstMCc2Q3PQ3BDRZ1mTGId9leOSwB55faNxCEfxSFJNdnNIWBVJw
tXyPCwz6LQqDncg1piTsxAMsNpblH632t2052QsPuqbJ87XmhSnRP7Jo5r2+dpOEcIcdEqNH2nt4
G7I3Ukj2sc3bmsThc29vOO0YkB1g4geXp2ocpLwuiFqr9UJAFY4Rh1Jd6pgS1kypvjxyF4wXnQ5A
HSh908zOAWpsi4JSMuVm7vxCnMNaH5QL2NV+COiXnuDyHgqUD7vgLhwrknfhFNqpz6K0kKBuImUY
y3O/fLSxbT7xbgfd02UMc+pT/CVEyK4S+M6S+jFv0t3cUxYAMOfBwRSyc8jC2RWf3IXxtCDKQ5r2
ptKu6MfpmDlvJfrXRx8Q5p9bFNNzNRubg9vzYfjzADTCiYnM1Uoy3a1lJ8eYMjicisYhXbCCMkSK
5HJyDBYj/griBlmMTwpxQcv0NBm7qx5lbquBBqZalyrCS7xU+ODHs+rbx5PY7sQysShcrdZEeQbY
3mCv8gSN+uFtuYPF46tP8lAUh2NaSLVOLMfo0gebQUwSCZeaSJr8szXJ73ia8OzN+OkrBg9cCuKG
S7NGBBt54tt3rcgzLGELaSYympUxPkEEKsuTtGeh54ahps7X1zaM1yN3VUjZtZ1R4ixuEA7CE/n4
IallFBvS+Kh69484S61SjKL6y/u6ay4IHmC/sWdj4ZLrdGppzCv/Lv/4MzcuNjSQ3OonH3CiZpnO
Gqol1xRleyacSswXAV8xUGDVVUQEhqAfGaib0DKZx/8Gv+5yJxBI5qYs+z4d6YH/NcNL+5iddJOY
406+0AqyaBlMCikl7AGuq6iuW0CZyR3IT7Dx+O4pnXfWxMBJhejZY1JnPaoSDcN4u4meuIgmj8dn
bsg48Fw9INjtdhOHzCzOBY1qeX0w7ni7v4bN6EIDKa+YBwOKi8tLNPC3ddwVYKolBjW1IibHTI4w
VlYlNX9NPRhA029JLr5zi+NexKDVYu42MYsbS5+d0kD526Ml+ZiEy8qIctDKDeQWzSDAFXjNqw93
kvPnLK+dDZI05OTy6xT5b1eqYWfn/dItcyjGf3erR2fqrTBHa4p9rOPFb1mOq/8piIH1bVatetpq
5r+OiqJ9GwX36n1RQNd3KpvaERXdxeFa195MURFlxbq4TdL2Fdyzh2f6+VCJYBtxlKHwLZJxBt42
51tK5w7WWdN35aobTZbBe8sOyKYIgI2kM8WuD8vxrRZNTRcFRDo80fnCOYTNSPJ0d2GW3VHyMq5/
V2OOOkjaexaf3H9urOVGxLaF8qR8vuYMSP8KhFTyZqwbHCh8k8ThbSVgWmomspYrylPGZSatQ9MD
nQY2bK5jDYci8UNDRQIWrcDlHwGHQDtr9EvBdobD2D3btGxpNNmYjJgYr2Ns5F6mDQhGYSEoWTzi
XOh8rhTb52c0iCY6to7IMNZUa5QcYekyEkhNZPv+lngXIBHalBPj81zxcOBNlVYH6atAyGuoSFP3
gSvcSE4EB31TospngOiTsPmtqjwovqzhULf8j11mWpstCTkLu9QF6U6U9TsmPxulKnB4VGZbHYQ6
SIThHxwXiucnQ9IjF8524UAje+cI6aR/Gjb/qT9MNEwFgf0LvFo8Ew8D7idnW33YSzKq2texY0ho
EtEYt9XZtF8kb36+o5MWvwRptpN7krasFTNaxFmBjHmy8H3wWuu6tpavhekEYsBwQcURjFmAvBco
j8nK5Qwze5a0ooyeVIywR28G2K8kM6912xgBPDcQgk4EdIkHgg4xW/09nldnvtCTfjiAb9PkEBs6
xtJsYvNxF/av+6zpoSSVyNVXZ0OwT8JMIl6zHNJJUKO67+wg4AhQAyYr0ABE98O88tJDliUXSosi
BroKQNL31oXaoPS6sJEF89elS4JDEv73QvKTwttYHPMJogV639bDb3NcP3BL+SDUsWfyxd92ChBS
643U4t07U1tFK36XA0OTscuNXb+LHHV3HVGDN0S9rw/qtLE64BjIh++/UuybV3ru0lGbA89IJygf
Xm4uw8f9xSXtnv9RAHZ1LQxhGz6+JUJOtaHkgeLevhFoSGPZGiDTfzD6zRdh1TGgLMesKCW2GvYL
WekKucnxj76IYNuwEyQkSpv0jqI7aKOgAYykcrcYlO2sNbeUDHsIflr+XE+UoKuuBTtU6LVfQ3c1
Dv+/XbqinmIQA/LCDR5ipK7Zn62ztAuj3+rYlos2z4YqN2D+CNijKEDTD+HjwdRwpi/R2Q804nI1
KJTsj5+ykqR3+lX97yaywXx4gT7wiry55+0JFARB28Ol+/6fIinlOjy9Ev37ULnef9319Y8aB5yy
rZR6IicAnWXbw/ML3v3wTWPNj4LPzssr/4NxeCnyfHlvaDfacBbNRz4b3O617aQ2+nx98cwGgcRy
a13ap3Ns2ltuvlYsYj4r/ANN6WZ3misgT11Z1knlhCsK08avMdO1euSxyCdud0bOJQoH70lRC/W1
irs9VxWyJwtjuH2ujR6qD+D4W1yUbm+PYOfMMMuFSUywY5YB43WhB81PFbMw2b6S0SCObjIbwLfY
3OzzC2tpKFiUSDe4boJZVm1oPLUSs3+oBOgcB50sB/NTcMpGT1zk1uhnOVY3fhrr895w9uPi9/hF
s1LVFbPdM2Jg+aTYbVlnTSRy7idZ603/QZoII004cgd8MmKyKewyzH71t7l2D2uB//qzVwkCPKmv
6k6O4WmnhauSrZHmr/ErZ4MpdHVgz0CN83Imr9T+vqKckvSr4MwFrKpcmPzg8jgyJWvxniUYEHu1
Vlf/r5o3xZQ1pv2yO1dZAq5eggTSFbEhdE7EYYmj4rbu9glubmLnfmugjDvg4MHWq2A2Yh2PPKS8
M7ao5hi5dMGggUJFzPzZi9tH2fMAYxdUw5aBA35ybWyfybqkFvWoqu1o/3J2O+GYTPRP0kjpfpqa
UVeono38X1g22WG0VGQrNKDPUTJ93ZnW9EN22DiPmr2f1wfAwKB1hVG988NzmIUuf25YqkMBvPv+
eOKrO5P/XkBrQQa3sG3QvW7Y6wDz0RZcVD72JqGlPfn9Ld7UPjU/Sheq9XeGI1lCZQgUryXPiegk
9R7T+0ccutD1p9S5390KHUtHdHkHu/iWFxUGkLBxZleRIr4mI67JofgGuqIkSYQ98askD4VTcfn5
68S0xeSvE277Qq5szgAENdHXy2CLalpV3hiUqGEFoUph7IRtpCfPAlnDCG9TagvqLLO9mOb/tbtv
m0aYiCJuhaC7L7eqwdYikzmHQgmwl4pCm8LToKmnT40yr3jI+NU8nLf8weQTSei3VqUZpYJ7Pw2m
sxjnLOxyKR1dVwoD99ABYnRj6dph9wVmHc3XeJEpdP2cYzHczsiIsSy56ZBCCF3gumNsxSXA/Ngr
1TI62e35pKpOxQEbQSQHMxsIncip/4Zt5AnJG7KnNyXT2fdp9zP8yC7iUL74Sw4Mj+B+FUxhAx6Q
lJ8Xl93pK64hvVj4T7HVKZTpP7WKWOYuAZDLnvhLIEJZsMGBsorjSdA6o78Ft7OjbliewfrZWrFU
cW41Q6H8HVlATLN7qfMz02BTH2WjXFDS6fgaYn2BdepWCVQInJPq3vIz95Fo/pE6oh9YM9xaiphu
pzrSNs9C47+OeKkb5PZHqg37B7zXm0fB0KgvchengGR5snCcmLHPLzrc9evXULEIflgs2vAfFcLT
VdpkcM/g6KhE+wFScpfEND4/xxy/xBi9pyUgwdQ5YMPKQqwE8cZBevjBuHIBbal8NPzRnJAssYJJ
3N3fOcSVCUgZD14oE0qHTLLeK7nyN7jqk4tuFngOcclBElctrXPyyxbbHEeg+u7NI0v/xVHgYE0b
szrM9sGNye9HoOaUW9AsLRKvK97aBt8ix8If4nXe6uZIVmMVAYcar7lYeWtQGMyEMApzH5JFxRns
1U3yyYbo9+9GLZekhn10fUXwVKLdTztYp+WxJGJtHm9tag5ui/kc1mAwVysmbGdRoHlJEdiB/eEX
zW9NEnwPArSV5NYSgrnowRnkZ6vbKFqrVb3wrZdjfQOO9cYjdNkmbMEtyYektTkW0qv6fN1JjfS9
Xg91hkKT2pqSjel1pwP4bR7VNTmOogJmhy3MYB1tRmYOwKqDxadpJ/I+axb8bxVQkirTXCc1QmLH
7hyENnXoCK+qehlhQOlbHeJmCmUqWDp4W60CKpxoxW5ivJ/GU6XvVvfbFgDk8OhTlnp4w7XRcDcp
oMu2qHvnoRfhapSArHMCgqwIKcz2/mwm1OLAXbp1nOnm/mvDIpZOocJYhViIAtsUQT9pN1FyjfIZ
YgDHezXq7wF16iKl7iB4EV4CmoqzUHE9qEpplvFSnYG90fLbIK/BE49EwVf6IlSR7DYX39GWjyCY
y/EbUCqaS0KRLVlzJir5PtQcIQUP0BkC8DJb8hHOUFKaKzt9TJHbXDlKdjWweC7a/gXkMR5y2pRM
USqhT9oAbT51u8LD7k5yY9HB8yZmbUXXBTRMh0lwdXSER9BST59tMkXlzIa+bPsmTOB9wQDyiumZ
O0iHCcrGv2npLgVLyekNU5bH+bTdjQ+9NHjM+L6zxJBssUvkg4o+icfL1ippo4ciCTVTpI2x57Db
eHa3iMonXmLJ7EQRjQFyyE7bEN/Txqa8uR1fL6zHerou1vpkFxaeAIRtBer0LR97zGbR1MvrCEQw
b+VN64RxWjM9sobsTVr2+0aEQgcuG8oHs97g4Sz7QnHVwFd8gtT4FnK4SpWjZnsbMus0h7Hqz5U6
SSuJtOr66Yqi2v0L6lxG/D+B0SDsGakvv5ivN6kEApeaYKeXO7INRzEzjUgKeScdalrqh8TcE4x6
7PiKFGk55hmMudl1Br3ZS8wa/z/EdZW/VpdzV4paVOIIpEr5fCIePIJZedSrdo7KALE7UfPSy7/8
09h+zkVeW45g0JZjWV7l5e/KJAYRPnNRpZvF5+dgHdfZB/7cHBoC/YTq6jeVU3E5/wMpgA+qx0fA
pQq2ydG0j26l5RlxoDJk89l/5a+TQaQdX5SBDhS/OfLG6BlEBtkpGn1fo13v3s8TUqN1c8B8nlf6
ifnSzntIgLExKL9oQfm1Eg6tNUL1hMigIejdF/DoJ74MQnokvwVGxaAlv+YuapaCuzH+Nm8Xk5hM
TcfG1vvR2kevbZWLDwngDxFZq0RnUDRnN7eaKszxoeOgVU+suaoysGftauHspisxcR+3eI5e0dT8
gS80BRgo08jk6aMF9UZrEd0o2a23aFuOVXa1Midj95P7FhjljJJyRA4Owhi3vBOM0ndIdMtWU813
aWUVB+sFJBC5B8qtI1/F2hgPxuMmXk5I+JrECjwUwKHjPBH9Rk9WSYVrf1KfIbjFx9/H2YLxAANl
NwEBgZI1UrPb43g2rJ2rgDRCPOwlAkWDnDuyrWLFvkt4KFjrefue6p/0QLozRasrSPiWTz9/ZSuT
zfqQEj6VP9nOoQiGOy1AHWqaV23uuj/BPrc/tdFz2w8tIJGTnxVfHq11Jh6bPQKzZ0KEnQY38G05
R0AyzwRL3zWkshtKnKnCCKNoWgdOEO05eQrptB2Ucp2o0aJhxCq5CZWqNahi0oR+t0X2ZAa3WyYt
NjgIoVUI+w8C6kW98c9N2ku45T4n9a6LqLdyyYy+jUIRh7bU7eXgBNK0zFjOXhBGQW2de1CXSYLS
nBJh5HJ8gNYS/zZrOfc8kwaCVmh8OaSlRVENM5//83GLqWIKzGTOyCTY6CLOPR597XPk2/VOIWjt
RqmvP6wtA8FWlpXxvY2vU8xaIz7Is+5pky1/3Hg5b3FP1RaLIK4F0w3S923hsyMVCHLxYLAlg1Ji
Jp+GFJOIipXxHrFteaxm4tANDvwfaht6TEi+SCzsIqdsvyxhbFZhdtaKqIKyxAx+kJPFyGCL3qAi
DFrR8c++uoPQMnXM0thDZYvHAZa1C2GdHRROvBHBDiwR1qANl1HNjRw1JjgrEa2VKrmV3V8Iv8IO
FM+P9KV7cQs2lEG5L8L5Mc8D1Wgt7xH8jC7jk+8z+Ti8XpLrVK5afRoYjmWuOhguiLsGxyOvGdk+
Y+taByDA/7Uc6JqMHuEtzyA4lgHoNyQNWgUvsA+kBMYODqQsjAAPwAWKSfhcuvaCiyxGzx+w/a+i
fQKGhvOS7cS2ItV7EEj3hbTO9KHp7dawG7D68G3JzufCK6HGjW84RRkPl+IbBhw/4/38H+/3rsxN
axS8CkNcxg3e6adlF0QcQfyucwG57xRv7i9xnC0fk+Xp573qiF0zhntg61BdgTClOp1XFBNeRv0t
tw30NuKzix416EM1uNvo8bwvlKIzZhnlVWGL7PB+047biDrZPqlYkL9H+vS384TBRlXjRaXszgye
CccmJmmHRnUzXy56GcmtYPocSJhh6qmTXAePTbPcbzGkLLI1/rObdyZLyr1AvAyar2BhYzVfGc1k
legJU1DQwIVWySbzWwLmGIlPvgyeXrKMV282q/6CSZOhasb+506apf9w9KxoyVj72STCdpPdtF5s
V66gQUiVfmD/L1J+6RpYgA0hlgpA0lPWlWWjUD7qlfpgEO+7xkf3DxAA/yLnVH/rR5PYgN5DbOCU
xfVAT6Z5/6y6LeN4hITiN3XNA84W7CeTv6478B9ubmFELc3CMxY31FZ7Vd7OZ4VuJJjBszbJ0Bst
17yNLeP6rXa2GiyZEIcDA5J8rNN7o/3o1eIDsRhEzIUsZSo1pOvpWNZSqdytm2CdAxzmpzEKOwvk
IFSg46geyDO9GH+opoGOuTUlP7MwOyCHXA4jyZNp9un2RCsXqvseP8KtvC0aOr9uTv89p8IQggKz
MiHwmXWU7pAwbdm81IayP4tzj8JjMbbC19zRBlyjHspm/yKQ6kR1CgFOaDO07N5VIASEmpDuoXqF
Kq/cYno0x+uXUlhZYK9ZetwU3gNokDq6bDB+B/G6cS2muC7LUHOua9dKpDyTDCQWyBj0LVC3bmPd
IUMQLWqfPcf0SAv85Bv8g5q2GL0U1tjLXXpuoX7oM38PatL/YVO9RjobrRsUOLK1bFiJSrqNP/Mk
QEbcx1X/njNXuvNmhs5rdEZCtkCJBY6sSQ54W30ffzlRC3tgqVnIKzTY3+LvJ7tCaiRp1VQQ7245
Qbq100LNJYoy94ch8qhymdCmvAw9ejWXgBfvR6xz5FM1l6Qvd+LzxcyPVHpcU7Wy9GouvNEoc1bA
HW2bv+khrRnB/oD9lLIeD0xua94sQJIwRC9gA/4+JJbuiEX7HAUvLoCGuuBIwOZp70UPj7JlXBNR
E7QeUm0+ep26o3txP1V9Mtys6ekINzxeI1Vw92bp/vyH7c467kZT8GnOY04Er3oBd7AzR/rDNhaH
tPYEbmIucoqVbTa7SRc0OH9XEDnUKflxbTAg5GRrQJI7uAzWPmlIfVIsogpsWv0y714MeGZyFHDq
zDLPycE5Vf/VnRIKOzJCD5SM4z+v5G1cZ8PGZo/huz8jS2Nwhxy9A0gG470WLYCfYiKcMTIMZ7kE
JwlIXFgBgI8fOd9b2I6Oj1uLGh+Jd/WckikBIgE2upBPM/9OuscWA+cEtnux7HICGynuQ6Y9bdOf
qQ4OcH66iPlafFlrlIrO8BHEarc61bQLjWWAp/Dew+nWgin8Q3ZCoKXZTc3FaLi9V2wgmIjORTNL
WDy5vYdh1fvNddum4vMbgGamohs4x9+fBO7q1EoxJDHodbIPiidy71iA7AC2kFisJyIzbgfwhK5X
2a/Z98rE8jz5CIVdP4F55XsdwKDF5QnUAVy+slwglXGTKoqVFOIoYgz1r0dBp4/U0rBJJa192OQ0
VpKHqV9TusJ6HVUdEWb7wbNb1VpIB3aWi/6LqifXXC8C93kXmU6yaWzQwOesl/KgdPRbrEKoXU4G
E4UGBXzrR7VT2WDVoWOOdwWboqkbDTUXMLdHcCpUU/zT+RLoXlLF/+EUuUIqU5MvrTAjKB7aDD4r
EPT0QnakjUIRfYlSLNmSqLEmE7//NhChImxfTlQm+ZFnvAY5/AfgbALaBE+hhaDIhJPzt1n75gDU
+SK5x48RZeTMd6G6HjNoro24A7qmdL1ql85cjMt6YIkYSRTonDTG0AtPwBt6ZDL9aBe0UAVEWKYG
PMH1YtN1iWXPg7DKRFq3fapWBMZ2iWwOhraGoiyLRUSvdUXVq6xnRwVI3r0/ec8zEMMZ8wbADWk6
OvlmUdPQq74UzWsiLco65b84+r5nPfQHc4KwVEIXfkIne2c9XG+RvvFYQgRSQ0AHfeykhLeOpUuj
YGuJH1ZAMGBvHemtUk7xVB7p8g208z+nawUXrEjnVPcUpM8SeL4AV352Lof+ypuE4Cj9GWxzfH1q
QU0ouPS4Fk0AbBhSsU2JfQlWVDSj9heFdnTUTzxWBsHaYb04s84Fkvug08jTe8EzcONzuLMPcdsN
f+iKuMC5va6OMg7o2TXIhZnZFFT2gwuZ77iLMbY0Sh+BQhc1GY103OQiL0tgarbjrQ6ocw5PBAkL
gPvD0q5ylGC3E+TMfe3mDmwxuWamrMPgEwvloLzkDx6BXeKbupgSHECJlIf5NI2n/KwE+xoI6MEm
HLQ5D5Ij3kiyvokEjTsKDecYpI4Igx77+i62KRjHGzaUaNEzJNpC65OpWb6A8JkqX2qPzDwM7aFS
Y0HPCtueC+0AeO/sNdotnsR4BflddhnkW4cPyRTOX70Hk7m+jKlMygVo1teSSzi7AK/cOcOfMpSD
zXmWTvS+mXTIn4k2uysD09dvZI0jRQHc5EiX2be1ZvZnbiRXNBEDSOfFr6N4aMyvkbryGP82/Fj4
COUAf1v1BLF7uMJnGggVq6Iyir6f9QXfKd6KcQf6ufjglnqORoeysJSjACs3iA4aM3HPi8KvrH4p
BN7qHe62MwL1pgxNWqsQgri2tQ//fdg7QQuby6BVIiaTEA+h/kPfFKAhxdaERfv/jmRQoCdntzQf
CAKLB7Pdw0wnitI/U0Mh3VPMnq9BokjRcUF3W2LDzGSo7J3CqwcuiroiH0dlLuWMN9pM4rzd300h
7SwZKQbB5HiecPfBllstc/SOsTJvFh9voUcff+sAvGGpU2gaStEQKSrwXscLZBpqnZ8tM/esu//k
OasrtBj7lFTkY1X6gBianL0iaL92+vdWj8C8YILD8HNtdnTh4dm8o9/hTOWUKZq8h4erTbWXeVmf
SyjpIefWeOiikrcxY10qkFi25vbN/hrTEVfa9AdtWdl97UGJKGePPioOJ9DAPX7IWOD4sNIUVz2r
TgQVy/9XvJrnjAC9kF5HefK8JZmuyn3AT6Gts0wmOiriXNKiXJ9866DsHb+nSljJjAzSVXG9xzPa
U7CSxk5dpgU4JSYuTwo9j002LGDYPJOqiwfCFzJZsbHxi0+av/3DtEvZDn/EM3IdVe5sYL/s9qJd
E9iPaywV9SzGqXn6abp+zNPicWGeNlpEp42KI+ycTfLFfb7/gjjpwj4w16F8OeFfv6TLwNC8cW1B
vQwxVYB3v+jqnRiCGUlN81E0uJnx9Z0MFFTBoBPQTRxwAuZUVLvYt6LYjUavLXhiWUtlW1imGaGE
wNdu9NX4uVw1sQ2O75QsYXKXjW/yuzLBricr9JMJgbb8yRBnrlshzbQrucDNf7KNPoLuMJnSUxoB
kD7mCL03/vI0zfwUFgf5ygZaB5aEFc0YwXXPlaBBKVyOLZhst5kErYXxbfU954joTQoqQKGEZyAw
g1yQxWbLSCyllrUWwSHRkvYd+hd6m4nae8CgfOJ9/OldzOZMSj4hBKClwgJ8umByvH0Ro8XI9fgP
QtSY11KwmUvsEvpHniJ28Ow9ApK9nkEgfUGz/rKEm/L42wpn0HG6Q0/06+b7+g0wihEfo4FIkA9a
bm+JU0y6H/uVQvGYI4Np+3y3+bnawrG/eBxGI/Caif/85/EtnFV93kUVnFaEv2qOqv/cr24uQ1n0
30NSteh6c0vmpQxWvB6PfWkhgM9FcA4BGfwcSyCVvL0zRfolac+VspSVQzamvfkyHAedK1vcyRDS
V4q7FsUa8RugZ43f2W+LL5aj/g/DK1OcSltA7whxquaYbgkzxwuT7gWj8YY7s/oF/Uc3fgZeI+Lo
0m8X7O5aUj3yxhORGNSlOyTbICjta8KjyPO47rWEl8p07PsLCjZ7vyYmWpXjpqK13JOEo8t/iDBy
+muh4MPiWQmQlxphb6HIG2H5rRBOiQ0HdIfgKA84OpStrNkK09XesWkHSr7iqNWQOqWYYoEiws/y
BVMO1+vp8Lvi+rXl8cg363lIHvw6v3ZntBmdsMYNSJzlMWNrNfuITrGaDAvzZHvOeGJ3CyQ2q9ks
V2DHaBbGijIi2o/6JiUckyJum0oOw2SnJ8oO5tuld5OBlfYeV5SLiVCZY8E1nMBQK5uRsnWmZJeV
b9HAILMU9nzC0vLzsCHd0gSQxoxSiaIhuI4UK9yug6LumqOvtiSEdz49/RUlUWeZqVDfn372RxSp
Obf8SxP/PNKgNpZAZd+nBE57bcok7fd0xd33KT3M51s/EsDtds6ewqP6OZ6nzx0ziMtNmdj2gjE7
+ooDitpaB9Q8ya4lpBtlXAjiHR7fHVGB13lAT/8KyAxBZA4F01NklGgNN2KMIm5CBoq1T4YMHQlW
Onq0ncKyyCTxMnNvHxGKVH2obuWnzcTzWUE9LBcmGiS74ynq8pkRoYyerW3J1Kzbi82/S/zXIof8
/Z61ZTs16w/2wC8DCCOVqmzKXkjaemUfH0KLUJDUYwrtqpsxIiKBsv/Evu6AiKca+wIH1LrT+Dps
baH9P4fz0kGKh+cVBwKErUJHYfgyvDPrpXU4LtcRQA9w26tAEtlQ59CCXUQGLuncIgaMRA44GyQe
JKtPiEyG8QjO5hCdqbyHI2egftH6JGM+EYoFkmbU0bUpwJ0Zz2A6M1K3w6GiuColYbvjBhj71stq
uno+srWkF3/gdZEIWaPOQ29fnVmXxdCHkdTvbjEzAhLsGR+kZWi38x+PHivyRsVr/XMUtotfAGwQ
NF5A27oiSrtC62+FDGNXwra7Vm6erZcg/PdpkVLWs1mHnF+IJ+W8xuCgsmJ/Lliv+SSxOfHhGdZu
86rgnMJ1aqmK/5oJJJQw58MANey1SeMQyWPyDPnK/C4MhrsqCTaf5HzPoKTX21t4QscNAgXmq59p
QTX40ecr78Ox/cDxFHQnrtmWjFSvZ4Ivqug38c5K53gpjdc5G/VsEJhsGRd58ZfDStLznggEQhrC
zpalB41hvLSC1w52SFjimqn0JFd1RT8OtYMM83kQM4C6JNkAax3a/TPlhuksEYp4bxzg2fYd7wfc
urd+cuhGfVmv/Pt1cBtSca58qhp0BgmBakOuZ/k7EMxZ/G6eHLN5jY5WmCfxECrIQe4bjIrv140h
XLefUz05/LyDJkZ8KTWy/hTJdBlwSmdt6cC/Odp78y5DGWgCYaCzhsv0U5s4Uu9/6UfNBJ0DgfgK
hN7i30r2+eUyQdpLj3VNMcycI6+hk/T2YkIA40ZWT2p5BfXK0UyNvkpAut5Ise+J80Lk2JH7AmAs
DzfIP1fyXALysJhhCO57DsVUyaOpf+T/T/ZFdbllniwp+TtrtPjtcAE7yM5jtWTp8PrVI+/NGnov
DzIxU5rRqxh6Y/5HzgaVth0DEer40DuFLKOd1XO7hkZ8ttfitsrVFdmkgihHBlrkM+tuzIu6eFNC
2Lc84WR95R+w77/tcxE6fGwjLwa5UPyEVHNEXQ0zhr6C1YbjcWa7k3eBRKIOu1m+okUy/Qa8cALt
df6QwiP7s4D0+c7FnuyXD2FjkxiVMr1WUXUNEG8T2JJ2KbkYnuuYhWVgxiepo8Dj0LLwWR5NIog7
LxKhVOsqfxcZ3EeRybgD/ARTMNJ+i+QnB5lUO0A9IA+e+0ey8bC72FWdI9tm8ZuDhJgN7OjK/o0A
vuZHG6Y8DAXLzd5QAeNCT4+3Ubec9D1gs9Ro3wWotKM8yrKaw6BjqEy9x/9Iko6TzAnA+WmWsFGT
ZG1EeXRntuxQM6gwI6CIjQqyk/YD+J2BMzM9aqhbUBdaSz7+nDZERGBpamhRYLeC91eh9nhxlxqz
EJn5nwwF48my6J62w+KJG9bikEB0TJTsOiwffwEm/hRp3AjDXkxmTQ8mOgCOjqbEYsttJE14O5Ve
FM4qjciU8uOvkulGrIvtCfBLiSjHD+QnlAk6nDhyxC8hm7iChbWZdut/q7FZI0Vw5HeBXa3UC7mc
W4jeBv25WG0lSu1j9aljS5x1z6trLAzqovXDBSgLe/eDMKWZyF8efnZTfYbAVBDVtTs+SBgZy/h0
5gcvu+osOdmVOPBfIMLS2HlLU+bXBsfJ7F3mHuaQ+Bf4iHtaU6DFySNLsogC3dsDr95Ut5i5dcgu
xsMemJzzJDjz/hRzXEHHLIhhFJXJspL8bDA7ART+GKVJUsIlV5KPMJqaegcI4/zYBSQ7RKSk+GkI
LdVwZVcdN7TL6aXfuyjn+U6LDPj90IcVQ+FANUeTxBIMP8A1jqKcbndKU+oz7c4iBOe87ePrbBiW
BMLWzLztzworp+tYgyA4Z5d2I5P/8KCq/CP+LnuKf+WrSJtpFe1L9fqUboewfhfCJ0tTPYK1oW/Q
m2llGx6sxDoz0rKCFrTi2uQQjNcjCb0+mIbeKiSKo++LNmUj7xM8Y+gLLdgZJd0vgevLtSi2pLSa
1MvwtZr8mbSAwAVPIbVFVex4S3zBFEZ8nef3Q2tHOnNrfNAydyaBaHPDXmZOSrS1pG5k5QI1GUYK
CzELzXf8i51PmlC3kjB7r8WVaYSwmVWt2ED+i8fn/Vu0dLV9OVlGK/9pcz/xyUgQpCvgLtIyTteC
spe+d25tYQGZhe3M12fkyWV7IETk3Zp4uGCADPvUDDwIJN2Df5B09xZtrCMxpjbsjaRTD5mCuTDI
tVLljEExmyaMkOxR7o1d8E3kNkvNbBCuYiMV9ZluFQKeX6OSv5/u+dePmX4YLto8FNRfaaXvScSw
arfjXqyrK1kkYuZHmHfF5sjYWCgkYvd3ebk9JgyV1LIfkobFPn2LbNDKCvbotx44n9LBrnFlB81g
pS0aOkTVIMlHumjQ7QYbkYr4o7Y1tnZW3ldA748IBlJ72LJS0KYVgFOdi6zRIpwG9cLXzBixOgJC
8jS2yGgpSQRJqSyzQbDWkY2tdgwCowYLWPQcmtqleuqxAjr6rMchhduZ9ZONvkwUD4ui4F69vUU6
KLpNmSHK8uxxGkbMqjeKPRQ1HkQQP8NjxxLggD3JZi4zCuA9v8UPT4FzUOFWPLyv6xtSQKBqSSfo
7uOxrL/G9w6th9VsAllD9GW3AtJJ24Ss2kx5VwDWBQd8I28cd/ubM47hyfjLbOa+2I6dqvMVRd/A
v0+3Qk/Ahfh4BsI1yGHUapVF7eKdlhLZS3Z73xnKWaAL5GxEWr0BYtLEauU4nzL1puvGcbXiUn5C
chFkbVUxY4If/FKoDz7eSoT6vMNFxBGsfPewet4fPAKd+gP+vXayFDSHXg1X+heHSRhlHA59HFJG
M+OAwstLEcLnzz7Cs63Pzhnlp6ZIVQubJXnFwgC8Zoj7Fay+uUFMVvl1ludZA8SrcBjMQbMwtcN2
BGWVWuYqMlINRLPFLO2m/WFasXtP5rzKnnqOqLkUxqs8r7kkcnNkqJEBOYmbYpefg8t2K4VQrK6W
5ZffP3X12xnDBGu4YIMPaiVtzJpomrXAaMcNLnDK5NlhoTipF+A4x8rmq/9/uJxIlRO9K+erdJcj
viuX8BwRxd2o5EiQaTGxVJkvOZMjvP83v/f1fjyllgd1KdSIcwX6z6N+rCGnd7hjVRTsGVKpVrC/
fJZyfh5YLHunyq06U0g5YAFxZ2uez2N1GbxHQ1uxiEJXSFMN6rVOW1BynSVp92YjQnoLf6U54G48
spqqbQJtsPnctWd4ioXdr4VC3cw61HCcJdbrnUeUjPdFRbSHpCjtJ5L2gvzDjiF2ti9g+wt049sm
WEc1UoNAwuA7BbCitTtzV/mdhqCuhbakpxthXHjv/8aR7O8Uj8LEC/zkHK94KFxdUdGzqHcc0dKv
PVW8TD6E1+y3ogvDsOcxHH/T2ybkeaKj9y8xUWkxJh7PoWV6zYe5ypZGyvzZ2v4ucOlhDI7Czr8a
iUPxkf3TPGxBXRWeJH7mpWIURXfprfh/17cHhtWlfuz14ICzRKnTMmJHdtM0VfmOnyQzdgq4Wb+D
7oHkqEzCu6a0mPfzpUO/eSwY1A38HbX/VK6kHPWIMlbocAmk2prxBVNYzw3dcoCTbfAXMx8F0lzQ
lTFh+vpsQYyHS6Q9E3pnqV0TaZ3qKOKR5dd+kzwHe7A6GVb5XVa0xXyicfadema0Zh5zbCYZ2obl
6COH6geL4ksMc+EXs6lABLbHIYgPx80P556fCxSArnSnJdZ5/I/Y+jworcW1/nTUMUzCWodig2y/
IaZPOL6VhB1f+KIfYZOhJLWQ5kCTfEd1yS3ZKcMt8Koy7WaL03fvPTmnpy6xbsmUiaJhJrDnkcUM
eowaF2l0wAJA5oxGywmMNzlGJZW/QqemfiY3pN7R8+je645ynIb9k4ABKJ5KtzP/VbTsFXFWFoG7
i5TLvnvNydP6GVJI8S0rWdWQDna+/pEIcYgl4UXkUta3YIHZ4X0nwhx5MRNKAkPBKL497hsGLzzH
X1wEMkLXx8rO3tSYtqv0uk+JGkY8W52Nab9/lT2GIU76fviYsiEZPDlolBQOugiDxItPFIvr3Mwv
52/x5jHCWvnY0qDYDCR60FhaHMSFPvIfIzxPhTv/yLQWNnrCwH6zXyzb4p7S+TdM/XCexEzrNMLF
kCgp4ZafoL1/r1kD1+h2JuAVV3KtfE+bq7aFxlNS7q0uUmhuASCQyPeHch3brg9EDTEv7WkRk9IZ
UO27p32LDbmmXogB2Ekwi7/HgdQtnvAccROhtv1S/sRoo9TaEt4+sjaTKvroVLeuZUvVro7XzamF
SV66hUeAZQbUXAgvG+o6g1Uid3N2OglHjcMuGaHPKdichSB5u/HBqMcUWLJ32kH08bDWMtJSzoxx
H6C6XmWU/MpubnpZ2/OrsBkrcmtgxcnIVQjJ8qtdEXIgF5ps2q5L5ZRWt5+A/C3pSc53ZbKm3Hzq
/ntmNeZbXmuUIh7rJ1dQ3pV2MMhQ+nb2EGNcgZPEPnn1N017HjrD5+p3/KwpPD2Z6Pg4PrN++Mib
Z4TqP7ZRmlGYQDAbXRkJ7hblkdTN4FjpqjnkH9QOMAyLtE5LHIkxy2eqxNOaDMZ1ZZuKIuIK/qck
2KhCFbAzbvae10eFeSkqCNocDykP0t6PyXpY/BGQ7terakaQPDEZUHNMbQsIJv8quRjPjdOehia4
58+ZMobRgcnZ4LiHuf/9yp0MKwykzZ9SRARIJwrvHpesUp69qYWwQzrLzeRLQ60Yi2xMYDEP+pft
OgYj3NvwFKtfqVH3YuTuNEqDu6qp0qgW2tctmFcuUzqkc7CnyIK8fnniTwkPAkFdzPzWrSGLc/YO
VJynZV4/A/5MxxbKDxKdsWtgzGwycbt3JfG3SQZ7BQfg8D79voTl6u/rxX95TIHZk5ej8zRY+uVY
EsVLOmvBOsNa3wSjMmOrhPChYQxv1oLX+P3ufMvQ6k42lAnlQpGKZv7LjGRy5HgXB/cZ5364HCB1
GBP5obMAxqQYpRVBbVwx/mlcCKLEu4y5wdC5SeuM9pUDoMsdxRJ9vIAyGzFO6IGlXhRaVKa3cRCW
hJzKr/9kv6H+/Dgcxdj6gH6P0sBnoUz3iH/Vuh8FPaQcbM6bGSdccfsojzVsb5sUL9n9fsNHWdk7
XBOPdj/SHqqLmENFaqK9dbb61Agzx2ufFMJTJrJJrUp1tAaAZV03VR0EwE4KhHSSeC698T+j0kdc
IVbdzJP7Htowwn/G3WFtf8g930aT8EjL5NQSJ5+oLu7PwHspEnJuJCJAUkgmXjIMwSE8TcraVQsz
zfDLiYwrkIhS6kINOSakYBQ5P+BJup5muH8cHCbjE6vfzF1zxvcWemum5pMKL0EZM61mO3wjtfnD
s/QdrR74zVHE3BKjh7pabdCXbuSSuoOKpUQl1t6kUfKQqINrWO5Kpb5J4tmJU2Nn5CS1dgifkKxa
3uDfCGY6JzVO66Y4ZVR2jsvyy0AxNiSCvQeqBq1jbd7RT2GhKY7Svax11q14vA56TPrPR9gKSSOz
w5xxZ0eeDmzg2uYf7sy7OMFd+WN9ZiLNd0UBVfyVSm/uVxW9rIBAflUG1JLUmum4Wvr2BMxkkmEs
OovIxd5tHWmlmWD6jgCSgVYEP0zGl1B6ujz4OTwRb7uqSvjDFBeE4rA5q4OrTn2WPWEpsRGc9ah/
3LlhdTcIMfPErGuP4h6l2JKwxFGQmb5e20wUQxTqEV4KwDjJWUzYlaj3a1wwN58cMikLRqRxggDs
jmIQyUK4yZ1jATrcGab9hpUpE/Q5Qw2sdgzeXL8vNMwn40V3qkc8qGVYakbdIIyfYlQOyQ099M9t
Tp0Qs+86VTEZoeJ3zSFKJ7DacHa/OzizOJQNzwzpOXRn8wi6MuTMeeEBPCfoqkvIJ24TKGuddPMK
X1G3S4Q26sxnj4IZM3g3l4Ay9SV60uMXL953L6tlKLTkMKf4GxDzgfRsSenns6dGsCtQjH1RgMOF
ImNYGH2K3UFC5DjN0PmEpZ2w/RDujPg1CJNPbrOV3fuMzXucf68UBH8lHEURBdV9CaLbMnHa2MLK
gbfI7gGf2im02A0ZbJsPzRNLroqIg8qXz3TVBTNMWqsVHRp0JaaouRwj1OcGz4T4COZDdRviWzvH
OWCaJ1mmLk0tkbl3fHW1ODuTPF70BY6huPTtm5AXCqV2/ecpGwN6zygJ2KCX4hrO80u9lCl5O0td
IdDH3RNdc5Z0HwCX7XTI+BkX48NhiLqtx96uFe0g9dIIT8DSt4VYAnFGL0S/9swahGgf/N9uTrQc
zIAxxkfWN0kf8nflue8v6l+qLUXo8y++fq2rbbQadyXPNkeyduUOfyQJGn1o3b1WzygovnZyOj+S
MthhbXjyGMLYn1S5c7uAIFC2NzOspifvChKDAF49Z3NLqFjjOLd2zCjsywRgDov2eIuhlQ3A6rBK
IJjxSoJLSXXXWAmlpdKxJx9dpyGwXe0Anfq8vGznP2DzTyb8MDeT1aKn77fXzuPgdhW0uHXp+xI6
opk/yQvCgjpYxgwZLut3DxQroIqEMgP4D53CzmHxRVQNqx6ECdk41FWiroBVmddy4/6ufdxJwiwB
DrROcy2fR/Ze7aDoAzhfIifGp9CNqKfHIVnI346YLL1l/Xg75twO8W90GqQ0EiLXViw059pjG/rF
AVyzFjGu/0Tn3O6bYM79W7bnuAbhYgQ2liUgGN+uwqsHPDgv1Z7874/XpgJhouf96bImVEkIp95O
4r45PE+POwHhgzIJvqyWyzyRwkwcMsQvVi0mXCoJP4s1+dYqSXqGhKJ9w6lpB2QYh04Cf4Kgh/iI
jxQTL3R12GwHXJ1g0U2g2KM5cbiW7rc6rW2fnPhpM63YTDUbki0Vai5mHm5of3/RQpuhrS6sH8qp
YsbS9Nup33qRXL5/Q/dWvprs2e9nWm9DZ4xTZ6lTmwDnEYeOo4kro1TiJzD7EEi4rrHRLXbpxrNW
UDap0jAtxqwEziIqz74Xvkgsn4XyDaclvUkcYZOhHm3Dvce+dxKo7RdNPQq5fyIi/a3m3YZa5G1s
jUyMGYUH+X+YKYgIEsYrDDpTYhph8LFV0uHqlRHUXCI+QlTiKs6MRGMEa22Gks7NpdO0OyPpng4v
wGkC5a08fFMg49jaq0+UWJvNkCP0koZTs1vtHVL6RWAG7kUnj+ri92UpUe4tJmhkkKr6G3DOQq6n
5LH3uTOvrsc/IWgyzpCL8P7w+1mGFK2JnnBZnYwpNMRwBQIy+qBRpY8vMw/A4VhHMjXqs2jFaHBs
t0LUWaxdLfUemfClBFewBObHuZLCel/kNDmF5dWKYr89LYHQ7w770LCyJ8jrTP14MsEuyrwiBaHD
fDCXkUTuUcBbJqVHSLPbeBWNKh47uah7H0VHlaU0jYBBfRblzDKFybJ8dqTWGnx1DE2oq+2uFC0i
HYo6a7XTzSSqMdg1PyWihdN5D6OWovVBKUuHgsC8p8Z+6zNAtNnHVTo2L8/wbNUJuz7igRdwNZjr
S5iyLQi9Z9Vyvar0I//oEF1Fct91dpckM61EFrwlOncMe1gpgql7PXOIQF0kLuvkW0TzfytrED9P
F89MUCO3ac1DtKLTKBjdTngfW/QFh6cpRm0qHppQ+XGNfokvulUEP7dCeQs6jpA0vtBMl10fdfMB
zsoZM/bYvOGNJMDjxs0QmFi2qPnjkE5gayMEgxe8ToIWAyV3RIcU6enJeG+JaceOUf4/j6507/4a
gPgfQINYqsC+KQoZgZqKRo11Up0nRKYvMJ3RldkdJkJnNep2ZH1fglmTCsXnK78QC3nUbQqkMLqW
Un9pVShlKtFjrkwt4C5Or/C/HVM8CcvgdERlqAdiUq5CkccHRt5FE3DTYQo6Q6UFEyHopEiX9N8k
YFoJEwyMrpjsVs/FaU8Fx99M1DHHMmW0Hw4RhWjM/dfU6UImKMqXphUdPIbKzNYCBZmpchvJuo39
5b3tha9t085h5o6s2nCdcHfHbp94n8isPYDmdsyUZsJDrBwQCkEzBKzVCAzKpad/etfuWiyFngb0
ABYjAROLbw2xWMAzBBOQ2LfSPsYCK+wwzjLBG8FW8yGuMFWsr+xPrPGBb10+MBAIfpjFbJdeSQBc
nY7RscxkLaV65Sm/1NmB5gR3gKS3EeqJebdjwBVHgOVjsUltwnsNZS6VppFfhM9CA/ShKXTb8piR
qcIvuHHDs8I8qvnOvlztc2KyaJD6/QSM46LFQuW2UnaF/JsdY6Xl9VOXcXgYjebD9aRx2RCh99DQ
ZLqc5vQkZ4RxFH2r9YUb5oiXObjG8FqLVR9cswdDrHH/2pvKsJ4D/xjv08//geCj6kGDYcjXvUmU
Oca4UbJ5nh3Zq6muKXyeQRlPCcI569/lpyALnS/NbqKqlmf+9YesIY+T4XZMx0nzOzDO1eqzSXNp
YpSq8fTNFM13g7GkLzvzJO+BBSVr7w+WorBIaR8HXWbEKKVDS9nPByDc+pPvfNnRfYTmcHCKi57Z
ekTiqnZsTPrltrSZE+bna9Y5BzZVfZpull1HvqWPw+4j+OFl6Z5uAxl+JFfzzRJnLAGdxBOGxkHn
LWM5FK4oFSMx6u31QB0nuAig/yLkeqaHzSrwrhXDkCZCfMcW7m+su7R4l5x2YoS4vItHeGDoRcPK
VM+dqMcSlg3MF/6sFpsB6fb74w9bG727Lb0R1XdDaumltmbYTadpIhmygv28K/u0N0Fzd+estav7
6yGWwnG9fpGfCIMZrb/Uzg6bArnuuCE7sb2OlKEyatqftlD9Rb2Nq8VWK8zSl5FF2yTY9+1q0sdi
lkRPMKvPhax1pVcWfOKPPzgEInPL3mI022DbVR90cMWWzG1jbaLhFyuyv443PXKSc1RjRQybdxwE
HYmAr7kFzXKcbljpOrIucjNxhoiZp/5DZJU9PLJWiob/8Nf61U1Hh3o4nH4gZXvs+KO2W8g2k9WI
8fZWYvniIxFPObDU9Ujngv92Xj9OVws84qOzt0YeG2jejG68NfxAXDTNx0iB40AcWuMzTlcXLJAL
GtcrKI6xq3+BO70KSAjNCvTjz+NonRg59cxSOUUPDZojHZpddCMoT3Cn6gYOxjlVO0dseKFO6kzy
a2Oupv0IsCk6gibSvyYBHni7QfhVsxK8L1AtqrmYYYGXFJqMe+DEFQW2QL1vhIRyZT27BERL6hjb
rYsnSIvhjz73e7+fpBEpduEwdc1v7XOIYKpvz5e52F7KJdySJgVu6THqnIwjP0GvUjf29agJuFWV
nsSgC1esbT++7qQIcwZd/IZyqlNCJ1UnoWa0Tv8So/oo0Rz+lJc8/M88ynSnuGR5jp47t7J8X/lo
0FmpDWHGqyRsxjaUNxNkbWW+IRHCJsy3t+ZixwDqvjcCbkVoSUPfavihGfy5i3OWv57HcuCda1jI
1x2QQKU4Z9ECcgCB62mrZryK2VKsUWOhgKzUnGdc6XWpe53awummhpn96WjABT5WM3cmahK/JPDy
1KOA9xwePTtOvBzWi8wmhCyeFyI9bU3o7n2o8A71c/J8CMDQvfggRKL8k911/X5cHvpiWb9nCBDK
rHujCuHbACWDpqdGdwM7mIE9V6zjk05KRhEPWdlFsmBy2Ze28URwv9+0ahfD6M65pwAtKDfVt43i
SuSJZqodpZOwzShk6/g+c/c54E9ZwB5ZpvllstbihrvtGOWPts1uO0k9NWEQYFsHgCLYAJtdxoy+
Cty0kTpMXzaI6LmDJaTGNaGdVlfX3PeIM7ZjufFjANxlAbwjPX65JJKgwW0OMQ4zLFBzntwKcN/C
l2WK/W+7H5z6hun/h5KFPIU6GFzTpoSF47yxZg2hjMaJmtwSxyfendtxQ+U2t3ndBW4XC+NMogTE
bL9xMaQYkEYyiGYxiOX7Sb4F5JPIItCWAH4AN3uD82/Gi7bXYx7hnSicGUURJMCZtSipgxBLksjB
1Z+QK9fl/wsxEgZjmQUhMQKpMHlIh1OiRmd6H/C24mt8gdOo5GVnoP6gt/eHteXm+TY9NFjmNPzH
oBVw74B6EE3XzBNL8Cr5tSnuP0Z6DUghnr/WlXJxizzLbWIbbz58IU3975LCBFN+Kgse35moRW0+
iN1HWnCtkZO8f96JthiiQdzdGnSPN4D9eYLeFvfkb8UbsKP3LZjpCk8L7LVlQyhR6EsUFFh1SNku
PNXVqJRHrzhlPcaSVYZZNviv6I2VaRy8TPt/9m2pr3AbrFu0/jHcFDaiE7hUAsw5e79v98J285Lv
smQ3sZO3BenqA1e9LlEENuGPodUMfjQ2l4akbo8Ts8ENxsD7xmx5BxpA8f9uflnhO7Z8CunCi9N7
kyuot6qAaHRF0Bcoxqe6v58j10gp08EILq7muOi91/YjiwhdMGF+fQG2utCnT/LHjLD7XTTbLbKw
MHyAD6XnouKsDeoi5hI9dymJwtgUjLN0kuFD4hQuBBtZ80g9J5XuCrjKapLy6gZ62Zc9BX3Kjpwp
z8wl4JpuGNvnK5i7R3xrjvFTKhazl7L0iH8VtOVDD1w+aAQx6JOh2ypJpV3g8f67CcE1vvSafNC9
nUWb2QNGEcVM9q7h8ylnQYIeXif02Wm41X0d9uuKo97iOodvAPkQfZbh6qF5yZcquLByQOvR/437
hnHJ8o8cYmbG/xoURO2s2nlSd/cRKezfTAv5ogjO+ip8rtCSd+DY2j/AoZMq2Le/wP6/K9W43Mg0
XCaApCy7QDRUnYn7PiWKQkH5panndn9GFQA2yT2TpBpetzHbJzew0eysA7Ds/R/7CCHM7kY0i2Iv
l3lNISTlQ0fgh4SseeWoQEouXRZZn0lrc84yAiDvOAxZ7usg4Z9O5RkB6aS8AFRYxBkjMjtxPWZM
QUNlfdIl/o438WsmkKXoWL6o3MpFCI1diz3OQ9BQZX6GqbjeN52xADucpIulfi6G28AMnGHNVDwG
YcKzFFrRScO3fhgoDc0cwVifhjHALu9VULAblGCsIpxdi5DDcYNotvjxUg6FxbTepOuBWgnUZuOk
7t/zWW1y/KixwtpbqcxB1u9h/qkgwbF3KepbsdNKmhcjbLHVOoAZWFU0Yxg7nBA7+9aAFiwyNpM6
G55+vAzJ+lM6rB7ew1redvZM+YZi+QUXwYMbNc5cLsaCGuNX6yfGgMV+s4xIdMjbwS/MM7W4Jl8w
ECY1Z4GblnS9AobKh0Zw/9ZA7qy58deaAjXNvcIWw0rObev2HX7VDh3lxA56wbmGg93jf8ojjUpJ
AFqeIwrcEhNyHB9iOpREvv/XiaEruTbkGsNGHRV2qt4yogOwLVUfmb8FAwb5v4J0UEVGQcw76Sz1
oqvqvYvG4mTZ1EPOW5USlGiTX51PsGsj7TypS2OmV9UHLypq/K8LYZ7CILrAfDMyYSD8qsxvWocF
6UP2xR/jXn+t63P1oQtbv8AAGgGkFNb3RfwKxZZfQW9GQt+RZ6Bw6FCBb9ebnN+75mviB5OUEB38
eQI2ydDVd6eh4DpMv7Gms8Rzt1zA27eKcp15kZiT8lGvqh/Z3pG10We9sIiqvOpXQNVvsIxC0Sz7
MQhpG4goSoPLPY00B5HAlz1IgN/tf+enlp5AU8R1+/2maHQEy2iJXrqqTkAA/EyXf6ySrz+90Imq
2D9D+J6G03uhvmQIyv0L0XbUsB5gnUxk5fXDonVpcwUQGH+cdT99uw2y8NQFAgt2Ejv+GIri0M3P
GkVHuT+vAXk3cdC6QwfVOcQtSlNnajVMQtPJ9c3HPEM+qKaRKWU6LVemj/cj4gNlr0zgUT1KWDbK
HKVqR7D59vKNscqR519xTQcTKxWIpvCFg38LBLutKVgXFLp/yWLDsoTrf4Me8j2M6wuD0FKHaAtz
2wF2eU8svatTWQ9UWAXXobtKhd2TCKry7CN5obVE0SWNfBy9MDlAWaXx3n8GKcTaC7w1C4jRC5lJ
Aho+n/3PWoT+GOQVp0cBJ+kyWFc7SnTi0Aab+AgXfTGRqQ7DsBoEj9BOyQrE4t4Xiz95AMDpg1e2
r81k23jdUljQVzvNb2a5rMOgEsmg4FVdEFeSQrnlPGjYvioELl4FSqes3SxfwQ3JW+i1rwtokGmn
ZS77qRtmodmIMWQDi5e0oVsbAG1yKkUEnaQkJOCqdW7X+9LHlYCMhMkzB8YEMKcQFp81nVFNp5wC
MoB24KHA3/v2jsvRuJLeF3y/ZBIL/hkkLdHLYMSTiCwLCDPkaVZv3qeWZ97a1vz77x6UYLCAWsA9
XjzaVshqQ/+CwR9de9R2WJFqiCOQBYCJIHtjL55k5ww1O8vHwFOIEixUAORTLKZn9RPAPGcBt/lS
CJat/whT/gyhpTwShOsxuG2XcYeXKVKHQeKr6ejLz3diZc+zq3VXIRnppD/7zgDhgIYlI4dOsZ5Q
wuNxib+AK/GBNwxOwYeBtvVIg5hHv24MD4+0KMziwjBXa0kk1l+5cLnTnVoJW3zDBAYHxQv5JgtU
7BdMPhq73avM1X1fN2D8uetyuHnSKI7VWb4A8TATB64ur4p602hKsNNRKieYEB6RpgXE1vbOhITH
4Vfgty4SN+1dIbpyzsMP+Bl6x0iqL1kCVB/+fjzc9P1cqUp4J/ad16+52jOvlIetSfoUUVCvvpYr
WvOcqQ26saTSfmTvnSpPBDeSj1lVugDGPwqDagqxl2y1SE9Tu70HVO3dE9cG0Q697QUPuUbzecNK
4Zl6vzYQ8o7EWpwO0O2tsGr92xsl+6TjYP1rNpoNytAtMgmDdiZAmeAHvmLIPlfwpQbQV6BcgMaK
MjpeugaoAILwY8XH7Xc4T+ggTWW9T7qlxibIBvtzwmOug0Ley70MlBI3Cp04XUjfi+3f+1stJlHS
0QtXBG+IYS/VknFoFIm4ob4y3xYh9bcZQ4R1FUlJEd7CoSI/rmHHRU01hZdoAjvBHscFJhs5uYU3
1W9/J8F0hMQP0OHtQ+FkPH+P9N2RXqX0kJ56yJzwhOUUv/eKBzYlNTJue4esXZW0wkYairSGR3Fg
584kNrI4HTdcJKAFRv0pf4bTrTfuqMe8hYdP6pXm/cvrbTeDli9oHoX6ZF12WGKHjKNVB4sSB5OZ
43DDTvhHDp57al74OKl2OMJvOAtxFtdDWxvD/7gRVmQLAhbMlkvQ6MFHcZvRXO9lM5CO//Nhw5VN
DCzD84YzMaX3J3SeEx91VpF/HO2CNpKUQL7Tm8WXy7CdR1eNkwMfWCW/3p9e8E9Cr4ku+iJ6V0hX
ERn0cplfGPdkooqyNC9mFYIw5x+KIXb/G3KZNAFflt8kDEluCIx4oEkg6tF8WEESuIAmh9Fv7PwE
5PVBgfXSDCtWaHuncR0ekOF5SI/kplHfawHKfa2sPRx2YMGtie7cqIPVSIgO3UF4+ALtBZDR3k6f
PeC/NgQN/tuz9VI/c73lxLPtcBaks5ff0tepLd242f9RhKqrlbKSMrwO2FihFkG3T0go3oAg0OTb
dJmYhvpM0z1eUkDNkbFQIrmTxhs3KD0dFaeFiV+iaGUHb6BRgDH3HUR3sRYcx7wJn1Qi1tq0Qjcz
RPd75XbB/X1ZfKnaUu+40CrdTJYDJ7OOVRQU8dvaWDzon9EXNjVpElIEN/1rsdOfl3pKOaUiwDho
JGkeONnLkMascTbiHC0sLbc778fuxiR1SqyKeZ8hDpIix++7Iw7qNRYAOyDMJ6FQZ4D1M+9Njpm7
FT5d/rs4PnWojwzKdzDpTm5AdQHLY7iuVSXlrmx6B/Cqp4jufVow0KFc32+aRwXa50iElNrL3k5P
qCtNEiOCaFosBICaQd0nKDh0ah867gM9MBKesQKu4fuHyb9aHFub1l/1j1um6otg8L6nP4MBOrRa
l1X3lPmJpi2THhp307j+DqE1kHBBwT31AkxZT7jj8iEjFfn0dJGA683RfOVrl3COG5vztFc9/ITS
rupAf7mRAxMYZS2lt25OjZpYEFEl4xodQHSbk1LuC5l8afGfFEjX0Zw8G4k5GgyaKLgiNpKWhuXU
ZBzSZ/qf0y3o/ICKsK7ar05aSoPFahpROHZFMHQocbXsIdWjVeNB041DsztubTilwiKwzH97twY1
WWfKYvOaRhWJMVZz7L5ImfzCv1DJHQe3C/xmBt6DeyRNT5s7PaKBDZSyc2hxsVEiGypwXYhDtwkb
as1k7xPa2g8wvWdVTd5PrgKGwVYV/KjmQ3cO/4LWX9rn9B4Isp8upJh8uNc+5HSe3t5GO04KDg6Z
Uz3vsbRc2ST/d70NyrYp+KhKRhV+IAo3Fjxcq7VUhkJHoSYo8Y7jyAP7UScwPh6E9nhSScE5eKl4
+Ams5OGvmWdDKSvxmrzmDSn9FDNBOmPnFyb+bnETrYGglvcJ26KLUtOiWyyHefnD62GO57cXw1It
jcEXwULlhUD1gy+HOPjvaUcrq1VE3ePeJr/+c3BSTc0V6gc9H2eoXRu3YWsKS3eVby4YIaEtW+P9
cb+Oj3rZB16xQs9ouRqFkuQzGv8jBrXtfsXs4cRfAJznM55z+gIrxm4L8CXWWt6FQB0WzselCwKE
ot/VLb0w7xj6cy4MaM2UXCXRV4cfmm8lcXZaxU6KGUA8rrdMmZ/cKPTabQ8xJ9Ntt4ccEie2hpV1
lRer4mW2hpF+SptjCQAaBJRxuLWwgshW1oyhPnt0HRqvPnPZ4R0LD9/AvTjQCRnmChZZhCuEGzxD
LzeLW/tRM1yBo7DTojm1BFDgC25M6lCWDe8J4XaiwWCCdpxTeDSjm73g77znZ2hzVW6CJCoT6tx3
G0qbyYeg7ILQGDd3Sj/YA/B7dtnXUsZacBOvMsykOPLgcHfQ2GKCN85ceTmL67PMlutE4MT+kjLR
N6+KwKHszgZC/KrkP4AoAQ2hKyIodHog0h8ko52hC++tzldbPNsnr31eilJ0G0BfLFWFNqcoP7ew
32qlcSfbD47L5y2tkiMQnsB4GvZb0Rm15c9c1p6iWDy9Y1ku6v4/Nuc6A914WXn9Ennj7OXynU/h
4RVckc4DGibYkmnYelHXbaS/Sr7eyzTfAttgnDzCXNWpcyC67uX6QenPgi9DO0QzxUnN6+NW4dXN
QcHKKiCY3oKB335foebOEmiouta2D4nQbNZhiVcmUXNBvE3VZB0gYp+KUPSTwrpWnhlPmuQ/ILoU
VT7yynQtzwxW2W8Q+htrvUlMvMKUjvFxfDLP/R8AK+kzLpONCujfP1enbAkzzeIxsFBGwS613+T2
/kABdxeyAuZntOD9ed2nNqHcjcaYPghb0z+IqJjLEkCWEFx0RxPiBaLzeAKHIxZArOWCKKTsOyXk
hq7MkIWb2AHdZ8S8kGZDLE0NQbff7qLkIVvj3DsZlSjUXSL08AdfMbCnKfGp5JzQj4CuRAkrYVqw
2A3VF91Rz9+jdZmIioeEKVJwpeN0tjwRZ4wFsNZd1qr53vM8pEBVqYyWPK8ceqWcUGMgOphAEpOo
DHRy40QPizIIqttTtjylI1flo6JhZCifFOkUQyT1dct/9LPynUrBIalUd0sn0xk/Lkl2VrSVrvak
7b6JZH0Ag4vAutg+sr3UcBUaAkoj2up/cx6Q+IF0pcs5ZCywgQqr+sFdGE11HOq2zAg5BFDIIewR
xQXc6yYl+ckkCWn5DYMpzMfk69znvBkRFKNVdcw4l+4Md+dKiVmvX0SOLpP5gavAmUpd+quIjFM9
ZUqQAF4WAus5nU4lTKLVTFyk+oELKzZSO+iQZCkbFEPGc6connww3MZrjsG5Y7Fo6a3SnyoLQ+ec
tO5Qza6xxWwV1lPZsocHenI3mf1g2wJY/pCABnAUecwq3/nhJAdzOykrgBWANggVB8P48cTfGu4H
GIjHqomDEacrOZ/iP5jxx6M7Q8+6ZlhRaoSOtdgHyx9m1IBCcwX2JZurjpSetgC/Fa+SN+uo55XP
4ZtP9oAvgNZzq+qA1olPZl5f9vE6d/0mkJaqOa0I9cXcrNjd8D/9ptdHiHB5k9ZiODNWrXrgpyLY
A8pQat/EjtGf529IoD7PUDb078IFG4e5VNxTf/8pM1FfDM8tZTHVbtEp2I0vLBZcW4UijZvnWFxj
gpbrzVuWZwZ3UWIfKlc0/LSXVlNV2e6s4wjgIqzHqYkiAKt4VgWXd1PrgQeXom/NQIutd/8fNPMl
Lyws8XIFfYrKdzUm95jgbaizwG+p/3to2y7d/zgqJN0KmuR0VcSIhNlTgo4bjdC7Mj3WviqvrrR7
Qh9tEBi6hNFEECsNujrO37p6upuzdzK+N0AyXVmgiHcshOLDDZp90Z3+qcsRP669fnizbeNpzmjX
OWkSaaq8B2GtdzE/mV6lg2S8ereTvAG94gIIapDOkBwKyrIA3dfru3qc97bEalCv/EiK6HieGni7
2QafLmS0Vw5FekADJhnfDFrDfNK9UKGW/Z9iJY2/7ZRQkvBHBVfMnCShq0xTAPDhuvKzI/YW6aH5
Q5VjfjfEevRPza9L8kVBUtGWlnTVDEpBZ0+bt5Cq44oBsBfy0+X6jz2qiFyanBbT+yH/PIgGQ3ln
D0oXI0SE8DUth3hngJAgjS2gdzGkotkqEXz3XtNc2wmJ/Advkefsdca6Bh4hywxvZBySdsGXiqNt
rMS01Fyx2sgIBYRBXCiNUpGFoX2fEnjIr148GtNY9761M79lo3WrzyfFv/ZeM7d5sN+9YVQD+yFl
JZhgwpXOKgPwZTIhIDXjOTDEihFTVV2FFtf8SHZhB7qZGA+E7a5jx9OQ6r6uh2CGatYfDSCGkQky
tvmegc0IAKmObzF1dHEzsLe+2Qkm1ya8snEHgxaHh3FhAP6ldPMQBQx7H2shAjJX2XcwV2zrpXxa
rf1BFybvnYih65hskrt2j/SfV0fKrIElV3uQr+P84EgUGQlreQpHyBvxFQA8XpxWhWbim88/Z5YU
BQFAyFh78WLcZjbHUCyTL/74i2tI/TLVdm8PjS09b/6g7G3hKPnh55noo3vDT/EDWrrjC7EH68Or
c7NJ3lTQMFJFNUfHIqyb/3qnAKpE7iBfqpD+DVyx2NVloWh0/7moaPb/3g59stCAo9NqLl4QQRqi
Tzg5c7SiHeax6dWaKTg16psH5Us4q/rmHqzDOrPm1n1YwiBUlMkqcB14fp772foGyVLNk1FGBSqG
+Zc1q53UcMMXLAp94GGP6ReFiQxZRsM1arW21pwaT9JyqUh3JQsxxknJF9/LSHSIG/OfzSUpZdDp
gVXAxObRiDzb0O8DMPqHfZYKNYkxfSiXKkcQb/mBHLRym5K1nX0iOG7CNOCZ+orGv6Fy4rzYiTNx
eDbzg4nSDztHZV9vpgTUMZzUKVNkYXf1AXaBvjZjIsguiwgHHTojPphkX5vBunEgTZnLwVTAbc/D
1O68MdKU5BCUpFwf5Sj5QUgPDpe5xc+zeJnP1NfCGsbih/UVOa3/paw/hzguLde5oZ6XL65zT9kJ
ypMgNUOQYa0VFjvcqUaItKSS8uXCVEknGBvxXdxqxZP7xi2PQsxoTJguvJdcC/Hec+LbUaPC07do
YxrzmZwxFJkAzVMbg0YX+1A1xDnQcxMWg1tmLcjd/fW2fyQm24xjmoaPUBdvCu2hyLihUPjK1N5j
pubv6HFP7a5HlaYUcCCRNMwiBW4tqPEuGw9KW+dAhWDcPSXrGRs4F+6QimXq7R3DcYyuwSbH3egL
Dytd3Ybm+WrY3MKkQBadTFmbHJe6Rm8VALIMRlsYBIXXXv1IyMSjtuH+vCeZSGeSuQZj1mt+tdu1
xWPBgXPwXx4zFKrdYllJI+EVOHUSMd7ASFPCdVT9NqeAjBIitetB73Z6VTYB5VY385DWMg2L9LdC
N4Bma/aEj2vhm9sEm7kAF5+i0yTHblJM1JDLPiiGXDYpR1Ue6mSTL8Qx47a5Sw+lK01wK1SuNb8D
cVjZw0w9VuMKGuc8DHD3AczqqwgttjY/Dm/CI7Hs3lcr15VqeQu+J+Q3bMDH0vbeAghKEmv7dY/E
UTPGgtW6Gf185S21w92npt3bvKCxS3O/kwntbmWzm3biwHjK40kQm4/Y2TcTb8PN7F1hjqXFLSma
JUcfcHDjUdmLaDBNz2HVtAbIasDIjWyoAu0JLSKhC5gxtX/e2XWfCPkNvt05b19uVz6W6Z7+iqkX
MgMQxKnZaGn6puApKUarodwvKfVU5rAemgo5PiKcG2zs/6Zq6hgja9OQEjSs3wd3Bfm1iiv+wHJT
akp1T9GSMP/sXlCwBc7ADAiyWuSngot8luMCCQjAdmcVLhvdn7fQtbiFkHArivpu1UbFKjIV+PJr
F97ZGizC46fYQjdHwSyvptAU6pwWeOc0Mx+q5ji4TCyrV5anR4QvLX+lErpzJmWevxf6XZ4kHQRj
QcjDvqODbQtcJ+lM4EBUzM13UuhgT3dmweN9jaolzhSI9Deq6awHikN8qZGWXjQ8GhQJGMi3WOEd
ZChgrxd9jJwOLdxWww4GgN0cEaennReMhF0qrHg3Vbu93xHRBa5J0ppLDSXDrMVlgHUILCUctzhQ
aNkcJcHz+R8gUcxkjdpKtVVkAmPFja8StUgxyyqTELXXadwaKvpwpScus4VFnmunXvc7OWszaFbZ
ddRf4oHqZu3LjH5FdOtD+Hfsttx31TJz2KXBAFOlHUkbEuZ8AQuNj+cOtSwERsTymKx3IOqjbdrW
pQw0mrgeXSNUYQZbayqrCJGTDNl0sGV4EQiAuy0m89RxlQHtTPegzpsR1ErsUgi9FrlbQRRXZLcN
+koBA45iwU5nfBlOuCoPKwKoQBHmLAODvONUcPi7KZmXig1pVlYJaqk0E2pTrsMz7GWAG6FXRhMR
DkA/r0yI6bDsjmNnm6ZN3i0e7QLgi3uprCLYQXVhC/O1MTJhAqUH+sGJ8gYFx69lEMNO827Az0Dw
LMrRQSY387T0KvZTl3uQd4dUk7zX3iW1VwEsjVsoAwUo3trMUDJrz7Tdf55X+S39fgptDO1C6R+V
hA/OGF7B7WFYaKFy7+C8AYcdMACxjfhx12L3xeKH2AXVsg8jiWPH9QOoSTpC+ZlK0vpKxwGdi4Zp
nfnz/XjWPQaxKfW2CUHB9/MOWpgq/+uUDnw7zP7TnpQsAwgLb299T1Yq3qpzjQmPEhoRKLAfYZID
1OV5Q4w7ACvnLyRbukoan+Q1k71Qsl00O6Hp+EImyURBbyOGj46zXsAEjun18XKbVqT+DNygIpxF
A6+VMFT/LT+Ves5fDQTbONcuwHFFm2GvcdYqvoaoRTlPYOtrAsoN4W3yxsy22Sv1rCAKu70uCeL5
jIFBsDkHwqh7GCsDql/sojIo2NRzhTIScFoAbJ0uRhfclBh1t/rM4WkAlLPWpTClDvu2rb4guPZf
XtsnUTUR4nhoL/S1pO04ndueweDhcTEEgr2va0SH5gxY8cq7jaPcqIbQoJQqU09S8MAyglEn9Wlw
Vvn1TDVansVvWDPPvIYQGxDn3MSbZufvK2/aRoe21Y1NaU2U+toPcpZDDdlKyOh/g5Hzz9BD8wbu
G6E6BHtPpFgeiCFB1iMbcEzry+jbKlPW5JmbF6bYb1/Mfz5nbs1bN6Sxg634fJqKgLOCFuROc80S
Ugm+BbVAYihCcfXNRIQS/6yrHma4Taa3Y/4CFha5GVF+g7dGbdDntzD7BjNAfV5RkEYgIDhsh1D7
NbSnfd9Y+OvD8p7gfxOEEMugUCdR3B1iST/NCTLo5GJO7XQVkgofCz7XKsgwRu7mMzVU9JubacFo
TWctmxohGdjXu7rnIGz4seVugGQ7p/eExjzP9q+qqnpNKL10+utmwGoW4Z5m4LQpfcwblsN+Yq0h
0w5rxjyb5a51+PtsZ/yczwguOcG1mQc4JaIWF23LEpAyZimpCGkP+4BmkkUDA4c3BNKQdGdMANRo
plvLvUzqGQtrh7+bEdLjgfHAPFIwS68azrb+BiSYE7ZxhWETV5RXUAHoUGnJ9GLLxwPiyUrvxA8i
YZI+6HcUlCWL/M+bbpDuIEaNS8222p6RwoN3knuCadwqFNTDTaCYSt8m7NNYW6hb/epa1k/pF5Y8
PGq6V6wQldrQWkNh4oyxqAQ6z9+HjzAlTr8NoVMNJMzaAqd7F+UsfO/pW0Q2BwJuOnMqxnuif6ud
mSVOyyPSmWsjAyvdRXOXD8Z86s5VjiaWKTZTg6L8YRXLQfiCM6dBnWVsQDgGBx5oYOvm2o2Y/oaT
49kHxIFUDK+WZU6v54W23qPZlyn7f05zR980JAWb5W4nNyoxMr+cqGDLQywKhaApXEax9df6/vf5
8xD0SPnxVJMVSk8hbkEVWliUcRJ590LZ9EeSVavzVqDLUG4zs108tPjbaQRR0iNPgpU/9P9Gcynq
00AK+48Y3uj+lV/nSTc6N7ONpMjVdHqAPClqEuxAf0w22W/NO3eBrqLSfRgMeewntKRHvXeXcKHP
a6yQ6jE0JqJ+aBE//60o/MaGWYk+oNoh6KNMRb6xEdJFgl1kisXbsOp+RsK23VmgSL/2kQQnR/Ad
/MLqu0C/Exh9EvcNGS0YcK2LOgbyVlJwMoza+9cbI2Wx73alQiMcR5i8q41GAs9vC04RR5R/GNzp
klRX9hhX0hwsU28MgKV7Ta12kGy4X1F2+0m+ArBtAEXk//Vj+O2WacV+JnxVLaFDwvLL4xKE6MBJ
IhoDoC5rbxqmF1ZSftvqaLf6ezkpyKdzmc1f92ME3YGqx6qiE2d5J1w0cxeLljYcG7Hwr3oAIK0S
RzvufY2eFkbMEQn5evmh0vu8mzJwoKDIeYjim8IDt4xYZDBLhz4W43Q+GP9AcA8JCJiOh1zZx2VW
RWwaCLCtcPfV59qzdUVpP1fcrpvP41IUA+lyYpeGC1kEs952HwDdeVbYMaEvM0a9Q6jmw6sx33FB
RYyJ+qVtTJAgJ06X7N6a8FhF
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_refresh,
  w_sdram_valid,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input ff_reset_n2_1;
input w_sdram_write;
input w_sdram_refresh;
input w_sdram_valid;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n245_6;
wire n581_6;
wire n291_3;
wire n383_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n523_24;
wire ff_main_timer_12_6;
wire n917_4;
wire n259_11;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n353_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n342_6;
wire n10_4;
wire n10_5;
wire n810_6;
wire n356_4;
wire n544_5;
wire n544_6;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire n259_12;
wire n259_13;
wire n259_14;
wire n262_15;
wire n265_14;
wire n268_12;
wire n529_10;
wire n468_11;
wire n20_7;
wire n463_7;
wire n320_11;
wire n314_11;
wire n352_7;
wire n346_7;
wire n342_7;
wire n544_7;
wire ff_main_timer_12_9;
wire n259_15;
wire n259_16;
wire n262_16;
wire n265_15;
wire n262_18;
wire n274_11;
wire ff_write_11;
wire n262_20;
wire n468_14;
wire n527_15;
wire n383_6;
wire n371_6;
wire n387_5;
wire n356_6;
wire n390_6;
wire n291_6;
wire n302_5;
wire ff_sdr_address_9_7;
wire n471_13;
wire n271_15;
wire n265_17;
wire n529_12;
wire n341_9;
wire ff_main_timer_14_17;
wire n465_12;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_main_state[1]),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'h4000;
  LUT4 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n810_s2.INIT=16'h4000;
  LUT4 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(n10_5) 
);
defparam n245_s3.INIT=16'h4000;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n10_5) 
);
defparam n581_s3.INIT=16'h4000;
  LUT3 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n291_6) 
);
defparam n291_s0.INIT=8'h10;
  LUT2 n383_s0 (
    .F(n383_3),
    .I0(n356_6),
    .I1(n383_6) 
);
defparam n383_s0.INIT=4'hE;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_6) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_5),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'h35;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT2 n523_s20 (
    .F(n523_24),
    .I0(n245_6),
    .I1(n581_6) 
);
defparam n523_s20.INIT=4'hE;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer_12_8) 
);
defparam ff_main_timer_12_s2.INIT=8'hBF;
  LUT2 n917_s1 (
    .F(n917_4),
    .I0(ff_reset_n2_1),
    .I1(n810_5) 
);
defparam n917_s1.INIT=4'h7;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(n259_13),
    .I2(ff_main_state[4]),
    .I3(n259_14) 
);
defparam n259_s7.INIT=16'hABBA;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_17),
    .I1(n259_13),
    .I2(ff_main_state[2]),
    .I3(n265_14) 
);
defparam n265_s8.INIT=16'h5775;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(ff_main_state[0]),
    .I1(n268_12),
    .I2(ff_main_state[1]),
    .I3(n259_13) 
);
defparam n268_s7.INIT=16'h5FD2;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_15),
    .I1(n259_13),
    .I2(ff_main_state[0]),
    .I3(n268_12) 
);
defparam n271_s8.INIT=16'h7557;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n914_5),
    .I1(n259_12),
    .I2(n468_11),
    .I3(n468_14) 
);
defparam n468_s5.INIT=16'hEF00;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n529_10),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n529_10),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n529_10),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n529_10),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n529_10),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n529_10),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT4 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(n20_7),
    .I2(ff_main_state[1]),
    .I3(n10_5) 
);
defparam n20_s1.INIT=16'h4000;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n529_10),
    .I1(n523_24),
    .I2(ff_sdr_ready),
    .I3(n463_7) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT2 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[10]),
    .I1(n314_11) 
);
defparam n314_s4.INIT=4'h6;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(n314_11),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hEF10;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_5),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_6),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT3 n352_s1 (
    .F(n352_6),
    .I0(n371_6),
    .I1(n352_7),
    .I2(ff_main_timer[3]) 
);
defparam n352_s1.INIT=8'h14;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(ff_main_timer_12_7) 
);
defparam n348_s1.INIT=8'h14;
  LUT3 n346_s1 (
    .F(n346_6),
    .I0(n371_6),
    .I1(n346_7),
    .I2(ff_main_timer[9]) 
);
defparam n346_s1.INIT=8'h14;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(ff_main_timer[10]),
    .I1(n314_11),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0B04;
  LUT3 n342_s1 (
    .F(n342_6),
    .I0(n371_6),
    .I1(n342_7),
    .I2(ff_main_timer[13]) 
);
defparam n342_s1.INIT=8'h14;
  LUT3 n10_s1 (
    .F(n10_4),
    .I0(w_sdram_refresh),
    .I1(w_sdram_valid),
    .I2(ff_main_state[2]) 
);
defparam n10_s1.INIT=8'h0E;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n10_s2.INIT=4'h4;
  LUT2 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n810_s3.INIT=4'h1;
  LUT3 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s1.INIT=8'h01;
  LUT3 n544_s2 (
    .F(n544_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_4) 
);
defparam n544_s2.INIT=8'h40;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(ff_row_address[5]),
    .I1(n544_7),
    .I2(n245_6) 
);
defparam n544_s3.INIT=8'h5C;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h0100;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s4.INIT=16'h0100;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n259_s8.INIT=4'h8;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[1]),
    .I3(n259_15) 
);
defparam n259_s9.INIT=16'h7800;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n259_16) 
);
defparam n259_s10.INIT=16'hC500;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n262_16) 
);
defparam n262_s11.INIT=16'hC500;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n265_15) 
);
defparam n265_s10.INIT=16'hC500;
  LUT3 n268_s8 (
    .F(n268_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n268_s8.INIT=8'h3A;
  LUT2 n529_s6 (
    .F(n529_10),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n529_s6.INIT=4'h4;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT2 n20_s2 (
    .F(n20_7),
    .I0(ff_main_state[2]),
    .I1(w_sdram_refresh) 
);
defparam n20_s2.INIT=4'h4;
  LUT2 n463_s2 (
    .F(n463_7),
    .I0(n387_5),
    .I1(n390_6) 
);
defparam n463_s2.INIT=4'h1;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT4 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer_12_7) 
);
defparam n314_s5.INIT=16'h0100;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT3 n346_s2 (
    .F(n346_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer_12_7) 
);
defparam n346_s2.INIT=8'h10;
  LUT4 n342_s2 (
    .F(n342_7),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]),
    .I3(n314_11) 
);
defparam n342_s2.INIT=16'h0100;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s4.INIT=16'hBB0F;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]),
    .I3(ff_main_timer[13]) 
);
defparam ff_main_timer_12_s5.INIT=16'h0001;
  LUT4 n259_s11 (
    .F(n259_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n259_s11.INIT=16'h0670;
  LUT4 n259_s12 (
    .F(n259_16),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n259_s12.INIT=16'h8000;
  LUT3 n262_s12 (
    .F(n262_16),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n262_s12.INIT=8'h80;
  LUT2 n265_s11 (
    .F(n265_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n265_s11.INIT=4'h8;
  LUT3 n262_s13 (
    .F(n262_18),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n259_13) 
);
defparam n262_s13.INIT=8'h15;
  LUT3 n274_s6 (
    .F(n274_11),
    .I0(n245_6),
    .I1(ff_main_state[4]),
    .I2(n259_13) 
);
defparam n274_s6.INIT=8'hEA;
  LUT3 ff_write_s5 (
    .F(ff_write_11),
    .I0(n10_3),
    .I1(ff_main_state[4]),
    .I2(n259_13) 
);
defparam ff_write_s5.INIT=8'hEA;
  LUT4 n262_s14 (
    .F(n262_20),
    .I0(n262_18),
    .I1(n262_15),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n262_s14.INIT=16'h8999;
  LUT4 n468_s8 (
    .F(n468_14),
    .I0(n390_6),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n468_s8.INIT=16'h4555;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n527_s8.INIT=16'h4555;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_6) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n387_s1 (
    .F(n387_5),
    .I0(n810_6),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n387_s1.INIT=16'h0001;
  LUT4 n356_s2 (
    .F(n356_6),
    .I0(n810_6),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n356_s2.INIT=16'h0002;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(ff_main_state[0]),
    .I1(n10_5),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n390_s2.INIT=16'h0004;
  LUT4 n291_s2 (
    .F(n291_6),
    .I0(ff_main_timer_12_6),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[0]) 
);
defparam n291_s2.INIT=16'h0100;
  LUT3 n302_s1 (
    .F(n302_5),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(n291_6) 
);
defparam n302_s1.INIT=8'h40;
  LUT3 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(n245_6),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=8'hEF;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n471_s7.INIT=8'h20;
  LUT4 n271_s10 (
    .F(n271_15),
    .I0(n10_3),
    .I1(n371_6),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n271_s10.INIT=16'h1011;
  LUT3 n265_s12 (
    .F(n265_17),
    .I0(n245_6),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n265_s12.INIT=8'h45;
  LUT3 n529_s7 (
    .F(n529_12),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s7.INIT=8'h20;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_8),
    .I1(ff_main_timer_12_7),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0700;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_17),
    .I0(ff_main_timer[14]),
    .I1(n371_6),
    .I2(ff_main_timer_12_8),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hEFFF;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n383_6),
    .I3(n390_6) 
);
defparam n465_s6.INIT=16'h0007;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_20),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_4) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_11),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_11),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_11),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_12),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_13_s3 (
    .Q(ff_main_timer[13]),
    .D(n342_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n356_6) 
);
defparam ff_main_timer_13_s3.INIT=1'b1;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n356_6) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n356_6) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n356_6) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n383_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_6) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_valid;
wire slot_data_dir_d;
wire w_bus_ioreq;
wire w_bus_write;
wire w_iorq_rd;
wire w_bus_vdp_rdata_en;
wire n855_4;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(GND) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[4]),
    .I1(slot_a_d[3]),
    .I2(busdir_d_5),
    .I3(w_iorq_rd) 
);
defparam busdir_d_s.INIT=16'h4000;
  LUT3 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]) 
);
defparam busdir_d_s0.INIT=8'h10;
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .n855_4(n855_4),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .slot_data_dir_d(slot_data_dir_d),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_valid(w_bus_valid),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .n855_4(n855_4),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
