<stg><name>filt_Pipeline_VITIS_LOOP_18_1</name>


<trans_list>

<trans id="110" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:0 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_10

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:1 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_11

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2" op_6_bw="2" op_7_bw="16" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %x_V_dest_V, i1 %x_V_id_V, i1 %x_V_last_V, i1 %x_V_user_V, i2 %x_V_strb_V, i2 %x_V_keep_V, i16 %x_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2" op_6_bw="2" op_7_bw="16" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y_V_dest_V, i1 %y_V_id_V, i1 %y_V_last_V, i1 %y_V_user_V, i2 %y_V_strb_V, i2 %y_V_keep_V, i16 %y_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %gmem_addr_read_11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_1

]]></Node>
<StgValue><ssdm name="gmem_addr_read_11"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %gmem_addr_read_12 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_2

]]></Node>
<StgValue><ssdm name="gmem_addr_read_12"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %gmem_addr_read_13 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_3

]]></Node>
<StgValue><ssdm name="gmem_addr_read_13"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %gmem_addr_read_14 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_4

]]></Node>
<StgValue><ssdm name="gmem_addr_read_14"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %gmem_addr_read_15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_5

]]></Node>
<StgValue><ssdm name="gmem_addr_read_15"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %gmem_addr_read_16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_6

]]></Node>
<StgValue><ssdm name="gmem_addr_read_16"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %gmem_addr_read_17 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_7

]]></Node>
<StgValue><ssdm name="gmem_addr_read_17"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %gmem_addr_read_18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_8

]]></Node>
<StgValue><ssdm name="gmem_addr_read_18"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %gmem_addr_read_19 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_9

]]></Node>
<StgValue><ssdm name="gmem_addr_read_19"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %gmem_addr_read_20 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="gmem_addr_read_20"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %gmem_addr_read_21 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_10

]]></Node>
<StgValue><ssdm name="gmem_addr_read_21"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %Shift_Accum_Loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
Shift_Accum_Loop:0 %empty = read i24 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="24">
<![CDATA[
Shift_Accum_Loop:1 %tmp1_data = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="tmp1_data"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="24">
<![CDATA[
Shift_Accum_Loop:2 %tmp1_keep = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="tmp1_keep"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="24">
<![CDATA[
Shift_Accum_Loop:3 %tmp1_strb = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="tmp1_strb"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="24">
<![CDATA[
Shift_Accum_Loop:4 %tmp1_user = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="tmp1_user"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="24">
<![CDATA[
Shift_Accum_Loop:5 %tmp1_last = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="tmp1_last"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="24">
<![CDATA[
Shift_Accum_Loop:6 %tmp1_id = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="tmp1_id"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="24">
<![CDATA[
Shift_Accum_Loop:7 %tmp1_dest = extractvalue i24 %empty

]]></Node>
<StgValue><ssdm name="tmp1_dest"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:10 %mul_ln34 = mul i16 %tmp1_data, i16 %gmem_addr_read_20

]]></Node>
<StgValue><ssdm name="mul_ln34"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16">
<![CDATA[
Shift_Accum_Loop:13 %filt_stream_short_stream_axis_0_shift_reg_2_load = load i16 %filt_stream_short_stream_axis_0_shift_reg_2

]]></Node>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_shift_reg_2_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16">
<![CDATA[
Shift_Accum_Loop:15 %filt_stream_short_stream_axis_0_shift_reg_3_load = load i16 %filt_stream_short_stream_axis_0_shift_reg_3

]]></Node>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_shift_reg_3_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:16 %mul_ln31_2 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_3_load, i16 %gmem_addr_read_17

]]></Node>
<StgValue><ssdm name="mul_ln31_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16">
<![CDATA[
Shift_Accum_Loop:17 %filt_stream_short_stream_axis_0_shift_reg_4_load = load i16 %filt_stream_short_stream_axis_0_shift_reg_4

]]></Node>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_shift_reg_4_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16">
<![CDATA[
Shift_Accum_Loop:19 %filt_stream_short_stream_axis_0_shift_reg_5_load = load i16 %filt_stream_short_stream_axis_0_shift_reg_5

]]></Node>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_shift_reg_5_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:20 %mul_ln31_4 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_5_load, i16 %gmem_addr_read_15

]]></Node>
<StgValue><ssdm name="mul_ln31_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16">
<![CDATA[
Shift_Accum_Loop:21 %filt_stream_short_stream_axis_0_shift_reg_6_load = load i16 %filt_stream_short_stream_axis_0_shift_reg_6

]]></Node>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_shift_reg_6_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:22 %mul_ln31_5 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_6_load, i16 %gmem_addr_read_14

]]></Node>
<StgValue><ssdm name="mul_ln31_5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16">
<![CDATA[
Shift_Accum_Loop:23 %filt_stream_short_stream_axis_0_shift_reg_7_load = load i16 %filt_stream_short_stream_axis_0_shift_reg_7

]]></Node>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_shift_reg_7_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16">
<![CDATA[
Shift_Accum_Loop:25 %filt_stream_short_stream_axis_0_shift_reg_8_load = load i16 %filt_stream_short_stream_axis_0_shift_reg_8

]]></Node>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_shift_reg_8_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:26 %mul_ln31_7 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_8_load, i16 %gmem_addr_read_12

]]></Node>
<StgValue><ssdm name="mul_ln31_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16">
<![CDATA[
Shift_Accum_Loop:27 %filt_stream_short_stream_axis_0_shift_reg_9_load = load i16 %filt_stream_short_stream_axis_0_shift_reg_9

]]></Node>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_shift_reg_9_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:28 %mul_ln31_8 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_9_load, i16 %gmem_addr_read_11

]]></Node>
<StgValue><ssdm name="mul_ln31_8"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
Shift_Accum_Loop:41 %store_ln30 = store i16 %filt_stream_short_stream_axis_0_shift_reg_3_load, i16 %filt_stream_short_stream_axis_0_shift_reg_2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
Shift_Accum_Loop:42 %store_ln30 = store i16 %filt_stream_short_stream_axis_0_shift_reg_4_load, i16 %filt_stream_short_stream_axis_0_shift_reg_3

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
Shift_Accum_Loop:43 %store_ln30 = store i16 %filt_stream_short_stream_axis_0_shift_reg_5_load, i16 %filt_stream_short_stream_axis_0_shift_reg_4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
Shift_Accum_Loop:44 %store_ln30 = store i16 %filt_stream_short_stream_axis_0_shift_reg_6_load, i16 %filt_stream_short_stream_axis_0_shift_reg_5

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
Shift_Accum_Loop:45 %store_ln30 = store i16 %filt_stream_short_stream_axis_0_shift_reg_7_load, i16 %filt_stream_short_stream_axis_0_shift_reg_6

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
Shift_Accum_Loop:46 %store_ln30 = store i16 %filt_stream_short_stream_axis_0_shift_reg_8_load, i16 %filt_stream_short_stream_axis_0_shift_reg_7

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
Shift_Accum_Loop:47 %store_ln30 = store i16 %filt_stream_short_stream_axis_0_shift_reg_9_load, i16 %filt_stream_short_stream_axis_0_shift_reg_8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
Shift_Accum_Loop:48 %store_ln35 = store i16 %tmp1_data, i16 %filt_stream_short_stream_axis_0_shift_reg_9

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Shift_Accum_Loop:50 %br_ln25 = br i1 %tmp1_last, void %cleanup.cont, void %while.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp1_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
cleanup.cont:0 %specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp1_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
cleanup.cont:1 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp1_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
cleanup.cont:2 %br_ln18 = br void %Shift_Accum_Loop

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16">
<![CDATA[
Shift_Accum_Loop:8 %filt_stream_short_stream_axis_0_shift_reg_load = load i16 %filt_stream_short_stream_axis_0_shift_reg

]]></Node>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_shift_reg_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:9 %acc = mul i16 %filt_stream_short_stream_axis_0_shift_reg_load, i16 %gmem_addr_read_21

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:10 %mul_ln34 = mul i16 %tmp1_data, i16 %gmem_addr_read_20

]]></Node>
<StgValue><ssdm name="mul_ln34"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16">
<![CDATA[
Shift_Accum_Loop:11 %filt_stream_short_stream_axis_0_shift_reg_1_load = load i16 %filt_stream_short_stream_axis_0_shift_reg_1

]]></Node>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_shift_reg_1_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:12 %mul_ln31 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_1_load, i16 %gmem_addr_read_19

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:14 %mul_ln31_1 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_2_load, i16 %gmem_addr_read_18

]]></Node>
<StgValue><ssdm name="mul_ln31_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:16 %mul_ln31_2 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_3_load, i16 %gmem_addr_read_17

]]></Node>
<StgValue><ssdm name="mul_ln31_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:18 %mul_ln31_3 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_4_load, i16 %gmem_addr_read_16

]]></Node>
<StgValue><ssdm name="mul_ln31_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:22 %mul_ln31_5 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_6_load, i16 %gmem_addr_read_14

]]></Node>
<StgValue><ssdm name="mul_ln31_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:24 %mul_ln31_6 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_7_load, i16 %gmem_addr_read_13

]]></Node>
<StgValue><ssdm name="mul_ln31_6"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:28 %mul_ln31_8 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_9_load, i16 %gmem_addr_read_11

]]></Node>
<StgValue><ssdm name="mul_ln31_8"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
Shift_Accum_Loop:39 %store_ln30 = store i16 %filt_stream_short_stream_axis_0_shift_reg_1_load, i16 %filt_stream_short_stream_axis_0_shift_reg

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
Shift_Accum_Loop:40 %store_ln30 = store i16 %filt_stream_short_stream_axis_0_shift_reg_2_load, i16 %filt_stream_short_stream_axis_0_shift_reg_1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="72" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:10 %mul_ln34 = mul i16 %tmp1_data, i16 %gmem_addr_read_20

]]></Node>
<StgValue><ssdm name="mul_ln34"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:12 %mul_ln31 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_1_load, i16 %gmem_addr_read_19

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:16 %mul_ln31_2 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_3_load, i16 %gmem_addr_read_17

]]></Node>
<StgValue><ssdm name="mul_ln31_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:18 %mul_ln31_3 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_4_load, i16 %gmem_addr_read_16

]]></Node>
<StgValue><ssdm name="mul_ln31_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:22 %mul_ln31_5 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_6_load, i16 %gmem_addr_read_14

]]></Node>
<StgValue><ssdm name="mul_ln31_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:24 %mul_ln31_6 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_7_load, i16 %gmem_addr_read_13

]]></Node>
<StgValue><ssdm name="mul_ln31_6"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:28 %mul_ln31_8 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_9_load, i16 %gmem_addr_read_11

]]></Node>
<StgValue><ssdm name="mul_ln31_8"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:29 %add_ln34 = add i16 %acc, i16 %mul_ln34

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:30 %add_ln34_1 = add i16 %mul_ln31_1, i16 %mul_ln31_2

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:33 %add_ln34_4 = add i16 %mul_ln31_4, i16 %mul_ln31_5

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:35 %add_ln34_6 = add i16 %mul_ln31_7, i16 %mul_ln31_8

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="83" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:12 %mul_ln31 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_1_load, i16 %gmem_addr_read_19

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:18 %mul_ln31_3 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_4_load, i16 %gmem_addr_read_16

]]></Node>
<StgValue><ssdm name="mul_ln31_3"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:24 %mul_ln31_6 = mul i16 %filt_stream_short_stream_axis_0_shift_reg_7_load, i16 %gmem_addr_read_13

]]></Node>
<StgValue><ssdm name="mul_ln31_6"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:29 %add_ln34 = add i16 %acc, i16 %mul_ln34

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:30 %add_ln34_1 = add i16 %mul_ln31_1, i16 %mul_ln31_2

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:31 %add_ln34_2 = add i16 %add_ln34_1, i16 %mul_ln31

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:33 %add_ln34_4 = add i16 %mul_ln31_4, i16 %mul_ln31_5

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:34 %add_ln34_5 = add i16 %add_ln34_4, i16 %mul_ln31_3

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:35 %add_ln34_6 = add i16 %mul_ln31_7, i16 %mul_ln31_8

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:36 %add_ln34_7 = add i16 %add_ln34_6, i16 %mul_ln31_6

]]></Node>
<StgValue><ssdm name="add_ln34_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="93" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:31 %add_ln34_2 = add i16 %add_ln34_1, i16 %mul_ln31

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:34 %add_ln34_5 = add i16 %add_ln34_4, i16 %mul_ln31_3

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:36 %add_ln34_7 = add i16 %add_ln34_6, i16 %mul_ln31_6

]]></Node>
<StgValue><ssdm name="add_ln34_7"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:37 %add_ln34_8 = add i16 %add_ln34_7, i16 %add_ln34_5

]]></Node>
<StgValue><ssdm name="add_ln34_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="97" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:32 %add_ln34_3 = add i16 %add_ln34_2, i16 %add_ln34

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Shift_Accum_Loop:38 %acc_2 = add i16 %add_ln34_8, i16 %add_ln34_3

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="16" op_9_bw="2" op_10_bw="2" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
Shift_Accum_Loop:49 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i16 %acc_2, i2 %tmp1_keep, i2 %tmp1_strb, i1 %tmp1_user, i1 %tmp1_last, i1 %tmp1_id, i1 %tmp1_dest

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp1_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
while.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
