#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 22 12:33:05 2021
# Process ID: 3044
# Current directory: D:/ISE/vivado/OExp04/datapath/datapath.runs/synth_1
# Command line: vivado.exe -log DataPath_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DataPath_wrapper.tcl
# Log file: D:/ISE/vivado/OExp04/datapath/datapath.runs/synth_1/DataPath_wrapper.vds
# Journal file: D:/ISE/vivado/OExp04/datapath/datapath.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DataPath_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/ISE/vivado/OExp04/datapath/datapath' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/ISE/vivado/OExp04/datapath/datapath.runs/synth_1'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/datapath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/ImmGen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/datapath/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ISE/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:DataPath_wrapper:1.0'. The one found in IP location 'd:/ISE/vivado/OExp04/datapath/datapath' will take precedence over the same IP in location d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/datapath
Command: synth_design -top DataPath_wrapper -part xc7k160tffg676-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17136 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module MUX2T1_32 [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX2T1_32_0_1/synth/DataPath_MUX2T1_32_0_1.v:55]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module MUX2T1_32 [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX2T1_32_0_2/synth/DataPath_MUX2T1_32_0_2.v:55]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 414.633 ; gain = 107.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DataPath_wrapper' [D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/hdl/DataPath_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'DataPath' [D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/synth/DataPath.v:13]
INFO: [Synth 8-638] synthesizing module 'DataPath_ALU_wrapper_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_ALU_wrapper_0_0/synth/DataPath_ALU_wrapper_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_wrapper' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'ALU' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU.v:13]
INFO: [Synth 8-638] synthesizing module 'ALU_ADC32_0_1' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_ADC32_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'ADC32' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ADC32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ADC32' (1#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ADC32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_ADC32_0_1' (2#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_ADC32_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_MUX8T1_32_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_MUX8T1_32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'MUX8T1_32' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/MUX8T1_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX8T1_32' (3#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/MUX8T1_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_MUX8T1_32_0_0' (4#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_MUX8T1_32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_SignalExt_32_0_1' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_SignalExt_32_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'SignalExt_32' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/SignalExt_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignalExt_32' (5#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/SignalExt_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_SignalExt_32_0_1' (6#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_SignalExt_32_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_and32_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_and32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'and32' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/and32.v:23]
INFO: [Synth 8-256] done synthesizing module 'and32' (7#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/and32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_and32_0_0' (8#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_and32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_nor32_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_nor32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'nor32' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/nor32.v:23]
INFO: [Synth 8-256] done synthesizing module 'nor32' (9#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/nor32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_nor32_0_0' (10#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_nor32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_or32_0_1' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_or32_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'or32' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/or32.v:23]
INFO: [Synth 8-256] done synthesizing module 'or32' (11#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/or32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_or32_0_1' (12#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_or32_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_or_bit_32_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_or_bit_32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'or_bit_32' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/or_bit_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'or_bit_32' (13#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/or_bit_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_or_bit_32_0_0' (14#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_or_bit_32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_srl32_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_srl32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'srl32' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/srl32.v:23]
INFO: [Synth 8-256] done synthesizing module 'srl32' (15#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/srl32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_srl32_0_0' (16#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_srl32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_xlconcat_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/xlconcat_v2_1_1/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 31 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (17#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/xlconcat_v2_1_1/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'ALU_xlconcat_0_0' (18#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'ALU_xlconstant_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/xlconstant_v1_1_3/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (19#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/xlconstant_v1_1_3/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_xlconstant_0_0' (20#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_xlslice_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 33 - type: integer 
	Parameter DIN_FROM bound to: 31 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice' (21#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'ALU_xlslice_0_0' (22#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_xlslice_1_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_xlslice_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 33 - type: integer 
	Parameter DIN_FROM bound to: 32 - type: integer 
	Parameter DIN_TO bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' (22#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'ALU_xlslice_1_0' (23#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_xlslice_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_xlslice_1_1' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_xlslice_1_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 3 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' (23#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'ALU_xlslice_1_1' (24#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_xlslice_1_1.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_xor32_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_xor32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xor32' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/xor32.v:23]
INFO: [Synth 8-256] done synthesizing module 'xor32' (25#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/xor32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_xor32_0_0' (26#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_xor32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_xor32_1_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_xor32_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'ALU_xor32_1_0' (27#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_xor32_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'ALU' (28#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU.v:13]
INFO: [Synth 8-256] done synthesizing module 'ALU_wrapper' (29#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/ALU_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'DataPath_ALU_wrapper_0_0' (30#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_ALU_wrapper_0_0/synth/DataPath_ALU_wrapper_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DataPath_ImmGen_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_ImmGen_0_0/synth/DataPath_ImmGen_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ImmGen' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/ce46/src/ImmGen.v:23]
INFO: [Synth 8-256] done synthesizing module 'ImmGen' (31#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/ce46/src/ImmGen.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataPath_ImmGen_0_0' (32#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_ImmGen_0_0/synth/DataPath_ImmGen_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DataPath_MUX2T1_32_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX2T1_32_0_0/synth/DataPath_MUX2T1_32_0_0.v:72]
INFO: [Synth 8-638] synthesizing module 'MUX2T1_32' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX2T1_32_0_2/synth/DataPath_MUX2T1_32_0_2.v:55]
INFO: [Synth 8-256] done synthesizing module 'DataPath_MUX2T1_32_0_0' (33#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX2T1_32_0_0/synth/DataPath_MUX2T1_32_0_0.v:72]
INFO: [Synth 8-638] synthesizing module 'DataPath_MUX2T1_32_0_1' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX2T1_32_0_1/synth/DataPath_MUX2T1_32_0_1.v:72]
INFO: [Synth 8-256] done synthesizing module 'DataPath_MUX2T1_32_0_1' (34#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX2T1_32_0_1/synth/DataPath_MUX2T1_32_0_1.v:72]
INFO: [Synth 8-638] synthesizing module 'DataPath_MUX2T1_32_0_2' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX2T1_32_0_2/synth/DataPath_MUX2T1_32_0_2.v:72]
INFO: [Synth 8-256] done synthesizing module 'DataPath_MUX2T1_32_0_2' (35#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX2T1_32_0_2/synth/DataPath_MUX2T1_32_0_2.v:72]
INFO: [Synth 8-638] synthesizing module 'DataPath_MUX4T1_32_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX4T1_32_0_0/synth/DataPath_MUX4T1_32_0_0.v:76]
INFO: [Synth 8-638] synthesizing module 'MUX4T1_32' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX4T1_32_0_0/synth/DataPath_MUX4T1_32_0_0.v:55]
INFO: [Synth 8-256] done synthesizing module 'DataPath_MUX4T1_32_0_0' (36#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX4T1_32_0_0/synth/DataPath_MUX4T1_32_0_0.v:76]
INFO: [Synth 8-638] synthesizing module 'DataPath_REG32_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_REG32_0_0/synth/DataPath_REG32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'REG32' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/9980/REG32.v:23]
INFO: [Synth 8-256] done synthesizing module 'REG32' (37#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/9980/REG32.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataPath_REG32_0_0' (38#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_REG32_0_0/synth/DataPath_REG32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DataPath_xlconstant_0_1' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_xlconstant_0_1/synth/DataPath_xlconstant_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/xlconstant_v1_1_3/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 4 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized0' (38#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/xlconstant_v1_1_3/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataPath_xlconstant_0_1' (39#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_xlconstant_0_1/synth/DataPath_xlconstant_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'DataPath_regs_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_regs_0_0/synth/DataPath_regs_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'regs' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/3135/src/Regs.v:23]
WARNING: [Synth 8-324] index 0 out of range [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/3135/src/Regs.v:64]
INFO: [Synth 8-256] done synthesizing module 'regs' (40#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/3135/src/Regs.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataPath_regs_0_0' (41#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_regs_0_0/synth/DataPath_regs_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DataPath_add_32_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_add_32_0_0/synth/DataPath_add_32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'add_32' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/59fa/src/add_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'add_32' (42#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/59fa/src/add_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataPath_add_32_0_0' (43#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_add_32_0_0/synth/DataPath_add_32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DataPath_add_32_0_1' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_add_32_0_1/synth/DataPath_add_32_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'DataPath_add_32_0_1' (44#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_add_32_0_1/synth/DataPath_add_32_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'DataPath_util_vector_logic_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_util_vector_logic_0_0/synth/DataPath_util_vector_logic_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (45#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-256] done synthesizing module 'DataPath_util_vector_logic_0_0' (46#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_util_vector_logic_0_0/synth/DataPath_util_vector_logic_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DataPath_xlslice_1_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_xlslice_1_0/synth/DataPath_xlslice_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' (46#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'DataPath_xlslice_1_0' (47#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_xlslice_1_0/synth/DataPath_xlslice_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DataPath_xlslice_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_xlslice_0_0/synth/DataPath_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 19 - type: integer 
	Parameter DIN_TO bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' (47#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'DataPath_xlslice_0_0' (48#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_xlslice_0_0/synth/DataPath_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DataPath_xlslice_0_1' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_xlslice_0_1/synth/DataPath_xlslice_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 24 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' (48#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'DataPath_xlslice_0_1' (49#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_xlslice_0_1/synth/DataPath_xlslice_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'DataPath_xlconstant_0_0' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_xlconstant_0_0/synth/DataPath_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized1' [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/xlconstant_v1_1_3/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized1' (49#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ipshared/258b/src/xlconstant_v1_1_3/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataPath_xlconstant_0_0' (50#1) [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_xlconstant_0_0/synth/DataPath_xlconstant_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'DataPath' (51#1) [D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/synth/DataPath.v:13]
INFO: [Synth 8-256] done synthesizing module 'DataPath_wrapper' (52#1) [D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/hdl/DataPath_wrapper.v:12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[31]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[31]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[31]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[0]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[6]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[5]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[4]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[3]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[2]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[1]
WARNING: [Synth 8-3331] design ImmGen has unconnected port inst_field[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[31]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 448.563 ; gain = 141.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 448.563 ; gain = 141.059
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ISE/vivado/OExp04/datapath/datapath.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/ISE/vivado/OExp04/datapath/datapath.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 816.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 816.902 ; gain = 509.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 816.902 ; gain = 509.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for DataPath_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/ALU. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/ImmGen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/MUX2T1_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/MUX2T1_32_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/MUX2T1_32_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/MUX4T1_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/PC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/PC4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/Regs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/add_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/add_32_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/and_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/inst11_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/inst19_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/inst24_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataPath_i/vcc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 816.902 ; gain = 509.398
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 816.902 ; gain = 509.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADC32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module xor32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module REG32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module add_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 816.902 ; gain = 509.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 822.160 ; gain = 514.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 823.273 ; gain = 515.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 838.191 ; gain = 530.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 838.191 ; gain = 530.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 838.191 ; gain = 530.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 838.191 ; gain = 530.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 838.191 ; gain = 530.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 838.191 ; gain = 530.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 838.191 ; gain = 530.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MUX2T1_32     |         3|
|2     |MUX4T1_32     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |MUX2T1_32_bbox_2 |     1|
|2     |MUX2T1_32_bbox_3 |     1|
|3     |MUX2T1_32_bbox_4 |     1|
|4     |MUX4T1_32_bbox_5 |     1|
|5     |CARRY4           |    25|
|6     |LUT2             |    68|
|7     |LUT3             |    38|
|8     |LUT4             |    28|
|9     |LUT5             |   119|
|10    |LUT6             |   649|
|11    |MUXF7            |   257|
|12    |FDCE             |  1024|
+------+-----------------+------+

Report Instance Areas: 
+------+------------------+-------------------------------+------+
|      |Instance          |Module                         |Cells |
+------+------------------+-------------------------------+------+
|1     |top               |                               |  2336|
|2     |  DataPath_i      |DataPath                       |  2336|
|3     |    ALU           |DataPath_ALU_wrapper_0_0       |   226|
|4     |      inst        |ALU_wrapper                    |    41|
|5     |        ALU_i     |ALU                            |    41|
|6     |          ADC32_0 |ALU_ADC32_0_1                  |    41|
|7     |            inst  |ADC32                          |    41|
|8     |    ImmGen_0      |DataPath_ImmGen_0_0            |    14|
|9     |      inst        |ImmGen                         |    13|
|10    |    MUX2T1_32_0   |DataPath_MUX2T1_32_0_0         |    32|
|11    |    MUX2T1_32_1   |DataPath_MUX2T1_32_0_1         |    32|
|12    |    MUX2T1_32_2   |DataPath_MUX2T1_32_0_2         |    32|
|13    |    MUX4T1_32_0   |DataPath_MUX4T1_32_0_0         |    32|
|14    |    PC            |DataPath_REG32_0_0             |    32|
|15    |      inst        |REG32                          |    32|
|16    |    PC4           |DataPath_xlconstant_0_1        |     0|
|17    |    Regs          |DataPath_regs_0_0              |  1855|
|18    |      inst        |regs                           |  1855|
|19    |    add_32_0      |DataPath_add_32_0_0            |    40|
|20    |      inst        |add_32_0                       |    40|
|21    |    add_32_1      |DataPath_add_32_0_1            |    40|
|22    |      inst        |add_32                         |    40|
|23    |    and_2         |DataPath_util_vector_logic_0_0 |     1|
|24    |    inst11_7      |DataPath_xlslice_1_0           |     0|
|25    |    inst19_15     |DataPath_xlslice_0_0           |     0|
|26    |    inst24_20     |DataPath_xlslice_0_1           |     0|
|27    |    vcc           |DataPath_xlconstant_0_0        |     0|
+------+------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 838.191 ; gain = 530.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 838.191 ; gain = 162.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 838.191 ; gain = 530.688
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX2T1_32_0_0/MUX2T1_32.edf]
Finished Parsing EDIF File [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX2T1_32_0_0/MUX2T1_32.edf]
Parsing EDIF File [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX4T1_32_0_0/MUX4T1_32.edf]
Finished Parsing EDIF File [d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/ip/DataPath_MUX4T1_32_0_0/MUX4T1_32.edf]
INFO: [Netlist 29-17] Analyzing 282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
171 Infos, 102 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 858.227 ; gain = 562.195
INFO: [Common 17-1381] The checkpoint 'D:/ISE/vivado/OExp04/datapath/datapath.runs/synth_1/DataPath_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DataPath_wrapper_utilization_synth.rpt -pb DataPath_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.143 . Memory (MB): peak = 858.227 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 22 12:34:15 2021...
