{"vcs1":{"timestamp_begin":1709221789.348849001, "rt":1.23, "ut":0.22, "st":0.17}}
{"vcselab":{"timestamp_begin":1709221790.644948991, "rt":0.93, "ut":0.31, "st":0.11}}
{"link":{"timestamp_begin":1709221791.639533389, "rt":0.28, "ut":0.13, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709221788.810967533}
{"VCS_COMP_START_TIME": 1709221788.810967533}
{"VCS_COMP_END_TIME": 1709221793.541166120}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330196}}
{"stitch_vcselab": {"peak_mem": 223376}}
