// Generated by CIRCT firtool-1.135.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module IttageTable_3(
  input         clock,
  input         reset,
  input         io_req_valid,
  input  [48:0] io_req_bits_startPc_addr,
  input  [8:0]  io_req_bits_foldedHist_hist_9_foldedHist,
  input  [7:0]  io_req_bits_foldedHist_hist_8_foldedHist,
  output        io_resp_valid,
  output [1:0]  io_resp_bits_cnt_value,
  output        io_resp_bits_usefulCnt_value,
  output [18:0] io_resp_bits_targetOffset_offset_addr,
  output [3:0]  io_resp_bits_targetOffset_pointer,
  output        io_resp_bits_targetOffset_usePcRegion,
  input  [48:0] io_update_startPc_addr,
  input  [8:0]  io_update_foldedHist_hist_9_foldedHist,
  input  [7:0]  io_update_foldedHist_hist_8_foldedHist,
  input         io_update_valid,
  input         io_update_correct,
  input         io_update_alloc,
  input  [1:0]  io_update_oldCnt_value,
  input         io_update_usefulCntValid,
  input         io_update_usefulCnt_value,
  input         io_update_resetUsefulCnt,
  input  [18:0] io_update_targetOffset_offset_addr,
  input  [3:0]  io_update_targetOffset_pointer,
  input         io_update_targetOffset_usePcRegion,
  input  [18:0] io_update_oldTargetOffset_offset_addr,
  input  [3:0]  io_update_oldTargetOffset_pointer,
  input         io_update_oldTargetOffset_usePcRegion,
  input  [7:0]  boreChildrenBd_bore_array,
  input         boreChildrenBd_bore_all,
  input         boreChildrenBd_bore_req,
  output        boreChildrenBd_bore_ack,
  input         boreChildrenBd_bore_writeen,
  input  [75:0] boreChildrenBd_bore_be,
  input  [7:0]  boreChildrenBd_bore_addr,
  input  [75:0] boreChildrenBd_bore_indata,
  input         boreChildrenBd_bore_readen,
  input  [7:0]  boreChildrenBd_bore_addr_rd,
  output [75:0] boreChildrenBd_bore_outdata,
  input         sigFromSrams_bore_ram_hold,
  input         sigFromSrams_bore_ram_bypass,
  input         sigFromSrams_bore_ram_bp_clken,
  input         sigFromSrams_bore_ram_aux_clk,
  input         sigFromSrams_bore_ram_aux_ckbp,
  input         sigFromSrams_bore_ram_mcp_hold,
  input         sigFromSrams_bore_cgen,
  input         sigFromSrams_bore_1_ram_hold,
  input         sigFromSrams_bore_1_ram_bypass,
  input         sigFromSrams_bore_1_ram_bp_clken,
  input         sigFromSrams_bore_1_ram_aux_clk,
  input         sigFromSrams_bore_1_ram_aux_ckbp,
  input         sigFromSrams_bore_1_ram_mcp_hold,
  input         sigFromSrams_bore_1_cgen
);

  wire [75:0] bd_outdata;
  wire        bd_ack;
  wire [75:0] childBd_1_rdata;
  wire [75:0] childBd_rdata;
  wire        io_req_ready;
  wire        _ittage_write_buffer_bank1_io_write_0_ready;
  wire        _ittage_write_buffer_bank1_io_read_0_valid;
  wire        _ittage_write_buffer_bank1_io_read_0_bits_entry_valid;
  wire [8:0]  _ittage_write_buffer_bank1_io_read_0_bits_entry_tag;
  wire [1:0]  _ittage_write_buffer_bank1_io_read_0_bits_entry_confidenceCnt_value;
  wire [18:0] _ittage_write_buffer_bank1_io_read_0_bits_entry_targetOffset_offset_addr;
  wire [3:0]  _ittage_write_buffer_bank1_io_read_0_bits_entry_targetOffset_pointer;
  wire        _ittage_write_buffer_bank1_io_read_0_bits_entry_targetOffset_usePcRegion;
  wire        _ittage_write_buffer_bank1_io_read_0_bits_entry_usefulCnt_value;
  wire        _ittage_write_buffer_bank1_io_read_0_bits_entry_paddingBit;
  wire [7:0]  _ittage_write_buffer_bank1_io_read_0_bits_setIdx;
  wire [37:0] _ittage_write_buffer_bank1_io_read_0_bits_bitmask;
  wire        _ittage_write_buffer_bank0_io_write_0_ready;
  wire        _ittage_write_buffer_bank0_io_read_0_valid;
  wire        _ittage_write_buffer_bank0_io_read_0_bits_entry_valid;
  wire [8:0]  _ittage_write_buffer_bank0_io_read_0_bits_entry_tag;
  wire [1:0]  _ittage_write_buffer_bank0_io_read_0_bits_entry_confidenceCnt_value;
  wire [18:0] _ittage_write_buffer_bank0_io_read_0_bits_entry_targetOffset_offset_addr;
  wire [3:0]  _ittage_write_buffer_bank0_io_read_0_bits_entry_targetOffset_pointer;
  wire        _ittage_write_buffer_bank0_io_read_0_bits_entry_targetOffset_usePcRegion;
  wire        _ittage_write_buffer_bank0_io_read_0_bits_entry_usefulCnt_value;
  wire        _ittage_write_buffer_bank0_io_read_0_bits_entry_paddingBit;
  wire [7:0]  _ittage_write_buffer_bank0_io_read_0_bits_setIdx;
  wire [37:0] _ittage_write_buffer_bank0_io_read_0_bits_bitmask;
  wire        _ittage_table_bank1_io_r_req_ready;
  wire        _ittage_table_bank1_io_r_resp_data_0_valid;
  wire [8:0]  _ittage_table_bank1_io_r_resp_data_0_tag;
  wire [1:0]  _ittage_table_bank1_io_r_resp_data_0_confidenceCnt_value;
  wire [18:0] _ittage_table_bank1_io_r_resp_data_0_targetOffset_offset_addr;
  wire [3:0]  _ittage_table_bank1_io_r_resp_data_0_targetOffset_pointer;
  wire        _ittage_table_bank1_io_r_resp_data_0_targetOffset_usePcRegion;
  wire        _ittage_table_bank1_io_r_resp_data_0_usefulCnt_value;
  wire        _ittage_table_bank1_io_w_req_ready;
  wire        _ittage_table_bank0_io_r_req_ready;
  wire        _ittage_table_bank0_io_r_resp_data_0_valid;
  wire [8:0]  _ittage_table_bank0_io_r_resp_data_0_tag;
  wire [1:0]  _ittage_table_bank0_io_r_resp_data_0_confidenceCnt_value;
  wire [18:0] _ittage_table_bank0_io_r_resp_data_0_targetOffset_offset_addr;
  wire [3:0]  _ittage_table_bank0_io_r_resp_data_0_targetOffset_pointer;
  wire        _ittage_table_bank0_io_r_resp_data_0_targetOffset_usePcRegion;
  wire        _ittage_table_bank0_io_r_resp_data_0_usefulCnt_value;
  wire        _ittage_table_bank0_io_w_req_ready;
  wire [7:0]  bd_array = boreChildrenBd_bore_array;
  wire        bd_all = boreChildrenBd_bore_all;
  wire        bd_req = boreChildrenBd_bore_req;
  wire        bd_writeen = boreChildrenBd_bore_writeen;
  wire [75:0] bd_be = boreChildrenBd_bore_be;
  wire [7:0]  bd_addr = boreChildrenBd_bore_addr;
  wire [75:0] bd_indata = boreChildrenBd_bore_indata;
  wire        bd_readen = boreChildrenBd_bore_readen;
  wire [7:0]  bd_addr_rd = boreChildrenBd_bore_addr_rd;
  wire [7:0]  s0_setIdx =
    io_req_bits_startPc_addr[8:1] ^ io_req_bits_foldedHist_hist_8_foldedHist;
  wire [1:0]  s0_bankMask = 2'h1 << io_req_bits_startPc_addr[0];
  wire        _usefulCanReset_T = io_req_ready & io_req_valid;
  reg  [8:0]  s1_tag;
  reg  [1:0]  s1_bankMask;
  reg         s1_valid;
  wire        ittage_table_bank0_io_r_req_valid = _usefulCanReset_T & s0_bankMask[0];
  wire        ittage_table_bank1_io_r_req_valid = _usefulCanReset_T & s0_bankMask[1];
  wire [8:0]  updateTag =
    io_update_startPc_addr[17:9] ^ io_update_foldedHist_hist_9_foldedHist
    ^ {io_update_foldedHist_hist_8_foldedHist, 1'h0};
  wire [1:0]  updateBankMask = 2'h1 << io_update_startPc_addr[0];
  reg         needReset;
  wire        usefulCanReset = ~(_usefulCanReset_T | io_update_valid) & needReset;
  reg  [7:0]  resetSet;
  wire [37:0] updateBitmask =
    io_update_usefulCntValid & io_update_valid
      ? 38'h3FFFFFFFFF
      : io_update_valid ? 38'h3FFFFFFFFE : {37'h0, usefulCanReset};
  wire [7:0]  ittage_write_buffer_bank1_io_write_0_bits_setIdx =
    usefulCanReset
      ? resetSet
      : io_update_startPc_addr[8:1] ^ io_update_foldedHist_hist_8_foldedHist;
  reg         powerOnResetState;
  assign io_req_ready = ~powerOnResetState;
  wire [1:0]  updateWdata_confidenceCnt_value =
    io_update_alloc
      ? 2'h2
      : (&io_update_oldCnt_value) & io_update_correct | ~(|io_update_oldCnt_value)
        & ~io_update_correct
          ? io_update_oldCnt_value
          : io_update_correct
              ? 2'(io_update_oldCnt_value + 2'h1)
              : 2'(io_update_oldCnt_value - 2'h1);
  wire        updateWdata_usefulCnt_value = ~usefulCanReset & io_update_usefulCnt_value;
  wire        _updateWdata_targetOffset_T_2 =
    io_update_alloc | ~(|io_update_oldCnt_value);
  wire [18:0] updateWdata_targetOffset_offset_addr =
    _updateWdata_targetOffset_T_2
      ? io_update_targetOffset_offset_addr
      : io_update_oldTargetOffset_offset_addr;
  wire [3:0]  updateWdata_targetOffset_pointer =
    _updateWdata_targetOffset_T_2
      ? io_update_targetOffset_pointer
      : io_update_oldTargetOffset_pointer;
  wire        updateWdata_targetOffset_usePcRegion =
    _updateWdata_targetOffset_T_2
      ? io_update_targetOffset_usePcRegion
      : io_update_oldTargetOffset_usePcRegion;
  wire        _GEN =
    |{ittage_table_bank1_io_r_req_valid & _ittage_write_buffer_bank1_io_read_0_valid,
      ittage_table_bank0_io_r_req_valid & _ittage_write_buffer_bank0_io_read_0_valid};
  wire        _GEN_0 =
    io_update_valid
    & ~(_ittage_write_buffer_bank0_io_write_0_ready & updateBankMask[0]
        | _ittage_write_buffer_bank1_io_write_0_ready & updateBankMask[1]);
  always @(posedge clock) begin
    if (_usefulCanReset_T) begin
      s1_tag <=
        io_req_bits_startPc_addr[17:9] ^ io_req_bits_foldedHist_hist_9_foldedHist
        ^ {io_req_bits_foldedHist_hist_8_foldedHist, 1'h0};
      s1_bankMask <= s0_bankMask;
    end
    s1_valid <= io_req_valid;
  end // always @(posedge)
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      needReset <= 1'h0;
      resetSet <= 8'h0;
      powerOnResetState <= 1'h1;
    end
    else begin
      needReset <= io_update_resetUsefulCnt | ~(usefulCanReset & (&resetSet)) & needReset;
      if (usefulCanReset)
        resetSet <= 8'(resetSet + 8'h1);
      powerOnResetState <=
        ~(_ittage_table_bank0_io_r_req_ready & _ittage_table_bank1_io_r_req_ready)
        & powerOnResetState;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        s1_tag = _RANDOM[/*Zero width*/ 1'b0][16:8];
        s1_bankMask = _RANDOM[/*Zero width*/ 1'b0][18:17];
        s1_valid = _RANDOM[/*Zero width*/ 1'b0][19];
        needReset = _RANDOM[/*Zero width*/ 1'b0][20];
        resetSet = _RANDOM[/*Zero width*/ 1'b0][28:21];
        powerOnResetState = _RANDOM[/*Zero width*/ 1'b0][29];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        needReset = 1'h0;
        resetSet = 8'h0;
        powerOnResetState = 1'h1;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  wire [7:0]  childBd_addr;
  wire [7:0]  childBd_addr_rd;
  wire [75:0] childBd_wdata;
  wire [75:0] childBd_wmask;
  wire        childBd_re;
  wire        childBd_we;
  wire        childBd_ack;
  wire        childBd_selectedOH;
  wire [7:0]  childBd_array;
  FoldedSRAMTemplate_4 ittage_table_bank0 (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_r_req_ready                                (_ittage_table_bank0_io_r_req_ready),
    .io_r_req_valid                                (ittage_table_bank0_io_r_req_valid),
    .io_r_req_bits_setIdx                          (s0_setIdx),
    .io_r_resp_data_0_valid
      (_ittage_table_bank0_io_r_resp_data_0_valid),
    .io_r_resp_data_0_tag
      (_ittage_table_bank0_io_r_resp_data_0_tag),
    .io_r_resp_data_0_confidenceCnt_value
      (_ittage_table_bank0_io_r_resp_data_0_confidenceCnt_value),
    .io_r_resp_data_0_targetOffset_offset_addr
      (_ittage_table_bank0_io_r_resp_data_0_targetOffset_offset_addr),
    .io_r_resp_data_0_targetOffset_pointer
      (_ittage_table_bank0_io_r_resp_data_0_targetOffset_pointer),
    .io_r_resp_data_0_targetOffset_usePcRegion
      (_ittage_table_bank0_io_r_resp_data_0_targetOffset_usePcRegion),
    .io_r_resp_data_0_usefulCnt_value
      (_ittage_table_bank0_io_r_resp_data_0_usefulCnt_value),
    .io_w_req_ready                                (_ittage_table_bank0_io_w_req_ready),
    .io_w_req_valid
      (_ittage_write_buffer_bank0_io_read_0_valid & ~ittage_table_bank0_io_r_req_valid),
    .io_w_req_bits_setIdx
      (_ittage_write_buffer_bank0_io_read_0_bits_setIdx),
    .io_w_req_bits_data_0_valid
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_valid),
    .io_w_req_bits_data_0_tag
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_tag),
    .io_w_req_bits_data_0_confidenceCnt_value
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_confidenceCnt_value),
    .io_w_req_bits_data_0_targetOffset_offset_addr
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_targetOffset_offset_addr),
    .io_w_req_bits_data_0_targetOffset_pointer
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_targetOffset_pointer),
    .io_w_req_bits_data_0_targetOffset_usePcRegion
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_targetOffset_usePcRegion),
    .io_w_req_bits_data_0_usefulCnt_value
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_usefulCnt_value),
    .io_w_req_bits_data_0_paddingBit
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_paddingBit),
    .io_w_req_bits_bitmask
      (_ittage_write_buffer_bank0_io_read_0_bits_bitmask),
    .boreChildrenBd_bore_addr                      (childBd_addr),
    .boreChildrenBd_bore_addr_rd                   (childBd_addr_rd),
    .boreChildrenBd_bore_wdata                     (childBd_wdata),
    .boreChildrenBd_bore_wmask                     (childBd_wmask),
    .boreChildrenBd_bore_re                        (childBd_re),
    .boreChildrenBd_bore_we                        (childBd_we),
    .boreChildrenBd_bore_rdata                     (childBd_rdata),
    .boreChildrenBd_bore_ack                       (childBd_ack),
    .boreChildrenBd_bore_selectedOH                (childBd_selectedOH),
    .boreChildrenBd_bore_array                     (childBd_array),
    .sigFromSrams_bore_ram_hold                    (sigFromSrams_bore_ram_hold),
    .sigFromSrams_bore_ram_bypass                  (sigFromSrams_bore_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken                (sigFromSrams_bore_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk                 (sigFromSrams_bore_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp                (sigFromSrams_bore_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold                (sigFromSrams_bore_ram_mcp_hold),
    .sigFromSrams_bore_cgen                        (sigFromSrams_bore_cgen)
  );
  wire [7:0]  childBd_1_addr;
  wire [7:0]  childBd_1_addr_rd;
  wire [75:0] childBd_1_wdata;
  wire [75:0] childBd_1_wmask;
  wire        childBd_1_re;
  wire        childBd_1_we;
  wire        childBd_1_ack;
  wire        childBd_1_selectedOH;
  wire [7:0]  childBd_1_array;
  FoldedSRAMTemplate_5 ittage_table_bank1 (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_r_req_ready                                (_ittage_table_bank1_io_r_req_ready),
    .io_r_req_valid                                (ittage_table_bank1_io_r_req_valid),
    .io_r_req_bits_setIdx                          (s0_setIdx),
    .io_r_resp_data_0_valid
      (_ittage_table_bank1_io_r_resp_data_0_valid),
    .io_r_resp_data_0_tag
      (_ittage_table_bank1_io_r_resp_data_0_tag),
    .io_r_resp_data_0_confidenceCnt_value
      (_ittage_table_bank1_io_r_resp_data_0_confidenceCnt_value),
    .io_r_resp_data_0_targetOffset_offset_addr
      (_ittage_table_bank1_io_r_resp_data_0_targetOffset_offset_addr),
    .io_r_resp_data_0_targetOffset_pointer
      (_ittage_table_bank1_io_r_resp_data_0_targetOffset_pointer),
    .io_r_resp_data_0_targetOffset_usePcRegion
      (_ittage_table_bank1_io_r_resp_data_0_targetOffset_usePcRegion),
    .io_r_resp_data_0_usefulCnt_value
      (_ittage_table_bank1_io_r_resp_data_0_usefulCnt_value),
    .io_w_req_ready                                (_ittage_table_bank1_io_w_req_ready),
    .io_w_req_valid
      (_ittage_write_buffer_bank1_io_read_0_valid & ~ittage_table_bank1_io_r_req_valid),
    .io_w_req_bits_setIdx
      (_ittage_write_buffer_bank1_io_read_0_bits_setIdx),
    .io_w_req_bits_data_0_valid
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_valid),
    .io_w_req_bits_data_0_tag
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_tag),
    .io_w_req_bits_data_0_confidenceCnt_value
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_confidenceCnt_value),
    .io_w_req_bits_data_0_targetOffset_offset_addr
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_targetOffset_offset_addr),
    .io_w_req_bits_data_0_targetOffset_pointer
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_targetOffset_pointer),
    .io_w_req_bits_data_0_targetOffset_usePcRegion
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_targetOffset_usePcRegion),
    .io_w_req_bits_data_0_usefulCnt_value
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_usefulCnt_value),
    .io_w_req_bits_data_0_paddingBit
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_paddingBit),
    .io_w_req_bits_bitmask
      (_ittage_write_buffer_bank1_io_read_0_bits_bitmask),
    .boreChildrenBd_bore_addr                      (childBd_1_addr),
    .boreChildrenBd_bore_addr_rd                   (childBd_1_addr_rd),
    .boreChildrenBd_bore_wdata                     (childBd_1_wdata),
    .boreChildrenBd_bore_wmask                     (childBd_1_wmask),
    .boreChildrenBd_bore_re                        (childBd_1_re),
    .boreChildrenBd_bore_we                        (childBd_1_we),
    .boreChildrenBd_bore_rdata                     (childBd_1_rdata),
    .boreChildrenBd_bore_ack                       (childBd_1_ack),
    .boreChildrenBd_bore_selectedOH                (childBd_1_selectedOH),
    .boreChildrenBd_bore_array                     (childBd_1_array),
    .sigFromSrams_bore_ram_hold                    (sigFromSrams_bore_1_ram_hold),
    .sigFromSrams_bore_ram_bypass                  (sigFromSrams_bore_1_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken                (sigFromSrams_bore_1_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk                 (sigFromSrams_bore_1_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp                (sigFromSrams_bore_1_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold                (sigFromSrams_bore_1_ram_mcp_hold),
    .sigFromSrams_bore_cgen                        (sigFromSrams_bore_1_cgen)
  );
  MbistPipeIttage_3 mbistPl (
    .clock               (clock),
    .reset               (reset),
    .mbist_array         (bd_array),
    .mbist_all           (bd_all),
    .mbist_req           (bd_req),
    .mbist_ack           (bd_ack),
    .mbist_writeen       (bd_writeen),
    .mbist_be            (bd_be),
    .mbist_addr          (bd_addr),
    .mbist_indata        (bd_indata),
    .mbist_readen        (bd_readen),
    .mbist_addr_rd       (bd_addr_rd),
    .mbist_outdata       (bd_outdata),
    .toSRAM_0_addr       (childBd_addr),
    .toSRAM_0_addr_rd    (childBd_addr_rd),
    .toSRAM_0_wdata      (childBd_wdata),
    .toSRAM_0_wmask      (childBd_wmask),
    .toSRAM_0_re         (childBd_re),
    .toSRAM_0_we         (childBd_we),
    .toSRAM_0_rdata      (childBd_rdata),
    .toSRAM_0_ack        (childBd_ack),
    .toSRAM_0_selectedOH (childBd_selectedOH),
    .toSRAM_0_array      (childBd_array),
    .toSRAM_1_addr       (childBd_1_addr),
    .toSRAM_1_addr_rd    (childBd_1_addr_rd),
    .toSRAM_1_wdata      (childBd_1_wdata),
    .toSRAM_1_wmask      (childBd_1_wmask),
    .toSRAM_1_re         (childBd_1_re),
    .toSRAM_1_we         (childBd_1_we),
    .toSRAM_1_rdata      (childBd_1_rdata),
    .toSRAM_1_ack        (childBd_1_ack),
    .toSRAM_1_selectedOH (childBd_1_selectedOH),
    .toSRAM_1_array      (childBd_1_array)
  );
  WriteBuffer_48 ittage_write_buffer_bank0 (
    .clock                                          (clock),
    .reset                                          (reset),
    .io_write_0_ready
      (_ittage_write_buffer_bank0_io_write_0_ready),
    .io_write_0_valid
      (io_update_valid & updateBankMask[0] | usefulCanReset),
    .io_write_0_bits_entry_tag                      (updateTag),
    .io_write_0_bits_entry_confidenceCnt_value      (updateWdata_confidenceCnt_value),
    .io_write_0_bits_entry_targetOffset_offset_addr
      (updateWdata_targetOffset_offset_addr),
    .io_write_0_bits_entry_targetOffset_pointer     (updateWdata_targetOffset_pointer),
    .io_write_0_bits_entry_targetOffset_usePcRegion
      (updateWdata_targetOffset_usePcRegion),
    .io_write_0_bits_entry_usefulCnt_value          (updateWdata_usefulCnt_value),
    .io_write_0_bits_setIdx
      (ittage_write_buffer_bank1_io_write_0_bits_setIdx),
    .io_write_0_bits_bitmask                        (updateBitmask),
    .io_read_0_ready
      (_ittage_table_bank0_io_w_req_ready & ~ittage_table_bank0_io_r_req_valid),
    .io_read_0_valid
      (_ittage_write_buffer_bank0_io_read_0_valid),
    .io_read_0_bits_entry_valid
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_valid),
    .io_read_0_bits_entry_tag
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_tag),
    .io_read_0_bits_entry_confidenceCnt_value
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_confidenceCnt_value),
    .io_read_0_bits_entry_targetOffset_offset_addr
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_targetOffset_offset_addr),
    .io_read_0_bits_entry_targetOffset_pointer
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_targetOffset_pointer),
    .io_read_0_bits_entry_targetOffset_usePcRegion
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_targetOffset_usePcRegion),
    .io_read_0_bits_entry_usefulCnt_value
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_usefulCnt_value),
    .io_read_0_bits_entry_paddingBit
      (_ittage_write_buffer_bank0_io_read_0_bits_entry_paddingBit),
    .io_read_0_bits_setIdx
      (_ittage_write_buffer_bank0_io_read_0_bits_setIdx),
    .io_read_0_bits_bitmask
      (_ittage_write_buffer_bank0_io_read_0_bits_bitmask)
  );
  WriteBuffer_48 ittage_write_buffer_bank1 (
    .clock                                          (clock),
    .reset                                          (reset),
    .io_write_0_ready
      (_ittage_write_buffer_bank1_io_write_0_ready),
    .io_write_0_valid
      (io_update_valid & updateBankMask[1] | usefulCanReset),
    .io_write_0_bits_entry_tag                      (updateTag),
    .io_write_0_bits_entry_confidenceCnt_value      (updateWdata_confidenceCnt_value),
    .io_write_0_bits_entry_targetOffset_offset_addr
      (updateWdata_targetOffset_offset_addr),
    .io_write_0_bits_entry_targetOffset_pointer     (updateWdata_targetOffset_pointer),
    .io_write_0_bits_entry_targetOffset_usePcRegion
      (updateWdata_targetOffset_usePcRegion),
    .io_write_0_bits_entry_usefulCnt_value          (updateWdata_usefulCnt_value),
    .io_write_0_bits_setIdx
      (ittage_write_buffer_bank1_io_write_0_bits_setIdx),
    .io_write_0_bits_bitmask                        (updateBitmask),
    .io_read_0_ready
      (_ittage_table_bank1_io_w_req_ready & ~ittage_table_bank1_io_r_req_valid),
    .io_read_0_valid
      (_ittage_write_buffer_bank1_io_read_0_valid),
    .io_read_0_bits_entry_valid
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_valid),
    .io_read_0_bits_entry_tag
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_tag),
    .io_read_0_bits_entry_confidenceCnt_value
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_confidenceCnt_value),
    .io_read_0_bits_entry_targetOffset_offset_addr
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_targetOffset_offset_addr),
    .io_read_0_bits_entry_targetOffset_pointer
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_targetOffset_pointer),
    .io_read_0_bits_entry_targetOffset_usePcRegion
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_targetOffset_usePcRegion),
    .io_read_0_bits_entry_usefulCnt_value
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_usefulCnt_value),
    .io_read_0_bits_entry_paddingBit
      (_ittage_write_buffer_bank1_io_read_0_bits_entry_paddingBit),
    .io_read_0_bits_setIdx
      (_ittage_write_buffer_bank1_io_read_0_bits_setIdx),
    .io_read_0_bits_bitmask
      (_ittage_write_buffer_bank1_io_read_0_bits_bitmask)
  );
  assign io_resp_valid =
    (s1_bankMask[0] & _ittage_table_bank0_io_r_resp_data_0_valid | s1_bankMask[1]
     & _ittage_table_bank1_io_r_resp_data_0_valid)
    & ((s1_bankMask[0] ? _ittage_table_bank0_io_r_resp_data_0_tag : 9'h0)
       | (s1_bankMask[1] ? _ittage_table_bank1_io_r_resp_data_0_tag : 9'h0)) == s1_tag
    & s1_valid;
  assign io_resp_bits_cnt_value =
    (s1_bankMask[0] ? _ittage_table_bank0_io_r_resp_data_0_confidenceCnt_value : 2'h0)
    | (s1_bankMask[1] ? _ittage_table_bank1_io_r_resp_data_0_confidenceCnt_value : 2'h0);
  assign io_resp_bits_usefulCnt_value =
    s1_bankMask[0] & _ittage_table_bank0_io_r_resp_data_0_usefulCnt_value | s1_bankMask[1]
    & _ittage_table_bank1_io_r_resp_data_0_usefulCnt_value;
  assign io_resp_bits_targetOffset_offset_addr =
    (s1_bankMask[0]
       ? _ittage_table_bank0_io_r_resp_data_0_targetOffset_offset_addr
       : 19'h0)
    | (s1_bankMask[1]
         ? _ittage_table_bank1_io_r_resp_data_0_targetOffset_offset_addr
         : 19'h0);
  assign io_resp_bits_targetOffset_pointer =
    (s1_bankMask[0] ? _ittage_table_bank0_io_r_resp_data_0_targetOffset_pointer : 4'h0)
    | (s1_bankMask[1] ? _ittage_table_bank1_io_r_resp_data_0_targetOffset_pointer : 4'h0);
  assign io_resp_bits_targetOffset_usePcRegion =
    s1_bankMask[0] & _ittage_table_bank0_io_r_resp_data_0_targetOffset_usePcRegion
    | s1_bankMask[1] & _ittage_table_bank1_io_r_resp_data_0_targetOffset_usePcRegion;
  assign boreChildrenBd_bore_ack = bd_ack;
  assign boreChildrenBd_bore_outdata = bd_outdata;
endmodule

