Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Dec 04 20:37:14 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1690 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 469: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 456: <start_bit> is not declared.
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 224: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf_processing_system7_0_wrapper.ngc] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Tue Dec 04 20:40:23 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 55.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Tue Dec 04 20:42:25 2012
 make -f vf.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bdbe99bc) REAL time: 49 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bdbe99bc) REAL time: 49 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bdbe99bc) REAL time: 49 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:cf1a3d1c) REAL time: 53 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:cf1a3d1c) REAL time: 53 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:cf1a3d1c) REAL time: 53 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:cf1a3d1c) REAL time: 53 secs 

Phase 8.8  Global Placement
........................................
...................................
...............................
...................................................................
.............................................................................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:b45e9d17) REAL time: 1 mins 26 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:b45e9d17) REAL time: 1 mins 26 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:d5e62de8) REAL time: 1 mins 28 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:d5e62de8) REAL time: 1 mins 28 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:d5e62de8) REAL time: 1 mins 28 secs 

Total REAL time to Placer completion: 1 mins 29 secs 
Total CPU  time to Placer completion: 1 mins 7 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   319 out of 106,400    1
    Number used as Flip Flops:                 319
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        412 out of  53,200    1
    Number used as logic:                      384 out of  53,200    1
      Number using O6 output only:             312
      Number using O5 output only:               0
      Number using O5 and O6:                   72
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     28
      Number with same-slice register load:     27
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   129 out of  13,300    1
  Number of LUT Flip Flop pairs used:          440
    Number with an unused Flip Flop:           159 out of     440   36
    Number with an unused LUT:                  28 out of     440    6
    Number of fully used LUT-FF pairs:         253 out of     440   57
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:              97 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.80

Peak Memory Usage:  834 MB
Total REAL time to MAP completion:  1 mins 30 secs 
Total CPU time to MAP completion:   1 mins 9 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        129 out of 13300   1
   Number of Slice Registers               319 out of 106400  1
      Number used as Flip Flops            319
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    412 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     433 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 38 secs 
Finished initial Timing Analysis.  REAL time: 38 secs 

Starting Router


Phase  1  : 4541 unrouted;      REAL time: 39 secs 

Phase  2  : 2276 unrouted;      REAL time: 39 secs 

Phase  3  : 773 unrouted;      REAL time: 40 secs 

Phase  4  : 773 unrouted; (Setup:0, Hold:9832, Component Switching Limit:0)     REAL time: 44 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:9563, Component Switching Limit:0)     REAL time: 45 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:9563, Component Switching Limit:0)     REAL time: 45 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:9563, Component Switching Limit:0)     REAL time: 45 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:9563, Component Switching Limit:0)     REAL time: 45 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 
Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  121 |  0.244     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.701ns|     8.299ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.013ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.098ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16951 paths, 0 nets, and 2373 connections

Design statistics:
   Minimum period:   8.299ns (Maximum frequency: 120.496MHz)


Analysis completed Tue Dec 04 20:45:32 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Tue Dec 04 20:45:47 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Dec 04 20:56:37 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 478: Syntax error near "status".
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 486: Syntax error near "if".
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 224: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf.bmm] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Tue Dec 04 20:59:22 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 55.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1c693a96) REAL time: 49 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1c693a96) REAL time: 49 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1c693a96) REAL time: 49 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:5c88aff6) REAL time: 53 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:5c88aff6) REAL time: 53 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:5c88aff6) REAL time: 53 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:5c88aff6) REAL time: 53 secs 

Phase 8.8  Global Placement
........................................
......................................
..................................................
..........................................................................
................................................................................
Phase 8.8  Global Placement (Checksum:68fbed67) REAL time: 1 mins 28 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:68fbed67) REAL time: 1 mins 28 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:f969895f) REAL time: 1 mins 30 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:f969895f) REAL time: 1 mins 30 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:f969895f) REAL time: 1 mins 30 secs 

Total REAL time to Placer completion: 1 mins 30 secs 
Total CPU  time to Placer completion: 1 mins 9 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   320 out of 106,400    1
    Number used as Flip Flops:                 320
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        411 out of  53,200    1
    Number used as logic:                      402 out of  53,200    1
      Number using O6 output only:             313
      Number using O5 output only:               1
      Number using O5 and O6:                   88
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      9
      Number with same-slice register load:      8
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   191 out of  13,300    1
  Number of LUT Flip Flop pairs used:          468
    Number with an unused Flip Flop:           182 out of     468   38
    Number with an unused LUT:                  57 out of     468   12
    Number of fully used LUT-FF pairs:         229 out of     468   48
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:             104 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.83

Peak Memory Usage:  834 MB
Total REAL time to MAP completion:  1 mins 32 secs 
Total CPU time to MAP completion:   1 mins 11 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        191 out of 13300   1
   Number of Slice Registers               320 out of 106400  1
      Number used as Flip Flops            320
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    411 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     464 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 38 secs 
Finished initial Timing Analysis.  REAL time: 38 secs 

Starting Router


Phase  1  : 4595 unrouted;      REAL time: 39 secs 

Phase  2  : 2317 unrouted;      REAL time: 39 secs 

Phase  3  : 699 unrouted;      REAL time: 40 secs 

Phase  4  : 699 unrouted; (Setup:0, Hold:7930, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:7647, Component Switching Limit:0)     REAL time: 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:7647, Component Switching Limit:0)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:7647, Component Switching Limit:0)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:7647, Component Switching Limit:0)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 
Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  132 |  0.277     |  1.819      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.663ns|     9.337ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.089ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16979 paths, 0 nets, and 2424 connections

Design statistics:
   Minimum period:   9.337ns (Maximum frequency: 107.101MHz)


Analysis completed Tue Dec 04 21:03:44 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Tue Dec 04 21:04:00 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Dec 04 23:25:08 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 492: Syntax error near ")".
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 495: Syntax error near ")".
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 489: <dsp48e1> is not declared.
ERROR:HDLCompiler:461 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 489: If you are trying to directly instantiate a design entity, please use expanded name.
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 224: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf_processing_system7_0_wrapper.ngc] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Tue Dec 04 23:32:37 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 492: Syntax error near ")".
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 495: Syntax error near ")".
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 489: <dsp48e1> is not declared.
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 224: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf_processing_system7_0_wrapper.ngc] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Tue Dec 04 23:36:53 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 499: Syntax error near ")".
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 489: <dsp48e1> is not declared.
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 224: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf.bmm] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Tue Dec 04 23:43:41 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 510: Syntax error near "/".
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 489: <dsp48e1> is not declared.
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 224: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf_processing_system7_0_wrapper.ngc] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Tue Dec 04 23:44:55 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 489: <dsp48e1> is not declared.
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 224: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf_processing_system7_0_wrapper.ngc] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Tue Dec 04 23:54:42 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:837 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 497: Type boolean does not match with a string literal
ERROR:HDLCompiler:432 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 492: Formal <a> has no actual or default value.
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 227: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf_processing_system7_0_wrapper.ngc] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Wed Dec 05 00:12:04 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:720 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 521: Positional association cannot follow named association
ERROR:HDLCompiler:432 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 492: Formal <a> has no actual or default value.
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 227: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf_processing_system7_0_wrapper.ngc] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Wed Dec 05 11:20:11 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 62.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Wed Dec 05 11:21:42 2012
 make -f vf.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  18 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1c693a96) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1c693a96) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1c693a96) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:5c88aff6) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:5c88aff6) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:5c88aff6) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:5c88aff6) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
......................................
..................................................
..........................................................................
................................................................................
Phase 8.8  Global Placement (Checksum:68fbed67) REAL time: 1 mins 30 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:68fbed67) REAL time: 1 mins 30 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:f969895f) REAL time: 1 mins 31 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:f969895f) REAL time: 1 mins 31 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:f969895f) REAL time: 1 mins 31 secs 

Total REAL time to Placer completion: 1 mins 32 secs 
Total CPU  time to Placer completion: 1 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   320 out of 106,400    1
    Number used as Flip Flops:                 320
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        411 out of  53,200    1
    Number used as logic:                      402 out of  53,200    1
      Number using O6 output only:             313
      Number using O5 output only:               1
      Number using O5 and O6:                   88
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      9
      Number with same-slice register load:      8
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   191 out of  13,300    1
  Number of LUT Flip Flop pairs used:          468
    Number with an unused Flip Flop:           182 out of     468   38
    Number with an unused LUT:                  57 out of     468   12
    Number of fully used LUT-FF pairs:         229 out of     468   48
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:             104 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.83

Peak Memory Usage:  834 MB
Total REAL time to MAP completion:  1 mins 34 secs 
Total CPU time to MAP completion:   1 mins 12 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        191 out of 13300   1
   Number of Slice Registers               320 out of 106400  1
      Number used as Flip Flops            320
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    411 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     464 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 38 secs 
Finished initial Timing Analysis.  REAL time: 38 secs 

Starting Router


Phase  1  : 4595 unrouted;      REAL time: 40 secs 

Phase  2  : 2317 unrouted;      REAL time: 40 secs 

Phase  3  : 699 unrouted;      REAL time: 41 secs 

Phase  4  : 699 unrouted; (Setup:0, Hold:7930, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:7647, Component Switching Limit:0)     REAL time: 47 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:7647, Component Switching Limit:0)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:7647, Component Switching Limit:0)     REAL time: 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:7647, Component Switching Limit:0)     REAL time: 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  132 |  0.277     |  1.819      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.663ns|     9.337ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.089ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16979 paths, 0 nets, and 2424 connections

Design statistics:
   Minimum period:   9.337ns (Maximum frequency: 107.101MHz)


Analysis completed Wed Dec 05 11:24:58 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 11:25:15 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 11:30:48 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 58.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1c693a96) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1c693a96) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1c693a96) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:5c88aff6) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:5c88aff6) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:5c88aff6) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:5c88aff6) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
......................................
..................................................
..........................................................................
................................................................................
Phase 8.8  Global Placement (Checksum:68fbed67) REAL time: 1 mins 33 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:68fbed67) REAL time: 1 mins 33 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:f969895f) REAL time: 1 mins 35 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:f969895f) REAL time: 1 mins 35 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:f969895f) REAL time: 1 mins 35 secs 

Total REAL time to Placer completion: 1 mins 35 secs 
Total CPU  time to Placer completion: 1 mins 11 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   320 out of 106,400    1
    Number used as Flip Flops:                 320
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        411 out of  53,200    1
    Number used as logic:                      402 out of  53,200    1
      Number using O6 output only:             313
      Number using O5 output only:               1
      Number using O5 and O6:                   88
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      9
      Number with same-slice register load:      8
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   191 out of  13,300    1
  Number of LUT Flip Flop pairs used:          468
    Number with an unused Flip Flop:           182 out of     468   38
    Number with an unused LUT:                  57 out of     468   12
    Number of fully used LUT-FF pairs:         229 out of     468   48
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:             104 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.83

Peak Memory Usage:  824 MB
Total REAL time to MAP completion:  1 mins 37 secs 
Total CPU time to MAP completion:   1 mins 13 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        191 out of 13300   1
   Number of Slice Registers               320 out of 106400  1
      Number used as Flip Flops            320
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    411 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     464 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 38 secs 
Finished initial Timing Analysis.  REAL time: 38 secs 

Starting Router


Phase  1  : 4595 unrouted;      REAL time: 39 secs 

Phase  2  : 2317 unrouted;      REAL time: 39 secs 

Phase  3  : 699 unrouted;      REAL time: 41 secs 

Phase  4  : 699 unrouted; (Setup:0, Hold:7930, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:7647, Component Switching Limit:0)     REAL time: 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:7647, Component Switching Limit:0)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:7647, Component Switching Limit:0)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:7647, Component Switching Limit:0)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 
Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  132 |  0.277     |  1.819      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.663ns|     9.337ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.089ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16979 paths, 0 nets, and 2424 connections

Design statistics:
   Minimum period:   9.337ns (Maximum frequency: 107.101MHz)


Analysis completed Wed Dec 05 11:35:22 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 11:35:37 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 12:28:32 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 491: Syntax error near "process".
ERROR:HDLCompiler:841 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 491: Expecting type  void for <user_test_case_1>.
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 583: Syntax error near "IMP".
ERROR:HDLCompiler:841 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 583: Expecting type  void for <imp>.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf.bmm] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Wed Dec 05 12:30:11 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 61.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 49 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:11a3f986) REAL time: 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:11a3f986) REAL time: 52 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:11a3f986) REAL time: 52 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:191d7a8e) REAL time: 56 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:191d7a8e) REAL time: 56 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:191d7a8e) REAL time: 56 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:191d7a8e) REAL time: 56 secs 

Phase 8.8  Global Placement
........................................
..............................
..............................
.........................................................................
....................................................................
Phase 8.8  Global Placement (Checksum:ae9faec9) REAL time: 1 mins 30 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:ae9faec9) REAL time: 1 mins 30 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:18d35331) REAL time: 1 mins 32 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:18d35331) REAL time: 1 mins 32 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:18d35331) REAL time: 1 mins 32 secs 

Total REAL time to Placer completion: 1 mins 32 secs 
Total CPU  time to Placer completion: 1 mins 7 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   284 out of 106,400    1
    Number used as Flip Flops:                 284
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        401 out of  53,200    1
    Number used as logic:                      381 out of  53,200    1
      Number using O6 output only:             314
      Number using O5 output only:               0
      Number using O5 and O6:                   67
      Number used as ROM:                        0
    Number used as Memory:                      16 out of  17,400    1
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            16
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:      4
      Number with same-slice register load:      3
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   139 out of  13,300    1
  Number of LUT Flip Flop pairs used:          422
    Number with an unused Flip Flop:           162 out of     422   38
    Number with an unused LUT:                  21 out of     422    4
    Number of fully used LUT-FF pairs:         239 out of     422   56
    Number of unique control sets:              27
    Number of slice register sites lost
      to control set restrictions:              92 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.83

Peak Memory Usage:  834 MB
Total REAL time to MAP completion:  1 mins 34 secs 
Total CPU time to MAP completion:   1 mins 9 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        139 out of 13300   1
   Number of Slice Registers               284 out of 106400  1
      Number used as Flip Flops            284
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    401 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     422 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4587 unrouted;      REAL time: 41 secs 

Phase  2  : 2260 unrouted;      REAL time: 41 secs 

Phase  3  : 694 unrouted;      REAL time: 42 secs 

Phase  4  : 694 unrouted; (Setup:0, Hold:14904, Component Switching Limit:0)     REAL time: 47 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:14490, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:14490, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:14490, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:14490, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 
Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  120 |  0.226     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.424ns|     8.576ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.003ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.115ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 52 secs 
Total CPU time to PAR completion: 28 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16872 paths, 0 nets, and 2329 connections

Design statistics:
   Minimum period:   8.576ns (Maximum frequency: 116.604MHz)


Analysis completed Wed Dec 05 12:34:54 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 20 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 12:35:12 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 12:38:44 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 63.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bdbe99bc) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bdbe99bc) REAL time: 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bdbe99bc) REAL time: 53 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:cf1a3d1c) REAL time: 58 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:cf1a3d1c) REAL time: 58 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:cf1a3d1c) REAL time: 58 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:cf1a3d1c) REAL time: 58 secs 

Phase 8.8  Global Placement
........................................
...................................
...............................
...................................................................
.............................................................................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:b45e9d17) REAL time: 1 mins 37 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:b45e9d17) REAL time: 1 mins 37 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:d5e62de8) REAL time: 1 mins 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:d5e62de8) REAL time: 1 mins 39 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:d5e62de8) REAL time: 1 mins 39 secs 

Total REAL time to Placer completion: 1 mins 39 secs 
Total CPU  time to Placer completion: 1 mins 11 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   319 out of 106,400    1
    Number used as Flip Flops:                 319
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        412 out of  53,200    1
    Number used as logic:                      384 out of  53,200    1
      Number using O6 output only:             312
      Number using O5 output only:               0
      Number using O5 and O6:                   72
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     28
      Number with same-slice register load:     27
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   129 out of  13,300    1
  Number of LUT Flip Flop pairs used:          440
    Number with an unused Flip Flop:           159 out of     440   36
    Number with an unused LUT:                  28 out of     440    6
    Number of fully used LUT-FF pairs:         253 out of     440   57
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:              97 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.80

Peak Memory Usage:  824 MB
Total REAL time to MAP completion:  1 mins 42 secs 
Total CPU time to MAP completion:   1 mins 13 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        129 out of 13300   1
   Number of Slice Registers               319 out of 106400  1
      Number used as Flip Flops            319
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    412 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     433 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 40 secs 
Finished initial Timing Analysis.  REAL time: 40 secs 

Starting Router


Phase  1  : 4541 unrouted;      REAL time: 42 secs 

Phase  2  : 2276 unrouted;      REAL time: 43 secs 

Phase  3  : 773 unrouted;      REAL time: 44 secs 

Phase  4  : 773 unrouted; (Setup:0, Hold:9832, Component Switching Limit:0)     REAL time: 49 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:9563, Component Switching Limit:0)     REAL time: 50 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:9563, Component Switching Limit:0)     REAL time: 50 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:9563, Component Switching Limit:0)     REAL time: 50 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:9563, Component Switching Limit:0)     REAL time: 50 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 
Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  121 |  0.244     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.701ns|     8.299ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.013ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.098ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 52 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16951 paths, 0 nets, and 2373 connections

Design statistics:
   Minimum period:   8.299ns (Maximum frequency: 120.496MHz)


Analysis completed Wed Dec 05 12:43:43 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 19 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 12:44:01 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 13:02:53 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 68.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 53 secs 
Total CPU  time at the beginning of Placer: 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bdbe99bc) REAL time: 57 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bdbe99bc) REAL time: 57 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bdbe99bc) REAL time: 57 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:cf1a3d1c) REAL time: 1 mins 1 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:cf1a3d1c) REAL time: 1 mins 1 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:cf1a3d1c) REAL time: 1 mins 1 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:cf1a3d1c) REAL time: 1 mins 1 secs 

Phase 8.8  Global Placement
........................................
...................................
...............................
...................................................................
.............................................................................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:b45e9d17) REAL time: 1 mins 35 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:b45e9d17) REAL time: 1 mins 35 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:d5e62de8) REAL time: 1 mins 37 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:d5e62de8) REAL time: 1 mins 37 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:d5e62de8) REAL time: 1 mins 37 secs 

Total REAL time to Placer completion: 1 mins 38 secs 
Total CPU  time to Placer completion: 1 mins 9 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   319 out of 106,400    1
    Number used as Flip Flops:                 319
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        412 out of  53,200    1
    Number used as logic:                      384 out of  53,200    1
      Number using O6 output only:             312
      Number using O5 output only:               0
      Number using O5 and O6:                   72
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     28
      Number with same-slice register load:     27
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   129 out of  13,300    1
  Number of LUT Flip Flop pairs used:          440
    Number with an unused Flip Flop:           159 out of     440   36
    Number with an unused LUT:                  28 out of     440    6
    Number of fully used LUT-FF pairs:         253 out of     440   57
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:              97 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.80

Peak Memory Usage:  824 MB
Total REAL time to MAP completion:  1 mins 40 secs 
Total CPU time to MAP completion:   1 mins 11 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        129 out of 13300   1
   Number of Slice Registers               319 out of 106400  1
      Number used as Flip Flops            319
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    412 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     433 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4541 unrouted;      REAL time: 41 secs 

Phase  2  : 2276 unrouted;      REAL time: 41 secs 

Phase  3  : 773 unrouted;      REAL time: 42 secs 

Phase  4  : 773 unrouted; (Setup:0, Hold:9832, Component Switching Limit:0)     REAL time: 47 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:9563, Component Switching Limit:0)     REAL time: 48 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:9563, Component Switching Limit:0)     REAL time: 48 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:9563, Component Switching Limit:0)     REAL time: 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:9563, Component Switching Limit:0)     REAL time: 48 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 
Total REAL time to Router completion: 49 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  121 |  0.244     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.701ns|     8.299ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.013ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.098ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 50 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16951 paths, 0 nets, and 2373 connections

Design statistics:
   Minimum period:   8.299ns (Maximum frequency: 120.496MHz)


Analysis completed Wed Dec 05 13:07:56 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 19 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 13:08:14 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 13:19:55 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 61.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Wed Dec 05 13:21:30 2012
 make -f vf.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7b0e6d3c) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7b0e6d3c) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7b0e6d3c) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c6fd9a24) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:c6fd9a24) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:c6fd9a24) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:c6fd9a24) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
..............................
..................................................
...................
...................................
Phase 8.8  Global Placement (Checksum:a3a380ac) REAL time: 1 mins 28 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:a3a380ac) REAL time: 1 mins 28 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:87086fd4) REAL time: 1 mins 30 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:87086fd4) REAL time: 1 mins 30 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:87086fd4) REAL time: 1 mins 30 secs 

Total REAL time to Placer completion: 1 mins 31 secs 
Total CPU  time to Placer completion: 1 mins 7 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   317 out of 106,400    1
    Number used as Flip Flops:                 317
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        384 out of  53,200    1
    Number used as logic:                      383 out of  53,200    1
      Number using O6 output only:             308
      Number using O5 output only:               0
      Number using O5 and O6:                   75
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   131 out of  13,300    1
  Number of LUT Flip Flop pairs used:          454
    Number with an unused Flip Flop:           151 out of     454   33
    Number with an unused LUT:                  70 out of     454   15
    Number of fully used LUT-FF pairs:         233 out of     454   51
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:              91 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.79

Peak Memory Usage:  834 MB
Total REAL time to MAP completion:  1 mins 33 secs 
Total CPU time to MAP completion:   1 mins 9 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        131 out of 13300   1
   Number of Slice Registers               317 out of 106400  1
      Number used as Flip Flops            317
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    384 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     450 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 40 secs 
Finished initial Timing Analysis.  REAL time: 40 secs 

Starting Router


Phase  1  : 4554 unrouted;      REAL time: 42 secs 

Phase  2  : 2308 unrouted;      REAL time: 42 secs 

Phase  3  : 754 unrouted;      REAL time: 43 secs 

Phase  4  : 754 unrouted; (Setup:0, Hold:20705, Component Switching Limit:0)     REAL time: 48 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:19659, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:19659, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:19659, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:19659, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  125 |  0.224     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.866ns|     9.134ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.011ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.073ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16823 paths, 0 nets, and 2384 connections

Design statistics:
   Minimum period:   9.134ns (Maximum frequency: 109.481MHz)


Analysis completed Wed Dec 05 13:24:50 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 19 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 13:25:08 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 13:32:05 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:410 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" Line 480: Expression has 8 elements ; expected 32
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details
WARNING:EDK:2631 - Unable to remove directory
   'D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\xst\'

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf.bmm] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Wed Dec 05 13:33:50 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 63.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   19 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ef381b03) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ef381b03) REAL time: 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ef381b03) REAL time: 53 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:954ecdab) REAL time: 58 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:954ecdab) REAL time: 58 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:954ecdab) REAL time: 58 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:954ecdab) REAL time: 58 secs 

Phase 8.8  Global Placement
........................................
..................................
................
....................................................................
......................................................................
Phase 8.8  Global Placement (Checksum:44d3277f) REAL time: 1 mins 32 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:44d3277f) REAL time: 1 mins 32 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:5489f5ce) REAL time: 1 mins 34 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:5489f5ce) REAL time: 1 mins 34 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:5489f5ce) REAL time: 1 mins 34 secs 

Total REAL time to Placer completion: 1 mins 35 secs 
Total CPU  time to Placer completion: 1 mins 7 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   256 out of 106,400    1
    Number used as Flip Flops:                 256
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        389 out of  53,200    1
    Number used as logic:                      384 out of  53,200    1
      Number using O6 output only:             313
      Number using O5 output only:               0
      Number using O5 and O6:                   71
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      5
      Number with same-slice register load:      4
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   122 out of  13,300    1
  Number of LUT Flip Flop pairs used:          400
    Number with an unused Flip Flop:           158 out of     400   39
    Number with an unused LUT:                  11 out of     400    2
    Number of fully used LUT-FF pairs:         231 out of     400   57
    Number of unique control sets:              26
    Number of slice register sites lost
      to control set restrictions:             104 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.91

Peak Memory Usage:  833 MB
Total REAL time to MAP completion:  1 mins 37 secs 
Total CPU time to MAP completion:   1 mins 9 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        122 out of 13300   1
   Number of Slice Registers               256 out of 106400  1
      Number used as Flip Flops            256
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    389 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     396 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 41 secs 
Finished initial Timing Analysis.  REAL time: 41 secs 

Starting Router


Phase  1  : 4459 unrouted;      REAL time: 43 secs 

Phase  2  : 2198 unrouted;      REAL time: 43 secs 

Phase  3  : 727 unrouted;      REAL time: 44 secs 

Phase  4  : 727 unrouted; (Setup:0, Hold:10150, Component Switching Limit:0)     REAL time: 49 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:9644, Component Switching Limit:0)     REAL time: 50 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:9644, Component Switching Limit:0)     REAL time: 50 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:9644, Component Switching Limit:0)     REAL time: 50 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:9644, Component Switching Limit:0)     REAL time: 50 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  113 |  0.222     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.335ns|     8.665ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.094ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16353 paths, 0 nets, and 2259 connections

Design statistics:
   Minimum period:   8.665ns (Maximum frequency: 115.407MHz)


Analysis completed Wed Dec 05 13:38:44 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 20 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 13:39:02 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 13:52:17 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 64.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   19 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7b0e7205) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7b0e7205) REAL time: 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7b0e7205) REAL time: 53 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c6fd9eed) REAL time: 58 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:c6fd9eed) REAL time: 58 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:c6fd9eed) REAL time: 58 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:c6fd9eed) REAL time: 58 secs 

Phase 8.8  Global Placement
........................................
...............................
............................................................................................
....................................................................
.....................................................................
Phase 8.8  Global Placement (Checksum:1842a296) REAL time: 1 mins 34 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:1842a296) REAL time: 1 mins 34 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:97f49c15) REAL time: 1 mins 36 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:97f49c15) REAL time: 1 mins 36 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:97f49c15) REAL time: 1 mins 36 secs 

Total REAL time to Placer completion: 1 mins 37 secs 
Total CPU  time to Placer completion: 1 mins 9 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   318 out of 106,400    1
    Number used as Flip Flops:                 318
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        392 out of  53,200    1
    Number used as logic:                      383 out of  53,200    1
      Number using O6 output only:             308
      Number using O5 output only:               0
      Number using O5 and O6:                   75
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      9
      Number with same-slice register load:      8
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   150 out of  13,300    1
  Number of LUT Flip Flop pairs used:          471
    Number with an unused Flip Flop:           174 out of     471   36
    Number with an unused LUT:                  79 out of     471   16
    Number of fully used LUT-FF pairs:         218 out of     471   46
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:              98 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.79

Peak Memory Usage:  824 MB
Total REAL time to MAP completion:  1 mins 39 secs 
Total CPU time to MAP completion:   1 mins 11 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        150 out of 13300   1
   Number of Slice Registers               318 out of 106400  1
      Number used as Flip Flops            318
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    392 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     462 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 42 secs 
Finished initial Timing Analysis.  REAL time: 42 secs 

Starting Router


Phase  1  : 4562 unrouted;      REAL time: 43 secs 

Phase  2  : 2288 unrouted;      REAL time: 44 secs 

Phase  3  : 749 unrouted;      REAL time: 46 secs 

Phase  4  : 749 unrouted; (Setup:0, Hold:14381, Component Switching Limit:0)     REAL time: 50 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:14123, Component Switching Limit:0)     REAL time: 51 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:14123, Component Switching Limit:0)     REAL time: 51 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:14123, Component Switching Limit:0)     REAL time: 51 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:14123, Component Switching Limit:0)     REAL time: 51 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 52 secs 
Total REAL time to Router completion: 52 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  128 |  0.235     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.439ns|     8.561ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.073ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 54 secs 
Total CPU time to PAR completion: 28 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16849 paths, 0 nets, and 2391 connections

Design statistics:
   Minimum period:   8.561ns (Maximum frequency: 116.809MHz)


Analysis completed Wed Dec 05 13:57:17 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 20 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 13:57:35 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 14:04:41 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 65.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 51 secs 
Total CPU  time at the beginning of Placer: 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7b0e5a22) REAL time: 54 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7b0e5a22) REAL time: 54 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7b0e5a22) REAL time: 54 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c6fd870a) REAL time: 59 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:c6fd870a) REAL time: 59 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:c6fd870a) REAL time: 59 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:c6fd870a) REAL time: 59 secs 

Phase 8.8  Global Placement
........................................
.................................
................
.............................................................................................................................................................................................
.............................
Phase 8.8  Global Placement (Checksum:c4661962) REAL time: 1 mins 36 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:c4661962) REAL time: 1 mins 36 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:e4874f73) REAL time: 1 mins 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:e4874f73) REAL time: 1 mins 39 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:e4874f73) REAL time: 1 mins 39 secs 

Total REAL time to Placer completion: 1 mins 39 secs 
Total CPU  time to Placer completion: 1 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   315 out of 106,400    1
    Number used as Flip Flops:                 315
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        401 out of  53,200    1
    Number used as logic:                      382 out of  53,200    1
      Number using O6 output only:             307
      Number using O5 output only:               0
      Number using O5 and O6:                   75
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     19
      Number with same-slice register load:     18
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   146 out of  13,300    1
  Number of LUT Flip Flop pairs used:          452
    Number with an unused Flip Flop:           169 out of     452   37
    Number with an unused LUT:                  51 out of     452   11
    Number of fully used LUT-FF pairs:         232 out of     452   51
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:              93 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.79

Peak Memory Usage:  824 MB
Total REAL time to MAP completion:  1 mins 42 secs 
Total CPU time to MAP completion:   1 mins 12 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        146 out of 13300   1
   Number of Slice Registers               315 out of 106400  1
      Number used as Flip Flops            315
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    401 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     448 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 42 secs 
Finished initial Timing Analysis.  REAL time: 42 secs 

Starting Router


Phase  1  : 4544 unrouted;      REAL time: 44 secs 

Phase  2  : 2277 unrouted;      REAL time: 44 secs 

Phase  3  : 793 unrouted;      REAL time: 45 secs 

Phase  4  : 793 unrouted; (Setup:0, Hold:16334, Component Switching Limit:0)     REAL time: 50 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:15861, Component Switching Limit:0)     REAL time: 52 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:15861, Component Switching Limit:0)     REAL time: 52 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:15861, Component Switching Limit:0)     REAL time: 52 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:15861, Component Switching Limit:0)     REAL time: 52 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 
Total REAL time to Router completion: 53 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  123 |  0.224     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.968ns|     9.032ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.115ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 55 secs 
Total CPU time to PAR completion: 28 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16796 paths, 0 nets, and 2373 connections

Design statistics:
   Minimum period:   9.032ns (Maximum frequency: 110.717MHz)


Analysis completed Wed Dec 05 14:09:44 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 20 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 14:10:03 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 14:13:21 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 66.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 51 secs 
Total CPU  time at the beginning of Placer: 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:50107f19) REAL time: 54 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:50107f19) REAL time: 54 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:50107f19) REAL time: 54 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:45384481) REAL time: 59 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:45384481) REAL time: 59 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:45384481) REAL time: 1 mins 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:45384481) REAL time: 1 mins 

Phase 8.8  Global Placement
........................................
..................................
................................................................
...........................................................................
..........................................................................
Phase 8.8  Global Placement (Checksum:b050539c) REAL time: 1 mins 36 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:b050539c) REAL time: 1 mins 36 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:8ac67cdb) REAL time: 1 mins 38 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8ac67cdb) REAL time: 1 mins 38 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:8ac67cdb) REAL time: 1 mins 38 secs 

Total REAL time to Placer completion: 1 mins 39 secs 
Total CPU  time to Placer completion: 1 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   347 out of 106,400    1
    Number used as Flip Flops:                 347
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        483 out of  53,200    1
    Number used as logic:                      457 out of  53,200    1
      Number using O6 output only:             324
      Number using O5 output only:              60
      Number using O5 and O6:                   73
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     26
      Number with same-slice register load:     23
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   174 out of  13,300    1
  Number of LUT Flip Flop pairs used:          539
    Number with an unused Flip Flop:           224 out of     539   41
    Number with an unused LUT:                  56 out of     539   10
    Number of fully used LUT-FF pairs:         259 out of     539   48
    Number of unique control sets:              29
    Number of slice register sites lost
      to control set restrictions:             101 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.76

Peak Memory Usage:  826 MB
Total REAL time to MAP completion:  1 mins 42 secs 
Total CPU time to MAP completion:   1 mins 12 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        174 out of 13300   1
   Number of Slice Registers               347 out of 106400  1
      Number used as Flip Flops            347
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    483 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     530 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 42 secs 
Finished initial Timing Analysis.  REAL time: 42 secs 

Starting Router


Phase  1  : 4770 unrouted;      REAL time: 44 secs 

Phase  2  : 2456 unrouted;      REAL time: 44 secs 

Phase  3  : 769 unrouted;      REAL time: 46 secs 

Phase  4  : 769 unrouted; (Setup:0, Hold:10086, Component Switching Limit:0)     REAL time: 51 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10060, Component Switching Limit:0)     REAL time: 52 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10060, Component Switching Limit:0)     REAL time: 52 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10060, Component Switching Limit:0)     REAL time: 52 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10060, Component Switching Limit:0)     REAL time: 52 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 52 secs 
Total REAL time to Router completion: 52 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  131 |  0.231     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.422ns|     8.578ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.010ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.115ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 54 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  680 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 22041 paths, 0 nets, and 2541 connections

Design statistics:
   Minimum period:   8.578ns (Maximum frequency: 116.577MHz)


Analysis completed Wed Dec 05 14:18:25 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 20 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 14:18:44 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 14:22:44 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 65.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   19 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 51 secs 
Total CPU  time at the beginning of Placer: 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:50107f19) REAL time: 54 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:50107f19) REAL time: 54 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:50107f19) REAL time: 54 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:45384481) REAL time: 59 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:45384481) REAL time: 59 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:45384481) REAL time: 59 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:45384481) REAL time: 59 secs 

Phase 8.8  Global Placement
........................................
..................................
................................................................
...........................................................................
..........................................................................
Phase 8.8  Global Placement (Checksum:b050539c) REAL time: 1 mins 37 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:b050539c) REAL time: 1 mins 37 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:8ac67cdb) REAL time: 1 mins 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8ac67cdb) REAL time: 1 mins 39 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:8ac67cdb) REAL time: 1 mins 39 secs 

Total REAL time to Placer completion: 1 mins 40 secs 
Total CPU  time to Placer completion: 1 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   347 out of 106,400    1
    Number used as Flip Flops:                 347
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        483 out of  53,200    1
    Number used as logic:                      457 out of  53,200    1
      Number using O6 output only:             324
      Number using O5 output only:              60
      Number using O5 and O6:                   73
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     26
      Number with same-slice register load:     23
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   174 out of  13,300    1
  Number of LUT Flip Flop pairs used:          539
    Number with an unused Flip Flop:           224 out of     539   41
    Number with an unused LUT:                  56 out of     539   10
    Number of fully used LUT-FF pairs:         259 out of     539   48
    Number of unique control sets:              29
    Number of slice register sites lost
      to control set restrictions:             101 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.76

Peak Memory Usage:  826 MB
Total REAL time to MAP completion:  1 mins 42 secs 
Total CPU time to MAP completion:   1 mins 12 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        174 out of 13300   1
   Number of Slice Registers               347 out of 106400  1
      Number used as Flip Flops            347
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    483 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     530 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 42 secs 
Finished initial Timing Analysis.  REAL time: 42 secs 

Starting Router


Phase  1  : 4770 unrouted;      REAL time: 44 secs 

Phase  2  : 2456 unrouted;      REAL time: 45 secs 

Phase  3  : 769 unrouted;      REAL time: 46 secs 

Phase  4  : 769 unrouted; (Setup:0, Hold:10086, Component Switching Limit:0)     REAL time: 51 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10060, Component Switching Limit:0)     REAL time: 52 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10060, Component Switching Limit:0)     REAL time: 52 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10060, Component Switching Limit:0)     REAL time: 52 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10060, Component Switching Limit:0)     REAL time: 52 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 
Total REAL time to Router completion: 53 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  131 |  0.231     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.422ns|     8.578ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.010ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.115ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 56 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  680 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 22041 paths, 0 nets, and 2541 connections

Design statistics:
   Minimum period:   8.578ns (Maximum frequency: 116.577MHz)


Analysis completed Wed Dec 05 14:27:51 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 20 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 14:28:10 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 14:31:27 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 63.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 51 secs 
Total CPU  time at the beginning of Placer: 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2fc3e358) REAL time: 54 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2fc3e358) REAL time: 54 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2fc3e358) REAL time: 54 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:9dede630) REAL time: 59 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:9dede630) REAL time: 59 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:9dede630) REAL time: 59 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:9dede630) REAL time: 59 secs 

Phase 8.8  Global Placement
........................................
.....................................
..............
............................................................................................................................................................................................................
...............................................
Phase 8.8  Global Placement (Checksum:81416f2c) REAL time: 1 mins 36 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:81416f2c) REAL time: 1 mins 36 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:b95be8d8) REAL time: 1 mins 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b95be8d8) REAL time: 1 mins 39 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:b95be8d8) REAL time: 1 mins 39 secs 

Total REAL time to Placer completion: 1 mins 39 secs 
Total CPU  time to Placer completion: 1 mins 11 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   318 out of 106,400    1
    Number used as Flip Flops:                 318
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        391 out of  53,200    1
    Number used as logic:                      387 out of  53,200    1
      Number using O6 output only:             309
      Number using O5 output only:               1
      Number using O5 and O6:                   77
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      4
      Number with same-slice register load:      0
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   133 out of  13,300    1
  Number of LUT Flip Flop pairs used:          458
    Number with an unused Flip Flop:           152 out of     458   33
    Number with an unused LUT:                  67 out of     458   14
    Number of fully used LUT-FF pairs:         239 out of     458   52
    Number of unique control sets:              29
    Number of slice register sites lost
      to control set restrictions:              98 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.79

Peak Memory Usage:  824 MB
Total REAL time to MAP completion:  1 mins 42 secs 
Total CPU time to MAP completion:   1 mins 12 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        133 out of 13300   1
   Number of Slice Registers               318 out of 106400  1
      Number used as Flip Flops            318
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    391 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     458 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 41 secs 
Finished initial Timing Analysis.  REAL time: 41 secs 

Starting Router


Phase  1  : 4570 unrouted;      REAL time: 43 secs 

Phase  2  : 2298 unrouted;      REAL time: 43 secs 

Phase  3  : 752 unrouted;      REAL time: 44 secs 

Phase  4  : 752 unrouted; (Setup:0, Hold:14342, Component Switching Limit:0)     REAL time: 49 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:14252, Component Switching Limit:0)     REAL time: 50 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:14252, Component Switching Limit:0)     REAL time: 50 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:14252, Component Switching Limit:0)     REAL time: 50 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:14252, Component Switching Limit:0)     REAL time: 50 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  126 |  0.224     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.148ns|     8.852ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.009ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.328ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16900 paths, 0 nets, and 2397 connections

Design statistics:
   Minimum period:   8.852ns (Maximum frequency: 112.969MHz)


Analysis completed Wed Dec 05 14:36:27 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 20 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 14:36:45 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 14:41:53 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 68.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 51 secs 
Total CPU  time at the beginning of Placer: 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2fc3e358) REAL time: 54 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2fc3e358) REAL time: 54 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2fc3e358) REAL time: 54 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:9dede630) REAL time: 59 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:9dede630) REAL time: 59 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:9dede630) REAL time: 59 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:9dede630) REAL time: 59 secs 

Phase 8.8  Global Placement
........................................
.....................................
..............
............................................................................................................................................................................................................
...............................................
Phase 8.8  Global Placement (Checksum:81416f2c) REAL time: 1 mins 37 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:81416f2c) REAL time: 1 mins 37 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:b95be8d8) REAL time: 1 mins 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b95be8d8) REAL time: 1 mins 39 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:b95be8d8) REAL time: 1 mins 39 secs 

Total REAL time to Placer completion: 1 mins 40 secs 
Total CPU  time to Placer completion: 1 mins 12 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   318 out of 106,400    1
    Number used as Flip Flops:                 318
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        391 out of  53,200    1
    Number used as logic:                      387 out of  53,200    1
      Number using O6 output only:             309
      Number using O5 output only:               1
      Number using O5 and O6:                   77
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      4
      Number with same-slice register load:      0
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   133 out of  13,300    1
  Number of LUT Flip Flop pairs used:          458
    Number with an unused Flip Flop:           152 out of     458   33
    Number with an unused LUT:                  67 out of     458   14
    Number of fully used LUT-FF pairs:         239 out of     458   52
    Number of unique control sets:              29
    Number of slice register sites lost
      to control set restrictions:              98 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.79

Peak Memory Usage:  824 MB
Total REAL time to MAP completion:  1 mins 42 secs 
Total CPU time to MAP completion:   1 mins 14 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        133 out of 13300   1
   Number of Slice Registers               318 out of 106400  1
      Number used as Flip Flops            318
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    391 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     458 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 42 secs 
Finished initial Timing Analysis.  REAL time: 42 secs 

Starting Router


Phase  1  : 4570 unrouted;      REAL time: 44 secs 

Phase  2  : 2298 unrouted;      REAL time: 45 secs 

Phase  3  : 752 unrouted;      REAL time: 46 secs 

Phase  4  : 752 unrouted; (Setup:0, Hold:14342, Component Switching Limit:0)     REAL time: 51 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:14252, Component Switching Limit:0)     REAL time: 52 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:14252, Component Switching Limit:0)     REAL time: 52 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:14252, Component Switching Limit:0)     REAL time: 52 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:14252, Component Switching Limit:0)     REAL time: 52 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 
Total REAL time to Router completion: 53 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  126 |  0.224     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.148ns|     8.852ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.009ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.328ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 55 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16900 paths, 0 nets, and 2397 connections

Design statistics:
   Minimum period:   8.852ns (Maximum frequency: 112.969MHz)


Analysis completed Wed Dec 05 14:47:05 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 21 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 14:47:24 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 14:52:07 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 240: Syntax error near ":=".
ERROR:HDLCompiler:539 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 240: Indexed name is not a  void
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 241: Syntax error near ":=".
ERROR:HDLCompiler:539 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 241: Indexed name is not a  void
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 162: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf.bmm] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Wed Dec 05 15:08:47 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><15>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><14>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><13>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><12>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><11>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><10>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><9>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><23>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><22>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><21>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><20>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><19>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><18>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><17>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><16>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><31>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><30>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><29>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><28>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><27>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><26>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><25>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <data_usr2mem<1><24>>; this signal is connected to multiple drivers.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf.bmm] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Wed Dec 05 15:27:57 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 59.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f7dbb20) REAL time: 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f7dbb20) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f7dbb20) REAL time: 51 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:199e15e0) REAL time: 55 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:199e15e0) REAL time: 55 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:199e15e0) REAL time: 55 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:199e15e0) REAL time: 55 secs 

Phase 8.8  Global Placement
........................................
...................................
...................................................
...........................................
.........................
Phase 8.8  Global Placement (Checksum:6886e3ae) REAL time: 1 mins 26 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:6886e3ae) REAL time: 1 mins 26 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:545cf3b6) REAL time: 1 mins 28 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:545cf3b6) REAL time: 1 mins 28 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:545cf3b6) REAL time: 1 mins 28 secs 

Total REAL time to Placer completion: 1 mins 28 secs 
Total CPU  time to Placer completion: 1 mins 5 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   261 out of 106,400    1
    Number used as Flip Flops:                 261
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        398 out of  53,200    1
    Number used as logic:                      390 out of  53,200    1
      Number using O6 output only:             315
      Number using O5 output only:               1
      Number using O5 and O6:                   74
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      8
      Number with same-slice register load:      4
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   123 out of  13,300    1
  Number of LUT Flip Flop pairs used:          413
    Number with an unused Flip Flop:           167 out of     413   40
    Number with an unused LUT:                  15 out of     413    3
    Number of fully used LUT-FF pairs:         231 out of     413   55
    Number of unique control sets:              27
    Number of slice register sites lost
      to control set restrictions:             107 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.90

Peak Memory Usage:  833 MB
Total REAL time to MAP completion:  1 mins 30 secs 
Total CPU time to MAP completion:   1 mins 7 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        123 out of 13300   1
   Number of Slice Registers               261 out of 106400  1
      Number used as Flip Flops            261
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    398 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     409 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 38 secs 
Finished initial Timing Analysis.  REAL time: 38 secs 

Starting Router


Phase  1  : 4491 unrouted;      REAL time: 40 secs 

Phase  2  : 2219 unrouted;      REAL time: 40 secs 

Phase  3  : 793 unrouted;      REAL time: 41 secs 

Phase  4  : 793 unrouted; (Setup:0, Hold:7627, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:7267, Component Switching Limit:0)     REAL time: 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:7267, Component Switching Limit:0)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:7267, Component Switching Limit:0)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:7267, Component Switching Limit:0)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  118 |  0.259     |  1.808      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.743ns|     9.257ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.009ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.092ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16453 paths, 0 nets, and 2286 connections

Design statistics:
   Minimum period:   9.257ns (Maximum frequency: 108.026MHz)


Analysis completed Wed Dec 05 15:32:26 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 15:32:42 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Dropbox\Dropbox\Workspace\zynq_vf\etc\vf.filters
Done writing Tab View settings to:
	D:\Dropbox\Dropbox\Workspace\zynq_vf\etc\vf.gui

********************************************************************************
At Local date and time: Wed Dec 05 19:14:34 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 301: <mem_address> is not declared.
ERROR:HDLCompiler:1728 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 370: Type error near test1 ; current type std_logic_vector; expected type std_ulogic
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 152: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf_processing_system7_0_wrapper.ngc] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Wed Dec 05 19:16:14 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 57.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Wed Dec 05 19:17:48 2012
 make -f vf.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  18 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6e41ff8) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:6e41ff8) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6e41ff8) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f8abc720) REAL time: 53 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:f8abc720) REAL time: 53 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:f8abc720) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f8abc720) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
..................................
........................
...................................................................
...........................
Phase 8.8  Global Placement (Checksum:55c33d98) REAL time: 1 mins 26 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:55c33d98) REAL time: 1 mins 26 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:6f3d542a) REAL time: 1 mins 28 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:6f3d542a) REAL time: 1 mins 28 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:6f3d542a) REAL time: 1 mins 28 secs 

Total REAL time to Placer completion: 1 mins 29 secs 
Total CPU  time to Placer completion: 1 mins 6 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   319 out of 106,400    1
    Number used as Flip Flops:                 319
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        403 out of  53,200    1
    Number used as logic:                      391 out of  53,200    1
      Number using O6 output only:             316
      Number using O5 output only:               1
      Number using O5 and O6:                   74
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     12
      Number with same-slice register load:      8
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   162 out of  13,300    1
  Number of LUT Flip Flop pairs used:          481
    Number with an unused Flip Flop:           179 out of     481   37
    Number with an unused LUT:                  78 out of     481   16
    Number of fully used LUT-FF pairs:         224 out of     481   46
    Number of unique control sets:              29
    Number of slice register sites lost
      to control set restrictions:              97 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.80

Peak Memory Usage:  825 MB
Total REAL time to MAP completion:  1 mins 31 secs 
Total CPU time to MAP completion:   1 mins 8 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        162 out of 13300   1
   Number of Slice Registers               319 out of 106400  1
      Number used as Flip Flops            319
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    403 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     476 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4586 unrouted;      REAL time: 40 secs 

Phase  2  : 2335 unrouted;      REAL time: 40 secs 

Phase  3  : 787 unrouted;      REAL time: 41 secs 

Phase  4  : 787 unrouted; (Setup:0, Hold:13010, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:12263, Component Switching Limit:0)     REAL time: 47 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:12263, Component Switching Limit:0)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:12263, Component Switching Limit:0)     REAL time: 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:12263, Component Switching Limit:0)     REAL time: 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  130 |  0.233     |  1.781      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.454ns|     8.546ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.008ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.115ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 25 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 17198 paths, 0 nets, and 2415 connections

Design statistics:
   Minimum period:   8.546ns (Maximum frequency: 117.014MHz)


Analysis completed Wed Dec 05 19:20:57 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 19:21:14 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 19:33:11 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 58.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  18 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6e41ff8) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:6e41ff8) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6e41ff8) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f8abc720) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:f8abc720) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:f8abc720) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f8abc720) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
......................................
........................
....................................................................
...............
Phase 8.8  Global Placement (Checksum:8a62e4ff) REAL time: 1 mins 26 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:8a62e4ff) REAL time: 1 mins 26 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:6a5c818) REAL time: 1 mins 28 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:6a5c818) REAL time: 1 mins 28 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:6a5c818) REAL time: 1 mins 28 secs 

Total REAL time to Placer completion: 1 mins 29 secs 
Total CPU  time to Placer completion: 1 mins 6 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   319 out of 106,400    1
    Number used as Flip Flops:                 319
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        403 out of  53,200    1
    Number used as logic:                      391 out of  53,200    1
      Number using O6 output only:             316
      Number using O5 output only:               1
      Number using O5 and O6:                   74
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     12
      Number with same-slice register load:      8
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   140 out of  13,300    1
  Number of LUT Flip Flop pairs used:          476
    Number with an unused Flip Flop:           173 out of     476   36
    Number with an unused LUT:                  73 out of     476   15
    Number of fully used LUT-FF pairs:         230 out of     476   48
    Number of unique control sets:              29
    Number of slice register sites lost
      to control set restrictions:              97 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.80

Peak Memory Usage:  825 MB
Total REAL time to MAP completion:  1 mins 30 secs 
Total CPU time to MAP completion:   1 mins 8 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        140 out of 13300   1
   Number of Slice Registers               319 out of 106400  1
      Number used as Flip Flops            319
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    403 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     468 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 38 secs 
Finished initial Timing Analysis.  REAL time: 38 secs 

Starting Router


Phase  1  : 4575 unrouted;      REAL time: 40 secs 

Phase  2  : 2287 unrouted;      REAL time: 40 secs 

Phase  3  : 734 unrouted;      REAL time: 41 secs 

Phase  4  : 734 unrouted; (Setup:0, Hold:15326, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:14305, Component Switching Limit:0)     REAL time: 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:14305, Component Switching Limit:0)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:14305, Component Switching Limit:0)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:14305, Component Switching Limit:0)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  125 |  0.288     |  1.823      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.131ns|     9.869ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.098ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 17198 paths, 0 nets, and 2405 connections

Design statistics:
   Minimum period:   9.869ns (Maximum frequency: 101.327MHz)


Analysis completed Wed Dec 05 19:37:36 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 19:37:52 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 19:44:01 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 57.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  18 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:522eb2fa) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:522eb2fa) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:522eb2fa) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:21bb8432) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:21bb8432) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:21bb8432) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:21bb8432) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
...............................
...............................................................
............................................................................
............................................................................
Phase 8.8  Global Placement (Checksum:400aa3d0) REAL time: 1 mins 27 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:400aa3d0) REAL time: 1 mins 27 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:fe19a155) REAL time: 1 mins 29 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:fe19a155) REAL time: 1 mins 29 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:fe19a155) REAL time: 1 mins 29 secs 

Total REAL time to Placer completion: 1 mins 29 secs 
Total CPU  time to Placer completion: 1 mins 7 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   320 out of 106,400    1
    Number used as Flip Flops:                 320
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        404 out of  53,200    1
    Number used as logic:                      387 out of  53,200    1
      Number using O6 output only:             315
      Number using O5 output only:               0
      Number using O5 and O6:                   72
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     17
      Number with same-slice register load:     16
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   153 out of  13,300    1
  Number of LUT Flip Flop pairs used:          475
    Number with an unused Flip Flop:           181 out of     475   38
    Number with an unused LUT:                  71 out of     475   14
    Number of fully used LUT-FF pairs:         223 out of     475   46
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:              96 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.80

Peak Memory Usage:  833 MB
Total REAL time to MAP completion:  1 mins 31 secs 
Total CPU time to MAP completion:   1 mins 9 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        153 out of 13300   1
   Number of Slice Registers               320 out of 106400  1
      Number used as Flip Flops            320
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    404 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     469 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 38 secs 
Finished initial Timing Analysis.  REAL time: 38 secs 

Starting Router


Phase  1  : 4578 unrouted;      REAL time: 40 secs 

Phase  2  : 2305 unrouted;      REAL time: 40 secs 

Phase  3  : 743 unrouted;      REAL time: 41 secs 

Phase  4  : 743 unrouted; (Setup:0, Hold:11736, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:11302, Component Switching Limit:0)     REAL time: 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:11302, Component Switching Limit:0)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:11302, Component Switching Limit:0)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:11302, Component Switching Limit:0)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  133 |  0.293     |  1.823      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.011ns|     8.989ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.115ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 17125 paths, 0 nets, and 2411 connections

Design statistics:
   Minimum period:   8.989ns (Maximum frequency: 111.247MHz)


Analysis completed Wed Dec 05 19:48:27 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 19:48:43 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 19:56:43 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 57.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:522eb7ce) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:522eb7ce) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:522eb7ce) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:21bb8906) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:21bb8906) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:21bb8906) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:21bb8906) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
......................................
............................
................
..............................................................
Phase 8.8  Global Placement (Checksum:92582860) REAL time: 1 mins 27 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:92582860) REAL time: 1 mins 27 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:236024d2) REAL time: 1 mins 29 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:236024d2) REAL time: 1 mins 29 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:236024d2) REAL time: 1 mins 29 secs 

Total REAL time to Placer completion: 1 mins 29 secs 
Total CPU  time to Placer completion: 1 mins 7 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   321 out of 106,400    1
    Number used as Flip Flops:                 321
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        393 out of  53,200    1
    Number used as logic:                      387 out of  53,200    1
      Number using O6 output only:             315
      Number using O5 output only:               0
      Number using O5 and O6:                   72
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      6
      Number with same-slice register load:      5
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   130 out of  13,300    1
  Number of LUT Flip Flop pairs used:          455
    Number with an unused Flip Flop:           153 out of     455   33
    Number with an unused LUT:                  62 out of     455   13
    Number of fully used LUT-FF pairs:         240 out of     455   52
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:              95 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.80

Peak Memory Usage:  834 MB
Total REAL time to MAP completion:  1 mins 31 secs 
Total CPU time to MAP completion:   1 mins 8 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        130 out of 13300   1
   Number of Slice Registers               321 out of 106400  1
      Number used as Flip Flops            321
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    393 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     451 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4575 unrouted;      REAL time: 41 secs 

Phase  2  : 2308 unrouted;      REAL time: 41 secs 

Phase  3  : 802 unrouted;      REAL time: 42 secs 

Phase  4  : 802 unrouted; (Setup:0, Hold:14107, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:13498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:13498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:13498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:13498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 
Total REAL time to Router completion: 48 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  128 |  0.235     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.632ns|     8.368ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.006ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.089ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd

EXCEPTION:Xdm:ModelImp.c:794:$Id: ModelImp.c,v 1.28 2009/06/12 19:55:28 jdl Exp $ - Xdm_Exception::CannotWriteFile
   file='vf.ncd'
FATAL_ERROR:Par:pwr_task.c:66:1.2 - Unhandled Xdm exception   Process will terminate. For technical support on this
   issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
ERROR:Xflow - Program par returned error code 3. Aborting flow execution... 
make: *** [__xps/vf_routed] ´íÎó 1
Done!

********************************************************************************
At Local date and time: Wed Dec 05 20:10:23 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 58.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:522ec650) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:522ec650) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:522ec650) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:21bb9788) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:21bb9788) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:21bb9788) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:21bb9788) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
.......................................
.....................................
....................................................................
.............................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:b985a285) REAL time: 1 mins 27 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:b985a285) REAL time: 1 mins 27 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:d809a2c1) REAL time: 1 mins 29 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:d809a2c1) REAL time: 1 mins 29 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:d809a2c1) REAL time: 1 mins 29 secs 

Total REAL time to Placer completion: 1 mins 30 secs 
Total CPU  time to Placer completion: 1 mins 7 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   322 out of 106,400    1
    Number used as Flip Flops:                 322
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        393 out of  53,200    1
    Number used as logic:                      388 out of  53,200    1
      Number using O6 output only:             316
      Number using O5 output only:               0
      Number using O5 and O6:                   72
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      5
      Number with same-slice register load:      4
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   180 out of  13,300    1
  Number of LUT Flip Flop pairs used:          489
    Number with an unused Flip Flop:           180 out of     489   36
    Number with an unused LUT:                  96 out of     489   19
    Number of fully used LUT-FF pairs:         213 out of     489   43
    Number of unique control sets:              28
    Number of slice register sites lost
      to control set restrictions:             102 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.80

Peak Memory Usage:  834 MB
Total REAL time to MAP completion:  1 mins 32 secs 
Total CPU time to MAP completion:   1 mins 9 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        180 out of 13300   1
   Number of Slice Registers               322 out of 106400  1
      Number used as Flip Flops            322
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    393 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     473 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4592 unrouted;      REAL time: 40 secs 

Phase  2  : 2311 unrouted;      REAL time: 40 secs 

Phase  3  : 783 unrouted;      REAL time: 42 secs 

Phase  4  : 783 unrouted; (Setup:0, Hold:11885, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:11468, Component Switching Limit:0)     REAL time: 47 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:11468, Component Switching Limit:0)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:11468, Component Switching Limit:0)     REAL time: 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:11468, Component Switching Limit:0)     REAL time: 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  139 |  0.269     |  1.814      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.850ns|     8.150ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.115ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 17122 paths, 0 nets, and 2425 connections

Design statistics:
   Minimum period:   8.150ns (Maximum frequency: 122.699MHz)


Analysis completed Wed Dec 05 20:14:52 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 20:15:08 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 20:52:10 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 57.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Wed Dec 05 20:54:46 2012
 make -f vf.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   17 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:11a2847b) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:11a2847b) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:11a2847b) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:191c0583) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:191c0583) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:191c0583) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:191c0583) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
........................................
..
..........................
.........................
..................................
Phase 8.8  Global Placement (Checksum:88c3c4fe) REAL time: 1 mins 24 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:88c3c4fe) REAL time: 1 mins 24 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Total REAL time to Placer completion: 1 mins 26 secs 
Total CPU  time to Placer completion: 1 mins 3 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   243 out of 106,400    1
    Number used as Flip Flops:                 243
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        378 out of  53,200    1
    Number used as logic:                      377 out of  53,200    1
      Number using O6 output only:             311
      Number using O5 output only:               0
      Number using O5 and O6:                   66
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   113 out of  13,300    1
  Number of LUT Flip Flop pairs used:          394
    Number with an unused Flip Flop:           157 out of     394   39
    Number with an unused LUT:                  16 out of     394    4
    Number of fully used LUT-FF pairs:         221 out of     394   56
    Number of unique control sets:              25
    Number of slice register sites lost
      to control set restrictions:              93 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.94

Peak Memory Usage:  833 MB
Total REAL time to MAP completion:  1 mins 28 secs 
Total CPU time to MAP completion:   1 mins 5 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        113 out of 13300   1
   Number of Slice Registers               243 out of 106400  1
      Number used as Flip Flops            243
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    378 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     394 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4420 unrouted;      REAL time: 40 secs 

Phase  2  : 2145 unrouted;      REAL time: 40 secs 

Phase  3  : 753 unrouted;      REAL time: 41 secs 

Phase  4  : 753 unrouted; (Setup:0, Hold:10724, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  108 |  0.223     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.879ns|     9.121ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.018ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.184ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 25 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16394 paths, 0 nets, and 2215 connections

Design statistics:
   Minimum period:   9.121ns (Maximum frequency: 109.637MHz)


Analysis completed Wed Dec 05 20:57:53 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 20:58:12 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Dec 05 21:57:01 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 57.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  18 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 25 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:11a2847b) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:11a2847b) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:11a2847b) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:191c0583) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:191c0583) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:191c0583) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:191c0583) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
........................................
..
..........................
.........................
..................................
Phase 8.8  Global Placement (Checksum:88c3c4fe) REAL time: 1 mins 23 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:88c3c4fe) REAL time: 1 mins 23 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 24 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 24 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ea77de3e) REAL time: 1 mins 24 secs 

Total REAL time to Placer completion: 1 mins 25 secs 
Total CPU  time to Placer completion: 1 mins 2 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   243 out of 106,400    1
    Number used as Flip Flops:                 243
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        378 out of  53,200    1
    Number used as logic:                      377 out of  53,200    1
      Number using O6 output only:             311
      Number using O5 output only:               0
      Number using O5 and O6:                   66
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   113 out of  13,300    1
  Number of LUT Flip Flop pairs used:          394
    Number with an unused Flip Flop:           157 out of     394   39
    Number with an unused LUT:                  16 out of     394    4
    Number of fully used LUT-FF pairs:         221 out of     394   56
    Number of unique control sets:              25
    Number of slice register sites lost
      to control set restrictions:              93 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.94

Peak Memory Usage:  833 MB
Total REAL time to MAP completion:  1 mins 27 secs 
Total CPU time to MAP completion:   1 mins 4 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        113 out of 13300   1
   Number of Slice Registers               243 out of 106400  1
      Number used as Flip Flops            243
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    378 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     394 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4420 unrouted;      REAL time: 40 secs 

Phase  2  : 2145 unrouted;      REAL time: 40 secs 

Phase  3  : 753 unrouted;      REAL time: 41 secs 

Phase  4  : 753 unrouted; (Setup:0, Hold:10724, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 
Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  108 |  0.223     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.879ns|     9.121ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.018ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.184ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 25 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16394 paths, 0 nets, and 2215 connections

Design statistics:
   Minimum period:   9.121ns (Maximum frequency: 109.637MHz)


Analysis completed Wed Dec 05 22:01:22 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 22:01:38 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Dropbox\Dropbox\Workspace\zynq_vf\etc\vf.filters
Done writing Tab View settings to:
	D:\Dropbox\Dropbox\Workspace\zynq_vf\etc\vf.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Dec 05 23:00:46 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 58.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Wed Dec 05 23:02:08 2012
 make -f vf.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  18 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6e41ff8) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:6e41ff8) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6e41ff8) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f8abc720) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:f8abc720) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:f8abc720) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f8abc720) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
......................................
........................
....................................................................
...............
Phase 8.8  Global Placement (Checksum:4119ad77) REAL time: 1 mins 26 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:4119ad77) REAL time: 1 mins 26 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:c7cd4851) REAL time: 1 mins 28 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:c7cd4851) REAL time: 1 mins 28 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:c7cd4851) REAL time: 1 mins 28 secs 

Total REAL time to Placer completion: 1 mins 28 secs 
Total CPU  time to Placer completion: 1 mins 6 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   319 out of 106,400    1
    Number used as Flip Flops:                 319
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        403 out of  53,200    1
    Number used as logic:                      391 out of  53,200    1
      Number using O6 output only:             316
      Number using O5 output only:               1
      Number using O5 and O6:                   74
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     12
      Number with same-slice register load:      8
      Number with same-slice carry load:         4
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   140 out of  13,300    1
  Number of LUT Flip Flop pairs used:          473
    Number with an unused Flip Flop:           172 out of     473   36
    Number with an unused LUT:                  70 out of     473   14
    Number of fully used LUT-FF pairs:         231 out of     473   48
    Number of unique control sets:              29
    Number of slice register sites lost
      to control set restrictions:              97 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.80

Peak Memory Usage:  825 MB
Total REAL time to MAP completion:  1 mins 30 secs 
Total CPU time to MAP completion:   1 mins 8 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        140 out of 13300   1
   Number of Slice Registers               319 out of 106400  1
      Number used as Flip Flops            319
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    403 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     467 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4573 unrouted;      REAL time: 41 secs 

Phase  2  : 2287 unrouted;      REAL time: 41 secs 

Phase  3  : 751 unrouted;      REAL time: 42 secs 

Phase  4  : 751 unrouted; (Setup:0, Hold:15357, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:14237, Component Switching Limit:0)     REAL time: 47 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:14237, Component Switching Limit:0)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:14237, Component Switching Limit:0)     REAL time: 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:14237, Component Switching Limit:0)     REAL time: 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 
Total REAL time to Router completion: 49 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  123 |  0.288     |  1.823      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.131ns|     9.869ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.098ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 50 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 17198 paths, 0 nets, and 2403 connections

Design statistics:
   Minimum period:   9.869ns (Maximum frequency: 101.327MHz)


Analysis completed Wed Dec 05 23:05:19 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Wed Dec 05 23:05:35 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 11:07:18 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 62.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  24 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:11a2847b) REAL time: 52 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:11a2847b) REAL time: 52 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:11a2847b) REAL time: 52 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:191c0583) REAL time: 57 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:191c0583) REAL time: 57 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:191c0583) REAL time: 57 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:191c0583) REAL time: 57 secs 

Phase 8.8  Global Placement
........................................
........................................
..
..........................
.........................
..................................
Phase 8.8  Global Placement (Checksum:88c3c4fe) REAL time: 1 mins 26 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:88c3c4fe) REAL time: 1 mins 26 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 28 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 28 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ea77de3e) REAL time: 1 mins 28 secs 

Total REAL time to Placer completion: 1 mins 28 secs 
Total CPU  time to Placer completion: 1 mins 4 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   243 out of 106,400    1
    Number used as Flip Flops:                 243
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        378 out of  53,200    1
    Number used as logic:                      377 out of  53,200    1
      Number using O6 output only:             311
      Number using O5 output only:               0
      Number using O5 and O6:                   66
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   113 out of  13,300    1
  Number of LUT Flip Flop pairs used:          394
    Number with an unused Flip Flop:           157 out of     394   39
    Number with an unused LUT:                  16 out of     394    4
    Number of fully used LUT-FF pairs:         221 out of     394   56
    Number of unique control sets:              25
    Number of slice register sites lost
      to control set restrictions:              93 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.94

Peak Memory Usage:  833 MB
Total REAL time to MAP completion:  1 mins 30 secs 
Total CPU time to MAP completion:   1 mins 6 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        113 out of 13300   1
   Number of Slice Registers               243 out of 106400  1
      Number used as Flip Flops            243
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    378 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     394 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 38 secs 
Finished initial Timing Analysis.  REAL time: 38 secs 

Starting Router


Phase  1  : 4420 unrouted;      REAL time: 40 secs 

Phase  2  : 2145 unrouted;      REAL time: 40 secs 

Phase  3  : 753 unrouted;      REAL time: 41 secs 

Phase  4  : 753 unrouted; (Setup:0, Hold:10724, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 
Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  108 |  0.223     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.879ns|     9.121ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.018ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.184ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 25 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16394 paths, 0 nets, and 2215 connections

Design statistics:
   Minimum period:   9.121ns (Maximum frequency: 109.637MHz)


Analysis completed Thu Dec 06 11:12:00 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 11:12:17 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 11:15:37 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1728 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 389: Type error near delay_cnt ; current type integer; expected type std_logic_vector
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 152: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf_processing_system7_0_wrapper.ngc] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Thu Dec 06 11:20:06 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 389: <to_unsigned> is not declared.
ERROR:HDLCompiler:622 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 389: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 152: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf.bmm] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Thu Dec 06 11:25:06 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 58.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Thu Dec 06 11:26:34 2012
 make -f vf.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:11a2847b) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:11a2847b) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:11a2847b) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:191c0583) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:191c0583) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:191c0583) REAL time: 55 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:191c0583) REAL time: 55 secs 

Phase 8.8  Global Placement
........................................
........................................
..
..........................
.........................
..................................
Phase 8.8  Global Placement (Checksum:88c3c4fe) REAL time: 1 mins 23 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:88c3c4fe) REAL time: 1 mins 23 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 25 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 25 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ea77de3e) REAL time: 1 mins 25 secs 

Total REAL time to Placer completion: 1 mins 26 secs 
Total CPU  time to Placer completion: 1 mins 3 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   243 out of 106,400    1
    Number used as Flip Flops:                 243
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        378 out of  53,200    1
    Number used as logic:                      377 out of  53,200    1
      Number using O6 output only:             311
      Number using O5 output only:               0
      Number using O5 and O6:                   66
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   113 out of  13,300    1
  Number of LUT Flip Flop pairs used:          394
    Number with an unused Flip Flop:           157 out of     394   39
    Number with an unused LUT:                  16 out of     394    4
    Number of fully used LUT-FF pairs:         221 out of     394   56
    Number of unique control sets:              25
    Number of slice register sites lost
      to control set restrictions:              93 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.94

Peak Memory Usage:  833 MB
Total REAL time to MAP completion:  1 mins 28 secs 
Total CPU time to MAP completion:   1 mins 5 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        113 out of 13300   1
   Number of Slice Registers               243 out of 106400  1
      Number used as Flip Flops            243
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    378 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     394 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 38 secs 
Finished initial Timing Analysis.  REAL time: 38 secs 

Starting Router


Phase  1  : 4420 unrouted;      REAL time: 40 secs 

Phase  2  : 2145 unrouted;      REAL time: 40 secs 

Phase  3  : 753 unrouted;      REAL time: 44 secs 

Phase  4  : 753 unrouted; (Setup:0, Hold:10724, Component Switching Limit:0)     REAL time: 48 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 29 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  108 |  0.223     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.879ns|     9.121ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.018ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.184ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 52 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16394 paths, 0 nets, and 2215 connections

Design statistics:
   Minimum period:   9.121ns (Maximum frequency: 109.637MHz)


Analysis completed Thu Dec 06 11:29:45 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 11:30:02 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 11:37:14 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 359: Syntax error near "signal".
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 367: <delay_cnt> is not declared.
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 373: <delay_cnt> is not declared.
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 374: <delay_cnt> is not declared.
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 382: <delay_cnt> is not declared.
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 383: <delay_cnt> is not declared.
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 390: <delay_cnt> is not declared.
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 153: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf_processing_system7_0_wrapper.ngc] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Thu Dec 06 11:39:09 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 60.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Thu Dec 06 11:40:42 2012
 make -f vf.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:11a2847b) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:11a2847b) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:11a2847b) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:191c0583) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:191c0583) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:191c0583) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:191c0583) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
........................................
..
..........................
.........................
..................................
Phase 8.8  Global Placement (Checksum:88c3c4fe) REAL time: 1 mins 23 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:88c3c4fe) REAL time: 1 mins 23 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 25 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 25 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ea77de3e) REAL time: 1 mins 25 secs 

Total REAL time to Placer completion: 1 mins 25 secs 
Total CPU  time to Placer completion: 1 mins 3 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   243 out of 106,400    1
    Number used as Flip Flops:                 243
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        378 out of  53,200    1
    Number used as logic:                      377 out of  53,200    1
      Number using O6 output only:             311
      Number using O5 output only:               0
      Number using O5 and O6:                   66
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   113 out of  13,300    1
  Number of LUT Flip Flop pairs used:          394
    Number with an unused Flip Flop:           157 out of     394   39
    Number with an unused LUT:                  16 out of     394    4
    Number of fully used LUT-FF pairs:         221 out of     394   56
    Number of unique control sets:              25
    Number of slice register sites lost
      to control set restrictions:              93 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.94

Peak Memory Usage:  833 MB
Total REAL time to MAP completion:  1 mins 27 secs 
Total CPU time to MAP completion:   1 mins 5 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        113 out of 13300   1
   Number of Slice Registers               243 out of 106400  1
      Number used as Flip Flops            243
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    378 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     394 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4420 unrouted;      REAL time: 40 secs 

Phase  2  : 2145 unrouted;      REAL time: 41 secs 

Phase  3  : 753 unrouted;      REAL time: 41 secs 

Phase  4  : 753 unrouted; (Setup:0, Hold:10724, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  108 |  0.223     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.879ns|     9.121ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.018ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.184ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16394 paths, 0 nets, and 2215 connections

Design statistics:
   Minimum period:   9.121ns (Maximum frequency: 109.637MHz)


Analysis completed Thu Dec 06 11:43:49 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 11:44:05 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 11:48:44 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 58.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Thu Dec 06 11:51:01 2012
 make -f vf.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  18 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f7eb1d2) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f7eb1d2) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f7eb1d2) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:199f0c92) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:199f0c92) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:199f0c92) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:199f0c92) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
................................
.....................
...................................................................
...................................................................
Phase 8.8  Global Placement (Checksum:74391304) REAL time: 1 mins 27 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:74391304) REAL time: 1 mins 27 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:a8c4c117) REAL time: 1 mins 29 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a8c4c117) REAL time: 1 mins 29 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:a8c4c117) REAL time: 1 mins 29 secs 

Total REAL time to Placer completion: 1 mins 29 secs 
Total CPU  time to Placer completion: 1 mins 7 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   319 out of 106,400    1
    Number used as Flip Flops:                 319
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        408 out of  53,200    1
    Number used as logic:                      389 out of  53,200    1
      Number using O6 output only:             315
      Number using O5 output only:               1
      Number using O5 and O6:                   73
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     19
      Number with same-slice register load:     17
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   134 out of  13,300    1
  Number of LUT Flip Flop pairs used:          447
    Number with an unused Flip Flop:           158 out of     447   35
    Number with an unused LUT:                  39 out of     447    8
    Number of fully used LUT-FF pairs:         250 out of     447   55
    Number of unique control sets:              29
    Number of slice register sites lost
      to control set restrictions:              97 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.81

Peak Memory Usage:  834 MB
Total REAL time to MAP completion:  1 mins 31 secs 
Total CPU time to MAP completion:   1 mins 9 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        134 out of 13300   1
   Number of Slice Registers               319 out of 106400  1
      Number used as Flip Flops            319
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    408 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     443 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4571 unrouted;      REAL time: 40 secs 

Phase  2  : 2303 unrouted;      REAL time: 41 secs 

Phase  3  : 761 unrouted;      REAL time: 41 secs 

Phase  4  : 761 unrouted; (Setup:0, Hold:13467, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:12359, Component Switching Limit:0)     REAL time: 47 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:12359, Component Switching Limit:0)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:12359, Component Switching Limit:0)     REAL time: 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:12359, Component Switching Limit:0)     REAL time: 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 
Total REAL time to Router completion: 48 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  124 |  0.226     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.457ns|     9.543ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.003ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.089ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 17176 paths, 0 nets, and 2398 connections

Design statistics:
   Minimum period:   9.543ns (Maximum frequency: 104.789MHz)


Analysis completed Thu Dec 06 11:54:16 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 17 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 11:54:33 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 13:25:14 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 69.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 55 secs 
Total CPU  time at the beginning of Placer: 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ac883897) REAL time: 1 mins 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ac883897) REAL time: 1 mins 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ac883897) REAL time: 1 mins 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:8d3274c7) REAL time: 1 mins 4 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:8d3274c7) REAL time: 1 mins 4 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:8d3274c7) REAL time: 1 mins 4 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:8d3274c7) REAL time: 1 mins 5 secs 

Phase 8.8  Global Placement
........................................
.......................................
.......................
..............
...................................................
Phase 8.8  Global Placement (Checksum:63be926a) REAL time: 1 mins 38 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:63be926a) REAL time: 1 mins 38 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:be6b1bc8) REAL time: 1 mins 41 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:be6b1bc8) REAL time: 1 mins 41 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:be6b1bc8) REAL time: 1 mins 41 secs 

Total REAL time to Placer completion: 1 mins 41 secs 
Total CPU  time to Placer completion: 1 mins 7 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   256 out of 106,400    1
    Number used as Flip Flops:                 256
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        394 out of  53,200    1
    Number used as logic:                      389 out of  53,200    1
      Number using O6 output only:             315
      Number using O5 output only:               1
      Number using O5 and O6:                   73
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      5
      Number with same-slice register load:      3
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   120 out of  13,300    1
  Number of LUT Flip Flop pairs used:          407
    Number with an unused Flip Flop:           165 out of     407   40
    Number with an unused LUT:                  13 out of     407    3
    Number of fully used LUT-FF pairs:         229 out of     407   56
    Number of unique control sets:              27
    Number of slice register sites lost
      to control set restrictions:              96 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.92

Peak Memory Usage:  824 MB
Total REAL time to MAP completion:  1 mins 44 secs 
Total CPU time to MAP completion:   1 mins 9 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        120 out of 13300   1
   Number of Slice Registers               256 out of 106400  1
      Number used as Flip Flops            256
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    394 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     406 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 40 secs 
Finished initial Timing Analysis.  REAL time: 40 secs 

Starting Router


Phase  1  : 4482 unrouted;      REAL time: 42 secs 

Phase  2  : 2196 unrouted;      REAL time: 43 secs 

Phase  3  : 693 unrouted;      REAL time: 44 secs 

Phase  4  : 693 unrouted; (Setup:0, Hold:8583, Component Switching Limit:0)     REAL time: 48 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:8249, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:8249, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:8249, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:8249, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 
Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  115 |  0.275     |  1.823      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.204ns|     8.796ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.094ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 52 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16579 paths, 0 nets, and 2278 connections

Design statistics:
   Minimum period:   8.796ns (Maximum frequency: 113.688MHz)


Analysis completed Thu Dec 06 13:30:34 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 21 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 13:30:54 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 13:46:35 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 66.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Thu Dec 06 14:04:39 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 60.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:11a2847b) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:11a2847b) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:11a2847b) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:191c0583) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:191c0583) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:191c0583) REAL time: 55 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:191c0583) REAL time: 55 secs 

Phase 8.8  Global Placement
........................................
........................................
..
..........................
.........................
..................................
Phase 8.8  Global Placement (Checksum:88c3c4fe) REAL time: 1 mins 24 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:88c3c4fe) REAL time: 1 mins 24 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Total REAL time to Placer completion: 1 mins 27 secs 
Total CPU  time to Placer completion: 1 mins 3 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   243 out of 106,400    1
    Number used as Flip Flops:                 243
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        378 out of  53,200    1
    Number used as logic:                      377 out of  53,200    1
      Number using O6 output only:             311
      Number using O5 output only:               0
      Number using O5 and O6:                   66
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   113 out of  13,300    1
  Number of LUT Flip Flop pairs used:          394
    Number with an unused Flip Flop:           157 out of     394   39
    Number with an unused LUT:                  16 out of     394    4
    Number of fully used LUT-FF pairs:         221 out of     394   56
    Number of unique control sets:              25
    Number of slice register sites lost
      to control set restrictions:              93 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.94

Peak Memory Usage:  833 MB
Total REAL time to MAP completion:  1 mins 29 secs 
Total CPU time to MAP completion:   1 mins 5 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        113 out of 13300   1
   Number of Slice Registers               243 out of 106400  1
      Number used as Flip Flops            243
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    378 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     394 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4420 unrouted;      REAL time: 40 secs 

Phase  2  : 2145 unrouted;      REAL time: 41 secs 

Phase  3  : 753 unrouted;      REAL time: 41 secs 

Phase  4  : 753 unrouted; (Setup:0, Hold:10724, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 
Total REAL time to Router completion: 48 secs 
Total CPU time to Router completion: 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  108 |  0.223     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.879ns|     9.121ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.018ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.184ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16394 paths, 0 nets, and 2215 connections

Design statistics:
   Minimum period:   9.121ns (Maximum frequency: 109.637MHz)


Analysis completed Thu Dec 06 14:09:10 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 19 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 14:09:27 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 15:15:59 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 58.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:11a2847b) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:11a2847b) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:11a2847b) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:191c0583) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:191c0583) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:191c0583) REAL time: 55 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:191c0583) REAL time: 55 secs 

Phase 8.8  Global Placement
........................................
........................................
..
..........................
.........................
..................................
Phase 8.8  Global Placement (Checksum:88c3c4fe) REAL time: 1 mins 25 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:88c3c4fe) REAL time: 1 mins 25 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 28 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 28 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ea77de3e) REAL time: 1 mins 28 secs 

Total REAL time to Placer completion: 1 mins 28 secs 
Total CPU  time to Placer completion: 1 mins 4 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   243 out of 106,400    1
    Number used as Flip Flops:                 243
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        378 out of  53,200    1
    Number used as logic:                      377 out of  53,200    1
      Number using O6 output only:             311
      Number using O5 output only:               0
      Number using O5 and O6:                   66
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   113 out of  13,300    1
  Number of LUT Flip Flop pairs used:          394
    Number with an unused Flip Flop:           157 out of     394   39
    Number with an unused LUT:                  16 out of     394    4
    Number of fully used LUT-FF pairs:         221 out of     394   56
    Number of unique control sets:              25
    Number of slice register sites lost
      to control set restrictions:              93 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.94

Peak Memory Usage:  833 MB
Total REAL time to MAP completion:  1 mins 31 secs 
Total CPU time to MAP completion:   1 mins 5 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        113 out of 13300   1
   Number of Slice Registers               243 out of 106400  1
      Number used as Flip Flops            243
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    378 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     394 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 40 secs 
Finished initial Timing Analysis.  REAL time: 40 secs 

Starting Router


Phase  1  : 4420 unrouted;      REAL time: 42 secs 

Phase  2  : 2145 unrouted;      REAL time: 42 secs 

Phase  3  : 753 unrouted;      REAL time: 47 secs 

Phase  4  : 753 unrouted; (Setup:0, Hold:10724, Component Switching Limit:0)     REAL time: 52 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 53 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 53 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 53 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 53 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 
Total REAL time to Router completion: 53 secs 
Total CPU time to Router completion: 28 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  108 |  0.223     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.879ns|     9.121ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.018ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.184ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 54 secs 
Total CPU time to PAR completion: 29 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16394 paths, 0 nets, and 2215 connections

Design statistics:
   Minimum period:   9.121ns (Maximum frequency: 109.637MHz)


Analysis completed Thu Dec 06 15:20:35 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 20 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 15:20:55 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 15:44:07 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 59.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   17 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:11a2847b) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:11a2847b) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:11a2847b) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:191c0583) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:191c0583) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:191c0583) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:191c0583) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
........................................
..
..........................
.........................
..................................
Phase 8.8  Global Placement (Checksum:88c3c4fe) REAL time: 1 mins 24 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:88c3c4fe) REAL time: 1 mins 24 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Total REAL time to Placer completion: 1 mins 26 secs 
Total CPU  time to Placer completion: 1 mins 4 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   243 out of 106,400    1
    Number used as Flip Flops:                 243
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        378 out of  53,200    1
    Number used as logic:                      377 out of  53,200    1
      Number using O6 output only:             311
      Number using O5 output only:               0
      Number using O5 and O6:                   66
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   113 out of  13,300    1
  Number of LUT Flip Flop pairs used:          394
    Number with an unused Flip Flop:           157 out of     394   39
    Number with an unused LUT:                  16 out of     394    4
    Number of fully used LUT-FF pairs:         221 out of     394   56
    Number of unique control sets:              25
    Number of slice register sites lost
      to control set restrictions:              93 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.94

Peak Memory Usage:  833 MB
Total REAL time to MAP completion:  1 mins 28 secs 
Total CPU time to MAP completion:   1 mins 5 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        113 out of 13300   1
   Number of Slice Registers               243 out of 106400  1
      Number used as Flip Flops            243
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    378 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     394 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4420 unrouted;      REAL time: 40 secs 

Phase  2  : 2145 unrouted;      REAL time: 40 secs 

Phase  3  : 753 unrouted;      REAL time: 41 secs 

Phase  4  : 753 unrouted; (Setup:0, Hold:10724, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  108 |  0.223     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.879ns|     9.121ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.018ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.184ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 25 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16394 paths, 0 nets, and 2215 connections

Design statistics:
   Minimum period:   9.121ns (Maximum frequency: 109.637MHz)


Analysis completed Thu Dec 06 15:48:33 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 15:48:49 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 16:06:36 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 59.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:11a2847b) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:11a2847b) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:11a2847b) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:191c0583) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:191c0583) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:191c0583) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:191c0583) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
........................................
..
..........................
.........................
..................................
Phase 8.8  Global Placement (Checksum:88c3c4fe) REAL time: 1 mins 24 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:88c3c4fe) REAL time: 1 mins 24 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Total REAL time to Placer completion: 1 mins 26 secs 
Total CPU  time to Placer completion: 1 mins 4 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   243 out of 106,400    1
    Number used as Flip Flops:                 243
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        378 out of  53,200    1
    Number used as logic:                      377 out of  53,200    1
      Number using O6 output only:             311
      Number using O5 output only:               0
      Number using O5 and O6:                   66
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   113 out of  13,300    1
  Number of LUT Flip Flop pairs used:          394
    Number with an unused Flip Flop:           157 out of     394   39
    Number with an unused LUT:                  16 out of     394    4
    Number of fully used LUT-FF pairs:         221 out of     394   56
    Number of unique control sets:              25
    Number of slice register sites lost
      to control set restrictions:              93 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.94

Peak Memory Usage:  833 MB
Total REAL time to MAP completion:  1 mins 28 secs 
Total CPU time to MAP completion:   1 mins 5 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        113 out of 13300   1
   Number of Slice Registers               243 out of 106400  1
      Number used as Flip Flops            243
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    378 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     394 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4420 unrouted;      REAL time: 40 secs 

Phase  2  : 2145 unrouted;      REAL time: 40 secs 

Phase  3  : 753 unrouted;      REAL time: 41 secs 

Phase  4  : 753 unrouted; (Setup:0, Hold:10724, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  108 |  0.223     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.879ns|     9.121ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.018ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.184ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 25 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16394 paths, 0 nets, and 2215 connections

Design statistics:
   Minimum period:   9.121ns (Maximum frequency: 109.637MHz)


Analysis completed Thu Dec 06 16:11:01 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 16:11:18 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 16:15:16 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 59.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:11a2847b) REAL time: 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:11a2847b) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:11a2847b) REAL time: 51 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:191c0583) REAL time: 55 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:191c0583) REAL time: 55 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:191c0583) REAL time: 55 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:191c0583) REAL time: 55 secs 

Phase 8.8  Global Placement
........................................
........................................
..
..........................
.........................
..................................
Phase 8.8  Global Placement (Checksum:88c3c4fe) REAL time: 1 mins 24 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:88c3c4fe) REAL time: 1 mins 24 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Total REAL time to Placer completion: 1 mins 27 secs 
Total CPU  time to Placer completion: 1 mins 3 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   243 out of 106,400    1
    Number used as Flip Flops:                 243
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        378 out of  53,200    1
    Number used as logic:                      377 out of  53,200    1
      Number using O6 output only:             311
      Number using O5 output only:               0
      Number using O5 and O6:                   66
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   113 out of  13,300    1
  Number of LUT Flip Flop pairs used:          394
    Number with an unused Flip Flop:           157 out of     394   39
    Number with an unused LUT:                  16 out of     394    4
    Number of fully used LUT-FF pairs:         221 out of     394   56
    Number of unique control sets:              25
    Number of slice register sites lost
      to control set restrictions:              93 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.94

Peak Memory Usage:  833 MB
Total REAL time to MAP completion:  1 mins 29 secs 
Total CPU time to MAP completion:   1 mins 5 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        113 out of 13300   1
   Number of Slice Registers               243 out of 106400  1
      Number used as Flip Flops            243
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    378 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     394 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4420 unrouted;      REAL time: 40 secs 

Phase  2  : 2145 unrouted;      REAL time: 41 secs 

Phase  3  : 753 unrouted;      REAL time: 45 secs 

Phase  4  : 753 unrouted; (Setup:0, Hold:10724, Component Switching Limit:0)     REAL time: 49 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 50 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 50 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 50 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 50 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 
Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 27 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  108 |  0.223     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.879ns|     9.121ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.018ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.184ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 52 secs 
Total CPU time to PAR completion: 29 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16394 paths, 0 nets, and 2215 connections

Design statistics:
   Minimum period:   9.121ns (Maximum frequency: 109.637MHz)


Analysis completed Thu Dec 06 16:19:45 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 16:20:02 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 16:33:44 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 365: Syntax error near "=".
ERROR:HDLCompiler:837 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 365: Type  void does not match with a string literal
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 153: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf.bmm] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Thu Dec 06 16:34:54 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 59.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a3fbda18) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a3fbda18) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a3fbda18) REAL time: 51 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b23597a0) REAL time: 55 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:b23597a0) REAL time: 55 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:b23597a0) REAL time: 55 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:b23597a0) REAL time: 55 secs 

Phase 8.8  Global Placement
........................................
........................................

................
................................................................
.................................
Phase 8.8  Global Placement (Checksum:b6e5aea9) REAL time: 1 mins 30 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:b6e5aea9) REAL time: 1 mins 30 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:420b0221) REAL time: 1 mins 32 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:420b0221) REAL time: 1 mins 32 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:420b0221) REAL time: 1 mins 32 secs 

Total REAL time to Placer completion: 1 mins 33 secs 
Total CPU  time to Placer completion: 1 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   382 out of 106,400    1
    Number used as Flip Flops:                 382
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        487 out of  53,200    1
    Number used as logic:                      481 out of  53,200    1
      Number using O6 output only:             330
      Number using O5 output only:              30
      Number using O5 and O6:                  121
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      6
      Number with same-slice register load:      4
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   183 out of  13,300    1
  Number of LUT Flip Flop pairs used:          537
    Number with an unused Flip Flop:           186 out of     537   34
    Number with an unused LUT:                  50 out of     537    9
    Number of fully used LUT-FF pairs:         301 out of     537   56
    Number of unique control sets:              30
    Number of slice register sites lost
      to control set restrictions:             106 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.87

Peak Memory Usage:  835 MB
Total REAL time to MAP completion:  1 mins 35 secs 
Total CPU time to MAP completion:   1 mins 12 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        183 out of 13300   1
   Number of Slice Registers               382 out of 106400  1
      Number used as Flip Flops            382
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    487 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     536 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4900 unrouted;      REAL time: 40 secs 

Phase  2  : 2565 unrouted;      REAL time: 40 secs 

Phase  3  : 837 unrouted;      REAL time: 44 secs 

Phase  4  : 837 unrouted; (Setup:0, Hold:13754, Component Switching Limit:0)     REAL time: 49 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:13423, Component Switching Limit:0)     REAL time: 50 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:13423, Component Switching Limit:0)     REAL time: 50 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:13423, Component Switching Limit:0)     REAL time: 50 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:13423, Component Switching Limit:0)     REAL time: 50 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 29 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  147 |  0.250     |  1.784      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.056ns|     8.944ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.012ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.089ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 52 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  681 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 20160 paths, 0 nets, and 2666 connections

Design statistics:
   Minimum period:   8.944ns (Maximum frequency: 111.807MHz)


Analysis completed Thu Dec 06 16:39:31 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 16:39:47 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 16:54:29 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 106.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  37 sec
Total CPU time to NGDBUILD completion:   34 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 12 secs 
Total CPU  time at the beginning of Placer: 48 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:60d49cfa) REAL time: 1 mins 16 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:60d49cfa) REAL time: 1 mins 17 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:60d49cfa) REAL time: 1 mins 17 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:31b19c9a) REAL time: 1 mins 32 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:31b19c9a) REAL time: 1 mins 32 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:31b19c9a) REAL time: 1 mins 33 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:31b19c9a) REAL time: 1 mins 33 secs 

Phase 8.8  Global Placement
........................................
....
...........................................................................................................................................................
.................................................................................................................................................................................................................................
.................................................................................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:87ff2874) REAL time: 3 mins 3 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:87ff2874) REAL time: 3 mins 4 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ec63dce6) REAL time: 3 mins 32 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ec63dce6) REAL time: 3 mins 32 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ec63dce6) REAL time: 3 mins 33 secs 

Total REAL time to Placer completion: 3 mins 42 secs 
Total CPU  time to Placer completion: 3 mins 9 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 6,512 out of 106,400    6
    Number used as Flip Flops:               6,512
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      9,059 out of  53,200   17
    Number used as logic:                    9,057 out of  53,200   17
      Number using O6 output only:           8,899
      Number using O5 output only:              30
      Number using O5 and O6:                  128
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      2
      Number with same-slice register load:      0
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,605 out of  13,300   19
  Number of LUT Flip Flop pairs used:        9,086
    Number with an unused Flip Flop:         2,587 out of   9,086   28
    Number with an unused LUT:                  27 out of   9,086    1
    Number of fully used LUT-FF pairs:       6,472 out of   9,086   71
    Number of unique control sets:             798
    Number of slice register sites lost
      to control set restrictions:             112 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  5 out of     280    1
    Number using RAMB18E1 only:                  5
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                6.67

Peak Memory Usage:  1000 MB
Total REAL time to MAP completion:  3 mins 51 secs 
Total CPU time to MAP completion:   3 mins 17 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       5 out of 280     1
   Number of Slices                       2605 out of 13300  19
   Number of Slice Registers              6512 out of 106400  6
      Number used as Flip Flops           6512
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   9059 out of 53200  17
   Number of Slice LUT-Flip Flop pairs    9082 out of 53200  17


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 49 secs 
Finished initial Timing Analysis.  REAL time: 49 secs 

Starting Router


Phase  1  : 54255 unrouted;      REAL time: 51 secs 

Phase  2  : 50474 unrouted;      REAL time: 54 secs 

Phase  3  : 19584 unrouted;      REAL time: 1 mins 15 secs 

Phase  4  : 19606 unrouted; (Setup:0, Hold:5734, Component Switching Limit:0)     REAL time: 1 mins 22 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:5205, Component Switching Limit:0)     REAL time: 2 mins 2 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:5205, Component Switching Limit:0)     REAL time: 2 mins 2 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:5205, Component Switching Limit:0)     REAL time: 2 mins 2 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:5205, Component Switching Limit:0)     REAL time: 2 mins 2 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 7 secs 
Total REAL time to Router completion: 2 mins 7 secs 
Total CPU time to Router completion: 1 mins 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   | 1688 |  0.401     |  1.916      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.015ns|     9.985ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.011ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.198ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 11 secs 
Total CPU time to PAR completion: 1 mins 51 secs 

Peak Memory Usage:  948 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 159792 paths, 0 nets, and 52159 connections

Design statistics:
   Minimum period:   9.985ns (Maximum frequency: 100.150MHz)


Analysis completed Thu Dec 06 17:04:48 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 36 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 17:05:08 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 17:13:26 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 60.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:11a2847b) REAL time: 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:11a2847b) REAL time: 50 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:11a2847b) REAL time: 50 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:191c0583) REAL time: 54 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:191c0583) REAL time: 54 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:191c0583) REAL time: 54 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:191c0583) REAL time: 54 secs 

Phase 8.8  Global Placement
........................................
........................................
..
..........................
.........................
..................................
Phase 8.8  Global Placement (Checksum:88c3c4fe) REAL time: 1 mins 24 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:88c3c4fe) REAL time: 1 mins 24 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:ea77de3e) REAL time: 1 mins 26 secs 

Total REAL time to Placer completion: 1 mins 26 secs 
Total CPU  time to Placer completion: 1 mins 3 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   243 out of 106,400    1
    Number used as Flip Flops:                 243
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        378 out of  53,200    1
    Number used as logic:                      377 out of  53,200    1
      Number using O6 output only:             311
      Number using O5 output only:               0
      Number using O5 and O6:                   66
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   113 out of  13,300    1
  Number of LUT Flip Flop pairs used:          394
    Number with an unused Flip Flop:           157 out of     394   39
    Number with an unused LUT:                  16 out of     394    4
    Number of fully used LUT-FF pairs:         221 out of     394   56
    Number of unique control sets:              25
    Number of slice register sites lost
      to control set restrictions:              93 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.94

Peak Memory Usage:  833 MB
Total REAL time to MAP completion:  1 mins 28 secs 
Total CPU time to MAP completion:   1 mins 5 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        113 out of 13300   1
   Number of Slice Registers               243 out of 106400  1
      Number used as Flip Flops            243
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    378 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     394 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4420 unrouted;      REAL time: 40 secs 

Phase  2  : 2145 unrouted;      REAL time: 40 secs 

Phase  3  : 753 unrouted;      REAL time: 41 secs 

Phase  4  : 753 unrouted; (Setup:0, Hold:10724, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10498, Component Switching Limit:0)     REAL time: 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 
Total REAL time to Router completion: 49 secs 
Total CPU time to Router completion: 27 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  108 |  0.223     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.879ns|     9.121ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.018ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.184ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 50 secs 
Total CPU time to PAR completion: 28 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16394 paths, 0 nets, and 2215 connections

Design statistics:
   Minimum period:   9.121ns (Maximum frequency: 109.637MHz)


Analysis completed Thu Dec 06 17:18:07 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 19 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 17:18:24 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 17:23:48 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 60.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d78e9db2) REAL time: 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d78e9db2) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d78e9db2) REAL time: 51 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:31f45bda) REAL time: 55 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:31f45bda) REAL time: 55 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:31f45bda) REAL time: 55 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:31f45bda) REAL time: 55 secs 

Phase 8.8  Global Placement
........................................
......................................
..................
...........................................................
...................................................................
Phase 8.8  Global Placement (Checksum:196a932) REAL time: 1 mins 26 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:196a932) REAL time: 1 mins 26 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:181a4699) REAL time: 1 mins 28 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:181a4699) REAL time: 1 mins 28 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:181a4699) REAL time: 1 mins 28 secs 

Total REAL time to Placer completion: 1 mins 28 secs 
Total CPU  time to Placer completion: 1 mins 5 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   285 out of 106,400    1
    Number used as Flip Flops:                 285
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        402 out of  53,200    1
    Number used as logic:                      381 out of  53,200    1
      Number using O6 output only:             313
      Number using O5 output only:               0
      Number using O5 and O6:                   68
      Number used as ROM:                        0
    Number used as Memory:                      16 out of  17,400    1
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            16
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:      5
      Number with same-slice register load:      4
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   122 out of  13,300    1
  Number of LUT Flip Flop pairs used:          419
    Number with an unused Flip Flop:           158 out of     419   37
    Number with an unused LUT:                  17 out of     419    4
    Number of fully used LUT-FF pairs:         244 out of     419   58
    Number of unique control sets:              27
    Number of slice register sites lost
      to control set restrictions:              91 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.84

Peak Memory Usage:  834 MB
Total REAL time to MAP completion:  1 mins 30 secs 
Total CPU time to MAP completion:   1 mins 7 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        122 out of 13300   1
   Number of Slice Registers               285 out of 106400  1
      Number used as Flip Flops            285
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    402 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     416 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 40 secs 
Finished initial Timing Analysis.  REAL time: 40 secs 

Starting Router


Phase  1  : 4590 unrouted;      REAL time: 42 secs 

Phase  2  : 2263 unrouted;      REAL time: 42 secs 

Phase  3  : 802 unrouted;      REAL time: 47 secs 

Phase  4  : 802 unrouted; (Setup:0, Hold:14180, Component Switching Limit:0)     REAL time: 52 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:13426, Component Switching Limit:0)     REAL time: 54 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:13426, Component Switching Limit:0)     REAL time: 54 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:13426, Component Switching Limit:0)     REAL time: 54 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:13426, Component Switching Limit:0)     REAL time: 54 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 
Total REAL time to Router completion: 55 secs 
Total CPU time to Router completion: 31 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  117 |  0.224     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.369ns|     8.631ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.073ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 56 secs 
Total CPU time to PAR completion: 32 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 17148 paths, 0 nets, and 2332 connections

Design statistics:
   Minimum period:   8.631ns (Maximum frequency: 115.861MHz)


Analysis completed Thu Dec 06 17:28:29 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 21 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 17:28:47 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 17:38:59 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 60.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 49 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d78e98ee) REAL time: 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d78e98ee) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d78e98ee) REAL time: 51 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:31f45716) REAL time: 55 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:31f45716) REAL time: 55 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:31f45716) REAL time: 55 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:31f45716) REAL time: 55 secs 

Phase 8.8  Global Placement
........................................
.....................................
..........................
..................
................
Phase 8.8  Global Placement (Checksum:6f855cd7) REAL time: 1 mins 25 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:6f855cd7) REAL time: 1 mins 25 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:8f69ea0e) REAL time: 1 mins 27 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8f69ea0e) REAL time: 1 mins 27 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:8f69ea0e) REAL time: 1 mins 27 secs 

Total REAL time to Placer completion: 1 mins 28 secs 
Total CPU  time to Placer completion: 1 mins 4 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   284 out of 106,400    1
    Number used as Flip Flops:                 284
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        402 out of  53,200    1
    Number used as logic:                      381 out of  53,200    1
      Number using O6 output only:             313
      Number using O5 output only:               0
      Number using O5 and O6:                   68
      Number used as ROM:                        0
    Number used as Memory:                      16 out of  17,400    1
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            16
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:      5
      Number with same-slice register load:      4
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   125 out of  13,300    1
  Number of LUT Flip Flop pairs used:          422
    Number with an unused Flip Flop:           165 out of     422   39
    Number with an unused LUT:                  20 out of     422    4
    Number of fully used LUT-FF pairs:         237 out of     422   56
    Number of unique control sets:              27
    Number of slice register sites lost
      to control set restrictions:              92 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.84

Peak Memory Usage:  834 MB
Total REAL time to MAP completion:  1 mins 30 secs 
Total CPU time to MAP completion:   1 mins 6 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        125 out of 13300   1
   Number of Slice Registers               284 out of 106400  1
      Number used as Flip Flops            284
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    402 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     422 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4596 unrouted;      REAL time: 40 secs 

Phase  2  : 2266 unrouted;      REAL time: 40 secs 

Phase  3  : 726 unrouted;      REAL time: 41 secs 

Phase  4  : 726 unrouted; (Setup:0, Hold:13973, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:13496, Component Switching Limit:0)     REAL time: 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:13496, Component Switching Limit:0)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:13496, Component Switching Limit:0)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:13496, Component Switching Limit:0)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  119 |  0.223     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.386ns|     8.614ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.015ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.115ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 17128 paths, 0 nets, and 2337 connections

Design statistics:
   Minimum period:   8.614ns (Maximum frequency: 116.090MHz)


Analysis completed Thu Dec 06 17:43:29 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 17:43:45 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 17:47:21 2012
 make -f vf.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 17:47:30 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 59.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a3fbda18) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a3fbda18) REAL time: 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a3fbda18) REAL time: 53 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b23597a0) REAL time: 57 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:b23597a0) REAL time: 57 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:b23597a0) REAL time: 57 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:b23597a0) REAL time: 57 secs 

Phase 8.8  Global Placement
........................................
..................................
..................
.......................................................................................................
........................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:98984892) REAL time: 1 mins 37 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:98984892) REAL time: 1 mins 38 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:2d1842c4) REAL time: 1 mins 41 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:2d1842c4) REAL time: 1 mins 41 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:2d1842c4) REAL time: 1 mins 41 secs 

Total REAL time to Placer completion: 1 mins 41 secs 
Total CPU  time to Placer completion: 1 mins 12 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   382 out of 106,400    1
    Number used as Flip Flops:                 382
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        490 out of  53,200    1
    Number used as logic:                      481 out of  53,200    1
      Number using O6 output only:             329
      Number using O5 output only:              30
      Number using O5 and O6:                  122
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      9
      Number with same-slice register load:      7
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   150 out of  13,300    1
  Number of LUT Flip Flop pairs used:          517
    Number with an unused Flip Flop:           169 out of     517   32
    Number with an unused LUT:                  27 out of     517    5
    Number of fully used LUT-FF pairs:         321 out of     517   62
    Number of unique control sets:              30
    Number of slice register sites lost
      to control set restrictions:             106 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.89

Peak Memory Usage:  826 MB
Total REAL time to MAP completion:  1 mins 43 secs 
Total CPU time to MAP completion:   1 mins 14 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        150 out of 13300   1
   Number of Slice Registers               382 out of 106400  1
      Number used as Flip Flops            382
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    490 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     517 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4902 unrouted;      REAL time: 40 secs 

Phase  2  : 2555 unrouted;      REAL time: 41 secs 

Phase  3  : 904 unrouted;      REAL time: 42 secs 

Phase  4  : 904 unrouted; (Setup:0, Hold:14136, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:13140, Component Switching Limit:0)     REAL time: 47 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:13140, Component Switching Limit:0)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:13140, Component Switching Limit:0)     REAL time: 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:13140, Component Switching Limit:0)     REAL time: 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 48 secs 
Total REAL time to Router completion: 48 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  138 |  0.223     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.171ns|     8.829ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.166ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  681 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 20220 paths, 0 nets, and 2669 connections

Design statistics:
   Minimum period:   8.829ns (Maximum frequency: 113.263MHz)


Analysis completed Thu Dec 06 17:52:19 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 19 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 17:52:36 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 18:07:48 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:1731 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 368: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "="
ERROR:HDLCompiler:1731 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 377: found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "="
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 153: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf.bmm] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Thu Dec 06 18:09:24 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 59.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4de436e8) REAL time: 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4de436e8) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4de436e8) REAL time: 51 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:22bebb90) REAL time: 55 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:22bebb90) REAL time: 55 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:22bebb90) REAL time: 56 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:22bebb90) REAL time: 56 secs 

Phase 8.8  Global Placement
........................................
....................................
..................................
.............
.................
Phase 8.8  Global Placement (Checksum:703588fc) REAL time: 1 mins 34 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:703588fc) REAL time: 1 mins 34 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:138ba5ea) REAL time: 1 mins 36 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:138ba5ea) REAL time: 1 mins 36 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:138ba5ea) REAL time: 1 mins 36 secs 

Total REAL time to Placer completion: 1 mins 36 secs 
Total CPU  time to Placer completion: 1 mins 13 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   325 out of 106,400    1
    Number used as Flip Flops:                 325
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        412 out of  53,200    1
    Number used as logic:                      407 out of  53,200    1
      Number using O6 output only:             318
      Number using O5 output only:               0
      Number using O5 and O6:                   89
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      5
      Number with same-slice register load:      4
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   139 out of  13,300    1
  Number of LUT Flip Flop pairs used:          464
    Number with an unused Flip Flop:           169 out of     464   36
    Number with an unused LUT:                  52 out of     464   11
    Number of fully used LUT-FF pairs:         243 out of     464   52
    Number of unique control sets:              29
    Number of slice register sites lost
      to control set restrictions:             107 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.87

Peak Memory Usage:  824 MB
Total REAL time to MAP completion:  1 mins 38 secs 
Total CPU time to MAP completion:   1 mins 15 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        139 out of 13300   1
   Number of Slice Registers               325 out of 106400  1
      Number used as Flip Flops            325
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    412 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     458 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4633 unrouted;      REAL time: 40 secs 

Phase  2  : 2372 unrouted;      REAL time: 40 secs 

Phase  3  : 851 unrouted;      REAL time: 41 secs 

Phase  4  : 851 unrouted; (Setup:0, Hold:13124, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:12568, Component Switching Limit:0)     REAL time: 47 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:12568, Component Switching Limit:0)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:12568, Component Switching Limit:0)     REAL time: 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:12568, Component Switching Limit:0)     REAL time: 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  130 |  0.222     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     2.062ns|     7.938ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.097ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 17326 paths, 0 nets, and 2476 connections

Design statistics:
   Minimum period:   7.938ns (Maximum frequency: 125.976MHz)


Analysis completed Thu Dec 06 18:14:02 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 19 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 18:14:19 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 18:21:50 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 390: Syntax error near "end".
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 401: Syntax error near "process".
ERROR:HDLCompiler:841 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 401: Expecting type  void for <user_test_case_1>.
ERROR:HDLCompiler:806 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 404: Syntax error near "IMP".
ERROR:HDLCompiler:841 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 404: Expecting type  void for <imp>.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf.bmm] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Thu Dec 06 18:23:38 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 61.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 49 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:fc24130b) REAL time: 52 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:fc24130b) REAL time: 52 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:fc24130b) REAL time: 52 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:d839e053) REAL time: 56 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:d839e053) REAL time: 56 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:d839e053) REAL time: 56 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:d839e053) REAL time: 56 secs 

Phase 8.8  Global Placement
........................................
.................................
..................
..................................................................................................................................................................................................................................
.....................................................................
Phase 8.8  Global Placement (Checksum:c73a1626) REAL time: 1 mins 31 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:c73a1626) REAL time: 1 mins 31 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:add87a22) REAL time: 1 mins 33 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:add87a22) REAL time: 1 mins 33 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:add87a22) REAL time: 1 mins 33 secs 

Total REAL time to Placer completion: 1 mins 33 secs 
Total CPU  time to Placer completion: 1 mins 9 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   321 out of 106,400    1
    Number used as Flip Flops:                 321
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        414 out of  53,200    1
    Number used as logic:                      402 out of  53,200    1
      Number using O6 output only:             318
      Number using O5 output only:               0
      Number using O5 and O6:                   84
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     12
      Number with same-slice register load:     11
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   155 out of  13,300    1
  Number of LUT Flip Flop pairs used:          454
    Number with an unused Flip Flop:           164 out of     454   36
    Number with an unused LUT:                  40 out of     454    8
    Number of fully used LUT-FF pairs:         250 out of     454   55
    Number of unique control sets:              27
    Number of slice register sites lost
      to control set restrictions:             103 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.90

Peak Memory Usage:  834 MB
Total REAL time to MAP completion:  1 mins 35 secs 
Total CPU time to MAP completion:   1 mins 11 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        155 out of 13300   1
   Number of Slice Registers               321 out of 106400  1
      Number used as Flip Flops            321
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    414 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     450 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4645 unrouted;      REAL time: 40 secs 

Phase  2  : 2403 unrouted;      REAL time: 40 secs 

Phase  3  : 774 unrouted;      REAL time: 41 secs 

Phase  4  : 774 unrouted; (Setup:0, Hold:14095, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:13253, Component Switching Limit:0)     REAL time: 46 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:13253, Component Switching Limit:0)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:13253, Component Switching Limit:0)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:13253, Component Switching Limit:0)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 
Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  136 |  0.279     |  1.823      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.511ns|     8.489ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.115ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 26 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16805 paths, 0 nets, and 2494 connections

Design statistics:
   Minimum period:   8.489ns (Maximum frequency: 117.800MHz)


Analysis completed Thu Dec 06 18:28:14 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 18:28:30 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 18:34:43 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 58.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   17 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:fc240928) REAL time: 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:fc240928) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:fc240928) REAL time: 51 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:d839d670) REAL time: 55 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:d839d670) REAL time: 55 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:d839d670) REAL time: 55 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:d839d670) REAL time: 55 secs 

Phase 8.8  Global Placement
........................................
........................................

.......................
...................................................................
......................................................................
Phase 8.8  Global Placement (Checksum:c5e62591) REAL time: 1 mins 29 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:c5e62591) REAL time: 1 mins 29 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:61e750af) REAL time: 1 mins 31 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:61e750af) REAL time: 1 mins 31 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:61e750af) REAL time: 1 mins 31 secs 

Total REAL time to Placer completion: 1 mins 32 secs 
Total CPU  time to Placer completion: 1 mins 9 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   319 out of 106,400    1
    Number used as Flip Flops:                 319
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        403 out of  53,200    1
    Number used as logic:                      402 out of  53,200    1
      Number using O6 output only:             318
      Number using O5 output only:               0
      Number using O5 and O6:                   84
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      1
      Number with same-slice register load:      0
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   142 out of  13,300    1
  Number of LUT Flip Flop pairs used:          459
    Number with an unused Flip Flop:           161 out of     459   35
    Number with an unused LUT:                  56 out of     459   12
    Number of fully used LUT-FF pairs:         242 out of     459   52
    Number of unique control sets:              27
    Number of slice register sites lost
      to control set restrictions:             105 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.90

Peak Memory Usage:  834 MB
Total REAL time to MAP completion:  1 mins 34 secs 
Total CPU time to MAP completion:   1 mins 11 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        142 out of 13300   1
   Number of Slice Registers               319 out of 106400  1
      Number used as Flip Flops            319
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    403 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     450 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4636 unrouted;      REAL time: 40 secs 

Phase  2  : 2359 unrouted;      REAL time: 40 secs 

Phase  3  : 859 unrouted;      REAL time: 46 secs 

Phase  4  : 859 unrouted; (Setup:0, Hold:15275, Component Switching Limit:0)     REAL time: 50 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:14429, Component Switching Limit:0)     REAL time: 51 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:14429, Component Switching Limit:0)     REAL time: 51 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:14429, Component Switching Limit:0)     REAL time: 51 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:14429, Component Switching Limit:0)     REAL time: 51 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 29 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  133 |  0.276     |  1.822      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.388ns|     9.612ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.092ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16799 paths, 0 nets, and 2486 connections

Design statistics:
   Minimum period:   9.612ns (Maximum frequency: 104.037MHz)


Analysis completed Thu Dec 06 18:39:17 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 18:39:34 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 20:30:54 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 58.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c20e9eb1) REAL time: 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c20e9eb1) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c20e9eb1) REAL time: 51 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f110a919) REAL time: 55 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:f110a919) REAL time: 55 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:f110a919) REAL time: 55 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f110a919) REAL time: 55 secs 

Phase 8.8  Global Placement
........................................
........................................

..............................................................................
...........................................................................................................................................................................
..................................................................
Phase 8.8  Global Placement (Checksum:59225ad2) REAL time: 1 mins 31 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:59225ad2) REAL time: 1 mins 31 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:31de9869) REAL time: 1 mins 33 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:31de9869) REAL time: 1 mins 33 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:31de9869) REAL time: 1 mins 33 secs 

Total REAL time to Placer completion: 1 mins 33 secs 
Total CPU  time to Placer completion: 1 mins 11 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   319 out of 106,400    1
    Number used as Flip Flops:                 319
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        410 out of  53,200    1
    Number used as logic:                      401 out of  53,200    1
      Number using O6 output only:             316
      Number using O5 output only:               0
      Number using O5 and O6:                   85
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      9
      Number with same-slice register load:      8
      Number with same-slice carry load:         1
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   139 out of  13,300    1
  Number of LUT Flip Flop pairs used:          467
    Number with an unused Flip Flop:           180 out of     467   38
    Number with an unused LUT:                  57 out of     467   12
    Number of fully used LUT-FF pairs:         230 out of     467   49
    Number of unique control sets:              27
    Number of slice register sites lost
      to control set restrictions:             105 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.88

Peak Memory Usage:  834 MB
Total REAL time to MAP completion:  1 mins 35 secs 
Total CPU time to MAP completion:   1 mins 13 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        139 out of 13300   1
   Number of Slice Registers               319 out of 106400  1
      Number used as Flip Flops            319
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    410 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     458 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 4602 unrouted;      REAL time: 40 secs 

Phase  2  : 2371 unrouted;      REAL time: 41 secs 

Phase  3  : 863 unrouted;      REAL time: 44 secs 

Phase  4  : 863 unrouted; (Setup:0, Hold:10766, Component Switching Limit:0)     REAL time: 48 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:10013, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:10013, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:10013, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:10013, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 
Total REAL time to Router completion: 49 secs 
Total CPU time to Router completion: 27 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  125 |  0.331     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.688ns|     8.312ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.092ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 51 secs 
Total CPU time to PAR completion: 28 secs 

Peak Memory Usage:  675 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 16797 paths, 0 nets, and 2451 connections

Design statistics:
   Minimum period:   8.312ns (Maximum frequency: 120.308MHz)


Analysis completed Thu Dec 06 20:35:28 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 20:35:44 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Dec 06 21:16:09 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 388: <burst_mem2usr> is not declared.
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 389: <burst_mem2usr> is not declared.
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 390: <rdce_mem2usr> is not declared.
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 391: <wece_mem2usr> is not declared.
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 397: <burst_mem2usr> is not declared.
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 398: <burst_mem2usr> is not declared.
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 399: <rdce_mem2usr> is not declared.
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 400: <wece_mem2usr> is not declared.
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 153: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf.bmm] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Thu Dec 06 21:19:41 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 391: <wece_usr2mem> is not declared.
ERROR:HDLCompiler:69 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 400: <wece_usr2mem> is not declared.
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 153: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf.bmm] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Thu Dec 06 21:23:40 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 61.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   19 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b7588641) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b7588641) REAL time: 53 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b7588641) REAL time: 53 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f39cd141) REAL time: 57 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:f39cd141) REAL time: 57 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:f39cd141) REAL time: 58 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f39cd141) REAL time: 58 secs 

Phase 8.8  Global Placement
........................................
.....................................
................
......................
..................................................
Phase 8.8  Global Placement (Checksum:f52a6732) REAL time: 1 mins 37 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:f52a6732) REAL time: 1 mins 37 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:6cb0b343) REAL time: 1 mins 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:6cb0b343) REAL time: 1 mins 39 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:6cb0b343) REAL time: 1 mins 39 secs 

Total REAL time to Placer completion: 1 mins 40 secs 
Total CPU  time to Placer completion: 1 mins 14 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   367 out of 106,400    1
    Number used as Flip Flops:                 367
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        532 out of  53,200    1
    Number used as logic:                      519 out of  53,200    1
      Number using O6 output only:             365
      Number using O5 output only:              72
      Number using O5 and O6:                   82
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     13
      Number with same-slice register load:      8
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   176 out of  13,300    1
  Number of LUT Flip Flop pairs used:          578
    Number with an unused Flip Flop:           233 out of     578   40
    Number with an unused LUT:                  46 out of     578    7
    Number of fully used LUT-FF pairs:         299 out of     578   51
    Number of unique control sets:              30
    Number of slice register sites lost
      to control set restrictions:             105 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.92

Peak Memory Usage:  837 MB
Total REAL time to MAP completion:  1 mins 42 secs 
Total CPU time to MAP completion:   1 mins 16 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        176 out of 13300   1
   Number of Slice Registers               367 out of 106400  1
      Number used as Flip Flops            367
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    532 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     569 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 41 secs 
Finished initial Timing Analysis.  REAL time: 41 secs 

Starting Router


Phase  1  : 5013 unrouted;      REAL time: 42 secs 

Phase  2  : 2729 unrouted;      REAL time: 42 secs 

Phase  3  : 920 unrouted;      REAL time: 48 secs 

Phase  4  : 920 unrouted; (Setup:0, Hold:17933, Component Switching Limit:0)     REAL time: 53 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:17092, Component Switching Limit:0)     REAL time: 54 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:17092, Component Switching Limit:0)     REAL time: 54 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:17092, Component Switching Limit:0)     REAL time: 54 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:17092, Component Switching Limit:0)     REAL time: 54 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 57 secs 
Total REAL time to Router completion: 57 secs 
Total CPU time to Router completion: 32 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  145 |  0.238     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.068ns|     8.932ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.073ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 59 secs 
Total CPU time to PAR completion: 33 secs 

Peak Memory Usage:  681 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 19962 paths, 0 nets, and 2841 connections

Design statistics:
   Minimum period:   8.932ns (Maximum frequency: 111.957MHz)


Analysis completed Thu Dec 06 21:28:40 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 21 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Thu Dec 06 21:28:57 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Dec 07 11:39:32 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
ERROR:HDLCompiler:839 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 360: Type std_logic does not match with the integer literal
ERROR:HDLCompiler:839 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 361: Type std_logic does not match with the integer literal
ERROR:HDLCompiler:854 - "D:/Dropbox/Dropbox/Workspace/zynq_vf/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 153: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Dropbox\Dropbox\Workspace\zynq_vf\synthesis\vf_hw_vf_bram_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/vf.bmm] ´íÎó 2
Done!

********************************************************************************
At Local date and time: Fri Dec 07 11:41:53 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 65.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a6239b4e) REAL time: 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a6239b4e) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a6239b4e) REAL time: 51 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b1b67f1e) REAL time: 56 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:b1b67f1e) REAL time: 56 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:b1b67f1e) REAL time: 56 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:b1b67f1e) REAL time: 56 secs 

Phase 8.8  Global Placement
........................................
......................................
.......................
.................
.....................................................................................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:6c998f91) REAL time: 1 mins 34 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:6c998f91) REAL time: 1 mins 34 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:15a5cd67) REAL time: 1 mins 36 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:15a5cd67) REAL time: 1 mins 36 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:15a5cd67) REAL time: 1 mins 36 secs 

Total REAL time to Placer completion: 1 mins 37 secs 
Total CPU  time to Placer completion: 1 mins 14 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   369 out of 106,400    1
    Number used as Flip Flops:                 369
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        542 out of  53,200    1
    Number used as logic:                      529 out of  53,200    1
      Number using O6 output only:             371
      Number using O5 output only:              73
      Number using O5 and O6:                   85
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     13
      Number with same-slice register load:      8
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   161 out of  13,300    1
  Number of LUT Flip Flop pairs used:          567
    Number with an unused Flip Flop:           223 out of     567   39
    Number with an unused LUT:                  25 out of     567    4
    Number of fully used LUT-FF pairs:         319 out of     567   56
    Number of unique control sets:              30
    Number of slice register sites lost
      to control set restrictions:             103 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.99

Peak Memory Usage:  837 MB
Total REAL time to MAP completion:  1 mins 39 secs 
Total CPU time to MAP completion:   1 mins 16 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        161 out of 13300   1
   Number of Slice Registers               369 out of 106400  1
      Number used as Flip Flops            369
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    542 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     562 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 40 secs 
Finished initial Timing Analysis.  REAL time: 40 secs 

Starting Router


Phase  1  : 5108 unrouted;      REAL time: 41 secs 

Phase  2  : 2830 unrouted;      REAL time: 41 secs 

Phase  3  : 916 unrouted;      REAL time: 47 secs 

Phase  4  : 916 unrouted; (Setup:0, Hold:19965, Component Switching Limit:0)     REAL time: 51 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:18868, Component Switching Limit:0)     REAL time: 52 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:18868, Component Switching Limit:0)     REAL time: 52 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:18868, Component Switching Limit:0)     REAL time: 52 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:18868, Component Switching Limit:0)     REAL time: 52 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 
Total REAL time to Router completion: 56 secs 
Total CPU time to Router completion: 33 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  137 |  0.225     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.209ns|     8.791ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.092ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 57 secs 
Total CPU time to PAR completion: 34 secs 

Peak Memory Usage:  681 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 21070 paths, 0 nets, and 2933 connections

Design statistics:
   Minimum period:   8.791ns (Maximum frequency: 113.753MHz)


Analysis completed Fri Dec 07 11:46:48 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 19 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Fri Dec 07 11:47:04 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Dec 07 12:52:47 2012
 make -f vf.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Fri Dec 07 12:53:08 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 66.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 51 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a6239526) REAL time: 55 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a6239526) REAL time: 55 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a6239526) REAL time: 55 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b1b678f6) REAL time: 59 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:b1b678f6) REAL time: 59 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:b1b678f6) REAL time: 59 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:b1b678f6) REAL time: 59 secs 

Phase 8.8  Global Placement
........................................
....................................
...............
...................................................................
...................................................................
Phase 8.8  Global Placement (Checksum:8dfc44b9) REAL time: 1 mins 35 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:8dfc44b9) REAL time: 1 mins 35 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:96a9e471) REAL time: 1 mins 38 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:96a9e471) REAL time: 1 mins 38 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:96a9e471) REAL time: 1 mins 38 secs 

Total REAL time to Placer completion: 1 mins 38 secs 
Total CPU  time to Placer completion: 1 mins 12 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   368 out of 106,400    1
    Number used as Flip Flops:                 368
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        534 out of  53,200    1
    Number used as logic:                      529 out of  53,200    1
      Number using O6 output only:             371
      Number using O5 output only:              73
      Number using O5 and O6:                   85
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      5
      Number with same-slice register load:      0
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   160 out of  13,300    1
  Number of LUT Flip Flop pairs used:          574
    Number with an unused Flip Flop:           223 out of     574   38
    Number with an unused LUT:                  40 out of     574    6
    Number of fully used LUT-FF pairs:         311 out of     574   54
    Number of unique control sets:              30
    Number of slice register sites lost
      to control set restrictions:             104 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.99

Peak Memory Usage:  827 MB
Total REAL time to MAP completion:  1 mins 40 secs 
Total CPU time to MAP completion:   1 mins 14 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        160 out of 13300   1
   Number of Slice Registers               368 out of 106400  1
      Number used as Flip Flops            368
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    534 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     566 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 5110 unrouted;      REAL time: 40 secs 

Phase  2  : 2832 unrouted;      REAL time: 41 secs 

Phase  3  : 1036 unrouted;      REAL time: 47 secs 

Phase  4  : 1036 unrouted; (Setup:0, Hold:18806, Component Switching Limit:0)     REAL time: 51 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:17786, Component Switching Limit:0)     REAL time: 53 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:17786, Component Switching Limit:0)     REAL time: 53 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:17786, Component Switching Limit:0)     REAL time: 53 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:17786, Component Switching Limit:0)     REAL time: 53 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 
Total REAL time to Router completion: 54 secs 
Total CPU time to Router completion: 30 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  137 |  0.223     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.843ns|     9.157ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.008ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.191ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 55 secs 
Total CPU time to PAR completion: 31 secs 

Peak Memory Usage:  681 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 21065 paths, 0 nets, and 2933 connections

Design statistics:
   Minimum period:   9.157ns (Maximum frequency: 109.206MHz)


Analysis completed Fri Dec 07 12:58:11 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Fri Dec 07 12:58:29 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Dec 07 13:59:47 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 60.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  19 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a623adcc) REAL time: 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a623adcc) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a623adcc) REAL time: 51 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b1b6919c) REAL time: 56 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:b1b6919c) REAL time: 56 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:b1b6919c) REAL time: 56 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:b1b6919c) REAL time: 56 secs 

Phase 8.8  Global Placement
........................................
......................................
...............
..........................................................................
....................................................................................................................
Phase 8.8  Global Placement (Checksum:1326472) REAL time: 1 mins 35 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:1326472) REAL time: 1 mins 35 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:779a979a) REAL time: 1 mins 37 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:779a979a) REAL time: 1 mins 37 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:779a979a) REAL time: 1 mins 37 secs 

Total REAL time to Placer completion: 1 mins 38 secs 
Total CPU  time to Placer completion: 1 mins 15 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   368 out of 106,400    1
    Number used as Flip Flops:                 368
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        540 out of  53,200    1
    Number used as logic:                      531 out of  53,200    1
      Number using O6 output only:             373
      Number using O5 output only:              73
      Number using O5 and O6:                   85
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      9
      Number with same-slice register load:      4
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   182 out of  13,300    1
  Number of LUT Flip Flop pairs used:          586
    Number with an unused Flip Flop:           239 out of     586   40
    Number with an unused LUT:                  46 out of     586    7
    Number of fully used LUT-FF pairs:         301 out of     586   51
    Number of unique control sets:              30
    Number of slice register sites lost
      to control set restrictions:             104 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.00

Peak Memory Usage:  837 MB
Total REAL time to MAP completion:  1 mins 40 secs 
Total CPU time to MAP completion:   1 mins 17 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        182 out of 13300   1
   Number of Slice Registers               368 out of 106400  1
      Number used as Flip Flops            368
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    540 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     574 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 5131 unrouted;      REAL time: 40 secs 

Phase  2  : 2847 unrouted;      REAL time: 40 secs 

Phase  3  : 956 unrouted;      REAL time: 46 secs 

Phase  4  : 956 unrouted; (Setup:0, Hold:13372, Component Switching Limit:0)     REAL time: 51 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:12343, Component Switching Limit:0)     REAL time: 52 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:12343, Component Switching Limit:0)     REAL time: 52 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:12343, Component Switching Limit:0)     REAL time: 52 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:12343, Component Switching Limit:0)     REAL time: 52 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 
Total REAL time to Router completion: 53 secs 
Total CPU time to Router completion: 30 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  142 |  0.277     |  1.823      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.166ns|     8.834ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.076ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 54 secs 
Total CPU time to PAR completion: 32 secs 

Peak Memory Usage:  681 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 21092 paths, 0 nets, and 2956 connections

Design statistics:
   Minimum period:   8.834ns (Maximum frequency: 113.199MHz)


Analysis completed Fri Dec 07 14:04:31 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 18 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Fri Dec 07 14:04:48 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Dec 07 14:20:02 2012
 make -f vf.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 59.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Fri Dec 07 14:21:30 2012
 make -f vf.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 48 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:918fd80) REAL time: 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:918fd80) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:918fd80) REAL time: 51 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:3e21ffe0) REAL time: 55 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:3e21ffe0) REAL time: 55 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:3e21ffe0) REAL time: 55 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:3e21ffe0) REAL time: 55 secs 

Phase 8.8  Global Placement
........................................
........................................

..............................
....................................................................
...................................................................
Phase 8.8  Global Placement (Checksum:107040c9) REAL time: 1 mins 31 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:107040c9) REAL time: 1 mins 31 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:d67dfa63) REAL time: 1 mins 34 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:d67dfa63) REAL time: 1 mins 34 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:d67dfa63) REAL time: 1 mins 34 secs 

Total REAL time to Placer completion: 1 mins 34 secs 
Total CPU  time to Placer completion: 1 mins 11 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   368 out of 106,400    1
    Number used as Flip Flops:                 368
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        536 out of  53,200    1
    Number used as logic:                      531 out of  53,200    1
      Number using O6 output only:             372
      Number using O5 output only:              73
      Number using O5 and O6:                   86
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:      5
      Number with same-slice register load:      0
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   169 out of  13,300    1
  Number of LUT Flip Flop pairs used:          578
    Number with an unused Flip Flop:           227 out of     578   39
    Number with an unused LUT:                  42 out of     578    7
    Number of fully used LUT-FF pairs:         309 out of     578   53
    Number of unique control sets:              30
    Number of slice register sites lost
      to control set restrictions:             104 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                2.99

Peak Memory Usage:  837 MB
Total REAL time to MAP completion:  1 mins 36 secs 
Total CPU time to MAP completion:   1 mins 13 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        169 out of 13300   1
   Number of Slice Registers               368 out of 106400  1
      Number used as Flip Flops            368
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    536 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     569 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 5131 unrouted;      REAL time: 41 secs 

Phase  2  : 2834 unrouted;      REAL time: 41 secs 

Phase  3  : 962 unrouted;      REAL time: 47 secs 

Phase  4  : 962 unrouted; (Setup:0, Hold:15083, Component Switching Limit:0)     REAL time: 56 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:14614, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:14614, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:14614, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:14614, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 3 secs 
Total REAL time to Router completion: 1 mins 3 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  142 |  0.227     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.576ns|     9.424ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.115ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 5 secs 
Total CPU time to PAR completion: 38 secs 

Peak Memory Usage:  681 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml vf.twx vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml vf.twx vf.ncd
vf.pcf


Design file:              vf.ncd
Physical constraint file: vf.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.02 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 21117 paths, 0 nets, and 2955 connections

Design statistics:
   Minimum period:   9.424ns (Maximum frequency: 106.112MHz)


Analysis completed Fri Dec 07 14:25:05 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 19 secs 


xflow done!
touch __xps/vf_routed
xilperl D:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/vf.par
Analyzing implementation/vf.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut vf & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file vf.pcf.

Fri Dec 07 14:25:23 2012

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "vf.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Dec 07 15:20:50 2012
 make -f vf.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst vf.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst vf.mhs 

Parse D:/Dropbox/Dropbox/Workspace/zynq_vf/vf.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x70400000-0x7040ffff) hw_vf_bram_0	axi_interconnect_1
  (0x70410000-0x7041ffff) hw_vf_bram_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 37 - Copying cache
implementation netlist
IPNAME:hw_vf_bram INSTANCE:hw_vf_bram_0 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 135 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:hw_vf_bram_0 - D:\Dropbox\Dropbox\Workspace\zynq_vf\vf.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/vf.ucf file.

Rebuilding cache ...

Total run time: 84.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "vf_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt vf.ngc  
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File: D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/fpga.flw 
Using Option File(s): 
 D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm vf.bmm
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc" -uc vf.ucf vf.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.2/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm vf.bmm
D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc -uc vf.ucf vf.ngd

Reading NGO file "D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf.ngc"
...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ngc"...
Loading design module
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_hw_vf_bram_0_wrapper.ngc
"...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_processing_system7_0_wra
pper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Dropbox/Dropbox/Workspace/zynq_vf/implementation/vf_axi_interconnect_1_wrapp
er.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "vf.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /vf/EXPANDED/vf/axi_interconnect_1/axi_interconnect_1\/si_converter_bank\/gen
   _conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM
   = FFS:axi_interconnect_1_reset_resync>: No instances of type FFS were found
   under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "vf.bmm" ...

WARNING::53 - File 'vf.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 132

Writing NGD file "vf.ngd" ...
Total REAL time to NGDBUILD completion:  35 sec
Total CPU time to NGDBUILD completion:   19 sec

Writing NGDBUILD log file "vf.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o vf_map.ncd -w -pr b -ol high -timing -detail vf.ngd vf.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file vf_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 17 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a623f1e7) REAL time: 1 mins 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a623f1e7) REAL time: 1 mins 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a623f1e7) REAL time: 1 mins 24 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b1b6d5b7) REAL time: 1 mins 31 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:b1b6d5b7) REAL time: 1 mins 31 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:b1b6d5b7) REAL time: 1 mins 32 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:b1b6d5b7) REAL time: 1 mins 32 secs 

Phase 8.8  Global Placement
........................................
........................................
...
..................
......................................................................
..................................................................................................................
Phase 8.8  Global Placement (Checksum:14df37a4) REAL time: 2 mins 33 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:14df37a4) REAL time: 2 mins 33 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:a396e186) REAL time: 2 mins 37 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:a396e186) REAL time: 2 mins 37 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:a396e186) REAL time: 2 mins 37 secs 

Total REAL time to Placer completion: 2 mins 37 secs 
Total CPU  time to Placer completion: 1 mins 22 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                   369 out of 106,400    1
    Number used as Flip Flops:                 369
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        548 out of  53,200    1
    Number used as logic:                      536 out of  53,200    1
      Number using O6 output only:             380
      Number using O5 output only:              73
      Number using O5 and O6:                   83
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  17,400    0
    Number used exclusively as route-thrus:     12
      Number with same-slice register load:      7
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   167 out of  13,300    1
  Number of LUT Flip Flop pairs used:          570
    Number with an unused Flip Flop:           222 out of     570   38
    Number with an unused LUT:                  22 out of     570    3
    Number of fully used LUT-FF pairs:         326 out of     570   57
    Number of unique control sets:              30
    Number of slice register sites lost
      to control set restrictions:             103 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         0 out of     200    0
  Number of bonded IOPAD:                      130 out of     130  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0
  Number of RAMB18E1/FIFO18E1s:                  8 out of     280    2
    Number using RAMB18E1 only:                  8
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            0 out of     220    0
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.00

Peak Memory Usage:  817 MB
Total REAL time to MAP completion:  2 mins 46 secs 
Total CPU time to MAP completion:   1 mins 24 secs 

Mapping completed.
See MAP report file "vf_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high vf_map.ncd vf.ncd vf.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: vf.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.2\ISE_DS\ISE\;D:\Xilinx\14.2\ISE_DS\EDK.
   "vf" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.02 2012-07-09".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3
   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs               127 out of 130    97

   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       8 out of 280     2
   Number of Slices                        167 out of 13300   1
   Number of Slice Registers               369 out of 106400  1
      Number used as Flip Flops            369
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    548 out of 53200   1
   Number of Slice LUT-Flip Flop pairs     566 out of 53200   1


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 52 secs 
Finished initial Timing Analysis.  REAL time: 52 secs 

Starting Router


Phase  1  : 5135 unrouted;      REAL time: 55 secs 

Phase  2  : 2840 unrouted;      REAL time: 56 secs 

Phase  3  : 926 unrouted;      REAL time: 58 secs 

Phase  4  : 926 unrouted; (Setup:0, Hold:18422, Component Switching Limit:0)     REAL time: 1 mins 4 secs 

Updating file: vf.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:17542, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:17542, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:17542, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:17542, Component Switching Limit:0)     REAL time: 1 mins 11 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 16 secs 
Total REAL time to Router completion: 1 mins 16 secs 
Total CPU time to Router completion: 31 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  140 |  0.235     |  1.771      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     1.013ns|     8.987ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.073ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 18 secs 
Total CPU time to PAR completion: 33 secs 

Peak Memory Usage:  681 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file vf.ncd



PAR done!
ERROR:Xflow - par: The pipe has been ended.
ERROR:Xflow:42 - Aborting flow execution... 
make: *** [__xps/vf_routed] ´íÎó 1
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Dropbox\Dropbox\Workspace\zynq_vf\etc\vf.filters
Done writing Tab View settings to:
	D:\Dropbox\Dropbox\Workspace\zynq_vf\etc\vf.gui
