 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:28:10 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX2_RVT)        0.15       0.15 r
  U780/Y (INVX8_RVT)                       0.06       0.21 f
  U833/Y (XOR2X1_RVT)                      0.15       0.36 r
  U1142/Y (NOR2X0_RVT)                     0.09       0.45 f
  U674/Y (OR2X1_RVT)                       0.06       0.51 f
  U533/Y (INVX0_RVT)                       0.02       0.53 r
  U682/Y (NAND2X0_RVT)                     0.04       0.57 f
  U836/Y (NOR2X0_RVT)                      0.09       0.66 r
  U471/Y (NAND2X2_RVT)                     0.11       0.77 f
  U966/Y (NOR2X0_RVT)                      0.08       0.85 r
  U1259/Y (AO21X1_RVT)                     0.08       0.93 r
  U1262/Y (XNOR2X2_RVT)                    0.09       1.02 r
  U1263/Y (NAND2X0_RVT)                    0.03       1.05 f
  U1266/Y (NAND2X0_RVT)                    0.05       1.10 r
  Delay3_out1_reg[48]/D (DFFX1_RVT)        0.00       1.10 r
  data arrival time                                   1.10

  clock clk (rise edge)                    1.15       1.15
  clock network delay (ideal)              0.00       1.15
  Delay3_out1_reg[48]/CLK (DFFX1_RVT)      0.00       1.15 r
  library setup time                      -0.05       1.10
  data required time                                  1.10
  -----------------------------------------------------------
  data required time                                  1.10
  data arrival time                                  -1.10
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
