// Seed: 2755985526
module module_0 (
    id_1
);
  input wire id_1;
  always begin : LABEL_0
    id_2 <= -1;
  end
  assign module_2.id_36 = 0;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_3 = 0;
  nand primCall (id_3, id_2, id_5, id_6, id_1);
endmodule
module module_2 (
    output tri id_0,
    input tri id_1,
    output tri id_2,
    input wire id_3,
    output wor id_4,
    input tri1 id_5,
    output wire id_6,
    input tri0 id_7,
    output supply0 id_8,
    input wire id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input tri id_17,
    output wand id_18,
    output tri id_19,
    output tri0 id_20,
    input tri id_21,
    output wor id_22,
    output wand id_23,
    output supply1 id_24,
    input supply1 id_25,
    input wire id_26,
    input wor id_27,
    input supply1 id_28,
    input wand id_29,
    input wire id_30,
    output uwire id_31,
    output tri0 id_32,
    output tri0 id_33,
    output supply1 id_34,
    output wor id_35,
    output wire id_36,
    id_39,
    input tri0 id_37
);
  wire id_40;
  module_0 modCall_1 (id_40);
endmodule
