
Starting:    C:\Lakshman\LIBERO_SETUP\synplify_O201809MSP1-1\bin64\mbin\synplify.exe
Install:     C:\Lakshman\LIBERO_SETUP\synplify_O201809MSP1-1
Hostname:    HYD-LT-I34848
Date:        Wed Jul 22 14:35:43 2020
Version:     O-2018.09M-SP1-1

Arguments:   -product synplify_pro IOG_IOD_DDRX4_COMP_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel from server wilkie 
Licensed Vendor: actel
License Option: actel_oem



"hdl_strict_syntax" is unrecognized option for current device
"pack_uram_addr_reg" is unrecognized option for current device
auto_infer_blackbox is not supported in current product.
"hdl_strict_syntax" is unrecognized option for current device
"pack_uram_addr_reg" is unrecognized option for current device
auto_infer_blackbox is not supported in current product.
TCL script complete: "IOG_IOD_DDRX4_COMP_syn.tcl"
log file: "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\IOG_IOD_DDRX4_COMP.srr"
Running: synthesis_2 in foreground

Running IOG_IOD_DDRX4_COMP_syn|synthesis_2

Running Flow: compile (Compile) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 14:36:08 2020

Running Flow: compile_flow (Compile Process) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 14:36:08 2020

Running: identify_db_generator (Identify Database Generator) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 14:36:08 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\synlog\IOG_IOD_DDRX4_COMP_identify_db_generator.srr to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\identify.srr

identify_db_generator completed with warnings
# Wed Jul 22 14:36:09 2020

Return Code: 1
Run Time:00h:00m:01s

Running: identify_compile (Identify Compile) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 14:36:09 2020

identify_compile completed
# Wed Jul 22 14:36:38 2020

Return Code: 0
Run Time:00h:00m:29s

Running: compiler (Compile Input) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 14:36:38 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\synwork\IOG_IOD_DDRX4_COMP_comp.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\IOG_IOD_DDRX4_COMP.srs

compiler completed
# Wed Jul 22 14:36:43 2020

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 14:36:43 2020

multi_srs_gen completed
# Wed Jul 22 14:36:44 2020

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\synwork\IOG_IOD_DDRX4_COMP_mult.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\IOG_IOD_DDRX4_COMP.srs
Complete: Compile Process on IOG_IOD_DDRX4_COMP_syn|synthesis_2

Running: premap (Premap) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 14:36:44 2020
premap exited with errors
Job failed on: IOG_IOD_DDRX4_COMP_syn|synthesis_2

Job: "premap" terminated with error status: 3
See log file: "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\synlog\IOG_IOD_DDRX4_COMP_premap.srr"
# Wed Jul 22 14:37:12 2020

Return Code: 3
Run Time:00h:00m:28s
Complete: Compile on IOG_IOD_DDRX4_COMP_syn|synthesis_2
Complete: Logic Synthesis on IOG_IOD_DDRX4_COMP_syn|synthesis_2
3The report file: c:/CoreRxIODBitAlign/TX_Ce_RX_Dy_x4_1400/synthesis/synthesis_2/synlog/IOG_IOD_DDRX4_COMP_fpga_mapper.srr|START OF TIMING REPORT does not exist
The report file: c:/CoreRxIODBitAlign/TX_Ce_RX_Dy_x4_1400/synthesis/synthesis_2/synlog/IOG_IOD_DDRX4_COMP_fpga_mapper.srr|START OF TIMING REPORT does not exist
Opening object source file c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\synthesis\synthesis_2\iog_iod_ddrx4_comp.srr
log file: "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\IOG_IOD_DDRX4_COMP.srr"
Running: synthesis_2 in foreground

Running IOG_IOD_DDRX4_COMP_syn|synthesis_2

Running Flow: compile (Compile) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 14:53:05 2020

Running Flow: compile_flow (Compile Process) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 14:53:05 2020

Running: identify_db_generator (Identify Database Generator) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 14:53:05 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\synlog\IOG_IOD_DDRX4_COMP_identify_db_generator.srr to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\identify.srr

identify_db_generator completed with warnings
# Wed Jul 22 14:53:06 2020

Return Code: 1
Run Time:00h:00m:01s

Running: identify_compile (Identify Compile) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 14:53:06 2020

identify_compile completed
# Wed Jul 22 14:53:32 2020

Return Code: 0
Run Time:00h:00m:26s

Running: compiler (Compile Input) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 14:53:32 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\synwork\IOG_IOD_DDRX4_COMP_comp.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\IOG_IOD_DDRX4_COMP.srs

compiler completed
# Wed Jul 22 14:53:39 2020

Return Code: 0
Run Time:00h:00m:07s

Running: multi_srs_gen (Multi-srs Generator) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 14:53:39 2020

multi_srs_gen completed
# Wed Jul 22 14:53:40 2020

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\synwork\IOG_IOD_DDRX4_COMP_mult.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\IOG_IOD_DDRX4_COMP.srs
Complete: Compile Process on IOG_IOD_DDRX4_COMP_syn|synthesis_2

Running: premap (Premap) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 14:53:40 2020
premap exited with errors
Job failed on: IOG_IOD_DDRX4_COMP_syn|synthesis_2

Job: "premap" terminated with error status: 3
See log file: "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\synlog\IOG_IOD_DDRX4_COMP_premap.srr"
# Wed Jul 22 14:54:09 2020

Return Code: 3
Run Time:00h:00m:29s
Complete: Compile on IOG_IOD_DDRX4_COMP_syn|synthesis_2
Complete: Logic Synthesis on IOG_IOD_DDRX4_COMP_syn|synthesis_2
3Opening object source file c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\synthesis\synthesis_2\iog_iod_ddrx4_comp.srr
log file: "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr"
Running: synthesis_1 in foreground

Running IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running Flow: compile (Compile) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 14:59:33 2020

Running Flow: compile_flow (Compile Process) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 14:59:33 2020

Running: compiler (Compile Input) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 14:59:33 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_comp.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srs

compiler completed
# Wed Jul 22 14:59:39 2020

Return Code: 0
Run Time:00h:00m:06s

Running: multi_srs_gen (Multi-srs Generator) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 14:59:39 2020

multi_srs_gen completed
# Wed Jul 22 14:59:40 2020

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_mult.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srs
Complete: Compile Process on IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running: premap (Premap) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 14:59:40 2020

premap completed with warnings
# Wed Jul 22 14:59:47 2020

Return Code: 1
Run Time:00h:00m:07s
Complete: Compile on IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running Flow: map (Map) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 14:59:47 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 14:59:47 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_m.srm to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srm

fpga_mapper completed with warnings
# Wed Jul 22 15:00:13 2020

Return Code: 1
Run Time:00h:00m:26s
Complete: Map on IOG_IOD_DDRX4_COMP_syn|synthesis_1
Complete: Logic Synthesis on IOG_IOD_DDRX4_COMP_syn|synthesis_1
0log file: "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\IOG_IOD_DDRX4_COMP.srr"
Running: synthesis_2 in foreground

Running IOG_IOD_DDRX4_COMP_syn|synthesis_2

Running Flow: compile (Compile) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 15:00:37 2020

Running Flow: compile_flow (Compile Process) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 15:00:37 2020

Running: identify_db_generator (Identify Database Generator) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 15:00:37 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\synlog\IOG_IOD_DDRX4_COMP_identify_db_generator.srr to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\identify.srr

identify_db_generator completed
# Wed Jul 22 15:00:38 2020

Return Code: 0
Run Time:00h:00m:01s

Running: identify_compile (Identify Compile) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 15:00:38 2020

identify_compile completed
# Wed Jul 22 15:01:04 2020

Return Code: 0
Run Time:00h:00m:26s

Running: compiler (Compile Input) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 15:01:04 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\synwork\IOG_IOD_DDRX4_COMP_comp.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\IOG_IOD_DDRX4_COMP.srs

compiler completed
# Wed Jul 22 15:01:11 2020

Return Code: 0
Run Time:00h:00m:07s

Running: multi_srs_gen (Multi-srs Generator) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 15:01:11 2020

multi_srs_gen completed
# Wed Jul 22 15:01:11 2020

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\synwork\IOG_IOD_DDRX4_COMP_mult.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\IOG_IOD_DDRX4_COMP.srs
Complete: Compile Process on IOG_IOD_DDRX4_COMP_syn|synthesis_2

Running: premap (Premap) on IOG_IOD_DDRX4_COMP_syn|synthesis_2
# Wed Jul 22 15:01:11 2020
premap exited with errors
Job failed on: IOG_IOD_DDRX4_COMP_syn|synthesis_2

Job: "premap" terminated with error status: 3
See log file: "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_2\synlog\IOG_IOD_DDRX4_COMP_premap.srr"
# Wed Jul 22 15:01:40 2020

Return Code: 3
Run Time:00h:00m:29s
Complete: Compile on IOG_IOD_DDRX4_COMP_syn|synthesis_2
Complete: Logic Synthesis on IOG_IOD_DDRX4_COMP_syn|synthesis_2
3Opening object source file c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\synthesis\synthesis_2\iog_iod_ddrx4_comp.srr
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\backup\IOG_IOD_DDRX4_COMP.srr
log file: "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr"
Running: synthesis_1 in foreground

Running IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running Flow: compile (Compile) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:02:14 2020

Running Flow: compile_flow (Compile Process) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:02:14 2020

Running: compiler (Compile Input) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:02:14 2020

compiler completed
# Wed Jul 22 15:02:16 2020

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:02:16 2020
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running: premap (Premap) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:02:16 2020
Up-To-Date: premap. No run necessary
Complete: Compile on IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running Flow: map (Map) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:02:16 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:02:16 2020
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on IOG_IOD_DDRX4_COMP_syn|synthesis_1
Complete: Logic Synthesis on IOG_IOD_DDRX4_COMP_syn|synthesis_1
0log file: "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr"
Running: synthesis_1 in foreground

Running IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running Flow: compile (Compile) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:02:32 2020

Running Flow: compile_flow (Compile Process) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:02:32 2020

Running: compiler (Compile Input) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:02:32 2020

compiler completed
# Wed Jul 22 15:02:33 2020

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:02:33 2020
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running: premap (Premap) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:02:33 2020
Up-To-Date: premap. No run necessary
Complete: Compile on IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running Flow: map (Map) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:02:33 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:02:33 2020
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on IOG_IOD_DDRX4_COMP_syn|synthesis_1
Complete: Logic Synthesis on IOG_IOD_DDRX4_COMP_syn|synthesis_1
0log file: "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr"
Running: synthesis_1 in foreground

Running IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running Flow: compile (Compile) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:03:02 2020

Running Flow: compile_flow (Compile Process) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:03:02 2020

Running: compiler (Compile Input) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:03:02 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_comp.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srs

compiler completed
# Wed Jul 22 15:03:09 2020

Return Code: 0
Run Time:00h:00m:07s

Running: multi_srs_gen (Multi-srs Generator) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:03:09 2020

multi_srs_gen completed
# Wed Jul 22 15:03:10 2020

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_mult.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srs
Complete: Compile Process on IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running: premap (Premap) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:03:10 2020

premap completed with warnings
# Wed Jul 22 15:03:17 2020

Return Code: 1
Run Time:00h:00m:07s
Complete: Compile on IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running Flow: map (Map) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:03:17 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:03:17 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_m.srm to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srm

fpga_mapper completed with warnings
# Wed Jul 22 15:03:48 2020

Return Code: 1
Run Time:00h:00m:31s
Complete: Map on IOG_IOD_DDRX4_COMP_syn|synthesis_1
Complete: Logic Synthesis on IOG_IOD_DDRX4_COMP_syn|synthesis_1
0log file: "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr"
Running: synthesis_1 in foreground

Running IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running Flow: compile (Compile) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:12:21 2020

Running Flow: compile_flow (Compile Process) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:12:21 2020

Running: compiler (Compile Input) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:12:21 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_comp.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srs

compiler completed
# Wed Jul 22 15:12:30 2020

Return Code: 0
Run Time:00h:00m:09s

Running: multi_srs_gen (Multi-srs Generator) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:12:30 2020

multi_srs_gen completed
# Wed Jul 22 15:12:30 2020

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_mult.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srs
Complete: Compile Process on IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running: premap (Premap) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:12:30 2020

premap completed with warnings
# Wed Jul 22 15:12:36 2020

Return Code: 1
Run Time:00h:00m:06s
Complete: Compile on IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running Flow: map (Map) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:12:36 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:12:36 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_m.srm to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srm

fpga_mapper completed with warnings
# Wed Jul 22 15:13:10 2020

Return Code: 1
Run Time:00h:00m:34s
Complete: Map on IOG_IOD_DDRX4_COMP_syn|synthesis_1
Complete: Logic Synthesis on IOG_IOD_DDRX4_COMP_syn|synthesis_1
0log file: "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr"
Running: synthesis_1 in foreground

Running IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running Flow: compile (Compile) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:16:08 2020

Running Flow: compile_flow (Compile Process) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:16:08 2020

Running: compiler (Compile Input) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:16:08 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_comp.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srs

compiler completed
# Wed Jul 22 15:16:16 2020

Return Code: 0
Run Time:00h:00m:08s

Running: multi_srs_gen (Multi-srs Generator) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:16:16 2020

multi_srs_gen completed
# Wed Jul 22 15:16:16 2020

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_mult.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srs
Complete: Compile Process on IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running: premap (Premap) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:16:16 2020

premap completed with warnings
# Wed Jul 22 15:16:22 2020

Return Code: 1
Run Time:00h:00m:06s
Complete: Compile on IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running Flow: map (Map) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:16:22 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:16:22 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_m.srm to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srm

fpga_mapper completed with warnings
# Wed Jul 22 15:16:58 2020

Return Code: 1
Run Time:00h:00m:36s
Complete: Map on IOG_IOD_DDRX4_COMP_syn|synthesis_1
Complete: Logic Synthesis on IOG_IOD_DDRX4_COMP_syn|synthesis_1
0log file: "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srr"
Running: synthesis_1 in foreground

Running IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running Flow: compile (Compile) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:27:11 2020

Running Flow: compile_flow (Compile Process) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:27:11 2020

Running: compiler (Compile Input) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:27:11 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_comp.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srs

compiler completed
# Wed Jul 22 15:27:16 2020

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:27:16 2020

multi_srs_gen completed
# Wed Jul 22 15:27:17 2020

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_mult.srs to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srs
Complete: Compile Process on IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running: premap (Premap) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:27:17 2020

premap completed with warnings
# Wed Jul 22 15:27:21 2020

Return Code: 1
Run Time:00h:00m:04s
Complete: Compile on IOG_IOD_DDRX4_COMP_syn|synthesis_1

Running Flow: map (Map) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:27:21 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IOG_IOD_DDRX4_COMP_syn|synthesis_1
# Wed Jul 22 15:27:21 2020
Copied C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\synwork\IOG_IOD_DDRX4_COMP_m.srm to C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.srm

fpga_mapper completed with warnings
# Wed Jul 22 15:27:54 2020

Return Code: 1
Run Time:00h:00m:33s
Complete: Map on IOG_IOD_DDRX4_COMP_syn|synthesis_1
Complete: Logic Synthesis on IOG_IOD_DDRX4_COMP_syn|synthesis_1
0exit status=0
License checkin: synplifypro_actel
