[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ForeachClassParent/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ForeachClassParent/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<63> s<62> l<1:1> el<1:0>
n<> u<2> t<Package> p<60> s<3> l<1:1> el<1:8>
n<uvm> u<3> t<StringConst> p<60> s<25> l<1:9> el<1:12>
n<root> u<4> t<StringConst> p<23> s<20> l<3:7> el<3:11>
n<> u<5> t<ClassItemQualifier_Protected> p<6> l<4:3> el<4:12>
n<> u<6> t<PropQualifier_ClassItem> p<19> c<5> s<18> l<4:3> el<4:12>
n<uvm_phase> u<7> t<StringConst> p<8> l<4:13> el<4:22>
n<> u<8> t<Data_type> p<17> c<7> s<16> l<4:13> el<4:22>
n<m_type_overrides> u<9> t<StringConst> p<15> s<14> l<4:23> el<4:39>
n<> u<10> t<Dollar_keyword> p<11> l<4:40> el<4:41>
n<> u<11> t<Constant_primary> p<12> c<10> l<4:40> el<4:41>
n<> u<12> t<Constant_expression> p<13> c<11> l<4:40> el<4:41>
n<> u<13> t<Unpacked_dimension> p<14> c<12> l<4:39> el<4:42>
n<> u<14> t<Variable_dimension> p<15> c<13> l<4:39> el<4:42>
n<> u<15> t<Variable_decl_assignment> p<16> c<9> l<4:23> el<4:42>
n<> u<16> t<List_of_variable_decl_assignments> p<17> c<15> l<4:23> el<4:42>
n<> u<17> t<Variable_declaration> p<18> c<8> l<4:13> el<4:43>
n<> u<18> t<Data_declaration> p<19> c<17> l<4:13> el<4:43>
n<> u<19> t<Class_property> p<20> c<6> l<4:3> el<4:43>
n<> u<20> t<Class_item> p<23> c<19> s<22> l<4:3> el<4:43>
n<> u<21> t<Class> p<23> s<4> l<3:1> el<3:6>
n<> u<22> t<Endclass> p<23> l<5:1> el<5:9>
n<> u<23> t<Class_declaration> p<24> c<21> l<3:1> el<5:9>
n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<3:1> el<5:9>
n<> u<25> t<Package_item> p<60> c<24> s<34> l<3:1> el<5:9>
n<uvm_phase> u<26> t<StringConst> p<32> s<30> l<7:7> el<7:16>
n<root> u<27> t<StringConst> p<28> l<7:25> el<7:29>
n<> u<28> t<Class_type> p<32> c<27> s<31> l<7:25> el<7:29>
n<> u<29> t<Class> p<32> s<26> l<7:1> el<7:6>
n<> u<30> t<Extends> p<32> s<28> l<7:17> el<7:24>
n<> u<31> t<Endclass> p<32> l<8:1> el<8:9>
n<> u<32> t<Class_declaration> p<33> c<29> l<7:1> el<8:9>
n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<7:1> el<8:9>
n<> u<34> t<Package_item> p<60> c<33> s<58> l<7:1> el<8:9>
n<> u<35> t<Function_data_type> p<36> l<10:12> el<10:16>
n<> u<36> t<Function_data_type_or_implicit> p<55> c<35> s<39> l<10:12> el<10:16>
n<uvm_phase> u<37> t<StringConst> p<38> l<10:17> el<10:26>
n<> u<38> t<Class_type> p<39> c<37> l<10:17> el<10:26>
n<> u<39> t<Class_scope> p<55> c<38> s<40> l<10:17> el<10:28>
n<get_adjacent_predecessor_nodes> u<40> t<StringConst> p<55> s<53> l<10:28> el<10:58>
n<m_type_overrides> u<41> t<StringConst> p<42> l<12:15> el<12:31>
n<> u<42> t<Ps_or_hierarchical_array_identifier> p<50> c<41> s<44> l<12:15> el<12:31>
n<index> u<43> t<StringConst> p<44> l<12:32> el<12:37>
n<> u<44> t<Loop_variables> p<50> c<43> s<48> l<12:32> el<12:37>
n<> u<45> t<End> p<46> l<13:6> el<13:9>
n<> u<46> t<Seq_block> p<47> c<45> l<12:40> el<13:9>
n<> u<47> t<Statement_item> p<48> c<46> l<12:40> el<13:9>
n<> u<48> t<Statement> p<50> c<47> l<12:40> el<13:9>
n<> u<49> t<Foreach> p<50> s<42> l<12:6> el<12:13>
n<> u<50> t<Loop_statement> p<51> c<49> l<12:6> el<13:9>
n<> u<51> t<Statement_item> p<52> c<50> l<12:6> el<13:9>
n<> u<52> t<Statement> p<53> c<51> l<12:6> el<13:9>
n<> u<53> t<Function_statement_or_null> p<55> c<52> s<54> l<12:6> el<13:9>
n<> u<54> t<Endfunction> p<55> l<15:3> el<15:14>
n<> u<55> t<Function_body_declaration> p<56> c<36> l<10:12> el<15:14>
n<> u<56> t<Function_declaration> p<57> c<55> l<10:3> el<15:14>
n<> u<57> t<Package_or_generate_item_declaration> p<58> c<56> l<10:3> el<15:14>
n<> u<58> t<Package_item> p<60> c<57> s<59> l<10:3> el<15:14>
n<> u<59> t<Endpackage> p<60> l<18:1> el<18:11>
n<> u<60> t<Package_declaration> p<61> c<2> l<1:1> el<18:11>
n<> u<61> t<Description> p<62> c<60> l<1:1> el<18:11>
n<> u<62> t<Source_text> p<63> c<61> l<1:1> el<18:11>
n<> u<63> t<Top_level_rule> c<1> l<1:1> el<19:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ForeachClassParent/dut.sv:1:1: No timescale set for "uvm".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/ForeachClassParent/dut.sv:1:1: Compile package "uvm".

[INF:CP0302] ${SURELOG_DIR}/tests/ForeachClassParent/dut.sv:3:1: Compile class "uvm::root".

[INF:CP0302] ${SURELOG_DIR}/tests/ForeachClassParent/dut.sv:7:1: Compile class "uvm::uvm_phase".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_typespec                                         2
array_var                                              2
begin                                                  2
class_defn                                             3
class_typespec                                         2
class_var                                              1
constant                                               2
design                                                 1
extends                                                1
foreach_stmt                                           2
function                                               2
hier_path                                              1
module_inst                                            2
package                                                2
range                                                  1
ref_obj                                                1
ref_typespec                                           9
ref_var                                                4
unsupported_typespec                                   4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_typespec                                         2
array_var                                              5
begin                                                  5
class_defn                                             3
class_typespec                                         2
class_var                                              2
constant                                               2
design                                                 1
extends                                                3
foreach_stmt                                           5
function                                               5
hier_path                                              1
module_inst                                            2
package                                                2
range                                                  1
ref_obj                                                1
ref_typespec                                          19
ref_var                                                8
unsupported_typespec                                   4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForeachClassParent/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ForeachClassParent/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ForeachClassParent/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:uvm
  |vpiFullName:uvm::
  |vpiDefName:uvm
  |vpiTaskFunc:
  \_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:10:3, endln:15:14
    |vpiParent:
    \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
    |vpiName:uvm_phase::get_adjacent_predecessor_nodes
    |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
    |vpiVisibility:1
    |vpiStmt:
    \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:12:13
      |vpiParent:
      \_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:10:3, endln:15:14
      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
      |vpiVariables:
      \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides), line:12:15, endln:12:31
        |vpiParent:
        \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:12:13
        |vpiTypespec:
        \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides)
          |vpiParent:
          \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides), line:12:15, endln:12:31
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides
          |vpiActual:
          \_unsupported_typespec: (m_type_overrides), line:12:15, endln:12:31
        |vpiName:m_type_overrides
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides
      |vpiLoopVars:
      \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index), line:12:32, endln:12:37
        |vpiParent:
        \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:12:13
        |vpiTypespec:
        \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index)
          |vpiParent:
          \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index), line:12:32, endln:12:37
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::index
          |vpiActual:
          \_unsupported_typespec: (index), line:12:32, endln:12:37
        |vpiName:index
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::index
        |vpiActual:
        \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index), line:12:32, endln:12:37
      |vpiStmt:
      \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:40, endln:13:9
        |vpiParent:
        \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:12:13
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
    |vpiInstance:
    \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
|uhdmtopPackages:
\_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:uvm
  |vpiFullName:uvm::
  |vpiDefName:uvm
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (uvm::root), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:3:1, endln:5:9
    |vpiParent:
    \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
    |vpiName:root
    |vpiFullName:uvm::root
    |vpiVariables:
    \_array_var: (uvm::root::m_type_overrides), line:4:23, endln:4:39
      |vpiParent:
      \_class_defn: (uvm::root), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:3:1, endln:5:9
      |vpiSize:1
      |vpiTypespec:
      \_ref_typespec: (uvm::root::m_type_overrides)
        |vpiParent:
        \_array_var: (uvm::root::m_type_overrides), line:4:23, endln:4:39
        |vpiFullName:uvm::root::m_type_overrides
        |vpiActual:
        \_array_typespec: 
      |vpiName:m_type_overrides
      |vpiFullName:uvm::root::m_type_overrides
      |vpiAutomatic:1
      |vpiRandType:1
      |vpiVisibility:2
      |vpiArrayType:4
      |vpiReg:
      \_class_var: (uvm::root::m_type_overrides), line:4:23, endln:4:39
        |vpiParent:
        \_array_var: (uvm::root::m_type_overrides), line:4:23, endln:4:39
        |vpiTypespec:
        \_ref_typespec: (uvm::root::m_type_overrides)
          |vpiParent:
          \_class_var: (uvm::root::m_type_overrides), line:4:23, endln:4:39
          |vpiFullName:uvm::root::m_type_overrides
          |vpiActual:
          \_class_typespec: (uvm_phase), line:4:13, endln:4:22
        |vpiFullName:uvm::root::m_type_overrides
    |vpiDerivedClasses:
    \_class_defn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:7:1, endln:8:9
      |vpiParent:
      \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
      |vpiName:uvm_phase
      |vpiFullName:uvm::uvm_phase
      |vpiExtends:
      \_extends: , line:7:25, endln:7:29
        |vpiParent:
        \_class_defn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:7:1, endln:8:9
        |vpiClassTypespec:
        \_ref_typespec: (uvm::uvm_phase)
          |vpiParent:
          \_extends: , line:7:25, endln:7:29
          |vpiFullName:uvm::uvm_phase
          |vpiActual:
          \_class_typespec: (root), line:7:25, endln:7:29
      |vpiMethod:
      \_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:10:3, endln:15:14
        |vpiParent:
        \_class_defn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:7:1, endln:8:9
        |vpiName:get_adjacent_predecessor_nodes
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
        |vpiVisibility:1
        |vpiStmt:
        \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:12:13
          |vpiParent:
          \_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:10:3, endln:15:14
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
          |vpiVariables:
          \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides), line:12:15, endln:12:31
            |vpiParent:
            \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:12:13
            |vpiTypespec:
            \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides)
              |vpiParent:
              \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides), line:12:15, endln:12:31
              |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides
              |vpiActual:
              \_unsupported_typespec: (m_type_overrides), line:12:15, endln:12:31
            |vpiName:m_type_overrides
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides
            |vpiActual:
            \_array_var: (uvm::root::m_type_overrides), line:4:23, endln:4:39
          |vpiLoopVars:
          \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index), line:12:32, endln:12:37
            |vpiParent:
            \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:12:13
            |vpiTypespec:
            \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index)
              |vpiParent:
              \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index), line:12:32, endln:12:37
              |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::index
              |vpiActual:
              \_array_typespec: 
            |vpiName:index
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::index
          |vpiStmt:
          \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:40, endln:13:9
            |vpiParent:
            \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:12:13
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
        |vpiInstance:
        \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
  |vpiClassDefn:
  \_class_defn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:7:1, endln:8:9
\_weaklyReferenced:
\_unsupported_typespec: (m_type_overrides), line:12:15, endln:12:31
  |vpiName:m_type_overrides
  |vpiInstance:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
\_unsupported_typespec: (m_type_overrides), line:12:15, endln:12:31
  |vpiName:m_type_overrides
  |vpiInstance:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
\_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index), line:12:32, endln:12:37
  |vpiParent:
  \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:12:13
  |vpiTypespec:
  \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index)
    |vpiParent:
    \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index), line:12:32, endln:12:37
    |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::index
    |vpiActual:
    \_unsupported_typespec: (index), line:12:32, endln:12:37
  |vpiName:index
  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::index
\_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:12:13
  |vpiParent:
  \_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:10:3, endln:15:14
  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
  |vpiVariables:
  \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides), line:12:15, endln:12:31
    |vpiParent:
    \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:12:13
    |vpiTypespec:
    \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides)
      |vpiParent:
      \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides), line:12:15, endln:12:31
      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides
      |vpiActual:
      \_unsupported_typespec: (m_type_overrides), line:12:15, endln:12:31
    |vpiName:m_type_overrides
    |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::m_type_overrides
  |vpiLoopVars:
  \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index), line:12:32, endln:12:37
  |vpiStmt:
  \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:40, endln:13:9
    |vpiParent:
    \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:12:13
    |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
\_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:10:3, endln:15:14
  |vpiParent:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
  |vpiName:uvm_phase::get_adjacent_predecessor_nodes
  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
  |vpiVisibility:1
  |vpiStmt:
  \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:12:6, endln:12:13
  |vpiInstance:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:1:1, endln:18:11
\_unsupported_typespec: (index), line:12:32, endln:12:37
  |vpiParent:
  \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::index), line:12:32, endln:12:37
  |vpiName:index
\_class_typespec: (root), line:7:25, endln:7:29
  |vpiName:root
  |vpiClassDefn:
  \_class_defn: (uvm::root), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:3:1, endln:5:9
\_class_typespec: (uvm_phase), line:4:13, endln:4:22
  |vpiParent:
  \_class_var: (uvm::root::m_type_overrides), line:4:23, endln:4:39
  |vpiName:uvm_phase
  |vpiClassDefn:
  \_class_defn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:7:1, endln:8:9
\_class_var: (uvm::root::m_type_overrides), line:4:23, endln:4:39
  |vpiParent:
  \_array_var: (uvm::root::m_type_overrides), line:4:23, endln:4:39
  |vpiTypespec:
  \_ref_typespec: (uvm::root::m_type_overrides)
    |vpiParent:
    \_class_var: (uvm::root::m_type_overrides), line:4:23, endln:4:39
    |vpiFullName:uvm::root::m_type_overrides
    |vpiActual:
    \_class_typespec: (uvm_phase), line:4:13, endln:4:22
  |vpiFullName:uvm::root::m_type_overrides
\_array_var: (uvm::root::m_type_overrides), line:4:23, endln:4:39
  |vpiParent:
  \_class_defn: (uvm::root), file:${SURELOG_DIR}/tests/ForeachClassParent/dut.sv, line:3:1, endln:5:9
  |vpiSize:1
  |vpiTypespec:
  \_ref_typespec: (uvm::root::m_type_overrides)
    |vpiParent:
    \_array_var: (uvm::root::m_type_overrides), line:4:23, endln:4:39
    |vpiFullName:uvm::root::m_type_overrides
    |vpiActual:
    \_array_typespec: 
  |vpiName:m_type_overrides
  |vpiFullName:uvm::root::m_type_overrides
  |vpiAutomatic:1
  |vpiRandType:1
  |vpiVisibility:2
  |vpiArrayType:4
  |vpiReg:
  \_class_var: (uvm::root::m_type_overrides), line:4:23, endln:4:39
\_array_typespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/ForeachClassParent/dut.sv | ${SURELOG_DIR}/build/regression/ForeachClassParent/roundtrip/dut_000.sv | 7 | 18 |