Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan 23 14:16:03 2024
| Host         : alex-yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (10)
7. checking multiple_clock (4318)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (4318)
---------------------------------
 There are 4318 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.325        0.000                      0                 8461        0.026        0.000                      0                 8461        2.000        0.000                       0                  4325  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga_0              {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 32.552}       65.104          15.360          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
sysclk                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.690}       81.380          12.288          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                               17.845        0.000                       0                     1  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       59.159        0.000                      0                 8461        0.152        0.000                      0                 8461       31.572        0.000                       0                  4320  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         75.429        0.000                      0                 8461        0.152        0.000                      0                 8461       39.710        0.000                       0                  4320  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       10.325        0.000                      0                 8461        0.026        0.000                      0                 8461  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         10.325        0.000                      0                 8461        0.026        0.000                      0                 8461  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       59.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.159ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 63.740 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650     4.237    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    63.740    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32/CLK
                         clock pessimism              0.467    64.207    
                         clock uncertainty           -0.121    64.087    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    63.397    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32
  -------------------------------------------------------------------
                         required time                         63.397    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 59.159    

Slack (MET) :             59.159ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 63.740 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650     4.237    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    63.740    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32/CLK
                         clock pessimism              0.467    64.207    
                         clock uncertainty           -0.121    64.087    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    63.397    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32
  -------------------------------------------------------------------
                         required time                         63.397    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 59.159    

Slack (MET) :             59.159ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 63.740 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650     4.237    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    63.740    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32/CLK
                         clock pessimism              0.467    64.207    
                         clock uncertainty           -0.121    64.087    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    63.397    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32
  -------------------------------------------------------------------
                         required time                         63.397    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 59.159    

Slack (MET) :             59.159ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 63.740 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650     4.237    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    63.740    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32/CLK
                         clock pessimism              0.467    64.207    
                         clock uncertainty           -0.121    64.087    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    63.397    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32
  -------------------------------------------------------------------
                         required time                         63.397    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 59.159    

Slack (MET) :             59.162ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 63.740 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647     4.234    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    63.740    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32/CLK
                         clock pessimism              0.467    64.207    
                         clock uncertainty           -0.121    64.087    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    63.397    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32
  -------------------------------------------------------------------
                         required time                         63.397    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                 59.162    

Slack (MET) :             59.162ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 63.740 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647     4.234    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    63.740    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32/CLK
                         clock pessimism              0.467    64.207    
                         clock uncertainty           -0.121    64.087    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    63.397    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32
  -------------------------------------------------------------------
                         required time                         63.397    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                 59.162    

Slack (MET) :             59.162ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 63.740 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647     4.234    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    63.740    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32/CLK
                         clock pessimism              0.467    64.207    
                         clock uncertainty           -0.121    64.087    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    63.397    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32
  -------------------------------------------------------------------
                         required time                         63.397    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                 59.162    

Slack (MET) :             59.162ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 63.740 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647     4.234    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    63.740    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32/CLK
                         clock pessimism              0.467    64.207    
                         clock uncertainty           -0.121    64.087    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    63.397    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32
  -------------------------------------------------------------------
                         required time                         63.397    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                 59.162    

Slack (MET) :             59.166ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.419ns (8.150%)  route 4.722ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 63.819 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.722     4.310    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.860    63.819    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32/CLK
                         clock pessimism              0.467    64.286    
                         clock uncertainty           -0.121    64.165    
    SLICE_X112Y143       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    63.475    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32
  -------------------------------------------------------------------
                         required time                         63.476    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                 59.166    

Slack (MET) :             59.166ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.419ns (8.150%)  route 4.722ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 63.819 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.722     4.310    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.860    63.819    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32/CLK
                         clock pessimism              0.467    64.286    
                         clock uncertainty           -0.121    64.165    
    SLICE_X112Y143       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    63.475    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32
  -------------------------------------------------------------------
                         required time                         63.476    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                 59.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.318    design_1_i/top_0/inst/inst_pipe/inst_delay/p_2_in[1]
    SLICE_X109Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.901    -0.814    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X109Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.070    -0.471    design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.378ns (60.483%)  route 0.247ns (39.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.584    -0.624    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X86Y99         SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378    -0.246 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32/Q31
                         net (fo=1, routed)           0.247     0.001    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32_n_1
    SLICE_X66Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.935    -0.780    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X66Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32/CLK
                         clock pessimism              0.503    -0.277    
    SLICE_X66Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122    -0.155    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.634    -0.574    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y89        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[6]/Q
                         net (fo=1, routed)           0.062    -0.383    design_1_i/top_0/inst/inst_i2s/reg_in[6]
    SLICE_X110Y89        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.906    -0.809    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X110Y89        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.019    -0.542    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X113Y92        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][15]/Q
                         net (fo=1, routed)           0.110    -0.321    design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0]_2[15]
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.908    -0.807    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.075    -0.481    design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X109Y88        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.263    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg_n_0_[2]
    SLICE_X112Y87        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X112Y87        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32/CLK
                         clock pessimism              0.274    -0.538    
    SLICE_X112Y87        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.423    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.636    -0.572    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y94        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][12]/Q
                         net (fo=4, routed)           0.112    -0.318    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0]_4[12]
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.908    -0.807    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.076    -0.480    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.319    design_1_i/top_0/inst/inst_i2s/reg_in[0]
    SLICE_X111Y91        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y91        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.075    -0.482    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/Q
                         net (fo=2, routed)           0.112    -0.319    design_1_i/top_0/inst/inst_i2s/temp_in[14]
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.075    -0.482    design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.928%)  route 0.111ns (44.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/Q
                         net (fo=2, routed)           0.111    -0.320    design_1_i/top_0/inst/inst_i2s/temp_in[15]
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.071    -0.486    design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X109Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][3]/Q
                         net (fo=4, routed)           0.113    -0.320    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0]_4[3]
    SLICE_X107Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.903    -0.812    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X107Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/C
                         clock pessimism              0.254    -0.559    
    SLICE_X107Y89        FDRE (Hold_fdre_C_D)         0.072    -0.487    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 32.552 }
Period(ns):         65.104
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         65.104      62.949     BUFGCTRL_X0Y16   design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         65.104      63.855     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X113Y87    design_1_i/top_0/inst/inst_i2s/bclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X113Y87    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X113Y87    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X110Y88    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X110Y88    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X107Y88    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X107Y88    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X109Y74    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       65.104      148.256    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X100Y55    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100352]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X100Y55    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100352]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X98Y72     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100353]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X98Y72     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100353]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X90Y75     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100354]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X90Y75     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100354]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X96Y65     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100355]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X96Y65     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100355]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X86Y84     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100356]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X86Y84     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100356]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X100Y55    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100352]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X100Y55    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100352]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X98Y72     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100353]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X98Y72     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100353]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X90Y75     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100354]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X90Y75     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100354]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X96Y65     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100355]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X96Y65     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100355]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X86Y84     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100356]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X86Y84     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100356]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       75.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.429ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650     4.237    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 75.429    

Slack (MET) :             75.429ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650     4.237    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 75.429    

Slack (MET) :             75.429ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650     4.237    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 75.429    

Slack (MET) :             75.429ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650     4.237    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 75.429    

Slack (MET) :             75.432ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647     4.234    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                 75.432    

Slack (MET) :             75.432ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647     4.234    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                 75.432    

Slack (MET) :             75.432ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647     4.234    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                 75.432    

Slack (MET) :             75.432ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647     4.234    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                 75.432    

Slack (MET) :             75.436ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.419ns (8.150%)  route 4.722ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 80.095 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.722     4.310    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.860    80.095    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32/CLK
                         clock pessimism              0.467    80.562    
                         clock uncertainty           -0.127    80.435    
    SLICE_X112Y143       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.745    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32
  -------------------------------------------------------------------
                         required time                         79.745    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                 75.436    

Slack (MET) :             75.436ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.419ns (8.150%)  route 4.722ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 80.095 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    -0.412 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.722     4.310    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.860    80.095    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32/CLK
                         clock pessimism              0.467    80.562    
                         clock uncertainty           -0.127    80.435    
    SLICE_X112Y143       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.745    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32
  -------------------------------------------------------------------
                         required time                         79.745    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                 75.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.318    design_1_i/top_0/inst/inst_pipe/inst_delay/p_2_in[1]
    SLICE_X109Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.901    -0.814    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X109Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.070    -0.471    design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.378ns (60.483%)  route 0.247ns (39.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.584    -0.624    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X86Y99         SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378    -0.246 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32/Q31
                         net (fo=1, routed)           0.247     0.001    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32_n_1
    SLICE_X66Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.935    -0.780    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X66Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32/CLK
                         clock pessimism              0.503    -0.277    
    SLICE_X66Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122    -0.155    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.634    -0.574    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y89        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[6]/Q
                         net (fo=1, routed)           0.062    -0.383    design_1_i/top_0/inst/inst_i2s/reg_in[6]
    SLICE_X110Y89        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.906    -0.809    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X110Y89        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]/C
                         clock pessimism              0.249    -0.561    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.019    -0.542    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X113Y92        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][15]/Q
                         net (fo=1, routed)           0.110    -0.321    design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0]_2[15]
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.908    -0.807    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.075    -0.481    design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X109Y88        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.263    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg_n_0_[2]
    SLICE_X112Y87        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X112Y87        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32/CLK
                         clock pessimism              0.274    -0.538    
    SLICE_X112Y87        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.423    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.636    -0.572    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y94        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][12]/Q
                         net (fo=4, routed)           0.112    -0.318    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0]_4[12]
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.908    -0.807    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.076    -0.480    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.319    design_1_i/top_0/inst/inst_i2s/reg_in[0]
    SLICE_X111Y91        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y91        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.075    -0.482    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/Q
                         net (fo=2, routed)           0.112    -0.319    design_1_i/top_0/inst/inst_i2s/temp_in[14]
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.075    -0.482    design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.928%)  route 0.111ns (44.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/Q
                         net (fo=2, routed)           0.111    -0.320    design_1_i/top_0/inst/inst_i2s/temp_in[15]
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.071    -0.486    design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X109Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][3]/Q
                         net (fo=4, routed)           0.113    -0.320    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0]_4[3]
    SLICE_X107Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.903    -0.812    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X107Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/C
                         clock pessimism              0.254    -0.559    
    SLICE_X107Y89        FDRE (Hold_fdre_C_D)         0.072    -0.487    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y16   design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X113Y87    design_1_i/top_0/inst/inst_i2s/bclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X113Y87    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X113Y87    design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X110Y88    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X110Y88    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X107Y88    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X107Y88    design_1_i/top_0/inst/inst_i2s/cnt_lrclk_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X109Y74    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X100Y55    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100352]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X100Y55    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100352]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X98Y72     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100353]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X98Y72     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100353]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X90Y75     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100354]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X90Y75     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100354]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X96Y65     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100355]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X96Y65     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100355]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X86Y84     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100356]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X86Y84     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100356]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X100Y55    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100352]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X100Y55    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100352]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X98Y72     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100353]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X98Y72     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100353]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X90Y75     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100354]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X90Y75     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100354]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X96Y65     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100355]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X96Y65     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100355]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X86Y84     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100356]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X86Y84     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[100356]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.325ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 259.053 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 243.309 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861   243.309    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419   243.728 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650   248.378    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781   259.053    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32/CLK
                         clock pessimism              0.467   259.520    
                         clock uncertainty           -0.127   259.393    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690   258.703    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32
  -------------------------------------------------------------------
                         required time                        258.703    
                         arrival time                        -248.378    
  -------------------------------------------------------------------
                         slack                                 10.325    

Slack (MET) :             10.325ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 259.053 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 243.309 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861   243.309    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419   243.728 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650   248.378    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781   259.053    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32/CLK
                         clock pessimism              0.467   259.520    
                         clock uncertainty           -0.127   259.393    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690   258.703    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32
  -------------------------------------------------------------------
                         required time                        258.703    
                         arrival time                        -248.378    
  -------------------------------------------------------------------
                         slack                                 10.325    

Slack (MET) :             10.325ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 259.053 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 243.309 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861   243.309    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419   243.728 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650   248.378    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781   259.053    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32/CLK
                         clock pessimism              0.467   259.520    
                         clock uncertainty           -0.127   259.393    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690   258.703    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32
  -------------------------------------------------------------------
                         required time                        258.703    
                         arrival time                        -248.378    
  -------------------------------------------------------------------
                         slack                                 10.325    

Slack (MET) :             10.325ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 259.053 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 243.309 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861   243.309    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419   243.728 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650   248.378    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781   259.053    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32/CLK
                         clock pessimism              0.467   259.520    
                         clock uncertainty           -0.127   259.393    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690   258.703    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32
  -------------------------------------------------------------------
                         required time                        258.703    
                         arrival time                        -248.378    
  -------------------------------------------------------------------
                         slack                                 10.325    

Slack (MET) :             10.328ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 259.053 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 243.309 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861   243.309    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419   243.728 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647   248.375    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781   259.053    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32/CLK
                         clock pessimism              0.467   259.520    
                         clock uncertainty           -0.127   259.393    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690   258.703    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32
  -------------------------------------------------------------------
                         required time                        258.703    
                         arrival time                        -248.375    
  -------------------------------------------------------------------
                         slack                                 10.328    

Slack (MET) :             10.328ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 259.053 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 243.309 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861   243.309    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419   243.728 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647   248.375    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781   259.053    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32/CLK
                         clock pessimism              0.467   259.520    
                         clock uncertainty           -0.127   259.393    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690   258.703    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32
  -------------------------------------------------------------------
                         required time                        258.703    
                         arrival time                        -248.375    
  -------------------------------------------------------------------
                         slack                                 10.328    

Slack (MET) :             10.328ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 259.053 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 243.309 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861   243.309    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419   243.728 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647   248.375    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781   259.053    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32/CLK
                         clock pessimism              0.467   259.520    
                         clock uncertainty           -0.127   259.393    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690   258.703    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32
  -------------------------------------------------------------------
                         required time                        258.703    
                         arrival time                        -248.375    
  -------------------------------------------------------------------
                         slack                                 10.328    

Slack (MET) :             10.328ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 259.053 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 243.309 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861   243.309    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419   243.728 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647   248.375    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781   259.053    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32/CLK
                         clock pessimism              0.467   259.520    
                         clock uncertainty           -0.127   259.393    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690   258.703    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32
  -------------------------------------------------------------------
                         required time                        258.703    
                         arrival time                        -248.375    
  -------------------------------------------------------------------
                         slack                                 10.328    

Slack (MET) :             10.331ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        5.141ns  (logic 0.419ns (8.150%)  route 4.722ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 259.132 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 243.309 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861   243.309    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419   243.728 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.722   248.451    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.860   259.132    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32/CLK
                         clock pessimism              0.467   259.599    
                         clock uncertainty           -0.127   259.472    
    SLICE_X112Y143       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690   258.782    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32
  -------------------------------------------------------------------
                         required time                        258.782    
                         arrival time                        -248.451    
  -------------------------------------------------------------------
                         slack                                 10.331    

Slack (MET) :             10.331ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        5.141ns  (logic 0.419ns (8.150%)  route 4.722ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 259.132 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 243.309 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861   243.309    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419   243.728 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.722   248.451    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.860   259.132    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32/CLK
                         clock pessimism              0.467   259.599    
                         clock uncertainty           -0.127   259.472    
    SLICE_X112Y143       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690   258.782    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32
  -------------------------------------------------------------------
                         required time                        258.782    
                         arrival time                        -248.451    
  -------------------------------------------------------------------
                         slack                                 10.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.318    design_1_i/top_0/inst/inst_pipe/inst_delay/p_2_in[1]
    SLICE_X109Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.901    -0.814    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X109Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
                         clock pessimism              0.274    -0.541    
                         clock uncertainty            0.127    -0.414    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.070    -0.344    design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.378ns (60.483%)  route 0.247ns (39.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.584    -0.624    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X86Y99         SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378    -0.246 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32/Q31
                         net (fo=1, routed)           0.247     0.001    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32_n_1
    SLICE_X66Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.935    -0.780    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X66Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32/CLK
                         clock pessimism              0.503    -0.277    
                         clock uncertainty            0.127    -0.151    
    SLICE_X66Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122    -0.029    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.634    -0.574    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y89        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[6]/Q
                         net (fo=1, routed)           0.062    -0.383    design_1_i/top_0/inst/inst_i2s/reg_in[6]
    SLICE_X110Y89        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.906    -0.809    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X110Y89        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]/C
                         clock pessimism              0.249    -0.561    
                         clock uncertainty            0.127    -0.434    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.019    -0.415    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X113Y92        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][15]/Q
                         net (fo=1, routed)           0.110    -0.321    design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0]_2[15]
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.908    -0.807    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.127    -0.429    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.075    -0.354    design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X109Y88        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.263    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg_n_0_[2]
    SLICE_X112Y87        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X112Y87        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32/CLK
                         clock pessimism              0.274    -0.538    
                         clock uncertainty            0.127    -0.411    
    SLICE_X112Y87        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.296    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.636    -0.572    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y94        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][12]/Q
                         net (fo=4, routed)           0.112    -0.318    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0]_4[12]
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.908    -0.807    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.127    -0.429    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.076    -0.353    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.319    design_1_i/top_0/inst/inst_i2s/reg_in[0]
    SLICE_X111Y91        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y91        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.127    -0.430    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.075    -0.355    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/Q
                         net (fo=2, routed)           0.112    -0.319    design_1_i/top_0/inst/inst_i2s/temp_in[14]
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.127    -0.430    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.075    -0.355    design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.928%)  route 0.111ns (44.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/Q
                         net (fo=2, routed)           0.111    -0.320    design_1_i/top_0/inst/inst_i2s/temp_in[15]
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.127    -0.430    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.071    -0.359    design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X109Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][3]/Q
                         net (fo=4, routed)           0.113    -0.320    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0]_4[3]
    SLICE_X107Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.903    -0.812    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X107Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/C
                         clock pessimism              0.254    -0.559    
                         clock uncertainty            0.127    -0.432    
    SLICE_X107Y89        FDRE (Hold_fdre_C_D)         0.072    -0.360    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.040    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.325ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 64.273 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    64.273    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    64.692 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650    69.342    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[62988]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                         -69.342    
  -------------------------------------------------------------------
                         slack                                 10.325    

Slack (MET) :             10.325ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 64.273 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    64.273    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    64.692 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650    69.342    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[63500]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                         -69.342    
  -------------------------------------------------------------------
                         slack                                 10.325    

Slack (MET) :             10.325ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 64.273 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    64.273    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    64.692 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650    69.342    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64012]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                         -69.342    
  -------------------------------------------------------------------
                         slack                                 10.325    

Slack (MET) :             10.325ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        5.069ns  (logic 0.419ns (8.267%)  route 4.650ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 64.273 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    64.273    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    64.692 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.650    69.342    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y141        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X96Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[64524]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                         -69.342    
  -------------------------------------------------------------------
                         slack                                 10.325    

Slack (MET) :             10.328ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 64.273 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    64.273    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    64.692 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647    69.339    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58892]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                         -69.339    
  -------------------------------------------------------------------
                         slack                                 10.328    

Slack (MET) :             10.328ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 64.273 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    64.273    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    64.692 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647    69.339    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59404]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                         -69.339    
  -------------------------------------------------------------------
                         slack                                 10.328    

Slack (MET) :             10.328ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 64.273 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    64.273    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    64.692 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647    69.339    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[59916]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                         -69.339    
  -------------------------------------------------------------------
                         slack                                 10.328    

Slack (MET) :             10.328ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        5.066ns  (logic 0.419ns (8.271%)  route 4.647ns (91.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 64.273 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    64.273    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    64.692 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.647    69.339    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.781    80.016    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y142        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32/CLK
                         clock pessimism              0.467    80.483    
                         clock uncertainty           -0.127    80.356    
    SLICE_X98Y142        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.666    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60428]_srl32
  -------------------------------------------------------------------
                         required time                         79.666    
                         arrival time                         -69.339    
  -------------------------------------------------------------------
                         slack                                 10.328    

Slack (MET) :             10.331ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        5.141ns  (logic 0.419ns (8.150%)  route 4.722ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 80.095 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 64.273 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    64.273    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    64.692 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.722    69.414    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.860    80.095    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32/CLK
                         clock pessimism              0.467    80.562    
                         clock uncertainty           -0.127    80.435    
    SLICE_X112Y143       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.745    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[60943]_srl32
  -------------------------------------------------------------------
                         required time                         79.745    
                         arrival time                         -69.414    
  -------------------------------------------------------------------
                         slack                                 10.331    

Slack (MET) :             10.331ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        5.141ns  (logic 0.419ns (8.150%)  route 4.722ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 80.095 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 64.273 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    64.273    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X106Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.419    64.692 r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[2]/Q
                         net (fo=4033, routed)        4.722    69.414    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.860    80.095    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X112Y143       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32/CLK
                         clock pessimism              0.467    80.562    
                         clock uncertainty           -0.127    80.435    
    SLICE_X112Y143       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.690    79.745    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[61455]_srl32
  -------------------------------------------------------------------
                         required time                         79.745    
                         arrival time                         -69.414    
  -------------------------------------------------------------------
                         slack                                 10.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.318    design_1_i/top_0/inst/inst_pipe/inst_delay/p_2_in[1]
    SLICE_X109Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.901    -0.814    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X109Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
                         clock pessimism              0.274    -0.541    
                         clock uncertainty            0.127    -0.414    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.070    -0.344    design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.378ns (60.483%)  route 0.247ns (39.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.584    -0.624    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X86Y99         SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378    -0.246 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32/Q31
                         net (fo=1, routed)           0.247     0.001    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58374]_srl32_n_1
    SLICE_X66Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.935    -0.780    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X66Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32/CLK
                         clock pessimism              0.503    -0.277    
                         clock uncertainty            0.127    -0.151    
    SLICE_X66Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122    -0.029    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[58886]_srl32
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.634    -0.574    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y89        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.128    -0.446 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[6]/Q
                         net (fo=1, routed)           0.062    -0.383    design_1_i/top_0/inst/inst_i2s/reg_in[6]
    SLICE_X110Y89        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.906    -0.809    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X110Y89        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]/C
                         clock pessimism              0.249    -0.561    
                         clock uncertainty            0.127    -0.434    
    SLICE_X110Y89        FDRE (Hold_fdre_C_D)         0.019    -0.415    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[6]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X113Y92        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][15]/Q
                         net (fo=1, routed)           0.110    -0.321    design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0]_2[15]
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.908    -0.807    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.127    -0.429    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.075    -0.354    design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][15]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X109Y88        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.263    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg_n_0_[2]
    SLICE_X112Y87        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X112Y87        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32/CLK
                         clock pessimism              0.274    -0.538    
                         clock uncertainty            0.127    -0.411    
    SLICE_X112Y87        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.296    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[514]_srl32
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.636    -0.572    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y94        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][12]/Q
                         net (fo=4, routed)           0.112    -0.318    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0]_4[12]
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.908    -0.807    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X113Y93        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.127    -0.429    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.076    -0.353    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][12]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.319    design_1_i/top_0/inst/inst_i2s/reg_in[0]
    SLICE_X111Y91        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y91        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.127    -0.430    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.075    -0.355    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/Q
                         net (fo=2, routed)           0.112    -0.319    design_1_i/top_0/inst/inst_i2s/temp_in[14]
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.127    -0.430    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.075    -0.355    design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.928%)  route 0.111ns (44.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/Q
                         net (fo=2, routed)           0.111    -0.320    design_1_i/top_0/inst/inst_i2s/temp_in[15]
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.127    -0.430    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.071    -0.359    design_1_i/top_0/inst/inst_i2s/reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X109Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][3]/Q
                         net (fo=4, routed)           0.113    -0.320    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0]_4[3]
    SLICE_X107Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.903    -0.812    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X107Y89        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]/C
                         clock pessimism              0.254    -0.559    
                         clock uncertainty            0.127    -0.432    
    SLICE_X107Y89        FDRE (Hold_fdre_C_D)         0.072    -0.360    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.040    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 3.629ns (40.320%)  route 5.372ns (59.680%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    42.165 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    43.450    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    35.691 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    37.897    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    37.998 f  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        3.166    41.164    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.528    44.692 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    44.692    ac_mclk
    R17                                                               f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.130ns  (logic 4.026ns (36.174%)  route 7.104ns (63.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.850    -0.842    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/Q
                         net (fo=2, routed)           7.104     6.718    led5_rgb_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         3.570    10.288 r  led5_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.288    led5_rgb[1]
    T5                                                                r  led5_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.109ns  (logic 4.044ns (36.402%)  route 7.065ns (63.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.850    -0.842    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/Q
                         net (fo=2, routed)           7.065     6.679    led5_rgb_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         3.588    10.267 r  led5_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.267    led5_rgb[2]
    Y11                                                               r  led5_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.546ns  (logic 4.058ns (38.480%)  route 6.488ns (61.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.849    -0.843    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X109Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/Q
                         net (fo=2, routed)           6.488     6.100    led5_rgb_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         3.602     9.702 r  led5_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.702    led5_rgb[0]
    Y12                                                               r  led5_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 4.363ns (52.880%)  route 3.888ns (47.120%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.865    -0.827    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/Q
                         net (fo=4, routed)           0.965     0.594    design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]
    SLICE_X111Y97        LUT2 (Prop_lut2_I0_O)        0.152     0.746 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/led6_rgb[2]_INST_0/O
                         net (fo=1, routed)           2.922     3.669    led6_rgb_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.755     7.424 r  led6_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.424    led6_rgb[2]
    V16                                                               r  led6_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.184ns  (logic 4.192ns (51.222%)  route 3.992ns (48.778%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.865    -0.827    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/Q
                         net (fo=4, routed)           0.960     0.589    design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]
    SLICE_X111Y97        LUT2 (Prop_lut2_I0_O)        0.124     0.713 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/led6_rgb[0]_INST_0/O
                         net (fo=1, routed)           3.031     3.745    led6_rgb_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         3.612     7.356 r  led6_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.356    led6_rgb[0]
    M17                                                               r  led6_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.870ns  (logic 4.071ns (51.724%)  route 3.799ns (48.276%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.865    -0.827    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/Q
                         net (fo=4, routed)           0.965     0.594    design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]
    SLICE_X111Y97        LUT2 (Prop_lut2_I0_O)        0.124     0.718 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/led6_rgb[1]_INST_0/O
                         net (fo=1, routed)           2.834     3.552    led6_rgb_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         3.491     7.043 r  led6_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.043    led6_rgb[1]
    F17                                                               r  led6_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.222ns  (logic 3.997ns (55.350%)  route 3.225ns (44.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=5, routed)           3.225     2.849    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.541     6.391 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     6.391    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.895ns  (logic 3.983ns (57.771%)  route 2.912ns (42.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.863    -0.829    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X107Y93        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/Q
                         net (fo=1, routed)           2.912     2.538    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.527     6.066 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     6.066    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.563ns  (logic 4.035ns (61.493%)  route 2.527ns (38.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=5, routed)           2.527     2.152    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     5.731 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     5.731    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.255ns (45.805%)  route 1.485ns (54.195%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.788    -0.419    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     0.810 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.810    ac_mclk
    R17                                                               r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.383ns (71.717%)  route 0.546ns (28.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/bclk_reg/Q
                         net (fo=9, routed)           0.546     0.112    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.242     1.354 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.354    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.421ns (66.058%)  route 0.730ns (33.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=5, routed)           0.730     0.297    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.576 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.576    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.369ns (60.912%)  route 0.879ns (39.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X107Y93        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/Q
                         net (fo=1, routed)           0.879     0.447    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.228     1.675 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     1.675    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.383ns (57.517%)  route 1.022ns (42.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=5, routed)           1.022     0.588    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.242     1.830 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.830    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.378ns (55.568%)  route 1.102ns (44.432%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.637    -0.571    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[1]/Q
                         net (fo=1, routed)           0.276    -0.154    design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val[1]
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.045    -0.109 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/led6_rgb[1]_INST_0/O
                         net (fo=1, routed)           0.826     0.717    led6_rgb_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         1.192     1.909 r  led6_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.909    led6_rgb[1]
    F17                                                               r  led6_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.498ns (57.290%)  route 1.117ns (42.710%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.637    -0.571    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[0]/Q
                         net (fo=1, routed)           0.197    -0.232    design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val[0]
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.045    -0.187 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/led6_rgb[0]_INST_0/O
                         net (fo=1, routed)           0.919     0.732    led6_rgb_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         1.312     2.044 r  led6_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.044    led6_rgb[0]
    M17                                                               r  led6_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.541ns (58.126%)  route 1.110ns (41.874%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.637    -0.571    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[2]/Q
                         net (fo=1, routed)           0.225    -0.218    design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val[2]
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.097    -0.121 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/led6_rgb[2]_INST_0/O
                         net (fo=1, routed)           0.885     0.764    led6_rgb_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         1.316     2.080 r  led6_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.080    led6_rgb[2]
    V16                                                               r  led6_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.175ns  (logic 1.443ns (34.568%)  route 2.732ns (65.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.625    -0.583    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X109Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/Q
                         net (fo=2, routed)           2.732     2.290    led5_rgb_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         1.302     3.592 r  led5_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.592    led5_rgb[0]
    Y12                                                               r  led5_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.372ns  (logic 1.412ns (32.292%)  route 2.960ns (67.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.626    -0.582    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/Q
                         net (fo=2, routed)           2.960     2.520    led5_rgb_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         1.271     3.790 r  led5_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.790    led5_rgb[1]
    T5                                                                r  led5_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 3.629ns (40.320%)  route 5.372ns (59.680%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     32.552    32.552 f  
    K17                                               0.000    32.552 f  sysclk (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    34.027 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    35.312    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    27.553 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    29.759    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    29.860 f  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        3.166    33.026    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.528    36.554 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    36.554    ac_mclk
    R17                                                               f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.130ns  (logic 4.026ns (36.174%)  route 7.104ns (63.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.850    -0.842    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/Q
                         net (fo=2, routed)           7.104     6.718    led5_rgb_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         3.570    10.288 r  led5_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.288    led5_rgb[1]
    T5                                                                r  led5_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.109ns  (logic 4.044ns (36.402%)  route 7.065ns (63.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.850    -0.842    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/Q
                         net (fo=2, routed)           7.065     6.679    led5_rgb_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         3.588    10.267 r  led5_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.267    led5_rgb[2]
    Y11                                                               r  led5_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.546ns  (logic 4.058ns (38.480%)  route 6.488ns (61.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.849    -0.843    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X109Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/Q
                         net (fo=2, routed)           6.488     6.100    led5_rgb_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         3.602     9.702 r  led5_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.702    led5_rgb[0]
    Y12                                                               r  led5_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 4.363ns (52.880%)  route 3.888ns (47.120%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.865    -0.827    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/Q
                         net (fo=4, routed)           0.965     0.594    design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]
    SLICE_X111Y97        LUT2 (Prop_lut2_I0_O)        0.152     0.746 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/led6_rgb[2]_INST_0/O
                         net (fo=1, routed)           2.922     3.669    led6_rgb_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.755     7.424 r  led6_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.424    led6_rgb[2]
    V16                                                               r  led6_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.184ns  (logic 4.192ns (51.222%)  route 3.992ns (48.778%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.865    -0.827    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/Q
                         net (fo=4, routed)           0.960     0.589    design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]
    SLICE_X111Y97        LUT2 (Prop_lut2_I0_O)        0.124     0.713 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/led6_rgb[0]_INST_0/O
                         net (fo=1, routed)           3.031     3.745    led6_rgb_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         3.612     7.356 r  led6_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.356    led6_rgb[0]
    M17                                                               r  led6_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.870ns  (logic 4.071ns (51.724%)  route 3.799ns (48.276%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.865    -0.827    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]/Q
                         net (fo=4, routed)           0.965     0.594    design_1_i/top_0/inst/inst_i2s/inst_volume_color/cnt_reg[9]
    SLICE_X111Y97        LUT2 (Prop_lut2_I0_O)        0.124     0.718 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/led6_rgb[1]_INST_0/O
                         net (fo=1, routed)           2.834     3.552    led6_rgb_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         3.491     7.043 r  led6_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.043    led6_rgb[1]
    F17                                                               r  led6_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.222ns  (logic 3.997ns (55.350%)  route 3.225ns (44.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=5, routed)           3.225     2.849    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.541     6.391 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     6.391    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.895ns  (logic 3.983ns (57.771%)  route 2.912ns (42.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.863    -0.829    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X107Y93        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/Q
                         net (fo=1, routed)           2.912     2.538    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.527     6.066 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     6.066    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.563ns  (logic 4.035ns (61.493%)  route 2.527ns (38.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.861    -0.831    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=5, routed)           2.527     2.152    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     5.731 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     5.731    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.255ns (45.805%)  route 1.485ns (54.195%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.788    -0.419    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     0.810 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.810    ac_mclk
    R17                                                               r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.383ns (71.717%)  route 0.546ns (28.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/bclk_reg/Q
                         net (fo=9, routed)           0.546     0.112    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.242     1.354 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.354    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.421ns (66.058%)  route 0.730ns (33.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=5, routed)           0.730     0.297    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.576 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.576    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.369ns (60.912%)  route 0.879ns (39.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.635    -0.573    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X107Y93        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/Q
                         net (fo=1, routed)           0.879     0.447    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.228     1.675 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     1.675    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.383ns (57.517%)  route 1.022ns (42.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.633    -0.575    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=5, routed)           1.022     0.588    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.242     1.830 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.830    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.378ns (55.568%)  route 1.102ns (44.432%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.637    -0.571    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[1]/Q
                         net (fo=1, routed)           0.276    -0.154    design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val[1]
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.045    -0.109 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/led6_rgb[1]_INST_0/O
                         net (fo=1, routed)           0.826     0.717    led6_rgb_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         1.192     1.909 r  led6_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.909    led6_rgb[1]
    F17                                                               r  led6_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.498ns (57.290%)  route 1.117ns (42.710%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.637    -0.571    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[0]/Q
                         net (fo=1, routed)           0.197    -0.232    design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val[0]
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.045    -0.187 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/led6_rgb[0]_INST_0/O
                         net (fo=1, routed)           0.919     0.732    led6_rgb_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         1.312     2.044 r  led6_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.044    led6_rgb[0]
    M17                                                               r  led6_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.541ns (58.126%)  route 1.110ns (41.874%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.637    -0.571    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val_reg[2]/Q
                         net (fo=1, routed)           0.225    -0.218    design_1_i/top_0/inst/inst_i2s/inst_volume_color/rgb_led_val[2]
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.097    -0.121 r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/led6_rgb[2]_INST_0/O
                         net (fo=1, routed)           0.885     0.764    led6_rgb_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         1.316     2.080 r  led6_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.080    led6_rgb[2]
    V16                                                               r  led6_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.175ns  (logic 1.443ns (34.568%)  route 2.732ns (65.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.625    -0.583    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X109Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/Q
                         net (fo=2, routed)           2.732     2.290    led5_rgb_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         1.302     3.592 r  led5_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.592    led5_rgb[0]
    Y12                                                               r  led5_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.372ns  (logic 1.412ns (32.292%)  route 2.960ns (67.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.626    -0.582    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/Q
                         net (fo=2, routed)           2.960     2.520    led5_rgb_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         1.271     3.790 r  led5_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.790    led5_rgb[1]
    T5                                                                r  led5_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    K17                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    26.475 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    27.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    20.001 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    22.207    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    22.308 f  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    24.288    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    21.475 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    15.001 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.207    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.308 f  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.288    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           364 Endpoints
Min Delay           364 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 1.718ns (27.192%)  route 4.600ns (72.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.654     6.319    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X107Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.683    -1.462    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X107Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 1.718ns (27.192%)  route 4.600ns (72.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.654     6.319    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.683    -1.462    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 1.718ns (27.192%)  route 4.600ns (72.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.654     6.319    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.683    -1.462    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 1.718ns (27.192%)  route 4.600ns (72.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.654     6.319    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X107Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.683    -1.462    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X107Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 1.718ns (27.192%)  route 4.600ns (72.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.654     6.319    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.683    -1.462    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 1.718ns (27.192%)  route 4.600ns (72.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.654     6.319    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.683    -1.462    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 1.718ns (27.192%)  route 4.600ns (72.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.654     6.319    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X107Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.683    -1.462    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X107Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.304ns  (logic 1.718ns (27.257%)  route 4.585ns (72.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.639     6.304    design_1_i/top_0/inst/inst_i2s/inst_volume_color/E[0]
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.687    -1.458    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.304ns  (logic 1.718ns (27.257%)  route 4.585ns (72.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.639     6.304    design_1_i/top_0/inst/inst_i2s/inst_volume_color/E[0]
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.687    -1.458    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.304ns  (logic 1.718ns (27.257%)  route 4.585ns (72.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.639     6.304    design_1_i/top_0/inst/inst_i2s/inst_volume_color/E[0]
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.687    -1.458    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/bclk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.336ns (44.782%)  route 0.414ns (55.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.414     0.751    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.336ns (44.782%)  route 0.414ns (55.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.414     0.751    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.336ns (44.782%)  route 0.414ns (55.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.414     0.751    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.344ns (43.439%)  route 0.448ns (56.561%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  sw_IBUF[2]_inst/O
                         net (fo=16, routed)          0.448     0.746    design_1_i/top_0/inst/inst_pipe/inst_delay/sw[1]
    SLICE_X111Y91        LUT5 (Prop_lut5_I4_O)        0.045     0.791 r  design_1_i/top_0/inst/inst_pipe/inst_delay/reg_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.791    design_1_i/top_0/inst/inst_i2s/D[4]
    SLICE_X111Y91        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y91        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[4]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.247ns (26.848%)  route 0.672ns (73.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.672     0.919    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/lrclk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.336ns (36.037%)  route 0.597ns (63.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.597     0.933    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.336ns (36.037%)  route 0.597ns (63.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.597     0.933    design_1_i/top_0/inst/inst_pipe/inst_delay/rst
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.336ns (36.037%)  route 0.597ns (63.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.597     0.933    design_1_i/top_0/inst/inst_pipe/inst_delay/rst
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.336ns (36.037%)  route 0.597ns (63.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.597     0.933    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_beep/sample_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.336ns (35.869%)  route 0.601ns (64.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.601     0.937    design_1_i/top_0/inst/inst_pipe/inst_beep/rst
    SLICE_X110Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_beep/sample_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_pipe/inst_beep/CLK
    SLICE_X110Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_beep/sample_cnt_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           364 Endpoints
Min Delay           364 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 1.718ns (27.192%)  route 4.600ns (72.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.654     6.319    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X107Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.683    -1.462    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X107Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 1.718ns (27.192%)  route 4.600ns (72.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.654     6.319    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.683    -1.462    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 1.718ns (27.192%)  route 4.600ns (72.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.654     6.319    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.683    -1.462    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 1.718ns (27.192%)  route 4.600ns (72.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.654     6.319    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X107Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.683    -1.462    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X107Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 1.718ns (27.192%)  route 4.600ns (72.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.654     6.319    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.683    -1.462    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 1.718ns (27.192%)  route 4.600ns (72.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.654     6.319    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.683    -1.462    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X106Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 1.718ns (27.192%)  route 4.600ns (72.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.654     6.319    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X107Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.683    -1.462    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X107Y96        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[1][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.304ns  (logic 1.718ns (27.257%)  route 4.585ns (72.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.639     6.304    design_1_i/top_0/inst/inst_i2s/inst_volume_color/E[0]
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.687    -1.458    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.304ns  (logic 1.718ns (27.257%)  route 4.585ns (72.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.639     6.304    design_1_i/top_0/inst/inst_i2s/inst_volume_color/E[0]
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.687    -1.458    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.304ns  (logic 1.718ns (27.257%)  route 4.585ns (72.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=127, routed)         2.946     4.515    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X106Y91        LUT1 (Prop_lut1_I0_O)        0.149     4.664 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[1][15]_i_1/O
                         net (fo=104, routed)         1.639     6.304    design_1_i/top_0/inst/inst_i2s/inst_volume_color/E[0]
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        1.687    -1.458    design_1_i/top_0/inst/inst_i2s/inst_volume_color/ac_mclk
    SLICE_X111Y97        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/inst_volume_color/abs_dat_d_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/bclk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.336ns (44.782%)  route 0.414ns (55.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.414     0.751    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.336ns (44.782%)  route 0.414ns (55.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.414     0.751    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.336ns (44.782%)  route 0.414ns (55.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.414     0.751    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X113Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.344ns (43.439%)  route 0.448ns (56.561%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  sw_IBUF[2]_inst/O
                         net (fo=16, routed)          0.448     0.746    design_1_i/top_0/inst/inst_pipe/inst_delay/sw[1]
    SLICE_X111Y91        LUT5 (Prop_lut5_I4_O)        0.045     0.791 r  design_1_i/top_0/inst/inst_pipe/inst_delay/reg_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.791    design_1_i/top_0/inst/inst_i2s/D[4]
    SLICE_X111Y91        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y91        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[4]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.247ns (26.848%)  route 0.672ns (73.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.672     0.919    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.907    -0.808    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y90        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/lrclk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.336ns (36.037%)  route 0.597ns (63.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.597     0.933    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.336ns (36.037%)  route 0.597ns (63.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.597     0.933    design_1_i/top_0/inst/inst_pipe/inst_delay/rst
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[0][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.336ns (36.037%)  route 0.597ns (63.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.597     0.933    design_1_i/top_0/inst/inst_pipe/inst_delay/rst
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.336ns (36.037%)  route 0.597ns (63.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.597     0.933    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_pipe/inst_dist/CLK
    SLICE_X111Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/valid_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_beep/sample_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.336ns (35.869%)  route 0.601ns (64.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=127, routed)         0.601     0.937    design_1_i/top_0/inst/inst_pipe/inst_beep/rst
    SLICE_X110Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_beep/sample_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=4319, routed)        0.904    -0.811    design_1_i/top_0/inst/inst_pipe/inst_beep/CLK
    SLICE_X110Y87        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_beep/sample_cnt_reg[5]/C





