<p>Owners : (<a class="confluence-userlink user-mention" data-account-id="63b3f8cd159df2c252e8514c" href="https://arterisip.atlassian.net/wiki/people/63b3f8cd159df2c252e8514c?ref=confluence" target="_blank" data-linked-resource-id="239796290" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Eric Sherk</a>)</p><p>NOTE : This plan will also includes <u>GIU-to-GIU block level </u>verification as well.</p><p><strong>NOTE:  Not ready for any review, comment, etc.  Do not use for any purpose.</strong></p><p /><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759726014724 {padding: 0px;}
div.rbtoc1759726014724 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759726014724 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759726014724'>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>1</span> <a href='#Ncore3.8.0GIUTestplan:-ReferenceMaterial'>Reference Material</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>1.1</span> <a href='#Ncore3.8.0GIUTestplan:-History'>History</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>1.1.1</span> <a href='#Ncore3.8.0GIUTestplan:-VersionHistory'>Version History</a></li>
<li><span class='TOCOutline'>1.1.2</span> <a href='#Ncore3.8.0GIUTestplan:-ReviewHistory'>Review History</a></li>
</ul>
</li>
<li><span class='TOCOutline'>1.2</span> <a href='#Ncore3.8.0GIUTestplan:-ReferenceDocuments'>Reference Documents</a></li>
</ul>
</li>
<li><span class='TOCOutline'>2</span> <a href='#Ncore3.8.0GIUTestplan:-Overview'>Overview</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>2.1</span> <a href='#Ncore3.8.0GIUTestplan:-Die-to-DieArchitecture'>Die-to-Die Architecture</a></li>
<li><span class='TOCOutline'>2.2</span> <a href='#Ncore3.8.0GIUTestplan:-GatewayInterfaceUnit(GIU)Microarctecture'>Gateway Interface Unit (GIU) Microarctecture</a></li>
<li><span class='TOCOutline'>2.3</span> <a href='#Ncore3.8.0GIUTestplan:-DVStrategy'>DV Strategy</a></li>
</ul>
</li>
<li><span class='TOCOutline'>3</span> <a href='#Ncore3.8.0GIUTestplan:-Testbenches'>Testbenches</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.1</span> <a href='#Ncore3.8.0GIUTestplan:-SingleGIU(Bringup)'>Single GIU (Bringup)</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.1.1</span> <a href='#Ncore3.8.0GIUTestplan:-Intent'>Intent</a></li>
<li><span class='TOCOutline'>3.1.2</span> <a href='#Ncore3.8.0GIUTestplan:-Assumptions'>Assumptions</a></li>
<li><span class='TOCOutline'>3.1.3</span> <a href='#Ncore3.8.0GIUTestplan:-Characteristics'>Characteristics</a></li>
<li><span class='TOCOutline'>3.1.4</span> <a href='#Ncore3.8.0GIUTestplan:-BlockDiagram'>Block Diagram</a></li>
</ul>
</li>
<li><span class='TOCOutline'>3.2</span> <a href='#Ncore3.8.0GIUTestplan:-GIU-CXS-GIUBlockLevel(GIU)'>GIU-CXS-GIU Block Level (GIU)</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.2.1</span> <a href='#Ncore3.8.0GIUTestplan:-Intent.1'>Intent</a></li>
<li><span class='TOCOutline'>3.2.2</span> <a href='#Ncore3.8.0GIUTestplan:-Assumptions.1'>Assumptions</a></li>
<li><span class='TOCOutline'>3.2.3</span> <a href='#Ncore3.8.0GIUTestplan:-Characteristics.1'>Characteristics</a></li>
<li><span class='TOCOutline'>3.2.4</span> <a href='#Ncore3.8.0GIUTestplan:-BlockDiagram.1'>Block Diagram</a></li>
</ul>
</li>
<li><span class='TOCOutline'>3.3</span> <a href='#Ncore3.8.0GIUTestplan:-GIU-CXS-UCIe-CXS-GIUBlockLevel(GIUUCI)'>GIU-CXS-UCIe-CXS-GIU Block Level (GIUUCI)</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.3.1</span> <a href='#Ncore3.8.0GIUTestplan:-Intent.2'>Intent</a></li>
<li><span class='TOCOutline'>3.3.2</span> <a href='#Ncore3.8.0GIUTestplan:-Assumptions.2'>Assumptions</a></li>
<li><span class='TOCOutline'>3.3.3</span> <a href='#Ncore3.8.0GIUTestplan:-Characteristics.2'>Characteristics</a></li>
<li><span class='TOCOutline'>3.3.4</span> <a href='#Ncore3.8.0GIUTestplan:-BlockDiagram.2'>Block Diagram</a></li>
</ul>
</li>
<li><span class='TOCOutline'>3.4</span> <a href='#Ncore3.8.0GIUTestplan:-DietoDieSubsystem(D2DSS)'>Die to Die Subsystem (D2DSS)</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.4.1</span> <a href='#Ncore3.8.0GIUTestplan:-Intent.3'>Intent</a></li>
<li><span class='TOCOutline'>3.4.2</span> <a href='#Ncore3.8.0GIUTestplan:-Assumptions.3'>Assumptions</a></li>
<li><span class='TOCOutline'>3.4.3</span> <a href='#Ncore3.8.0GIUTestplan:-Characteristics.3'>Characteristics</a></li>
<li><span class='TOCOutline'>3.4.4</span> <a href='#Ncore3.8.0GIUTestplan:-BlockDiagram.3'>Block Diagram</a></li>
</ul>
</li>
<li><span class='TOCOutline'>3.5</span> <a href='#Ncore3.8.0GIUTestplan:-DietoDieFullSystem(D2DFSYS)'>Die to Die Full System (D2DFSYS)</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>3.5.1</span> <a href='#Ncore3.8.0GIUTestplan:-Intent.4'>Intent</a></li>
<li><span class='TOCOutline'>3.5.2</span> <a href='#Ncore3.8.0GIUTestplan:-Assumptions.4'>Assumptions</a></li>
<li><span class='TOCOutline'>3.5.3</span> <a href='#Ncore3.8.0GIUTestplan:-Characteristics.4'>Characteristics</a></li>
<li><span class='TOCOutline'>3.5.4</span> <a href='#Ncore3.8.0GIUTestplan:-BlockDiagram.4'>Block Diagram</a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>4</span> <a href='#Ncore3.8.0GIUTestplan:-TestMatrix'>Test Matrix</a></li>
<li><span class='TOCOutline'>5</span> <a href='#Ncore3.8.0GIUTestplan:-NcoreConfigurations'>Ncore Configurations</a></li>
<li><span class='TOCOutline'>6</span> <a href='#Ncore3.8.0GIUTestplan:-Parameters'>Parameters</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>6.1</span> <a href='#Ncore3.8.0GIUTestplan:-D2DSystemParameters(inGIUMicroarchitecture)'>D2D System Parameters (in GIU Microarchitecture)</a></li>
<li><span class='TOCOutline'>6.2</span> <a href='#Ncore3.8.0GIUTestplan:-GIUParameters'>GIU Parameters</a></li>
<li><span class='TOCOutline'>6.3</span> <a href='#Ncore3.8.0GIUTestplan:-CXSParameters'>CXS Parameters</a></li>
</ul>
</li>
</ul>
</div><h1 id="Ncore3.8.0GIUTestplan:-ReferenceMaterial">Reference Material</h1><h2 id="Ncore3.8.0GIUTestplan:-History">History</h2><h3 id="Ncore3.8.0GIUTestplan:-VersionHistory">Version History</h3><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="7a479cec-8326-4720-ac4e-4f0e7093d62d" class="confluenceTable"><colgroup><col style="width: 360.0px;"/><col style="width: 348.0px;"/><col style="width: 348.0px;"/><col style="width: 348.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Version</strong></p></th><th class="confluenceTh"><p><strong>Date</strong></p></th><th class="confluenceTh"><p><strong>Author</strong></p></th><th class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p>0.1</p></td><td class="confluenceTd"><p><time datetime="2025-04-03" class="date-past">03 Apr 2025</time> </p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="63b3f8cd159df2c252e8514c" href="https://arterisip.atlassian.net/wiki/people/63b3f8cd159df2c252e8514c?ref=confluence" target="_blank" data-linked-resource-id="239796290" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Eric Sherk</a> </p></td><td class="confluenceTd"><p>First VERY rough outline</p></td></tr><tr><td class="confluenceTd"><p>0.2</p></td><td class="confluenceTd"><p><time datetime="2025-04-18" class="date-past">18 Apr 2025</time> </p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="63b3f8cd159df2c252e8514c" href="https://arterisip.atlassian.net/wiki/people/63b3f8cd159df2c252e8514c?ref=confluence" target="_blank" data-linked-resource-id="239796290" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Eric Sherk</a> </p></td><td class="confluenceTd"><p>added detail for tests, placeholder for configs</p></td></tr><tr><td class="confluenceTd"><p>0.3</p></td><td class="confluenceTd"><p><time datetime="2025-04-25" class="date-past">25 Apr 2025</time> </p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="63b3f8cd159df2c252e8514c" href="https://arterisip.atlassian.net/wiki/people/63b3f8cd159df2c252e8514c?ref=confluence" target="_blank" data-linked-resource-id="239796290" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Eric Sherk</a> </p></td><td class="confluenceTd"><p>added parameter section, other cleanup, clarify all GIUs and Ncores are configured identically</p></td></tr></tbody></table></div><h3 id="Ncore3.8.0GIUTestplan:-ReviewHistory">Review History</h3><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="7b80e79c-324f-49e9-8b77-9089e5186c4a" class="confluenceTable"><colgroup><col style="width: 360.0px;"/><col style="width: 348.0px;"/><col style="width: 348.0px;"/><col style="width: 348.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Version</strong></p></th><th class="confluenceTh"><p><strong>Dates</strong></p></th><th class="confluenceTh"><p><strong>Attendees</strong></p></th><th class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.8.0GIUTestplan:-ReferenceDocuments">Reference Documents</h2><ul><li><p><a class="external-link" href="https://arteris.sharepoint.com/sites/Architecture/Shared%20Documents/General/Die%202%20Die/Specifications/working%20word%20copies/Ncore_system_architecture_3.8_die2die_0.47.pdf" rel="nofollow">Ncore Die-to-Die Architecture (v0.47)</a></p></li><li><p><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EUPv1ls64oBOuYHqpmYpVYgB00RTBXFthI7LkKFdlh2CIQ?e=UGNdUL" rel="nofollow">Ncore 3.8 Parameters (v0.32)</a></p></li><li><p><a class="external-link" href="https://arteris-my.sharepoint.com/:w:/p/benjamin_madon/EYVEVTcXVpdLnCBiiy74fbMBcc14qXVD8_uJly3_88lhwg" rel="nofollow">GIU Microarchitecture (v0.11)</a></p></li></ul><h1 id="Ncore3.8.0GIUTestplan:-Overview">Overview</h1><h2 id="Ncore3.8.0GIUTestplan:-Die-to-DieArchitecture">Die-to-Die Architecture</h2><h2 id="Ncore3.8.0GIUTestplan:-GatewayInterfaceUnit(GIU)Microarctecture">Gateway Interface Unit (GIU) Microarctecture</h2><h2 id="Ncore3.8.0GIUTestplan:-DVStrategy">DV Strategy</h2><h1 id="Ncore3.8.0GIUTestplan:-Testbenches">Testbenches</h1><h2 id="Ncore3.8.0GIUTestplan:-SingleGIU(Bringup)">Single GIU (Bringup)</h2><h3 id="Ncore3.8.0GIUTestplan:-Intent">Intent</h3><p>The purpose of this environment is to provide very early support for early RTL debug before Maestro is available.  It may or may not contain a working scoreboard and CXS VIP, dependent on when Maestro is available. It will be abandoned in favor of the GIU-CXS-GIU environment once Maestro support is available.  Although not show on the diagram, the APB interface is also included using the Arteris APB agent.  The other interfaces are not used in this environment.  This environment will not be used for any coverage credit.</p><h3 id="Ncore3.8.0GIUTestplan:-Assumptions">Assumptions</h3><ul><li><p>Inital RTL bringup (“designer sim”), “throw away” when GIU-CXS-GIU environment is available</p></li><li><p>No Maestro support</p></li><li><p>CXS VIP available (1 license)</p></li><li><p>Ncore DV team focused on 3.7.x, limited availability to help</p></li><li><p>Can modify a generated testbench from another unit</p></li><li><p>Can develop uvm_regs, parameter extraction, etc</p></li></ul><h3 id="Ncore3.8.0GIUTestplan:-Characteristics">Characteristics</h3><p>Interfaces:  SMI0-3 TX/RX, CXS TX/RX, APB, Clock/reset, system<br/>Coverage: no<br/>Stimulus Control: limited<br/>Checking: limited<br/>Amount: low</p><h3 id="Ncore3.8.0GIUTestplan:-BlockDiagram">Block Diagram</h3><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20250425-184752.png" width="1029" src="https://arterisip.atlassian.net/wiki/download/attachments/1269170178/image-20250425-184752.png?api=v2"></span><p /><h2 id="Ncore3.8.0GIUTestplan:-GIU-CXS-GIUBlockLevel(GIU)">GIU-CXS-GIU Block Level (GIU)</h2><h3 id="Ncore3.8.0GIUTestplan:-Intent.1">Intent</h3><p><del>*** NEEDS DISCUSSION (should we have a single GIU environment instead and move UCIe to Subsys?) ***</del></p><p>This is the lowest level official block-level testbench as it represents the smallest 3.8 design (2 identical Ncore designs with GIU connected by CXS).  It will function nominally as an idealized system since no real Ncore RTL outside the GIUs will exist and the CXS interface will be connected without an intermediate UCIe.  However, delay capability may be added on the CXS interface to simulate a physical channel. Although not shown on the diagram, all interfaces will be included and tested in this environment.</p><h3 id="Ncore3.8.0GIUTestplan:-Assumptions.1">Assumptions</h3><ul><li><p>Maestro able to generate a minimal design (2x GIU)</p></li><li><p>Both GIUs have identical configurations</p></li><li><p>Existing DV flow can be leveraged/modified</p></li><li><p>Ncore DV engineers available to help</p></li><li><p>CXS initialization sequence</p></li><li><p>Die-to-die architecture, parameter, and GIU micro-architecture specs are largely complete and stable</p></li><li><p>More CXS license availability (QTY TBD)</p></li></ul><h3 id="Ncore3.8.0GIUTestplan:-Characteristics.1">Characteristics</h3><p>Interfaces:  SMI0-3 TX/RX, CXS TX/RX, APB, Interrupt, Trace, Debug,  Clock/reset, system<br/>Coverage: yes<br/>Stimulus Control: yes<br/>Checking: yes<br/>Amount: Very high</p><h3 id="Ncore3.8.0GIUTestplan:-BlockDiagram.1">Block Diagram</h3><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20250425-190556.png" width="1029" src="https://arterisip.atlassian.net/wiki/download/attachments/1269170178/image-20250425-190556.png?api=v2"></span><p /><h2 id="Ncore3.8.0GIUTestplan:-GIU-CXS-UCIe-CXS-GIUBlockLevel(GIUUCI)">GIU-CXS-UCIe-CXS-GIU Block Level (GIUUCI)</h2><h3 id="Ncore3.8.0GIUTestplan:-Intent.2">Intent</h3><p>This is similar to the above environment but with the inclusion of a third party IP block for the UCIe.  The generic environment is the same as above since the UCIe is in the RTL block.  However, it’s inclusion will require appropriate initialization of the UCIe as well as potentially some monitoring of it’s operation, likely via polling CSRs.  It is the only environment that includes the UCIe IP. </p><h3 id="Ncore3.8.0GIUTestplan:-Assumptions.2">Assumptions</h3><ul><li><p>above plus</p><ul><li><p>UCIe IP integrated by Maestro/RTL team</p></li><li><p>UCIe licenses sufficient (QTY TBD)</p></li><li><p>UCIe initialization sequence</p></li></ul></li></ul><h3 id="Ncore3.8.0GIUTestplan:-Characteristics.2">Characteristics</h3><p>Interfaces:  SMI0-3 TX/RX, CXS TX/RX, APB, Interrupt, Trace, Debug,  Clock/reset, system<br/>Coverage: yes<br/>Stimulus Control: yes<br/>Checking: yes<br/>Amount: very low</p><h3 id="Ncore3.8.0GIUTestplan:-BlockDiagram.2">Block Diagram</h3><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20250425-193434.png" width="1029" src="https://arterisip.atlassian.net/wiki/download/attachments/1269170178/image-20250425-193434.png?api=v2"></span><p /><h2 id="Ncore3.8.0GIUTestplan:-DietoDieSubsystem(D2DSS)">Die to Die Subsystem (D2DSS)</h2><p>** This is a very high level overview.  Details for the subsystem testplan will be found here:  <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1268383925/Ncore+3.8.0+FSYS+Testplan" data-linked-resource-id="1268383925" data-linked-resource-version="6" data-linked-resource-type="page">Ncore 3.8.0 FSYS Testplan:</a> **</p><h3 id="Ncore3.8.0GIUTestplan:-Intent.3">Intent</h3><p>This environment is the smallest “real”, minimal system.  It is similar to the GIU-CXS-GIU environment above but with real Ncore logic instead of SMI agents.  Each Ncore will have a single GIU and the minimal allowed Ncore configuration (e.g. a CAIU and one of each D-unit).  The Ncore instances will be configured identically.</p><h3 id="Ncore3.8.0GIUTestplan:-Assumptions.3">Assumptions</h3><ul><li><p>All Ncore instances in the D2DSS are identical</p></li></ul><h3 id="Ncore3.8.0GIUTestplan:-Characteristics.3">Characteristics</h3><p>Interfaces:  CAIU (CHI, ACE), CXS TX/RX, APB, Interrupt, Trace, Debug,  Clock/reset, system<br/>Coverage: yes<br/>Stimulus Control: yes<br/>Checking: yes<br/>Sim Amount: high</p><h3 id="Ncore3.8.0GIUTestplan:-BlockDiagram.3">Block Diagram</h3><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20250401-211110.png" width="778" src="https://arterisip.atlassian.net/wiki/download/attachments/1269170178/image-20250401-211110.png?api=v2"></span><h2 id="Ncore3.8.0GIUTestplan:-DietoDieFullSystem(D2DFSYS)">Die to Die Full System (D2DFSYS)</h2><p>** This is a very high level overview.  Details for the subsystem testplan will be found here:  <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1268383925/Ncore+3.8.0+FSYS+Testplan" data-linked-resource-id="1268383925" data-linked-resource-version="6" data-linked-resource-type="page">Ncore 3.8.0 FSYS Testplan:</a> **</p><h3 id="Ncore3.8.0GIUTestplan:-Intent.4">Intent</h3><p>This environment is the equivalent of real multi-die designs.  The assumption is that all Ncores on all dies will be identical.  In addition, some designs will allow powering-down some chiplets.  The testplan must take that capability into account</p><h3 id="Ncore3.8.0GIUTestplan:-Assumptions.4">Assumptions</h3><ul><li><p>The Ncore in each chiplet is identical</p></li></ul><h3 id="Ncore3.8.0GIUTestplan:-Characteristics.4">Characteristics</h3><h3 id="Ncore3.8.0GIUTestplan:-BlockDiagram.4">Block Diagram</h3><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20250401-211508.png" width="687" src="https://arterisip.atlassian.net/wiki/download/attachments/1269170178/image-20250401-211508.png?api=v2"></span><p>The D2DFSYS configurations will also be used for Customer TB verification using a subset of tests appropriate for customer use.  See <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1269104643" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1269104643</a> </p><h1 id="Ncore3.8.0GIUTestplan:-TestMatrix">Test Matrix</h1><p>This is the matrix of categories, tests, and where they’ll be used.  Note that the test name is not yet the real test name.  It is meant to be a shortened descriptive name of what is in the description field.</p><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="d1530302-330f-43ab-867b-8d21a774a56b" class="confluenceTable"><colgroup><col style="width: 360.0px;"/><col style="width: 348.0px;"/><col style="width: 348.0px;"/><col style="width: 348.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Category</strong></p></th><th class="confluenceTh"><p><strong>Test</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Environments</strong></p></th></tr><tr><td rowspan="2" class="confluenceTd"><p><strong>Registers</strong></p></td><td class="confluenceTd"><p>basic</p></td><td class="confluenceTd"><p>This test does basic read and write access of all the registers making sure address assignments are valid (aligned), reset values are correct, and field SW access properties (e.g. RO, RW) are implemented properly. This can be done via APB or or through the NCore fabric.  In D2DSS and D2DFSYS it will be important to ensure the registers are accessible across die through real Ncore components (e.g. the “boot processor” may be on a remote die).</p></td><td class="confluenceTd"><p>All</p></td></tr><tr><td class="confluenceTd"><p>full</p></td><td class="confluenceTd"><p>This is an extensive test that ensures that every bit in every register is accessible and properly implements the specified SW and HW access properties.  It will need to use back door accesses to set bits that are HW=W or HW=RW but SW=RO (e.g status bits).  It will also use backdoor access to ensure that bits that are HW=R or HW=RW are software readable if SW=RW or SW=RO.  It will check frontdoor accesses in the same way as the basic register test.</p></td><td class="confluenceTd"><p>GIU<br/>(TBD at higher levels since this will be a long-running test running  and probably not needed)</p></td></tr><tr><td rowspan="3" class="confluenceTd"><p><strong>Traffic/</strong><br/><strong>Connectivity</strong></p></td><td class="confluenceTd"><p>basic</p></td><td class="confluenceTd"><p>This test sends and receives basic random traffic on the SMI (and in the Basic TB the CXS) interfaces.  The traffic will be valid and meant to exercise the interfaces, the VC logic in the GIU, the packet modification logic in the GIU, and the basic routing capabilities of the Die 2 Die system.  It is not exhaustive (not every type of source and destination in every possible chiplet combination for example), doesn’t include error scenarios, doesn’t include significant interactions, back-pressure, etc.</p></td><td class="confluenceTd"><p>All<br/>(Bringup will have only a single SMI and CXS available and is used as a pipecleaner.  Will be dropped when GIU available)</p></td></tr><tr><td class="confluenceTd"><p>TBD</p></td><td class="confluenceTd"><p>thoughts include coherent target in remote chiplet, snoops, credits, backpressure, contention.  This is not intended to exhaustively test the initiator or targets themselves, but all iniator/target pairs across chiplets with reasonable configurations to ensure GIU/CXS isn’t in the way of proper function.  </p></td><td class="confluenceTd"><p>GIU, D2DSS, FSYS<br/>(some in GIUUCI?)</p></td></tr><tr><td class="confluenceTd"><p>Performance</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>FSYS (incl Customer TB)</p></td></tr><tr><td rowspan="3" class="confluenceTd"><p><strong>Other</strong></p></td><td class="confluenceTd"><p>Debug/Trace</p></td><td class="confluenceTd"><p>includes APB</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Clocks/Interrupts</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Resilency</p></td><td class="confluenceTd"><p>includes faults</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.8.0GIUTestplan:-NcoreConfigurations">Ncore Configurations</h1><p>TBD</p><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="496a853f-ca2a-41e8-9c57-92e16d2014a6" class="confluenceTable"><colgroup><col style="width: 360.0px;"/><col style="width: 348.0px;"/><col style="width: 348.0px;"/><col style="width: 348.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Config</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Environment</strong></p></th><th class="confluenceTh"><p><strong>Tests</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2 chiplet</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>4 chiplet</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.8.0GIUTestplan:-Parameters">Parameters</h1><p>This section contains the user-setttable parameters that will be varied during D2D verification. It is not an exhaustive list of all parameters for all units, only those that are relevant for D2D and GIU verification.  Most parameters are either fixed (e.g. VC_descriptor.nVC) or a function of the configuration (e.g. SystemParams.nDmis) and are not shown here.  But we will want to cover enough configurations (above) to “cover” the derived or system-dependent parameters.</p><h2 id="Ncore3.8.0GIUTestplan:-D2DSystemParameters(inGIUMicroarchitecture)">D2D System Parameters (in GIU Microarchitecture)</h2><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="7bcdbc54-5055-4db1-87a2-1b0ac31fcc05" class="confluenceTable"><colgroup><col style="width: 249.0px;"/><col style="width: 231.0px;"/><col style="width: 231.0px;"/><col style="width: 231.0px;"/><col style="width: 231.0px;"/><col style="width: 231.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Parameter</strong></p></th><th class="confluenceTh"><p><strong>Type</strong></p></th><th class="confluenceTh"><p><strong>Allowed</strong></p></th><th class="confluenceTh"><p><strong>Default</strong></p></th><th class="confluenceTh"><p><strong>Verify</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th></tr><tr><td data-highlight-colour="#deebff" colspan="6" class="confluenceTd"><p><strong>SystemParams</strong></p></td></tr><tr><td class="confluenceTd"><p>nRegion</p></td><td class="confluenceTd"><p>User</p></td><td class="confluenceTd"><p>2-24</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2, 15, 24</p></td><td class="confluenceTd"><p>Number of GPR regions (nGPRA)</p></td></tr><tr><td class="confluenceTd"><p>BootInfo</p></td><td class="confluenceTd"><p>User</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CsrInfo</p></td><td class="confluenceTd"><p>User</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.8.0GIUTestplan:-GIUParameters">GIU Parameters</h2><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="cef215d9-b3c2-442e-8168-d49746a319ad" class="confluenceTable"><colgroup><col style="width: 249.0px;"/><col style="width: 231.0px;"/><col style="width: 231.0px;"/><col style="width: 231.0px;"/><col style="width: 231.0px;"/><col style="width: 231.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Parameter</strong></p></th><th class="confluenceTh"><p><strong>Type</strong></p></th><th class="confluenceTh"><p><strong>Allowed</strong></p></th><th class="confluenceTh"><p><strong>Default</strong></p></th><th class="confluenceTh"><p><strong>Verify</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th></tr><tr><td data-highlight-colour="#deebff" colspan="6" class="confluenceTd"><p><strong>VC_descriptor</strong></p></td></tr><tr><td class="confluenceTd"><p>NumberOfCredit</p></td><td class="confluenceTd"><p>User</p></td><td class="confluenceTd"><p>[4,4,4,4] - [31,31,31,31]</p></td><td class="confluenceTd"><p>[15,15,15,15]</p></td><td class="confluenceTd"><p>[4,4,4,4], [8,8,8,8], [25,25,25,25], [31,31,31,31]</p></td><td class="confluenceTd"><p>number of protocol credits for each virtual channel.</p></td></tr></tbody></table></div><h2 id="Ncore3.8.0GIUTestplan:-CXSParameters">CXS Parameters</h2><div class="table-wrap"><table data-table-width="1800" data-layout="align-start" data-local-id="178188b9-3778-4e7d-9bd9-fa5ee5539745" class="confluenceTable"><colgroup><col style="width: 249.0px;"/><col style="width: 231.0px;"/><col style="width: 231.0px;"/><col style="width: 231.0px;"/><col style="width: 231.0px;"/><col style="width: 231.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Parameter</strong></p></th><th class="confluenceTh"><p><strong>Type</strong></p></th><th class="confluenceTh"><p><strong>Allowed</strong></p></th><th class="confluenceTh"><p><strong>Default</strong></p></th><th class="confluenceTh"><p><strong>Verify</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th></tr><tr><td class="confluenceTd"><p>CXSDATAFLITWIDTH</p></td><td class="confluenceTd"><p>User</p></td><td class="confluenceTd"><p>256, 512</p></td><td class="confluenceTd"><p>512</p></td><td class="confluenceTd"><p>256, 512</p></td><td class="confluenceTd"><p>width of the CXS payload</p></td></tr><tr><td class="confluenceTd"><p>CXS_MAX_CREDIT</p></td><td class="confluenceTd"><p>User</p></td><td class="confluenceTd"><p>4-15</p></td><td class="confluenceTd"><p>15</p></td><td class="confluenceTd"><p>4,8,11,15</p></td><td class="confluenceTd"><p>maximum link credits (TX &amp; RX)</p></td></tr><tr><td class="confluenceTd"><p>CXSCHECKTYPE</p></td><td class="confluenceTd"><p>User</p></td><td class="confluenceTd"><p>None, Odd_Byte_Parity</p></td><td class="confluenceTd"><p>None</p></td><td class="confluenceTd"><p>None, Odd_Byte_Parity</p></td><td class="confluenceTd"><p>CXS interface protection</p></td></tr></tbody></table></div><p />