

================================================================
== Vitis HLS Report for 'matrix_mul'
================================================================
* Date:           Thu Nov 28 03:52:37 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrix_mul_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.900 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%P_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %P"   --->   Operation 5 'read' 'P_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N"   --->   Operation 6 'read' 'N_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%M_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %M"   --->   Operation 7 'read' 'M_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C"   --->   Operation 8 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 9 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 10 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%local_B0 = alloca i64 1"   --->   Operation 11 'alloca' 'local_B0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%local_B0_1 = alloca i64 1"   --->   Operation 12 'alloca' 'local_B0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%local_B0_2 = alloca i64 1"   --->   Operation 13 'alloca' 'local_B0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%local_B0_3 = alloca i64 1"   --->   Operation 14 'alloca' 'local_B0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%local_B0_4 = alloca i64 1"   --->   Operation 15 'alloca' 'local_B0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%local_B0_5 = alloca i64 1"   --->   Operation 16 'alloca' 'local_B0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%local_B0_6 = alloca i64 1"   --->   Operation 17 'alloca' 'local_B0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%local_B0_7 = alloca i64 1"   --->   Operation 18 'alloca' 'local_B0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%local_B0_8 = alloca i64 1"   --->   Operation 19 'alloca' 'local_B0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%local_B0_9 = alloca i64 1"   --->   Operation 20 'alloca' 'local_B0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%local_B0_10 = alloca i64 1"   --->   Operation 21 'alloca' 'local_B0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%local_B0_11 = alloca i64 1"   --->   Operation 22 'alloca' 'local_B0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%local_B0_12 = alloca i64 1"   --->   Operation 23 'alloca' 'local_B0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%local_B0_13 = alloca i64 1"   --->   Operation 24 'alloca' 'local_B0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%local_B0_14 = alloca i64 1"   --->   Operation 25 'alloca' 'local_B0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%local_B0_15 = alloca i64 1"   --->   Operation 26 'alloca' 'local_B0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%local_B1 = alloca i64 1"   --->   Operation 27 'alloca' 'local_B1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%local_B1_1 = alloca i64 1"   --->   Operation 28 'alloca' 'local_B1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%local_B1_2 = alloca i64 1"   --->   Operation 29 'alloca' 'local_B1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_B1_3 = alloca i64 1"   --->   Operation 30 'alloca' 'local_B1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_B1_4 = alloca i64 1"   --->   Operation 31 'alloca' 'local_B1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%local_B1_5 = alloca i64 1"   --->   Operation 32 'alloca' 'local_B1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%local_B1_6 = alloca i64 1"   --->   Operation 33 'alloca' 'local_B1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%local_B1_7 = alloca i64 1"   --->   Operation 34 'alloca' 'local_B1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%local_B1_8 = alloca i64 1"   --->   Operation 35 'alloca' 'local_B1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%local_B1_9 = alloca i64 1"   --->   Operation 36 'alloca' 'local_B1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%local_B1_10 = alloca i64 1"   --->   Operation 37 'alloca' 'local_B1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_B1_11 = alloca i64 1"   --->   Operation 38 'alloca' 'local_B1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%local_B1_12 = alloca i64 1"   --->   Operation 39 'alloca' 'local_B1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%local_B1_13 = alloca i64 1"   --->   Operation 40 'alloca' 'local_B1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%local_B1_14 = alloca i64 1"   --->   Operation 41 'alloca' 'local_B1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%local_B1_15 = alloca i64 1"   --->   Operation 42 'alloca' 'local_B1_15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.97>
ST_2 : Operation 43 [1/1] (1.97ns)   --->   "%call_ret = call i253 @Block_entry5165_proc, i32 %N_read, i32 %P_read, i32 %M_read"   --->   Operation 43 'call' 'call_ret' <Predicate = true> <Delay = 1.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%cmp1922_loc_channel = extractvalue i253 %call_ret"   --->   Operation 44 'extractvalue' 'cmp1922_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%N_cast4617_loc_channel = extractvalue i253 %call_ret"   --->   Operation 45 'extractvalue' 'N_cast4617_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 62> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln38_1_loc_channel = extractvalue i253 %call_ret"   --->   Operation 46 'extractvalue' 'sext_ln38_1_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%P_cast4614_loc_channel = extractvalue i253 %call_ret"   --->   Operation 47 'extractvalue' 'P_cast4614_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 37> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%add_ln38_1_loc_channel = extractvalue i253 %call_ret"   --->   Operation 48 'extractvalue' 'add_ln38_1_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln38_1_cast_loc_channel = extractvalue i253 %call_ret"   --->   Operation 49 'extractvalue' 'lshr_ln38_1_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 28> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 50 [2/2] (1.21ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_38_1_proc, i32 %P_read, i28 %lshr_ln38_1_cast_loc_channel, i64 %sext_ln38_1_loc_channel, i1 %cmp1922_loc_channel, i61 %add_ln38_1_loc_channel, i32 %local_B1_14, i32 %local_B1_13, i32 %local_B1_12, i32 %local_B1_11, i32 %local_B1_10, i32 %local_B1_9, i32 %local_B1_8, i32 %local_B1_7, i32 %local_B1_6, i32 %local_B1_5, i32 %local_B1_4, i32 %local_B1_3, i32 %local_B1_2, i32 %local_B1_1, i32 %local_B1, i32 %local_B1_15, i32 %local_B0_14, i32 %local_B0_13, i32 %local_B0_12, i32 %local_B0_11, i32 %local_B0_10, i32 %local_B0_9, i32 %local_B0_8, i32 %local_B0_7, i32 %local_B0_6, i32 %local_B0_5, i32 %local_B0_4, i32 %local_B0_3, i32 %local_B0_2, i32 %local_B0_1, i32 %local_B0, i32 %local_B0_15, i62 %N_cast4617_loc_channel, i64 %A_read, i32 %gmem0, i37 %P_cast4614_loc_channel, i64 %B_read, i32 %gmem1, i64 %C_read, i32 %gmem2"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln36 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [./src/matrix_mul.cpp:36]   --->   Operation 51 'specdataflowpipeline' 'specdataflowpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [./src/matrix_mul.cpp:3]   --->   Operation 52 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 256, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_3, i32 16, i32 16, i32 256, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 256, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_10, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_20, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_0, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_20, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_1, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_20, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_20, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_20, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %P"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_13, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P, void @empty_20, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_38_1_proc, i32 %P_read, i28 %lshr_ln38_1_cast_loc_channel, i64 %sext_ln38_1_loc_channel, i1 %cmp1922_loc_channel, i61 %add_ln38_1_loc_channel, i32 %local_B1_14, i32 %local_B1_13, i32 %local_B1_12, i32 %local_B1_11, i32 %local_B1_10, i32 %local_B1_9, i32 %local_B1_8, i32 %local_B1_7, i32 %local_B1_6, i32 %local_B1_5, i32 %local_B1_4, i32 %local_B1_3, i32 %local_B1_2, i32 %local_B1_1, i32 %local_B1, i32 %local_B1_15, i32 %local_B0_14, i32 %local_B0_13, i32 %local_B0_12, i32 %local_B0_11, i32 %local_B0_10, i32 %local_B0_9, i32 %local_B0_8, i32 %local_B0_7, i32 %local_B0_6, i32 %local_B0_5, i32 %local_B0_4, i32 %local_B0_3, i32 %local_B0_2, i32 %local_B0_1, i32 %local_B0, i32 %local_B0_15, i62 %N_cast4617_loc_channel, i64 %A_read, i32 %gmem0, i37 %P_cast4614_loc_channel, i64 %B_read, i32 %gmem1, i64 %C_read, i32 %gmem2"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln105 = ret" [./src/matrix_mul.cpp:105]   --->   Operation 76 'ret' 'ret_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('P') on port 'P' [34]  (1 ns)

 <State 2>: 1.97ns
The critical path consists of the following:
	'call' operation ('call_ret') to 'Block_entry5165_proc' [72]  (1.97 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'Loop_VITIS_LOOP_38_1_proc' [79]  (1.22 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
