Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  7 10:56:42 2023
| Host         : DESKTOP-CPLDPO1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Autonomous_Car_Top_control_sets_placed.rpt
| Design       : Autonomous_Car_Top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   213 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            5 |
| No           | No                    | Yes                    |             233 |           84 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |              64 |           19 |
| Yes          | No                    | Yes                    |             149 |           61 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------+-----------------------+------------------+----------------+
|            Clock Signal            |               Enable Signal              |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG                     | uart/rx_data_temp_r[5]_i_1_n_0           | reset_p_IBUF          |                1 |              1 |
|  clk_IBUF_BUFG                     | uart/rx_data_temp_r[3]_i_1_n_0           | reset_p_IBUF          |                1 |              1 |
|  clk_IBUF_BUFG                     | uart/rx_data_temp_r[2]_i_1_n_0           | reset_p_IBUF          |                1 |              1 |
|  clk_IBUF_BUFG                     | uart/rx_data_temp_r[4]_i_1_n_0           | reset_p_IBUF          |                1 |              1 |
|  clk_IBUF_BUFG                     | uart/rx_data_temp_r[1]_i_1_n_0           | reset_p_IBUF          |                1 |              1 |
|  clk_IBUF_BUFG                     | uart/rx_data_temp_r[0]_i_1_n_0           | reset_p_IBUF          |                1 |              1 |
|  clk_IBUF_BUFG                     | uart/rx_data_temp_r[6]_i_1_n_0           | reset_p_IBUF          |                1 |              1 |
|  clk_IBUF_BUFG                     | edg/E[0]                                 | reset_p_IBUF          |                1 |              1 |
|  clk_IBUF_BUFG                     | uart/rx_data_r_reg[1]_1[1]               | reset_p_IBUF          |                1 |              1 |
|  clk_IBUF_BUFG                     | uart/rx_data_r_reg[1]_1[0]               | reset_p_IBUF          |                1 |              1 |
|  clk_IBUF_BUFG                     | test_led[0]_i_1_n_0                      | reset_p_IBUF          |                1 |              1 |
|  clk_IBUF_BUFG                     | uart/rx_data_r_reg[2]_1                  | reset_p_IBUF          |                1 |              3 |
|  clk_IBUF_BUFG                     | uart/num                                 | reset_p_IBUF          |                2 |              4 |
|  fnd_cntr/clk_1ms_reg[16]          |                                          | fnd_cntr/ring1/p_0_in |                1 |              4 |
|  clk_IBUF_BUFG                     | ultra_car_M/next_state[3]_i_1__0_n_0     | reset_p_IBUF          |                1 |              4 |
|  clk_IBUF_BUFG                     | ultra_car_R/next_state[3]_i_1__1_n_0     | reset_p_IBUF          |                2 |              4 |
|  clk_IBUF_BUFG                     | uart/auto_mode_reg_reg_1                 | reset_p_IBUF          |                3 |              4 |
|  clk_IBUF_BUFG                     | ultra_car_L/next_state[3]_i_1_n_0        | reset_p_IBUF          |                1 |              4 |
| ~clk_IBUF_BUFG                     | fnd_cntr/ring1/E[0]                      |                       |                2 |              4 |
|  clk_IBUF_BUFG                     | uart/rx_data_r[6]_i_1_n_0                | reset_p_IBUF          |                2 |              7 |
|  clk_IBUF_BUFG                     | adc_cntr/edg_eoc/E[0]                    |                       |                2 |              9 |
|  clk_IBUF_BUFG                     | pwm_right/edg/E[0]                       | reset_p_IBUF          |                5 |             11 |
|  clk_IBUF_BUFG                     | pwm_left/edg/E[0]                        | reset_p_IBUF          |                6 |             11 |
|  clk_IBUF_BUFG                     | pwm_light_high/edg/E[0]                  | reset_p_IBUF          |                5 |             11 |
|  clk_IBUF_BUFG                     | pwm_light_low/edg/E[0]                   | reset_p_IBUF          |                4 |             11 |
|  ultra_car_R/usec_clk/edg/clk_usec |                                          | reset_p_IBUF          |                4 |             12 |
|  ultra_car_M/usec_clk/edg/clk_usec |                                          | reset_p_IBUF          |                5 |             12 |
|  ultra_car_L/usec_clk/edg/clk_usec |                                          | reset_p_IBUF          |                5 |             12 |
|  clk_IBUF_BUFG                     | uart/E[0]                                | reset_p_IBUF          |                3 |             13 |
|  clk_IBUF_BUFG                     | ultra_car_M/edg_echo/E[0]                |                       |                3 |             17 |
|  clk_IBUF_BUFG                     | ultra_car_L/edg_echo/E[0]                |                       |                7 |             17 |
| ~clk_IBUF_BUFG                     | ultra_car_R/usec_clk/edg/cp_in_cur_reg_0 | reset_p_IBUF          |                5 |             17 |
|  clk_IBUF_BUFG                     | ultra_car_R/edg_echo/E[0]                |                       |                5 |             17 |
| ~clk_IBUF_BUFG                     | ultra_car_M/usec_clk/edg/cp_in_cur_reg_0 | reset_p_IBUF          |                5 |             17 |
| ~clk_IBUF_BUFG                     | ultra_car_L/usec_clk/edg/cp_in_cur_reg_0 | reset_p_IBUF          |                5 |             17 |
|  clk_IBUF_BUFG                     |                                          |                       |                5 |             17 |
| ~clk_IBUF_BUFG                     |                                          | reset_p_IBUF          |               15 |             28 |
|  clk_IBUF_BUFG                     |                                          | reset_p_IBUF          |               55 |            169 |
+------------------------------------+------------------------------------------+-----------------------+------------------+----------------+


