<stg><name>funcD</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecOut, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
entry:1 %br_ln69 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
for.inc.split:0 %i1 = phi i7 0, void %entry, i7 %i, void %for.inc.split, i7 0, void %for.end

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:2 %zext_ln69 = zext i7 %i1

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %in1_addr = getelementptr i8 %in1, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="in1_addr"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:6 %in1_load = load i7 %in1_addr

]]></Node>
<StgValue><ssdm name="in1_load"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %in2_addr = getelementptr i7 %in2, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="in2_addr"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7">
<![CDATA[
for.inc.split:8 %in2_load = load i7 %in2_addr

]]></Node>
<StgValue><ssdm name="in2_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:13 %or_ln69 = or i7 %i1, i7 1

]]></Node>
<StgValue><ssdm name="or_ln69"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:14 %zext_ln73 = zext i7 %or_ln69

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %in1_addr_1 = getelementptr i8 %in1, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="in1_addr_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:16 %in1_load_1 = load i7 %in1_addr_1

]]></Node>
<StgValue><ssdm name="in1_load_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %in2_addr_1 = getelementptr i7 %in2, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="in2_addr_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7">
<![CDATA[
for.inc.split:18 %in2_load_1 = load i7 %in2_addr_1

]]></Node>
<StgValue><ssdm name="in2_load_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:23 %i = add i7 %i1, i7 2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:24 %icmp_ln69 = icmp_ult  i7 %i, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:25 %br_ln69 = br i1 %icmp_ln69, void %for.end, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
for.end:1 %br_ln75 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:3 %specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln71"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:6 %in1_load = load i7 %in1_addr

]]></Node>
<StgValue><ssdm name="in1_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7">
<![CDATA[
for.inc.split:8 %in2_load = load i7 %in2_addr

]]></Node>
<StgValue><ssdm name="in2_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc.split:9 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %in2_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:10 %add_ln73 = add i8 %in1_load, i8 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %vecOut_addr = getelementptr i8 %vecOut, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="vecOut_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split:12 %store_ln73 = store i8 %add_ln73, i7 %vecOut_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:16 %in1_load_1 = load i7 %in1_addr_1

]]></Node>
<StgValue><ssdm name="in1_load_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7">
<![CDATA[
for.inc.split:18 %in2_load_1 = load i7 %in2_addr_1

]]></Node>
<StgValue><ssdm name="in2_load_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc.split:19 %shl_ln73_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %in2_load_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln73_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:20 %add_ln73_1 = add i8 %in1_load_1, i8 %shl_ln73_1

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %vecOut_addr_1 = getelementptr i8 %vecOut, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="vecOut_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split:22 %store_ln73 = store i8 %add_ln73_1, i7 %vecOut_addr_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.end:0 %return_ln75 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln75"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
