C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:2390:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:2390:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:2404:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:2404:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:2418:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:2418:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:4386:7: warning: Added loop label VITIS_LOOP_1248_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1248_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:4386:7: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13309:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13310:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13311:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K2 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13312:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K3 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13313:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K4 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13343:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K0 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13344:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K1 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13345:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K2 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13346:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K3 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13347:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K4 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13348:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K0 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13349:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K1 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13350:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K2 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13351:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K3 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13352:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K4 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13402:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                      ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13403:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                      ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13404:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K2 type=ROM_1P impl=LUTRAM
                                                                      ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13431:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K0 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13432:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K1 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13433:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K2 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13434:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K0 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13435:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K1 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13436:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K2 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13472:73: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=first_order_fixed_16::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                        ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13473:73: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=first_order_fixed_16::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                        ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13747:5: warning: Added loop label VITIS_LOOP_61_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_61_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13747:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13793:5: warning: Added loop label VITIS_LOOP_117_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_117_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13793:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13956:9: warning: Added loop label VITIS_LOOP_289_1:   [xilinx-label-all-loops]
        for(int i=0;i<W-1;i++){
        ^~~
        VITIS_LOOP_289_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:13956:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14108:9: warning: Added loop label VITIS_LOOP_449_1:   [xilinx-label-all-loops]
        for(int i=0;i<W-1;i++){
        ^~~
        VITIS_LOOP_449_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14108:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14288:5: warning: Added loop label VITIS_LOOP_629_1:   [xilinx-label-all-loops]
    for(int i=0;i<W+1;i++){
    ^~~
    VITIS_LOOP_629_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14288:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14292:5: warning: Added loop label VITIS_LOOP_633_2:   [xilinx-label-all-loops]
    for(int i=0;i<W+1;i++){
    ^~~
    VITIS_LOOP_633_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14292:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14402:5: warning: Added loop label VITIS_LOOP_743_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_743_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14402:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14492:7: warning: Added loop label VITIS_LOOP_840_1:   [xilinx-label-all-loops]
      for(int i=0;i<W-1;i++){
      ^~~
      VITIS_LOOP_840_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14492:7: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14511:7: warning: Added loop label VITIS_LOOP_859_2:   [xilinx-label-all-loops]
      for(int i=0;i<W-1;i++){
      ^~~
      VITIS_LOOP_859_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14511:7: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14801:5: warning: Added loop label VITIS_LOOP_1173_1:   [xilinx-label-all-loops]
    for(int i=0; i<Nmax; i++) {
    ^~~
    VITIS_LOOP_1173_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14801:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14884:5: warning: Added loop label VITIS_LOOP_1256_1:   [xilinx-label-all-loops]
    for(int i=0; i<Nmax; i++) {
    ^~~
    VITIS_LOOP_1256_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:14884:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15290:13: warning: Added loop label VITIS_LOOP_68_1:   [xilinx-label-all-loops]
            for (int j = 3; j >= I_+1; j--) {
            ^~~
            VITIS_LOOP_68_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15290:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15296:17: warning: Added loop label VITIS_LOOP_74_2:   [xilinx-label-all-loops]
                for (int j = 3; j >= I_+1; j--){
                ^~~
                VITIS_LOOP_74_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15296:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15300:17: warning: Added loop label VITIS_LOOP_78_3:   [xilinx-label-all-loops]
                for (int j = I_; j >= 0; j--){
                ^~~
                VITIS_LOOP_78_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15300:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15347:13: warning: Added loop label VITIS_LOOP_145_4:   [xilinx-label-all-loops]
            for (int j = 9; j >= I_+4; j--) {
            ^~~
            VITIS_LOOP_145_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15347:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15353:17: warning: Added loop label VITIS_LOOP_151_5:   [xilinx-label-all-loops]
                for (int j = 9; j >= I_+4; j--){
                ^~~
                VITIS_LOOP_151_5: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15353:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15357:17: warning: Added loop label VITIS_LOOP_155_6:   [xilinx-label-all-loops]
                for (int j = I_+3; j >= 0; j--){
                ^~~
                VITIS_LOOP_155_6: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15357:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15372:9: warning: Added loop label VITIS_LOOP_170_7:   [xilinx-label-all-loops]
        for (int j = 14; j < 22; j++){
        ^~~
        VITIS_LOOP_170_7: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15372:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15380:17: warning: Added loop label VITIS_LOOP_178_8:   [xilinx-label-all-loops]
                for (int j = 0; j < 22; j++){
                ^~~
                VITIS_LOOP_178_8: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15380:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15445:13: warning: Added loop label VITIS_LOOP_243_9:   [xilinx-label-all-loops]
            for (int j = 21; j >= I_+10; j--) {
            ^~~
            VITIS_LOOP_243_9: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15445:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15451:17: warning: Added loop label VITIS_LOOP_249_10:   [xilinx-label-all-loops]
                for (int j = 21; j >= I_+10; j--) {
                ^~~
                VITIS_LOOP_249_10: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15451:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15455:17: warning: Added loop label VITIS_LOOP_253_11:   [xilinx-label-all-loops]
                for (int j = I_+9; j >= 0; j--) {
                ^~~
                VITIS_LOOP_253_11: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15455:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15470:9: warning: Added loop label VITIS_LOOP_268_12:   [xilinx-label-all-loops]
        for (int j = 27; j < 46; j++){
        ^~~
        VITIS_LOOP_268_12: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15470:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15478:17: warning: Added loop label VITIS_LOOP_276_13:   [xilinx-label-all-loops]
                for (int j = 0; j < 46; j++) {
                ^~~
                VITIS_LOOP_276_13: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15478:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15707:13: warning: Added loop label VITIS_LOOP_505_14:   [xilinx-label-all-loops]
            for (int j = 45; j >= I_+22; j--) {
            ^~~
            VITIS_LOOP_505_14: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15707:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15713:17: warning: Added loop label VITIS_LOOP_511_15:   [xilinx-label-all-loops]
                for (int j = 45; j >= I_+22; j--){
                ^~~
                VITIS_LOOP_511_15: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15713:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15717:17: warning: Added loop label VITIS_LOOP_515_16:   [xilinx-label-all-loops]
                for (int j = I_+21; j >= 0; j--) {
                ^~~
                VITIS_LOOP_515_16: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15717:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15727:9: warning: Added loop label VITIS_LOOP_525_17:   [xilinx-label-all-loops]
        for (int j = 32-F_; j < 32+I_; j++){
        ^~~
        VITIS_LOOP_525_17: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15727:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15731:9: warning: Added loop label VITIS_LOOP_529_18:   [xilinx-label-all-loops]
        for (int j = 32+I_; j <= 64; j++){
        ^~~
        VITIS_LOOP_529_18: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15731:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15741:9: warning: Added loop label VITIS_LOOP_539_19:   [xilinx-label-all-loops]
        for (int j = 37; j < 64; j++) {
        ^~~
        VITIS_LOOP_539_19: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15741:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15749:17: warning: Added loop label VITIS_LOOP_547_20:   [xilinx-label-all-loops]
                for (int j = 0; j < 64; j++){
                ^~~
                VITIS_LOOP_547_20: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:15749:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16110:13: warning: Added loop label VITIS_LOOP_908_21:   [xilinx-label-all-loops]
            for (int j = 63; j >= I_+31; j--) {
            ^~~
            VITIS_LOOP_908_21: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16110:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16116:17: warning: Added loop label VITIS_LOOP_914_22:   [xilinx-label-all-loops]
                for (int j = 63; j >= I_+31; j--) {
                ^~~
                VITIS_LOOP_914_22: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16116:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16120:17: warning: Added loop label VITIS_LOOP_918_23:   [xilinx-label-all-loops]
                for (int j = I_+30; j >= 0; j--) {
                ^~~
                VITIS_LOOP_918_23: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16120:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16236:13: warning: Added loop label VITIS_LOOP_1034_1:   [xilinx-label-all-loops]
            for (int j = 4; j >= I_+1; j--) {
            ^~~
            VITIS_LOOP_1034_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16236:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16242:17: warning: Added loop label VITIS_LOOP_1040_2:   [xilinx-label-all-loops]
                for (int j = 4; j >= I_+1; j--) {
                ^~~
                VITIS_LOOP_1040_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16242:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16246:17: warning: Added loop label VITIS_LOOP_1044_3:   [xilinx-label-all-loops]
                for (int j = I_; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1044_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16246:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16333:13: warning: Added loop label VITIS_LOOP_1131_4:   [xilinx-label-all-loops]
            for (int j = 10; j >= I_+4; j--) {
            ^~~
            VITIS_LOOP_1131_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16333:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16339:17: warning: Added loop label VITIS_LOOP_1137_5:   [xilinx-label-all-loops]
                for (int j = 10; j >= I_+4; j--) {
                ^~~
                VITIS_LOOP_1137_5: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16339:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16343:17: warning: Added loop label VITIS_LOOP_1141_6:   [xilinx-label-all-loops]
                for (int j = I_+3; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1141_6: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16343:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16362:9: warning: Added loop label VITIS_LOOP_1160_7:   [xilinx-label-all-loops]
        for (int j = wf+3; j < w-1; j++) {
        ^~~
        VITIS_LOOP_1160_7: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16362:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16369:17: warning: Added loop label VITIS_LOOP_1167_8:   [xilinx-label-all-loops]
                for (int j = 0; j < 22; j++) {
                ^~~
                VITIS_LOOP_1167_8: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16369:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16485:13: warning: Added loop label VITIS_LOOP_1283_9:   [xilinx-label-all-loops]
            for (int j = 22; j >= I_+10; j--) {
            ^~~
            VITIS_LOOP_1283_9: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16485:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16491:17: warning: Added loop label VITIS_LOOP_1289_10:   [xilinx-label-all-loops]
                for (int j = 22; j >= I_+10; j--){
                ^~~
                VITIS_LOOP_1289_10: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16491:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16495:17: warning: Added loop label VITIS_LOOP_1293_11:   [xilinx-label-all-loops]
                for (int j = I_+9; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1293_11: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16495:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16515:9: warning: Added loop label VITIS_LOOP_1313_12:   [xilinx-label-all-loops]
        for (int j = wf+4; j < w-1; j++){
        ^~~
        VITIS_LOOP_1313_12: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16515:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16522:17: warning: Added loop label VITIS_LOOP_1320_13:   [xilinx-label-all-loops]
                for (int j = 0; j < 46; j++) {
                ^~~
                VITIS_LOOP_1320_13: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16522:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16784:13: warning: Added loop label VITIS_LOOP_1582_14:   [xilinx-label-all-loops]
            for (int j = 46; j >= I_+22; j--) {
            ^~~
            VITIS_LOOP_1582_14: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16784:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16790:17: warning: Added loop label VITIS_LOOP_1588_15:   [xilinx-label-all-loops]
                for (int j = 46; j >= I_+22; j--) {
                ^~~
                VITIS_LOOP_1588_15: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16790:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16794:17: warning: Added loop label VITIS_LOOP_1592_16:   [xilinx-label-all-loops]
                for (int j = I_+21; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1592_16: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16794:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16818:9: warning: Added loop label VITIS_LOOP_1616_17:   [xilinx-label-all-loops]
        for (int j = wf+5; j < w-1; j++){
        ^~~
        VITIS_LOOP_1616_17: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16818:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16825:17: warning: Added loop label VITIS_LOOP_1623_18:   [xilinx-label-all-loops]
                for (int j = 0; j < 64; j++) {
                ^~~
                VITIS_LOOP_1623_18: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:16825:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17255:13: warning: Added loop label VITIS_LOOP_2053_19:   [xilinx-label-all-loops]
            for (int j = 64; j >= I_+31; j--) {
            ^~~
            VITIS_LOOP_2053_19: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17255:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17261:17: warning: Added loop label VITIS_LOOP_2059_20:   [xilinx-label-all-loops]
                for (int j = 64; j >= I_+31; j--) {
                ^~~
                VITIS_LOOP_2059_20: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17261:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17265:17: warning: Added loop label VITIS_LOOP_2063_21:   [xilinx-label-all-loops]
                for (int j = I_+30; j >= 0; j--) {
                ^~~
                VITIS_LOOP_2063_21: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17265:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17394:13: warning: Added loop label VITIS_LOOP_2192_1:   [xilinx-label-all-loops]
            for(int j=3; j>=I+1; j--) {
            ^~~
            VITIS_LOOP_2192_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17394:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17401:17: warning: Added loop label VITIS_LOOP_2199_2:   [xilinx-label-all-loops]
                for(int j=3; j>=I+1; j--) {
                ^~~
                VITIS_LOOP_2199_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17401:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17405:17: warning: Added loop label VITIS_LOOP_2203_3:   [xilinx-label-all-loops]
                for(int j=I; j>=0; j--) {
                ^~~
                VITIS_LOOP_2203_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17405:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17452:13: warning: Added loop label VITIS_LOOP_2250_4:   [xilinx-label-all-loops]
            for(int j=7; j>=3+I; j--) {
            ^~~
            VITIS_LOOP_2250_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17452:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17459:17: warning: Added loop label VITIS_LOOP_2257_5:   [xilinx-label-all-loops]
                for(int j=7; j>=3+I; j--) {
                ^~~
                VITIS_LOOP_2257_5: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17459:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17463:17: warning: Added loop label VITIS_LOOP_2261_6:   [xilinx-label-all-loops]
                for(int j=I+2; j>=0; j--) {
                ^~~
                VITIS_LOOP_2261_6: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17463:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17481:9: warning: Added loop label VITIS_LOOP_2279_7:   [xilinx-label-all-loops]
        for(int j=11; j<16; j++) {
        ^~~
        VITIS_LOOP_2279_7: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17481:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17536:13: warning: Added loop label VITIS_LOOP_2334_8:   [xilinx-label-all-loops]
            for(int j=15; j>=7+I; j--) {
            ^~~
            VITIS_LOOP_2334_8: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17536:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17543:17: warning: Added loop label VITIS_LOOP_2341_9:   [xilinx-label-all-loops]
                for(int j=15; j>=7+I; j--) {
                ^~~
                VITIS_LOOP_2341_9: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17543:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17547:17: warning: Added loop label VITIS_LOOP_2345_10:   [xilinx-label-all-loops]
                for(int j=6+I; j>=0; j--) {
                ^~~
                VITIS_LOOP_2345_10: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17547:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17565:9: warning: Added loop label VITIS_LOOP_2363_11:   [xilinx-label-all-loops]
        for(int j=20; j<32; j++) {
        ^~~
        VITIS_LOOP_2363_11: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17565:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17654:13: warning: Added loop label VITIS_LOOP_2452_12:   [xilinx-label-all-loops]
            for(int j=31; j>=I+15; j--) {
            ^~~
            VITIS_LOOP_2452_12: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17654:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17661:17: warning: Added loop label VITIS_LOOP_2459_13:   [xilinx-label-all-loops]
                for(int j=31; j>=I+15; j--) {
                ^~~
                VITIS_LOOP_2459_13: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17661:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17665:17: warning: Added loop label VITIS_LOOP_2463_14:   [xilinx-label-all-loops]
                for(int j=I+14; j>=0; j--) {
                ^~~
                VITIS_LOOP_2463_14: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17665:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17675:9: warning: Added loop label VITIS_LOOP_2473_15:   [xilinx-label-all-loops]
        for(int j=32-F; j<32+I; j++) {
        ^~~
        VITIS_LOOP_2473_15: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17675:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17679:9: warning: Added loop label VITIS_LOOP_2477_16:   [xilinx-label-all-loops]
        for(int j=32+I; j<=64; j++) {
        ^~~
        VITIS_LOOP_2477_16: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17679:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17690:9: warning: Added loop label VITIS_LOOP_2488_17:   [xilinx-label-all-loops]
        for(int j=37; j<64; j++) {
        ^~~
        VITIS_LOOP_2488_17: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17690:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17698:17: warning: Added loop label VITIS_LOOP_2496_18:   [xilinx-label-all-loops]
                for(int j=0; j<64; j++) {
                ^~~
                VITIS_LOOP_2496_18: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:17698:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18023:13: warning: Added loop label VITIS_LOOP_2821_19:   [xilinx-label-all-loops]
            for(int j=63; j>=I+31; j--) {
            ^~~
            VITIS_LOOP_2821_19: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18023:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18030:17: warning: Added loop label VITIS_LOOP_2828_20:   [xilinx-label-all-loops]
                for(int j=63; j>=I+31; j--) {
                ^~~
                VITIS_LOOP_2828_20: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18030:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18034:17: warning: Added loop label VITIS_LOOP_2832_21:   [xilinx-label-all-loops]
                for(int j=I+30; j>=0; j--) {
                ^~~
                VITIS_LOOP_2832_21: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18034:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18122:4: warning: Added loop label VITIS_LOOP_2920_1:   [xilinx-label-all-loops]
   for(int j = 5; j>=I_+2; j--) {
   ^~~
   VITIS_LOOP_2920_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18122:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18129:5: warning: Added loop label VITIS_LOOP_2927_2:   [xilinx-label-all-loops]
    for(int j = 5; j>=I_+2; j--) {
    ^~~
    VITIS_LOOP_2927_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18129:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18133:5: warning: Added loop label VITIS_LOOP_2931_3:   [xilinx-label-all-loops]
    for(int j = I_+1; j>=0; j--) {
    ^~~
    VITIS_LOOP_2931_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18133:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18148:3: warning: Added loop label VITIS_LOOP_2946_4:   [xilinx-label-all-loops]
  for(int j = 11; j >=7; j--) {
  ^~~
  VITIS_LOOP_2946_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18148:3: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18180:4: warning: Added loop label VITIS_LOOP_2978_5:   [xilinx-label-all-loops]
   for(int j = 11; j >= I_+5; j--) {
   ^~~
   VITIS_LOOP_2978_5: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18180:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18187:5: warning: Added loop label VITIS_LOOP_2985_6:   [xilinx-label-all-loops]
    for(int j = 11; j>= I_+5; j--) {
    ^~~
    VITIS_LOOP_2985_6: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18187:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18191:5: warning: Added loop label VITIS_LOOP_2989_7:   [xilinx-label-all-loops]
    for(int j = I_+4; j>=0; j--) {
    ^~~
    VITIS_LOOP_2989_7: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18191:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18206:3: warning: Added loop label VITIS_LOOP_3004_8:   [xilinx-label-all-loops]
  for(int j = 25; j>=15; j--) {
  ^~~
  VITIS_LOOP_3004_8: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18206:3: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18256:4: warning: Added loop label VITIS_LOOP_3054_9:   [xilinx-label-all-loops]
   for(int j = 25; j>= I_+12; j--) {
   ^~~
   VITIS_LOOP_3054_9: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18256:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18263:5: warning: Added loop label VITIS_LOOP_3061_10:   [xilinx-label-all-loops]
    for(int j = 25; j>=I_+12; j--) {
    ^~~
    VITIS_LOOP_3061_10: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18263:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18267:5: warning: Added loop label VITIS_LOOP_3065_11:   [xilinx-label-all-loops]
    for(int j = I_+11; j>=0; j--) {
    ^~~
    VITIS_LOOP_3065_11: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18267:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18282:3: warning: Added loop label VITIS_LOOP_3080_12:   [xilinx-label-all-loops]
  for(int j = 51; j >= 29; j--) {
  ^~~
  VITIS_LOOP_3080_12: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18282:3: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18419:4: warning: Added loop label VITIS_LOOP_3217_13:   [xilinx-label-all-loops]
   for(int j = 51; j >= 25 + I_; j--) {
   ^~~
   VITIS_LOOP_3217_13: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18419:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18426:5: warning: Added loop label VITIS_LOOP_3224_14:   [xilinx-label-all-loops]
    for(int j = 51; j>=25 + I_; j--) {
    ^~~
    VITIS_LOOP_3224_14: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18426:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18430:5: warning: Added loop label VITIS_LOOP_3228_15:   [xilinx-label-all-loops]
    for(int j = 24 + I_; j >= 0; j--) {
    ^~~
    VITIS_LOOP_3228_15: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18430:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18445:3: warning: Added loop label VITIS_LOOP_3243_16:   [xilinx-label-all-loops]
  for(int j = 63; j >= 36; j--) {
  ^~~
  VITIS_LOOP_3243_16: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18445:3: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18605:4: warning: Added loop label VITIS_LOOP_3403_17:   [xilinx-label-all-loops]
   for(int j = 63; j >= 31 + I_; j--) {
   ^~~
   VITIS_LOOP_3403_17: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18605:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18612:5: warning: Added loop label VITIS_LOOP_3410_18:   [xilinx-label-all-loops]
    for(int j = 63; j >= 31 + I_; j--) {
    ^~~
    VITIS_LOOP_3410_18: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18612:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18616:5: warning: Added loop label VITIS_LOOP_3414_19:   [xilinx-label-all-loops]
    for(int j = 30 + I_; j >= 0; j--) {
    ^~~
    VITIS_LOOP_3414_19: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:18616:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:19331:13: warning: Added loop label VITIS_LOOP_703_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_703_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:19331:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:19549:13: warning: Added loop label VITIS_LOOP_921_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_921_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:19549:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:19966:13: warning: Added loop label VITIS_LOOP_1345_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_1345_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:19966:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:20289:9: warning: Added loop label VITIS_LOOP_243_1:   [xilinx-label-all-loops]
        for ( int pos = msbr-1; pos >= 0; pos-- ) {
        ^~~
        VITIS_LOOP_243_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:20289:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:20317:9: warning: Added loop label VITIS_LOOP_271_2:   [xilinx-label-all-loops]
        for ( int pos = -1; pos >= -F_-1; pos-- ) {
        ^~~
        VITIS_LOOP_271_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:20317:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21021:13: warning: Added loop label VITIS_LOOP_48_1:   [xilinx-label-all-loops]
            for (int j = 0; j < W_-1; j++){
            ^~~
            VITIS_LOOP_48_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21021:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21074:5: warning: Added loop label VITIS_LOOP_109_2:   [xilinx-label-all-loops]
    for (int j = F_l+F_+I_m-1; j < F_l+W_+5; j++){
    ^~~
    VITIS_LOOP_109_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21074:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21088:13: warning: Added loop label VITIS_LOOP_123_3:   [xilinx-label-all-loops]
            for (int j = WO_m-1; j >= W_-1; j--) {
            ^~~
            VITIS_LOOP_123_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21088:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21118:13: warning: Added loop label VITIS_LOOP_153_4:   [xilinx-label-all-loops]
            for (int j = W_-2; j >= 0; j--){
            ^~~
            VITIS_LOOP_153_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21118:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21203:12: warning: Added loop label VITIS_LOOP_281_1:   [xilinx-label-all-loops]
           for(int i = wf_log+we_log-2; i > WI_e - 2; --i) {
           ^~~
           VITIS_LOOP_281_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21203:12: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21223:16: warning: Added loop label VITIS_LOOP_301_2:   [xilinx-label-all-loops]
               for (int j = WO_e-1; j >= W_-1; j--) {
               ^~~
               VITIS_LOOP_301_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21223:16: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21237:20: warning: Added loop label VITIS_LOOP_315_3:   [xilinx-label-all-loops]
                   for(int i = 0; i < W_-1; ++i) {
                   ^~~
                   VITIS_LOOP_315_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21237:20: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21330:12: warning: Added loop label VITIS_LOOP_433_1:   [xilinx-label-all-loops]
           for (int j =WO_d-1; j >= W_-1; j--) {
           ^~~
           VITIS_LOOP_433_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21330:12: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21344:15: warning: Added loop label VITIS_LOOP_447_2:   [xilinx-label-all-loops]
              for(int i = 0; i < W_-1; ++i) {
              ^~~
              VITIS_LOOP_447_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21344:15: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21464:13: warning: Added loop label VITIS_LOOP_33_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_33_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21464:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21588:13: warning: Added loop label VITIS_LOOP_183_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_183_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21588:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21643:13: warning: Added loop label VITIS_LOOP_248_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_248_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21643:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21910:5: warning: Added loop label VITIS_LOOP_44_1:   [xilinx-label-all-loops]
    for(int l = loop_nm; l > 0; --l){
    ^~~
    VITIS_LOOP_44_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:21910:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22161:2: warning: Added loop label VITIS_LOOP_16_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_16_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22161:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22172:2: warning: Added loop label VITIS_LOOP_27_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_27_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22172:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22183:2: warning: Added loop label VITIS_LOOP_38_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_38_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22183:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22194:2: warning: Added loop label VITIS_LOOP_49_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_49_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22194:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22205:2: warning: Added loop label VITIS_LOOP_60_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_60_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22205:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22216:2: warning: Added loop label VITIS_LOOP_71_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_71_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22216:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22227:2: warning: Added loop label VITIS_LOOP_82_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_82_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22227:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22238:2: warning: Added loop label VITIS_LOOP_93_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_93_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:22238:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:24597:12: warning: Added loop label VITIS_LOOP_26_1:   [xilinx-label-all-loops]
           for(int i = 0; i < W_-1; ++i) {
           ^~~
           VITIS_LOOP_26_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:24597:12: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:24661:7: warning: Added loop label VITIS_LOOP_40_1:   [xilinx-label-all-loops]
      for(int pos = msbr - 1 ; pos >= -F-1; pos--) {
      ^~~
      VITIS_LOOP_40_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:24661:7: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:24778:9: warning: Added loop label VITIS_LOOP_49_1:   [xilinx-label-all-loops]
        for(int pos = msbr - 1; pos >= 0; pos--) {
        ^~~
        VITIS_LOOP_49_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:24778:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:24803:5: warning: Added loop label VITIS_LOOP_81_2:   [xilinx-label-all-loops]
    for(int pos = -1; pos >= -F-1; pos--) {
    ^~~
    VITIS_LOOP_81_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:24803:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:24873:8: warning: Added loop label VITIS_LOOP_169_3:   [xilinx-label-all-loops]
       for(int i = 0; i < W - 1; ++i) {
       ^~~
       VITIS_LOOP_169_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:24873:8: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27115:2: warning: Added loop label VITIS_LOOP_13_1:   [xilinx-label-all-loops]
 for (int i = 0; i < size; i += 16) {
 ^~~
 VITIS_LOOP_13_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27115:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27117:2: warning: Added loop label VITIS_LOOP_15_2:   [xilinx-label-all-loops]
 for (int j = 0; j < 16 && (i + j < size); j++) {
 ^~~
 VITIS_LOOP_15_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27117:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27127:5: warning: Added loop label VITIS_LOOP_25_1:   [xilinx-label-all-loops]
    for (int c = 0; c < col; c++) {
    ^~~
    VITIS_LOOP_25_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27127:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27128:9: warning: Added loop label VITIS_LOOP_26_2:   [xilinx-label-all-loops]
        for (int r = 0; r < row; r += burst_size) {
        ^~~
        VITIS_LOOP_26_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27128:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27130:2: warning: Added loop label VITIS_LOOP_28_3:   [xilinx-label-all-loops]
 for (int br = 0; br < burst_size; br++) {
 ^~~
 VITIS_LOOP_28_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27130:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27147:50: error: Invalid Directive: for current device, ram_2p + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=vec_local type=ram_2p impl=bram
                                                 ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27150:2: warning: Added loop label VITIS_LOOP_48_1:   [xilinx-label-all-loops]
 for (int i = 0; i < vec_size; i++) {
 ^~~
 VITIS_LOOP_48_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27150:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27155:5: warning: Added loop label VITIS_LOOP_53_2:   [xilinx-label-all-loops]
    for (int out_idx = 0; out_idx < out_size; out_idx++) {
    ^~~
    VITIS_LOOP_53_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27155:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27159:2: warning: Added loop label VITIS_LOOP_57_3:   [xilinx-label-all-loops]
 for (int u = 0; u < 16; u++) {
 ^~~
 VITIS_LOOP_57_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27159:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27164:9: warning: Added loop label VITIS_LOOP_62_4:   [xilinx-label-all-loops]
        for (int i = 0; i < vec_size; i += 16) {
        ^~~
        VITIS_LOOP_62_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27164:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27166:2: warning: Added loop label VITIS_LOOP_64_5:   [xilinx-label-all-loops]
 for (int u = 0; u < 16; u++) {
 ^~~
 VITIS_LOOP_64_5: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27166:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27176:9: warning: Added loop label VITIS_LOOP_74_6:   [xilinx-label-all-loops]
        for (int u = 0; u < 16; u++) {
        ^~~
        VITIS_LOOP_74_6: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27176:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27191:46: error: Invalid Directive: for current device, ram_2p + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=i_vec type=ram_2p impl=bram
                                             ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27192:46: error: Invalid Directive: for current device, ram_2p + bram is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=o_vec type=ram_2p impl=bram
                                             ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27214:5: warning: Added loop label VITIS_LOOP_112_1:   [xilinx-label-all-loops]
    for (int i = 0; i < 768; i++) {
    ^~~
    VITIS_LOOP_112_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_MatMul.pp.0.cpp:27214:5: note: FIX-IT applied suggested code changes
