Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 09 16:54:48 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1183 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.192     -299.224                    371                 8336        0.052        0.000                      0                 8336        3.000        0.000                       0                  1880  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga_0              {0.000 5.000}        10.000          100.000         
clock                   {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_25M_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0_1  {0.000 20.833}       41.667          24.000          
  clk_out4_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
fpga_clk                {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_25M_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0    {0.000 20.833}       41.667          24.000          
  clk_out4_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                    4.201        0.000                      0                 1423        0.052        0.000                      0                 1423        4.020        0.000                       0                   690  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0_1       -7.191     -293.286                    361                 4923        0.160        0.000                      0                 4923        3.750        0.000                       0                   972  
  clk_25M_clk_wiz_0_1        18.231        0.000                      0                 1147        0.221        0.000                      0                 1147       19.500        0.000                       0                   116  
  clk_out3_clk_wiz_0_1       39.496        0.000                      0                   10        0.169        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_out4_clk_wiz_0_1      178.541        0.000                      0                  790        0.248        0.000                      0                  790       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
fpga_clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0         -7.192     -293.670                    362                 4923        0.160        0.000                      0                 4923        3.750        0.000                       0                   972  
  clk_25M_clk_wiz_0          18.228        0.000                      0                 1147        0.221        0.000                      0                 1147       19.500        0.000                       0                   116  
  clk_out3_clk_wiz_0         39.493        0.000                      0                   10        0.169        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_out4_clk_wiz_0        178.537        0.000                      0                  790        0.248        0.000                      0                  790       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100M_clk_wiz_0_1  clk_fpga_0                  4.995        0.000                      0                    1        1.006        0.000                      0                    1  
clk_100M_clk_wiz_0    clk_fpga_0                  4.994        0.000                      0                    1        1.005        0.000                      0                    1  
clk_fpga_0            clk_100M_clk_wiz_0_1       -1.261       -5.550                      9                   61        1.762        0.000                      0                   61  
clk_out4_clk_wiz_0_1  clk_100M_clk_wiz_0_1        2.192        0.000                      0                   33        0.515        0.000                      0                   33  
clk_100M_clk_wiz_0    clk_100M_clk_wiz_0_1       -7.192     -293.670                    362                 4923        0.076        0.000                      0                 4923  
clk_out4_clk_wiz_0    clk_100M_clk_wiz_0_1        2.188        0.000                      0                   33        0.511        0.000                      0                   33  
clk_25M_clk_wiz_0     clk_25M_clk_wiz_0_1        18.228        0.000                      0                 1147        0.115        0.000                      0                 1147  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       39.493        0.000                      0                   10        0.062        0.000                      0                   10  
clk_100M_clk_wiz_0_1  clk_out4_clk_wiz_0_1        5.735        0.000                      0                    3        0.630        0.000                      0                    3  
clk_100M_clk_wiz_0    clk_out4_clk_wiz_0_1        5.735        0.000                      0                    3        0.630        0.000                      0                    3  
clk_out4_clk_wiz_0    clk_out4_clk_wiz_0_1      178.537        0.000                      0                  790        0.106        0.000                      0                  790  
clk_fpga_0            clk_100M_clk_wiz_0         -1.262       -5.554                      9                   61        1.761        0.000                      0                   61  
clk_100M_clk_wiz_0_1  clk_100M_clk_wiz_0         -7.192     -293.670                    362                 4923        0.076        0.000                      0                 4923  
clk_out4_clk_wiz_0_1  clk_100M_clk_wiz_0          2.192        0.000                      0                   33        0.515        0.000                      0                   33  
clk_out4_clk_wiz_0    clk_100M_clk_wiz_0          2.188        0.000                      0                   33        0.511        0.000                      0                   33  
clk_25M_clk_wiz_0_1   clk_25M_clk_wiz_0          18.228        0.000                      0                 1147        0.115        0.000                      0                 1147  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         39.493        0.000                      0                   10        0.062        0.000                      0                   10  
clk_100M_clk_wiz_0_1  clk_out4_clk_wiz_0          5.730        0.000                      0                    3        0.626        0.000                      0                    3  
clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0        178.537        0.000                      0                  790        0.106        0.000                      0                  790  
clk_100M_clk_wiz_0    clk_out4_clk_wiz_0          5.730        0.000                      0                    3        0.626        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.151ns (22.617%)  route 3.938ns (77.383%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDSE (Prop_fdse_C_Q)         0.478     3.472 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.015     4.487    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X26Y99         SRL16E (Prop_srl16e_A1_Q)    0.301     4.788 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.821     5.608    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.732 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.665     6.397    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.653     7.175    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     7.299 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.785     8.083    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.654    12.833    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.524    12.284    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.151ns (22.617%)  route 3.938ns (77.383%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDSE (Prop_fdse_C_Q)         0.478     3.472 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.015     4.487    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X26Y99         SRL16E (Prop_srl16e_A1_Q)    0.301     4.788 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.821     5.608    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.732 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.665     6.397    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.653     7.175    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     7.299 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.785     8.083    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.654    12.833    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.524    12.284    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.151ns (22.617%)  route 3.938ns (77.383%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDSE (Prop_fdse_C_Q)         0.478     3.472 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.015     4.487    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X26Y99         SRL16E (Prop_srl16e_A1_Q)    0.301     4.788 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.821     5.608    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.732 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.665     6.397    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.653     7.175    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     7.299 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.785     8.083    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.654    12.833    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.524    12.284    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.151ns (23.419%)  route 3.764ns (76.581%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDSE (Prop_fdse_C_Q)         0.478     3.472 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.015     4.487    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X26Y99         SRL16E (Prop_srl16e_A1_Q)    0.301     4.788 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.821     5.608    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.732 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.665     6.397    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.653     7.175    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     7.299 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.610     7.909    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X29Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.526    12.705    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.264    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X29Y99         FDRE (Setup_fdre_C_R)       -0.429    12.386    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.151ns (23.419%)  route 3.764ns (76.581%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDSE (Prop_fdse_C_Q)         0.478     3.472 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.015     4.487    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X26Y99         SRL16E (Prop_srl16e_A1_Q)    0.301     4.788 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.821     5.608    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.732 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.665     6.397    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.653     7.175    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     7.299 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.610     7.909    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X29Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.526    12.705    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism              0.264    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X29Y99         FDRE (Setup_fdre_C_R)       -0.429    12.386    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.151ns (23.419%)  route 3.764ns (76.581%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDSE (Prop_fdse_C_Q)         0.478     3.472 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.015     4.487    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X26Y99         SRL16E (Prop_srl16e_A1_Q)    0.301     4.788 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.821     5.608    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.732 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.665     6.397    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.653     7.175    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     7.299 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.610     7.909    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X29Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.526    12.705    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.264    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X29Y99         FDRE (Setup_fdre_C_R)       -0.429    12.386    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.151ns (23.419%)  route 3.764ns (76.581%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDSE (Prop_fdse_C_Q)         0.478     3.472 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.015     4.487    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X26Y99         SRL16E (Prop_srl16e_A1_Q)    0.301     4.788 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.821     5.608    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.732 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.665     6.397    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.653     7.175    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     7.299 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.610     7.909    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X29Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.526    12.705    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.264    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X29Y99         FDRE (Setup_fdre_C_R)       -0.429    12.386    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.151ns (23.419%)  route 3.764ns (76.581%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDSE (Prop_fdse_C_Q)         0.478     3.472 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           1.015     4.487    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X26Y99         SRL16E (Prop_srl16e_A1_Q)    0.301     4.788 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.821     5.608    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.124     5.732 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.665     6.397    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.653     7.175    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.124     7.299 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.610     7.909    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X29Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.526    12.705    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism              0.264    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X29Y99         FDRE (Setup_fdre_C_R)       -0.429    12.386    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.582ns (31.318%)  route 3.469ns (68.682%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.318     5.683    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.807 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          1.536     7.343    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I3_O)        0.124     7.467 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.615     8.082    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X29Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X29Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.574    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.582ns (31.318%)  route 3.469ns (68.682%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.318     5.683    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.807 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          1.536     7.343    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I3_O)        0.124     7.467 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.615     8.082    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X29Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X29Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.574    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  4.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.110     1.144    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X32Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X32Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.558     0.894    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.056     1.090    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.825     1.191    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.576     0.912    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.113     1.189    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.833%)  route 0.173ns (55.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.558     0.894    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.173     1.208    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X32Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.825     1.191    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.575     0.911    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.177     1.228    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.842     1.208    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.768%)  route 0.189ns (57.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.639%)  route 0.190ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.323    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.575     0.911    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.119     1.171    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.842     1.208    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.061    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.575     0.911    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.117     1.169    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.842     1.208    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.059    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.569     0.905    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.172     1.218    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.841     1.207    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y92    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y93    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :          361  Failing Endpoints,  Worst Slack       -7.191ns,  Total Violation     -293.286ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.191ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.718ns  (logic 9.460ns (56.587%)  route 7.258ns (43.413%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.532    15.821    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIA
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.576     9.039    
                         clock uncertainty           -0.082     8.957    
    SLICE_X66Y66         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 -7.191    

Slack (VIOLATED) :        -7.188ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.717ns  (logic 9.460ns (56.590%)  route 7.257ns (43.410%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.531    15.820    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIA
    SLICE_X66Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X66Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.082     8.959    
    SLICE_X66Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.632    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                         -15.820    
  -------------------------------------------------------------------
                         slack                                 -7.188    

Slack (VIOLATED) :        -7.172ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.701ns  (logic 9.460ns (56.644%)  route 7.241ns (43.356%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.515    15.804    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIA
    SLICE_X66Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X66Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.082     8.959    
    SLICE_X66Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.632    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                         -15.804    
  -------------------------------------------------------------------
                         slack                                 -7.172    

Slack (VIOLATED) :        -7.049ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.577ns  (logic 9.460ns (57.068%)  route 7.117ns (42.932%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.391    15.680    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIA
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.082     8.958    
    SLICE_X66Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.631    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                 -7.049    

Slack (VIOLATED) :        -7.036ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.598ns  (logic 9.460ns (56.995%)  route 7.138ns (43.005%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.412    15.701    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIA
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.611     9.074    
                         clock uncertainty           -0.082     8.992    
    SLICE_X62Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.665    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                         -15.701    
  -------------------------------------------------------------------
                         slack                                 -7.036    

Slack (VIOLATED) :        -6.986ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.548ns  (logic 9.460ns (57.166%)  route 7.088ns (42.834%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.363    15.652    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIA
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.082     8.993    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.666    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                 -6.986    

Slack (VIOLATED) :        -5.418ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.937ns  (logic 8.152ns (54.576%)  route 6.785ns (45.424%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.528    14.040    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIB
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.576     9.039    
                         clock uncertainty           -0.082     8.957    
    SLICE_X66Y66         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.622    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                 -5.418    

Slack (VIOLATED) :        -5.395ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.948ns  (logic 8.152ns (54.535%)  route 6.796ns (45.465%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.539    14.052    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIB
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.611     9.074    
                         clock uncertainty           -0.082     8.992    
    SLICE_X62Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.657    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                 -5.395    

Slack (VIOLATED) :        -5.375ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.930ns  (logic 8.152ns (54.603%)  route 6.778ns (45.397%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.520    14.033    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIB
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.082     8.993    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.658    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                 -5.375    

Slack (VIOLATED) :        -5.277ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 8.152ns (55.096%)  route 6.644ns (44.904%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.387    13.899    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIB
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.082     8.958    
    SLICE_X66Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.623    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                         -13.899    
  -------------------------------------------------------------------
                         slack                                 -5.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/Q
                         net (fo=1, routed)           0.056    -0.405    design_1_i/custom_logic/inst/mqp_top/rangefinder/write
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
                         clock pessimism              0.239    -0.625    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.060    -0.565    design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.272    -0.569    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.315    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.272    -0.569    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.315    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC/CLK
                         clock pessimism              0.272    -0.569    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.315    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD/CLK
                         clock pessimism              0.272    -0.569    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.315    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.239%)  route 0.133ns (41.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y63         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=11, routed)          0.133    -0.350    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X36Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                         clock pessimism              0.252    -0.612    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.120    -0.492    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.272    -0.570    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.330    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.272    -0.570    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.330    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.272    -0.570    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.330    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/CLK
                         clock pessimism              0.272    -0.570    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.330    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y31     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y31     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y8      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y16     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y5      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y81     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y81     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.231ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.141ns  (logic 7.281ns (34.440%)  route 13.860ns (65.560%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.717    19.292    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/p_1_out
    SLICE_X100Y50        LUT6 (Prop_lut6_I2_O)        0.124    19.416 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54/O
                         net (fo=1, routed)           0.858    20.274    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/enb_array[19]
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.649    38.575    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.104    38.948    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.505    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                         -20.274    
  -------------------------------------------------------------------
                         slack                                 18.231    

Slack (MET) :             18.460ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.899ns  (logic 7.281ns (34.839%)  route 13.618ns (65.161%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.990    19.565    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y37         LUT6 (Prop_lut6_I1_O)        0.124    19.689 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32/O
                         net (fo=1, routed)           0.343    20.032    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/enb_array[23]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.651    38.577    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.039    
                         clock uncertainty           -0.104    38.935    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.492    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.492    
                         arrival time                         -20.032    
  -------------------------------------------------------------------
                         slack                                 18.460    

Slack (MET) :             18.797ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.572ns  (logic 7.157ns (34.791%)  route 13.415ns (65.209%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.168 r  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)         12.706    18.874    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y12        LUT6 (Prop_lut6_I3_O)        0.124    18.998 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.707    19.705    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/enb_array[40]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.660    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.048    
                         clock uncertainty           -0.104    38.944    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.501    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -19.705    
  -------------------------------------------------------------------
                         slack                                 18.797    

Slack (MET) :             18.873ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.490ns  (logic 7.281ns (35.534%)  route 13.209ns (64.466%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.210    18.785    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/p_1_out
    SLICE_X100Y37        LUT6 (Prop_lut6_I2_O)        0.124    18.909 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55/O
                         net (fo=1, routed)           0.714    19.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/enb_array[21]
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.655    38.581    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.043    
                         clock uncertainty           -0.104    38.939    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                         -19.623    
  -------------------------------------------------------------------
                         slack                                 18.873    

Slack (MET) :             18.906ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.461ns  (logic 7.281ns (35.585%)  route 13.180ns (64.415%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.180    18.755    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/p_1_out
    SLICE_X100Y42        LUT6 (Prop_lut6_I2_O)        0.124    18.879 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56/O
                         net (fo=1, routed)           0.714    19.594    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/enb_array[22]
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.104    38.942    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -19.594    
  -------------------------------------------------------------------
                         slack                                 18.906    

Slack (MET) :             19.041ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.326ns  (logic 7.157ns (35.212%)  route 13.169ns (64.788%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)         12.374    18.542    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[15]
    SLICE_X100Y12        LUT6 (Prop_lut6_I5_O)        0.124    18.666 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.792    19.458    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/enb_array[36]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.104    38.942    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -19.458    
  -------------------------------------------------------------------
                         slack                                 19.041    

Slack (MET) :             19.082ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.284ns  (logic 7.157ns (35.284%)  route 13.127ns (64.716%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.168 r  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)         12.297    18.465    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y12         LUT6 (Prop_lut6_I4_O)        0.124    18.589 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.828    19.417    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/enb_array[44]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.657    38.583    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.045    
                         clock uncertainty           -0.104    38.941    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.498    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                         -19.417    
  -------------------------------------------------------------------
                         slack                                 19.082    

Slack (MET) :             19.216ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.153ns  (logic 7.281ns (36.129%)  route 12.872ns (63.871%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.351    13.519    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y44         LUT2 (Prop_lut2_I0_O)        0.124    13.643 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.969    18.612    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/p_1_out
    SLICE_X102Y47        LUT6 (Prop_lut6_I2_O)        0.124    18.736 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53/O
                         net (fo=1, routed)           0.550    19.285    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/enb_array[25]
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.660    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.048    
                         clock uncertainty           -0.104    38.944    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.501    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -19.285    
  -------------------------------------------------------------------
                         slack                                 19.216    

Slack (MET) :             19.293ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.038ns  (logic 7.281ns (36.337%)  route 12.757ns (63.663%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          7.073    13.241    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X53Y53         LUT2 (Prop_lut2_I1_O)        0.124    13.365 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.607    17.972    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/p_1_out
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.096 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.075    19.170    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/enb_array[4]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.507    38.433    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.010    
                         clock uncertainty           -0.104    38.906    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.463    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -19.170    
  -------------------------------------------------------------------
                         slack                                 19.293    

Slack (MET) :             19.440ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.929ns  (logic 7.281ns (36.534%)  route 12.648ns (63.466%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.351    13.519    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y44         LUT2 (Prop_lut2_I0_O)        0.124    13.643 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.556    18.199    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/p_1_out
    SLICE_X102Y58        LUT6 (Prop_lut6_I2_O)        0.124    18.323 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29/O
                         net (fo=1, routed)           0.739    19.062    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/enb_array[18]
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.646    38.572    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.048    
                         clock uncertainty           -0.104    38.945    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -19.062    
  -------------------------------------------------------------------
                         slack                                 19.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.556    -0.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.342    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.823    -0.862    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.059    -0.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.556    -0.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.347    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.823    -0.862    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.052    -0.571    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.729%)  route 0.181ns (49.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=10, routed)          0.181    -0.278    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X56Y54         LUT4 (Prop_lut4_I2_O)        0.045    -0.233 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_9/O
                         net (fo=2, routed)           0.000    -0.233    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[3]
    SLICE_X56Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X56Y54         FDRE (Hold_fdre_C_D)         0.092    -0.492    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.023%)  route 0.227ns (54.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.227    -0.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[6]
    SLICE_X58Y56         LUT4 (Prop_lut4_I2_O)        0.045    -0.186 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_4/O
                         net (fo=2, routed)           0.000    -0.186    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[8]
    SLICE_X58Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X58Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X58Y56         FDRE (Hold_fdre_C_D)         0.121    -0.463    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.905%)  route 0.219ns (54.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X57Y53         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/Q
                         net (fo=10, routed)          0.219    -0.239    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[1]
    SLICE_X60Y52         LUT5 (Prop_lut5_I3_O)        0.045    -0.194 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.194    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1_n_0
    SLICE_X60Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X60Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
                         clock pessimism              0.272    -0.562    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.091    -0.471    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.556    -0.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.176    -0.282    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X50Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.823    -0.862    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.059    -0.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.087%)  route 0.200ns (54.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y42         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=11, routed)          0.200    -0.236    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X54Y42         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y42         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.063    -0.537    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.759%)  route 0.243ns (63.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.555    -0.624    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y40         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.243    -0.240    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X52Y40         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.822    -0.863    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y40         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.070    -0.554    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.097%)  route 0.235ns (52.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X58Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/Q
                         net (fo=17, routed)          0.235    -0.201    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[9]
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.156 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.156    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X60Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.272    -0.563    
    SLICE_X60Y54         FDRE (Hold_fdre_C_D)         0.092    -0.471    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.153%)  route 0.226ns (54.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/Q
                         net (fo=8, routed)           0.078    -0.380    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[5]
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_7/O
                         net (fo=2, routed)           0.148    -0.188    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[5]
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.236    -0.600    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.070    -0.530    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y8      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y0      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y12     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y5      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y3      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y5      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y3      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y54     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y54     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y54     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y54     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y54     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.496ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.642ns (34.904%)  route 1.197ns (65.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.093    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.104    40.794    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.589    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.589    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 39.496    

Slack (MET) :             39.743ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.743    

Slack (MET) :             39.743ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.743    

Slack (MET) :             39.743ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.743    

Slack (MET) :             39.743ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.743    

Slack (MET) :             39.778ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.773ns (41.454%)  route 1.092ns (58.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.092     0.823    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.295     1.118 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.118    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.081    40.897    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.897    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 39.778    

Slack (MET) :             39.779ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.799ns (42.036%)  route 1.102ns (57.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.102     0.833    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.321     1.154 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.154    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.934    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.934    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.779    

Slack (MET) :             39.787ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.801ns (42.320%)  route 1.092ns (57.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.092     0.823    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I0_O)        0.323     1.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.934    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.934    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                 39.787    

Slack (MET) :             40.154ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.580ns (39.626%)  route 0.884ns (60.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.884     0.593    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.124     0.717 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.717    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.104    40.794    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.871    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.871    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 40.154    

Slack (MET) :             40.485ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.580ns (52.431%)  route 0.526ns (47.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.526     0.236    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X113Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.360 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)        0.029    40.845    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.845    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                 40.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.343%)  route 0.124ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.277    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.048    -0.229 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.399    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.277    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.409    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.192    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT3 (Prop_lut3_I1_O)        0.043    -0.149 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.192    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.045    -0.147 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.423    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.189    -0.212    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X113Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.167 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.091    -0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.247ns (50.929%)  route 0.238ns (49.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.058    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.569    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.511    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      178.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             178.541ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.879ns  (logic 7.599ns (36.396%)  route 13.280ns (63.604%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.147    19.057    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124    19.181 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.736    19.917    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637   198.563    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.039    
                         clock uncertainty           -0.138   198.902    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                178.541    

Slack (MET) :             179.061ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.368ns  (logic 7.599ns (37.308%)  route 12.769ns (62.692%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.932    18.841    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y87        LUT6 (Prop_lut6_I5_O)        0.124    18.965 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.441    19.406    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.138   198.911    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.468    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.468    
                         arrival time                         -19.406    
  -------------------------------------------------------------------
                         slack                                179.061    

Slack (MET) :             179.147ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.278ns  (logic 7.599ns (37.475%)  route 12.679ns (62.525%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.841    18.751    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I3_O)        0.124    18.875 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.441    19.316    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.138   198.907    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.464    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.464    
                         arrival time                         -19.316    
  -------------------------------------------------------------------
                         slack                                179.147    

Slack (MET) :             179.381ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.050ns  (logic 7.599ns (37.900%)  route 12.451ns (62.100%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.614    18.523    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[14]
    SLICE_X106Y92        LUT6 (Prop_lut6_I5_O)        0.124    18.647 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.441    19.089    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[7]
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.648   198.574    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.050    
                         clock uncertainty           -0.138   198.913    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.470    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.470    
                         arrival time                         -19.089    
  -------------------------------------------------------------------
                         slack                                179.381    

Slack (MET) :             179.488ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.944ns  (logic 7.599ns (38.101%)  route 12.345ns (61.899%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.508    18.417    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y97        LUT6 (Prop_lut6_I3_O)        0.124    18.541 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.441    18.983    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.138   198.914    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -18.983    
  -------------------------------------------------------------------
                         slack                                179.488    

Slack (MET) :             179.827ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.779ns  (logic 7.599ns (38.420%)  route 12.180ns (61.580%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.342    18.252    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y102       LUT6 (Prop_lut6_I5_O)        0.124    18.376 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.441    18.817    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.138   199.087    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.644    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.644    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                179.827    

Slack (MET) :             180.002ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.600ns  (logic 7.599ns (38.770%)  route 12.001ns (61.230%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          8.531    17.441    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X90Y137        LUT6 (Prop_lut6_I1_O)        0.124    17.565 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           1.074    18.639    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y29         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.819   198.746    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y29         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.222    
                         clock uncertainty           -0.138   199.084    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.641    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.641    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                180.002    

Slack (MET) :             180.040ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.564ns  (logic 7.599ns (38.843%)  route 11.965ns (61.157%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.127    18.037    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y107       LUT6 (Prop_lut6_I0_O)        0.124    18.161 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    18.602    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.138   199.085    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.642    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.642    
                         arrival time                         -18.602    
  -------------------------------------------------------------------
                         slack                                180.040    

Slack (MET) :             180.191ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.412ns  (logic 7.599ns (39.145%)  route 11.813ns (60.855%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.916     8.719    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.843 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          8.893    17.736    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y137       LUT6 (Prop_lut6_I1_O)        0.124    17.860 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.591    18.451    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.138   199.085    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.642    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.642    
                         arrival time                         -18.451    
  -------------------------------------------------------------------
                         slack                                180.191    

Slack (MET) :             180.299ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.306ns  (logic 7.599ns (39.360%)  route 11.707ns (60.640%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.916     8.719    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.843 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          8.735    17.578    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[16]
    SLICE_X106Y137       LUT6 (Prop_lut6_I0_O)        0.124    17.702 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.643    18.345    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.138   199.087    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.644    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.644    
                         arrival time                         -18.345    
  -------------------------------------------------------------------
                         slack                                180.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.170    -0.314    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready
    SLICE_X37Y83         LUT3 (Prop_lut3_I2_O)        0.042    -0.272 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1_n_0
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                         clock pessimism              0.240    -0.626    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.105    -0.521    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.175    -0.287    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.242 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                         clock pessimism              0.240    -0.627    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.120    -0.507    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.585%)  route 0.189ns (50.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 f  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/Q
                         net (fo=15, routed)          0.189    -0.300    design_1_i/custom_logic/inst/mqp_top/disp/state_reg[1][1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.241    -0.631    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092    -0.539    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.274ns (64.818%)  route 0.149ns (35.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.312    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[3]
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.202 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.202    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[3]
    SLICE_X38Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                         clock pessimism              0.239    -0.625    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.134    -0.491    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.603%)  route 0.150ns (35.397%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/Q
                         net (fo=4, routed)           0.150    -0.309    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[11]
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.199    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[11]
    SLICE_X38Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.134    -0.490    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.503%)  route 0.151ns (35.497%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/Q
                         net (fo=4, routed)           0.151    -0.308    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[15]
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.198 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.198    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[15]
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.134    -0.489    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.276%)  route 0.199ns (51.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.199    -0.290    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg_0[0]
    SLICE_X40Y77         LUT6 (Prop_lut6_I1_O)        0.045    -0.245 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.241    -0.631    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092    -0.539    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.884%)  route 0.202ns (52.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.202    -0.281    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[0]
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.236 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1_n_0
    SLICE_X39Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                         clock pessimism              0.239    -0.625    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.091    -0.534    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.795%)  route 0.239ns (56.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.239    -0.251    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg_0[0]
    SLICE_X37Y81         LUT5 (Prop_lut5_I3_O)        0.045    -0.206 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.206    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.272    -0.596    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.092    -0.504    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.419%)  route 0.214ns (50.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.214    -0.249    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l
    SLICE_X38Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.204 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.204    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1_n_0
    SLICE_X38Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
                         clock pessimism              0.240    -0.627    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.120    -0.507    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y16     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y16     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y18     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y23     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y23     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y22     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y27     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y19     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y24     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y21     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y77     design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y77     design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y77     design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y85     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y88     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y85     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y85     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y88     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y88     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :          362  Failing Endpoints,  Worst Slack       -7.192ns,  Total Violation     -293.670ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.192ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.718ns  (logic 9.460ns (56.587%)  route 7.258ns (43.413%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.532    15.821    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIA
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.576     9.039    
                         clock uncertainty           -0.084     8.956    
    SLICE_X66Y66         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.629    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 -7.192    

Slack (VIOLATED) :        -7.189ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.717ns  (logic 9.460ns (56.590%)  route 7.257ns (43.410%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.531    15.820    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIA
    SLICE_X66Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X66Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X66Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.631    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                         -15.820    
  -------------------------------------------------------------------
                         slack                                 -7.189    

Slack (VIOLATED) :        -7.173ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.701ns  (logic 9.460ns (56.644%)  route 7.241ns (43.356%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.515    15.804    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIA
    SLICE_X66Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X66Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X66Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.631    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                         -15.804    
  -------------------------------------------------------------------
                         slack                                 -7.173    

Slack (VIOLATED) :        -7.050ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.577ns  (logic 9.460ns (57.068%)  route 7.117ns (42.932%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.391    15.680    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIA
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X66Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                 -7.050    

Slack (VIOLATED) :        -7.037ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.598ns  (logic 9.460ns (56.995%)  route 7.138ns (43.005%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.412    15.701    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIA
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.611     9.074    
                         clock uncertainty           -0.084     8.991    
    SLICE_X62Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.664    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                         -15.701    
  -------------------------------------------------------------------
                         slack                                 -7.037    

Slack (VIOLATED) :        -6.987ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.548ns  (logic 9.460ns (57.166%)  route 7.088ns (42.834%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.363    15.652    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIA
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.665    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                 -6.987    

Slack (VIOLATED) :        -5.419ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.937ns  (logic 8.152ns (54.576%)  route 6.785ns (45.424%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.528    14.040    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIB
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.576     9.039    
                         clock uncertainty           -0.084     8.956    
    SLICE_X66Y66         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.621    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                 -5.419    

Slack (VIOLATED) :        -5.396ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.948ns  (logic 8.152ns (54.535%)  route 6.796ns (45.465%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.539    14.052    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIB
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.611     9.074    
                         clock uncertainty           -0.084     8.991    
    SLICE_X62Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.656    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                 -5.396    

Slack (VIOLATED) :        -5.376ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.930ns  (logic 8.152ns (54.603%)  route 6.778ns (45.397%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.520    14.033    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIB
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.657    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                 -5.376    

Slack (VIOLATED) :        -5.278ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 8.152ns (55.096%)  route 6.644ns (44.904%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.387    13.899    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIB
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X66Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.622    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                         -13.899    
  -------------------------------------------------------------------
                         slack                                 -5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/Q
                         net (fo=1, routed)           0.056    -0.405    design_1_i/custom_logic/inst/mqp_top/rangefinder/write
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
                         clock pessimism              0.239    -0.625    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.060    -0.565    design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.272    -0.569    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.315    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.272    -0.569    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.315    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC/CLK
                         clock pessimism              0.272    -0.569    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.315    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD/CLK
                         clock pessimism              0.272    -0.569    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.315    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.239%)  route 0.133ns (41.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y63         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=11, routed)          0.133    -0.350    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X36Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                         clock pessimism              0.252    -0.612    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.120    -0.492    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.272    -0.570    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.330    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.272    -0.570    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.330    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.272    -0.570    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.330    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/CLK
                         clock pessimism              0.272    -0.570    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.330    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y31     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y31     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y8      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y16     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y5      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y61     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y81     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y81     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.228ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.141ns  (logic 7.281ns (34.440%)  route 13.860ns (65.560%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.717    19.292    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/p_1_out
    SLICE_X100Y50        LUT6 (Prop_lut6_I2_O)        0.124    19.416 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54/O
                         net (fo=1, routed)           0.858    20.274    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/enb_array[19]
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.649    38.575    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -20.274    
  -------------------------------------------------------------------
                         slack                                 18.228    

Slack (MET) :             18.458ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.899ns  (logic 7.281ns (34.839%)  route 13.618ns (65.161%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.990    19.565    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y37         LUT6 (Prop_lut6_I1_O)        0.124    19.689 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32/O
                         net (fo=1, routed)           0.343    20.032    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/enb_array[23]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.651    38.577    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.039    
                         clock uncertainty           -0.106    38.933    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.490    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                         -20.032    
  -------------------------------------------------------------------
                         slack                                 18.458    

Slack (MET) :             18.794ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.572ns  (logic 7.157ns (34.791%)  route 13.415ns (65.209%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.168 r  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)         12.706    18.874    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y12        LUT6 (Prop_lut6_I3_O)        0.124    18.998 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.707    19.705    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/enb_array[40]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.660    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -19.705    
  -------------------------------------------------------------------
                         slack                                 18.794    

Slack (MET) :             18.871ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.490ns  (logic 7.281ns (35.534%)  route 13.209ns (64.466%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.210    18.785    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/p_1_out
    SLICE_X100Y37        LUT6 (Prop_lut6_I2_O)        0.124    18.909 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55/O
                         net (fo=1, routed)           0.714    19.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/enb_array[21]
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.655    38.581    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.043    
                         clock uncertainty           -0.106    38.937    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.494    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                         -19.623    
  -------------------------------------------------------------------
                         slack                                 18.871    

Slack (MET) :             18.903ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.461ns  (logic 7.281ns (35.585%)  route 13.180ns (64.415%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.180    18.755    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/p_1_out
    SLICE_X100Y42        LUT6 (Prop_lut6_I2_O)        0.124    18.879 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56/O
                         net (fo=1, routed)           0.714    19.594    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/enb_array[22]
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.106    38.940    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.497    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                         -19.594    
  -------------------------------------------------------------------
                         slack                                 18.903    

Slack (MET) :             19.038ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.326ns  (logic 7.157ns (35.212%)  route 13.169ns (64.788%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)         12.374    18.542    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[15]
    SLICE_X100Y12        LUT6 (Prop_lut6_I5_O)        0.124    18.666 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.792    19.458    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/enb_array[36]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.106    38.940    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.497    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                         -19.458    
  -------------------------------------------------------------------
                         slack                                 19.038    

Slack (MET) :             19.079ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.284ns  (logic 7.157ns (35.284%)  route 13.127ns (64.716%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.168 r  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)         12.297    18.465    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y12         LUT6 (Prop_lut6_I4_O)        0.124    18.589 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.828    19.417    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/enb_array[44]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.657    38.583    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                         -19.417    
  -------------------------------------------------------------------
                         slack                                 19.079    

Slack (MET) :             19.213ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.153ns  (logic 7.281ns (36.129%)  route 12.872ns (63.871%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.351    13.519    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y44         LUT2 (Prop_lut2_I0_O)        0.124    13.643 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.969    18.612    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/p_1_out
    SLICE_X102Y47        LUT6 (Prop_lut6_I2_O)        0.124    18.736 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53/O
                         net (fo=1, routed)           0.550    19.285    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/enb_array[25]
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.660    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -19.285    
  -------------------------------------------------------------------
                         slack                                 19.213    

Slack (MET) :             19.290ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.038ns  (logic 7.281ns (36.337%)  route 12.757ns (63.663%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          7.073    13.241    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X53Y53         LUT2 (Prop_lut2_I1_O)        0.124    13.365 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.607    17.972    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/p_1_out
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.096 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.075    19.170    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/enb_array[4]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.507    38.433    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.010    
                         clock uncertainty           -0.106    38.903    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.460    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                         -19.170    
  -------------------------------------------------------------------
                         slack                                 19.290    

Slack (MET) :             19.437ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.929ns  (logic 7.281ns (36.534%)  route 12.648ns (63.466%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.351    13.519    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y44         LUT2 (Prop_lut2_I0_O)        0.124    13.643 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.556    18.199    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/p_1_out
    SLICE_X102Y58        LUT6 (Prop_lut6_I2_O)        0.124    18.323 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29/O
                         net (fo=1, routed)           0.739    19.062    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/enb_array[18]
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.646    38.572    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -19.062    
  -------------------------------------------------------------------
                         slack                                 19.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.556    -0.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.342    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.823    -0.862    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.059    -0.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.556    -0.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.347    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.823    -0.862    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.052    -0.571    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.729%)  route 0.181ns (49.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=10, routed)          0.181    -0.278    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X56Y54         LUT4 (Prop_lut4_I2_O)        0.045    -0.233 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_9/O
                         net (fo=2, routed)           0.000    -0.233    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[3]
    SLICE_X56Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X56Y54         FDRE (Hold_fdre_C_D)         0.092    -0.492    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.023%)  route 0.227ns (54.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.227    -0.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[6]
    SLICE_X58Y56         LUT4 (Prop_lut4_I2_O)        0.045    -0.186 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_4/O
                         net (fo=2, routed)           0.000    -0.186    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[8]
    SLICE_X58Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X58Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X58Y56         FDRE (Hold_fdre_C_D)         0.121    -0.463    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.905%)  route 0.219ns (54.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X57Y53         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/Q
                         net (fo=10, routed)          0.219    -0.239    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[1]
    SLICE_X60Y52         LUT5 (Prop_lut5_I3_O)        0.045    -0.194 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.194    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1_n_0
    SLICE_X60Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X60Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
                         clock pessimism              0.272    -0.562    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.091    -0.471    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.556    -0.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.176    -0.282    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X50Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.823    -0.862    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.059    -0.564    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.087%)  route 0.200ns (54.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y42         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=11, routed)          0.200    -0.236    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X54Y42         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y42         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.063    -0.537    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.759%)  route 0.243ns (63.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.555    -0.624    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y40         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.243    -0.240    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X52Y40         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.822    -0.863    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y40         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.070    -0.554    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.097%)  route 0.235ns (52.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X58Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/Q
                         net (fo=17, routed)          0.235    -0.201    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[9]
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.156 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.156    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X60Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.272    -0.563    
    SLICE_X60Y54         FDRE (Hold_fdre_C_D)         0.092    -0.471    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.153%)  route 0.226ns (54.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/Q
                         net (fo=8, routed)           0.078    -0.380    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[5]
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_7/O
                         net (fo=2, routed)           0.148    -0.188    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[5]
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.236    -0.600    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.070    -0.530    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y8      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y0      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y12     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y5      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y3      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y5      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y3      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y54     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y54     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y52     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y54     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y54     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y53     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y54     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.493ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.642ns (34.904%)  route 1.197ns (65.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.093    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 39.493    

Slack (MET) :             39.741ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.741    

Slack (MET) :             39.741ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.741    

Slack (MET) :             39.741ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.741    

Slack (MET) :             39.741ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.741    

Slack (MET) :             39.776ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.773ns (41.454%)  route 1.092ns (58.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.092     0.823    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.295     1.118 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.118    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.081    40.894    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.894    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 39.776    

Slack (MET) :             39.777ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.799ns (42.036%)  route 1.102ns (57.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.102     0.833    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.321     1.154 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.154    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.777    

Slack (MET) :             39.785ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.801ns (42.320%)  route 1.092ns (57.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.092     0.823    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I0_O)        0.323     1.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                 39.785    

Slack (MET) :             40.151ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.580ns (39.626%)  route 0.884ns (60.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.884     0.593    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.124     0.717 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.717    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.868    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.868    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 40.151    

Slack (MET) :             40.482ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.580ns (52.431%)  route 0.526ns (47.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.526     0.236    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X113Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.360 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)        0.029    40.842    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.842    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                 40.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.343%)  route 0.124ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.277    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.048    -0.229 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.399    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.277    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.409    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.192    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT3 (Prop_lut3_I1_O)        0.043    -0.149 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.192    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.045    -0.147 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.423    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.189    -0.212    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X113Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.167 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.091    -0.452    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.247ns (50.929%)  route 0.238ns (49.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.058    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.569    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.511    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      178.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             178.537ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.879ns  (logic 7.599ns (36.396%)  route 13.280ns (63.604%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.147    19.057    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124    19.181 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.736    19.917    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637   198.563    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.039    
                         clock uncertainty           -0.142   198.897    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.454    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                178.537    

Slack (MET) :             179.057ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.368ns  (logic 7.599ns (37.308%)  route 12.769ns (62.692%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.932    18.841    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y87        LUT6 (Prop_lut6_I5_O)        0.124    18.965 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.441    19.406    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.142   198.906    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.463    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.463    
                         arrival time                         -19.406    
  -------------------------------------------------------------------
                         slack                                179.057    

Slack (MET) :             179.143ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.278ns  (logic 7.599ns (37.475%)  route 12.679ns (62.525%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.841    18.751    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I3_O)        0.124    18.875 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.441    19.316    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -19.316    
  -------------------------------------------------------------------
                         slack                                179.143    

Slack (MET) :             179.377ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.050ns  (logic 7.599ns (37.900%)  route 12.451ns (62.100%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.614    18.523    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[14]
    SLICE_X106Y92        LUT6 (Prop_lut6_I5_O)        0.124    18.647 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.441    19.089    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[7]
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.648   198.574    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.050    
                         clock uncertainty           -0.142   198.908    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.465    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.465    
                         arrival time                         -19.089    
  -------------------------------------------------------------------
                         slack                                179.377    

Slack (MET) :             179.484ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.944ns  (logic 7.599ns (38.101%)  route 12.345ns (61.899%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.508    18.417    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y97        LUT6 (Prop_lut6_I3_O)        0.124    18.541 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.441    18.983    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -18.983    
  -------------------------------------------------------------------
                         slack                                179.484    

Slack (MET) :             179.823ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.779ns  (logic 7.599ns (38.420%)  route 12.180ns (61.580%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.342    18.252    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y102       LUT6 (Prop_lut6_I5_O)        0.124    18.376 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.441    18.817    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                179.823    

Slack (MET) :             179.998ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.600ns  (logic 7.599ns (38.770%)  route 12.001ns (61.230%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          8.531    17.441    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X90Y137        LUT6 (Prop_lut6_I1_O)        0.124    17.565 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           1.074    18.639    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y29         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.819   198.746    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y29         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.222    
                         clock uncertainty           -0.142   199.080    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.637    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.637    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                179.998    

Slack (MET) :             180.036ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.564ns  (logic 7.599ns (38.843%)  route 11.965ns (61.157%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.127    18.037    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y107       LUT6 (Prop_lut6_I0_O)        0.124    18.161 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    18.602    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -18.602    
  -------------------------------------------------------------------
                         slack                                180.036    

Slack (MET) :             180.187ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.412ns  (logic 7.599ns (39.145%)  route 11.813ns (60.855%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.916     8.719    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.843 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          8.893    17.736    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y137       LUT6 (Prop_lut6_I1_O)        0.124    17.860 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.591    18.451    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -18.451    
  -------------------------------------------------------------------
                         slack                                180.187    

Slack (MET) :             180.295ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.306ns  (logic 7.599ns (39.360%)  route 11.707ns (60.640%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.916     8.719    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.843 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          8.735    17.578    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[16]
    SLICE_X106Y137       LUT6 (Prop_lut6_I0_O)        0.124    17.702 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.643    18.345    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -18.345    
  -------------------------------------------------------------------
                         slack                                180.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.170    -0.314    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready
    SLICE_X37Y83         LUT3 (Prop_lut3_I2_O)        0.042    -0.272 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1_n_0
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                         clock pessimism              0.240    -0.626    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.105    -0.521    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.175    -0.287    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.242 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                         clock pessimism              0.240    -0.627    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.120    -0.507    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.585%)  route 0.189ns (50.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 f  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/Q
                         net (fo=15, routed)          0.189    -0.300    design_1_i/custom_logic/inst/mqp_top/disp/state_reg[1][1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.241    -0.631    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092    -0.539    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.274ns (64.818%)  route 0.149ns (35.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.312    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[3]
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.202 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.202    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[3]
    SLICE_X38Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                         clock pessimism              0.239    -0.625    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.134    -0.491    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.603%)  route 0.150ns (35.397%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/Q
                         net (fo=4, routed)           0.150    -0.309    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[11]
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.199    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[11]
    SLICE_X38Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.134    -0.490    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.503%)  route 0.151ns (35.497%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/Q
                         net (fo=4, routed)           0.151    -0.308    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[15]
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.198 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.198    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[15]
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.134    -0.489    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.276%)  route 0.199ns (51.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.199    -0.290    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg_0[0]
    SLICE_X40Y77         LUT6 (Prop_lut6_I1_O)        0.045    -0.245 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.241    -0.631    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092    -0.539    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.884%)  route 0.202ns (52.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.202    -0.281    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[0]
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.236 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1_n_0
    SLICE_X39Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                         clock pessimism              0.239    -0.625    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.091    -0.534    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.795%)  route 0.239ns (56.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.239    -0.251    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg_0[0]
    SLICE_X37Y81         LUT5 (Prop_lut5_I3_O)        0.045    -0.206 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.206    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.272    -0.596    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.092    -0.504    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.419%)  route 0.214ns (50.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.214    -0.249    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l
    SLICE_X38Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.204 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.204    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1_n_0
    SLICE_X38Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
                         clock pessimism              0.240    -0.627    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.120    -0.507    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y16     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y16     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y18     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y23     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y23     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y22     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y27     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y19     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y24     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y21     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y77     design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y77     design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y77     design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y85     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y88     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y85     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X39Y85     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y87     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y88     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y88     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 0.642ns (7.638%)  route 7.763ns (92.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           7.763     7.314    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.124     7.438 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     7.438    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X32Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.478    12.657    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.303    12.354    
    SLICE_X32Y92         FDRE (Setup_fdre_C_D)        0.079    12.433    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  4.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.209ns (6.440%)  route 3.036ns (93.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           3.036     2.575    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045     2.620 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.620    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X32Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.824     1.190    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.303     1.493    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.121     1.614    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  1.006    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 0.642ns (7.638%)  route 7.763ns (92.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           7.763     7.314    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.124     7.438 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     7.438    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X32Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.478    12.657    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.304    12.353    
    SLICE_X32Y92         FDRE (Setup_fdre_C_D)        0.079    12.432    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  4.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.209ns (6.440%)  route 3.036ns (93.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           3.036     2.575    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045     2.620 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.620    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X32Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.824     1.190    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.304     1.494    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.121     1.615    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  1.005    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            9  Failing Endpoints,  Worst Slack       -1.261ns,  Total Violation       -5.550ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.762ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.261ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.828ns (26.315%)  route 2.318ns (73.685%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.613     4.006    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.124     4.130 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.173     4.303    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.427 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.583     5.010    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.124     5.134 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.949     6.083    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.303     8.194    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.822    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.822    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                 -1.261    

Slack (VIOLATED) :        -1.250ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.828ns (26.423%)  route 2.306ns (73.577%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.613     4.006    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.124     4.130 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.173     4.303    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.427 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.583     5.010    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.124     5.134 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.936     6.071    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.569     8.495    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.495    
                         clock uncertainty           -0.303     8.192    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.820    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.820    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 -1.250    

Slack (VIOLATED) :        -1.238ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.828ns (26.514%)  route 2.295ns (73.486%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.613     4.006    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.124     4.130 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.173     4.303    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.427 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.583     5.010    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.124     5.134 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.926     6.060    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.303     8.194    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.822    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.822    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                 -1.238    

Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.828ns (27.769%)  route 2.154ns (72.231%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.613     4.006    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.124     4.130 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.173     4.303    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.427 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.583     5.010    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.124     5.134 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.784     5.919    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.569     8.495    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.495    
                         clock uncertainty           -0.303     8.192    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.820    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.820    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.364ns (26.592%)  route 3.765ns (73.408%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.644     2.938    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.826     4.282    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.146     4.428 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.467     4.896    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.328     5.224 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.957     6.181    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.305 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.371     6.676    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.800 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.750     7.550    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124     7.674 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4/O
                         net (fo=1, routed)           0.393     8.067    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.303     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     7.834    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.205ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.364ns (26.739%)  route 3.737ns (73.261%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.644     2.938    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.826     4.282    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.146     4.428 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.467     4.896    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.328     5.224 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.957     6.181    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.305 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.371     6.676    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.800 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.727     7.528    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.652 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5/O
                         net (fo=1, routed)           0.388     8.039    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.303     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     7.834    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                 -0.205    

Slack (VIOLATED) :        -0.107ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 1.240ns (24.162%)  route 3.892ns (75.838%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.644     2.938    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.826     4.282    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.146     4.428 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.467     4.896    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.328     5.224 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           1.089     6.313    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.437 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          1.106     7.543    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X36Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.667 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11/O
                         net (fo=1, routed)           0.403     8.070    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[9]
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.303     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[9])
                                                     -0.233     7.963    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.103ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.240ns (24.179%)  route 3.888ns (75.821%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.644     2.938    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.826     4.282    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.146     4.428 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.467     4.896    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.328     5.224 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           1.089     6.313    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.437 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.989     7.426    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X35Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.550 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_12/O
                         net (fo=1, routed)           0.517     8.066    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[8]
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.303     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[8])
                                                     -0.233     7.963    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                 -0.103    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 1.364ns (27.557%)  route 3.586ns (72.443%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.644     2.938    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.826     4.282    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.146     4.428 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.467     4.896    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.328     5.224 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.957     6.181    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.305 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.371     6.676    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.800 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.381     7.181    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I3_O)        0.124     7.305 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3/O
                         net (fo=1, routed)           0.582     7.888    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.303     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     7.834    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 1.240ns (25.336%)  route 3.654ns (74.664%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.644     2.938    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.826     4.282    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.146     4.428 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.467     4.896    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.328     5.224 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.957     6.181    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.305 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.480     6.785    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X35Y56         LUT5 (Prop_lut5_I4_O)        0.124     6.909 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_7/O
                         net (fo=1, routed)           0.923     7.832    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_7_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.303     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362     7.834    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  0.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.762ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.868%)  route 0.219ns (51.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=11, routed)          0.219     1.271    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.316 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][5]
    SLICE_X32Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/C
                         clock pessimism              0.000    -0.869    
                         clock uncertainty            0.303    -0.566    
    SLICE_X32Y70         FDRE (Hold_fdre_C_D)         0.120    -0.446    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.778ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.109%)  route 0.235ns (52.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/Q
                         net (fo=6, routed)           0.235     1.287    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[6]
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.332 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[5]
    SLICE_X32Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
                         clock pessimism              0.000    -0.870    
                         clock uncertainty            0.303    -0.567    
    SLICE_X32Y71         FDRE (Hold_fdre_C_D)         0.121    -0.446    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.824ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.684%)  route 0.278ns (66.316%))
  Logic Levels:           0  
  Clock Path Skew:        -1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.278     1.306    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[0]
    SLICE_X32Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.812    -0.873    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.303    -0.570    
    SLICE_X32Y73         FDRE (Hold_fdre_C_D)         0.052    -0.518    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.870ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.702%)  route 0.350ns (65.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=9, routed)           0.350     1.379    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X32Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.424 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.424    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][3]
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.303    -0.568    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.121    -0.447    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.879ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.189ns (34.242%)  route 0.363ns (65.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=11, routed)          0.363     1.393    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X32Y73         LUT3 (Prop_lut3_I2_O)        0.048     1.441 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.441    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[0]
    SLICE_X32Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.812    -0.873    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[1]/C
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.303    -0.570    
    SLICE_X32Y73         FDRE (Hold_fdre_C_D)         0.131    -0.439    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.887ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.883%)  route 0.363ns (66.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=11, routed)          0.363     1.393    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X32Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.438 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.438    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][0]
    SLICE_X32Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.812    -0.873    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[1]/C
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.303    -0.570    
    SLICE_X32Y73         FDRE (Hold_fdre_C_D)         0.120    -0.450    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.888ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.835%)  route 0.343ns (62.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=11, routed)          0.343     1.396    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.441 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.441    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[3]
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.303    -0.568    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.121    -0.447    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.900ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.189ns (32.876%)  route 0.386ns (67.124%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=11, routed)          0.386     1.415    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.048     1.463 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.463    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[1]
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[2]/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.303    -0.568    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.131    -0.437    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.904ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.189ns (32.649%)  route 0.390ns (67.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=11, routed)          0.390     1.419    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X32Y72         LUT5 (Prop_lut5_I1_O)        0.048     1.467 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.467    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[2]
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[3]/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.303    -0.568    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.131    -0.437    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.908ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.524%)  route 0.386ns (67.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=11, routed)          0.386     1.415    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X32Y72         LUT4 (Prop_lut4_I1_O)        0.045     1.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.460    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][1]
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[2]/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.303    -0.568    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.120    -0.448    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  1.908    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.660ns (23.025%)  route 5.549ns (76.975%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.756     5.215    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.782     6.121    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X53Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.245 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.245    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.452     8.378    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.666    
                         clock uncertainty           -0.258     8.408    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.029     8.437    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 1.654ns (22.961%)  route 5.549ns (77.039%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.756     5.215    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.782     6.121    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I3_O)        0.118     6.239 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.239    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.452     8.378    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.666    
                         clock uncertainty           -0.258     8.408    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.075     8.483    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 1.660ns (23.806%)  route 5.313ns (76.194%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.756     5.215    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.546     5.884    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.008 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.008    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.452     8.378    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.666    
                         clock uncertainty           -0.258     8.408    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.031     8.439    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 1.660ns (24.911%)  route 5.004ns (75.089%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.483     4.134    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.326     4.460 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6/O
                         net (fo=1, routed)           0.424     4.885    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.566     5.575    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X59Y71         LUT3 (Prop_lut3_I1_O)        0.124     5.699 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.258     8.484    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.031     8.515    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 1.660ns (24.926%)  route 5.000ns (75.074%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.483     4.134    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.326     4.460 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6/O
                         net (fo=1, routed)           0.424     4.885    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.562     5.571    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X59Y71         LUT4 (Prop_lut4_I2_O)        0.124     5.695 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.695    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.258     8.484    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.029     8.513    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 1.654ns (24.859%)  route 5.000ns (75.141%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.483     4.134    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.326     4.460 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6/O
                         net (fo=1, routed)           0.424     4.885    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.562     5.571    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I3_O)        0.118     5.689 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.689    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.258     8.484    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.075     8.559    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.536ns (24.681%)  route 4.687ns (75.319%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.675     5.135    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124     5.259 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.259    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1_n_0
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.523     8.449    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/C
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.258     8.479    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.031     8.510    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.536ns (24.697%)  route 4.683ns (75.303%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.671     5.131    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I1_O)        0.124     5.255 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.255    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.523     8.449    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.258     8.479    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.029     8.508    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.508    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.531ns (24.620%)  route 4.687ns (75.380%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.675     5.135    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT5 (Prop_lut5_I3_O)        0.119     5.254 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.254    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.523     8.449    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.258     8.479    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.075     8.554    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 0.952ns (18.036%)  route 4.326ns (81.964%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.259 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.490     2.749    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.124     2.873 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.164     3.036    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I2_O)        0.124     3.160 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.153     4.314    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X3Y28          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.686     8.612    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y28          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.901    
                         clock uncertainty           -0.258     8.643    
    DSP48_X3Y28          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.146    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  3.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.231ns (19.293%)  route 0.966ns (80.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.180     0.527    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.572 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.572    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1_n_0
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.258    -0.034    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.091     0.057    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.321ns (19.573%)  route 1.319ns (80.427%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.245     0.862    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.907 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.063     0.969    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2_n_0
    SLICE_X59Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.014 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.014    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.258    -0.034    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.092     0.058    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.318ns (18.708%)  route 1.382ns (81.292%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.155     0.772    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.045     0.817 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_2/O
                         net (fo=1, routed)           0.216     1.032    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_2_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I2_O)        0.042     1.074 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     1.074    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1_n_0
    SLICE_X61Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.835    -0.850    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.294    
                         clock uncertainty            0.258    -0.036    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.105     0.069    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.386ns (22.673%)  route 1.316ns (77.327%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.252     0.868    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.048     0.916 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2/O
                         net (fo=1, routed)           0.053     0.970    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I0_O)        0.107     1.077 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.077    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X59Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.836    -0.849    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.293    
                         clock uncertainty            0.258    -0.035    
    SLICE_X59Y72         FDRE (Hold_fdre_C_D)         0.092     0.057    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.276ns (15.906%)  route 1.459ns (84.094%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.219     0.836    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X65Y72         LUT4 (Prop_lut4_I0_O)        0.045     0.881 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.228     1.110    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X66Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X66Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.258    -0.032    
    SLICE_X66Y70         FDRE (Hold_fdre_C_D)         0.059     0.027    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.318ns (17.367%)  route 1.513ns (82.633%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.245     0.862    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.907 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.257     1.164    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I0_O)        0.042     1.206 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.206    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.258    -0.034    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.107     0.073    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.338ns (19.916%)  route 1.359ns (80.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.042     0.614 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           0.215     0.828    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.110     0.938 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.133     1.072    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.258    -0.032    
    SLICE_X63Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.071    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.338ns (19.916%)  route 1.359ns (80.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.042     0.614 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           0.215     0.828    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.110     0.938 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.133     1.072    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.258    -0.032    
    SLICE_X63Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.071    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.338ns (19.916%)  route 1.359ns (80.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.042     0.614 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           0.215     0.828    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.110     0.938 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.133     1.072    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.258    -0.032    
    SLICE_X63Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.071    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.276ns (15.348%)  route 1.522ns (84.652%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.223     0.839    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X65Y71         LUT3 (Prop_lut3_I2_O)        0.045     0.884 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.288     1.173    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.258    -0.032    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.061     0.029    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  1.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :          362  Failing Endpoints,  Worst Slack       -7.192ns,  Total Violation     -293.670ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.192ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.718ns  (logic 9.460ns (56.587%)  route 7.258ns (43.413%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.532    15.821    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIA
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.576     9.039    
                         clock uncertainty           -0.084     8.956    
    SLICE_X66Y66         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.629    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 -7.192    

Slack (VIOLATED) :        -7.189ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.717ns  (logic 9.460ns (56.590%)  route 7.257ns (43.410%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.531    15.820    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIA
    SLICE_X66Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X66Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X66Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.631    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                         -15.820    
  -------------------------------------------------------------------
                         slack                                 -7.189    

Slack (VIOLATED) :        -7.173ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.701ns  (logic 9.460ns (56.644%)  route 7.241ns (43.356%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.515    15.804    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIA
    SLICE_X66Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X66Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X66Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.631    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                         -15.804    
  -------------------------------------------------------------------
                         slack                                 -7.173    

Slack (VIOLATED) :        -7.050ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.577ns  (logic 9.460ns (57.068%)  route 7.117ns (42.932%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.391    15.680    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIA
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X66Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                 -7.050    

Slack (VIOLATED) :        -7.037ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.598ns  (logic 9.460ns (56.995%)  route 7.138ns (43.005%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.412    15.701    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIA
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.611     9.074    
                         clock uncertainty           -0.084     8.991    
    SLICE_X62Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.664    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                         -15.701    
  -------------------------------------------------------------------
                         slack                                 -7.037    

Slack (VIOLATED) :        -6.987ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.548ns  (logic 9.460ns (57.166%)  route 7.088ns (42.834%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.363    15.652    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIA
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.665    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                 -6.987    

Slack (VIOLATED) :        -5.419ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.937ns  (logic 8.152ns (54.576%)  route 6.785ns (45.424%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.528    14.040    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIB
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.576     9.039    
                         clock uncertainty           -0.084     8.956    
    SLICE_X66Y66         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.621    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                 -5.419    

Slack (VIOLATED) :        -5.396ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.948ns  (logic 8.152ns (54.535%)  route 6.796ns (45.465%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.539    14.052    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIB
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.611     9.074    
                         clock uncertainty           -0.084     8.991    
    SLICE_X62Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.656    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                 -5.396    

Slack (VIOLATED) :        -5.376ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.930ns  (logic 8.152ns (54.603%)  route 6.778ns (45.397%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.520    14.033    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIB
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.657    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                 -5.376    

Slack (VIOLATED) :        -5.278ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 8.152ns (55.096%)  route 6.644ns (44.904%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.387    13.899    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIB
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X66Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.622    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                         -13.899    
  -------------------------------------------------------------------
                         slack                                 -5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/Q
                         net (fo=1, routed)           0.056    -0.405    design_1_i/custom_logic/inst/mqp_top/rangefinder/write
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
                         clock pessimism              0.239    -0.625    
                         clock uncertainty            0.084    -0.541    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.060    -0.481    design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.272    -0.569    
                         clock uncertainty            0.084    -0.485    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.231    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.272    -0.569    
                         clock uncertainty            0.084    -0.485    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.231    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC/CLK
                         clock pessimism              0.272    -0.569    
                         clock uncertainty            0.084    -0.485    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.231    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD/CLK
                         clock pessimism              0.272    -0.569    
                         clock uncertainty            0.084    -0.485    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.231    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.239%)  route 0.133ns (41.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y63         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=11, routed)          0.133    -0.350    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X36Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                         clock pessimism              0.252    -0.612    
                         clock uncertainty            0.084    -0.528    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.120    -0.408    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.272    -0.570    
                         clock uncertainty            0.084    -0.486    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.246    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.272    -0.570    
                         clock uncertainty            0.084    -0.486    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.246    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.272    -0.570    
                         clock uncertainty            0.084    -0.486    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.246    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/CLK
                         clock pessimism              0.272    -0.570    
                         clock uncertainty            0.084    -0.486    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.246    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.660ns (23.025%)  route 5.549ns (76.975%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.756     5.215    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.782     6.121    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X53Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.245 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.245    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.452     8.378    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.666    
                         clock uncertainty           -0.262     8.404    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.029     8.433    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 1.654ns (22.961%)  route 5.549ns (77.039%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.756     5.215    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.782     6.121    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I3_O)        0.118     6.239 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.239    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.452     8.378    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.666    
                         clock uncertainty           -0.262     8.404    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.075     8.479    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 1.660ns (23.806%)  route 5.313ns (76.194%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.756     5.215    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.546     5.884    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.008 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.008    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.452     8.378    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.666    
                         clock uncertainty           -0.262     8.404    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.031     8.435    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 1.660ns (24.911%)  route 5.004ns (75.089%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.483     4.134    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.326     4.460 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6/O
                         net (fo=1, routed)           0.424     4.885    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.566     5.575    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X59Y71         LUT3 (Prop_lut3_I1_O)        0.124     5.699 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.262     8.480    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.031     8.511    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 1.660ns (24.926%)  route 5.000ns (75.074%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.483     4.134    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.326     4.460 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6/O
                         net (fo=1, routed)           0.424     4.885    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.562     5.571    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X59Y71         LUT4 (Prop_lut4_I2_O)        0.124     5.695 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.695    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.262     8.480    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.029     8.509    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 1.654ns (24.859%)  route 5.000ns (75.141%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.483     4.134    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.326     4.460 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6/O
                         net (fo=1, routed)           0.424     4.885    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.562     5.571    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I3_O)        0.118     5.689 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.689    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.262     8.480    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.075     8.555    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.555    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.536ns (24.681%)  route 4.687ns (75.319%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.675     5.135    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124     5.259 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.259    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1_n_0
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.523     8.449    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/C
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.262     8.475    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.031     8.506    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.536ns (24.697%)  route 4.683ns (75.303%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.671     5.131    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I1_O)        0.124     5.255 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.255    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.523     8.449    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.262     8.475    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.029     8.504    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.531ns (24.620%)  route 4.687ns (75.380%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.675     5.135    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT5 (Prop_lut5_I3_O)        0.119     5.254 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.254    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.523     8.449    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.262     8.475    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.075     8.550    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.550    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 0.952ns (18.036%)  route 4.326ns (81.964%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.259 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.490     2.749    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.124     2.873 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.164     3.036    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I2_O)        0.124     3.160 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.153     4.314    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X3Y28          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.686     8.612    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y28          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.901    
                         clock uncertainty           -0.262     8.639    
    DSP48_X3Y28          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.142    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  3.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.231ns (19.293%)  route 0.966ns (80.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.180     0.527    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.572 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.572    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1_n_0
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.262    -0.030    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.091     0.061    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.321ns (19.573%)  route 1.319ns (80.427%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.245     0.862    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.907 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.063     0.969    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2_n_0
    SLICE_X59Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.014 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.014    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.262    -0.030    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.092     0.062    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.318ns (18.708%)  route 1.382ns (81.292%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.155     0.772    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.045     0.817 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_2/O
                         net (fo=1, routed)           0.216     1.032    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_2_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I2_O)        0.042     1.074 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     1.074    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1_n_0
    SLICE_X61Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.835    -0.850    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.294    
                         clock uncertainty            0.262    -0.032    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.105     0.073    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.386ns (22.673%)  route 1.316ns (77.327%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.252     0.868    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.048     0.916 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2/O
                         net (fo=1, routed)           0.053     0.970    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I0_O)        0.107     1.077 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.077    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X59Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.836    -0.849    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.293    
                         clock uncertainty            0.262    -0.031    
    SLICE_X59Y72         FDRE (Hold_fdre_C_D)         0.092     0.061    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.276ns (15.906%)  route 1.459ns (84.094%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.219     0.836    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X65Y72         LUT4 (Prop_lut4_I0_O)        0.045     0.881 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.228     1.110    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X66Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X66Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.262    -0.028    
    SLICE_X66Y70         FDRE (Hold_fdre_C_D)         0.059     0.031    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.318ns (17.367%)  route 1.513ns (82.633%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.245     0.862    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.907 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.257     1.164    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I0_O)        0.042     1.206 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.206    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.262    -0.030    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.107     0.077    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.338ns (19.916%)  route 1.359ns (80.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.042     0.614 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           0.215     0.828    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.110     0.938 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.133     1.072    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.262    -0.028    
    SLICE_X63Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.067    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.338ns (19.916%)  route 1.359ns (80.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.042     0.614 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           0.215     0.828    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.110     0.938 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.133     1.072    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.262    -0.028    
    SLICE_X63Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.067    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.338ns (19.916%)  route 1.359ns (80.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.042     0.614 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           0.215     0.828    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.110     0.938 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.133     1.072    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.262    -0.028    
    SLICE_X63Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.067    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.276ns (15.348%)  route 1.522ns (84.652%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.223     0.839    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X65Y71         LUT3 (Prop_lut3_I2_O)        0.045     0.884 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.288     1.173    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.262    -0.028    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.061     0.033    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  1.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.228ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.141ns  (logic 7.281ns (34.440%)  route 13.860ns (65.560%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.717    19.292    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/p_1_out
    SLICE_X100Y50        LUT6 (Prop_lut6_I2_O)        0.124    19.416 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54/O
                         net (fo=1, routed)           0.858    20.274    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/enb_array[19]
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.649    38.575    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -20.274    
  -------------------------------------------------------------------
                         slack                                 18.228    

Slack (MET) :             18.458ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.899ns  (logic 7.281ns (34.839%)  route 13.618ns (65.161%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.990    19.565    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y37         LUT6 (Prop_lut6_I1_O)        0.124    19.689 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32/O
                         net (fo=1, routed)           0.343    20.032    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/enb_array[23]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.651    38.577    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.039    
                         clock uncertainty           -0.106    38.933    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.490    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                         -20.032    
  -------------------------------------------------------------------
                         slack                                 18.458    

Slack (MET) :             18.794ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.572ns  (logic 7.157ns (34.791%)  route 13.415ns (65.209%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.168 r  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)         12.706    18.874    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y12        LUT6 (Prop_lut6_I3_O)        0.124    18.998 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.707    19.705    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/enb_array[40]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.660    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -19.705    
  -------------------------------------------------------------------
                         slack                                 18.794    

Slack (MET) :             18.871ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.490ns  (logic 7.281ns (35.534%)  route 13.209ns (64.466%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.210    18.785    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/p_1_out
    SLICE_X100Y37        LUT6 (Prop_lut6_I2_O)        0.124    18.909 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55/O
                         net (fo=1, routed)           0.714    19.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/enb_array[21]
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.655    38.581    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.043    
                         clock uncertainty           -0.106    38.937    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.494    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                         -19.623    
  -------------------------------------------------------------------
                         slack                                 18.871    

Slack (MET) :             18.903ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.461ns  (logic 7.281ns (35.585%)  route 13.180ns (64.415%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.180    18.755    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/p_1_out
    SLICE_X100Y42        LUT6 (Prop_lut6_I2_O)        0.124    18.879 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56/O
                         net (fo=1, routed)           0.714    19.594    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/enb_array[22]
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.106    38.940    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.497    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                         -19.594    
  -------------------------------------------------------------------
                         slack                                 18.903    

Slack (MET) :             19.038ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.326ns  (logic 7.157ns (35.212%)  route 13.169ns (64.788%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)         12.374    18.542    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[15]
    SLICE_X100Y12        LUT6 (Prop_lut6_I5_O)        0.124    18.666 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.792    19.458    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/enb_array[36]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.106    38.940    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.497    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                         -19.458    
  -------------------------------------------------------------------
                         slack                                 19.038    

Slack (MET) :             19.079ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.284ns  (logic 7.157ns (35.284%)  route 13.127ns (64.716%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.168 r  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)         12.297    18.465    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y12         LUT6 (Prop_lut6_I4_O)        0.124    18.589 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.828    19.417    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/enb_array[44]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.657    38.583    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                         -19.417    
  -------------------------------------------------------------------
                         slack                                 19.079    

Slack (MET) :             19.213ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.153ns  (logic 7.281ns (36.129%)  route 12.872ns (63.871%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.351    13.519    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y44         LUT2 (Prop_lut2_I0_O)        0.124    13.643 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.969    18.612    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/p_1_out
    SLICE_X102Y47        LUT6 (Prop_lut6_I2_O)        0.124    18.736 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53/O
                         net (fo=1, routed)           0.550    19.285    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/enb_array[25]
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.660    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -19.285    
  -------------------------------------------------------------------
                         slack                                 19.213    

Slack (MET) :             19.290ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.038ns  (logic 7.281ns (36.337%)  route 12.757ns (63.663%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          7.073    13.241    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X53Y53         LUT2 (Prop_lut2_I1_O)        0.124    13.365 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.607    17.972    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/p_1_out
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.096 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.075    19.170    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/enb_array[4]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.507    38.433    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.010    
                         clock uncertainty           -0.106    38.903    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.460    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                         -19.170    
  -------------------------------------------------------------------
                         slack                                 19.290    

Slack (MET) :             19.437ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.929ns  (logic 7.281ns (36.534%)  route 12.648ns (63.466%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.351    13.519    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y44         LUT2 (Prop_lut2_I0_O)        0.124    13.643 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.556    18.199    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/p_1_out
    SLICE_X102Y58        LUT6 (Prop_lut6_I2_O)        0.124    18.323 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29/O
                         net (fo=1, routed)           0.739    19.062    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/enb_array[18]
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.646    38.572    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -19.062    
  -------------------------------------------------------------------
                         slack                                 19.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.556    -0.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.342    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.823    -0.862    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.623    
                         clock uncertainty            0.106    -0.516    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.059    -0.457    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.556    -0.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.347    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.823    -0.862    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.623    
                         clock uncertainty            0.106    -0.516    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.052    -0.464    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.729%)  route 0.181ns (49.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=10, routed)          0.181    -0.278    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X56Y54         LUT4 (Prop_lut4_I2_O)        0.045    -0.233 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_9/O
                         net (fo=2, routed)           0.000    -0.233    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[3]
    SLICE_X56Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.106    -0.477    
    SLICE_X56Y54         FDRE (Hold_fdre_C_D)         0.092    -0.385    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.023%)  route 0.227ns (54.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.227    -0.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[6]
    SLICE_X58Y56         LUT4 (Prop_lut4_I2_O)        0.045    -0.186 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_4/O
                         net (fo=2, routed)           0.000    -0.186    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[8]
    SLICE_X58Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X58Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.106    -0.477    
    SLICE_X58Y56         FDRE (Hold_fdre_C_D)         0.121    -0.356    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.905%)  route 0.219ns (54.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X57Y53         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/Q
                         net (fo=10, routed)          0.219    -0.239    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[1]
    SLICE_X60Y52         LUT5 (Prop_lut5_I3_O)        0.045    -0.194 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.194    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1_n_0
    SLICE_X60Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X60Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
                         clock pessimism              0.272    -0.562    
                         clock uncertainty            0.106    -0.455    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.091    -0.364    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.556    -0.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.176    -0.282    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X50Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.823    -0.862    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.623    
                         clock uncertainty            0.106    -0.516    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.059    -0.457    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.087%)  route 0.200ns (54.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y42         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=11, routed)          0.200    -0.236    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X54Y42         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y42         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.106    -0.493    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.063    -0.430    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.759%)  route 0.243ns (63.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.555    -0.624    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y40         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.243    -0.240    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X52Y40         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.822    -0.863    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y40         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.106    -0.517    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.070    -0.447    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.097%)  route 0.235ns (52.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X58Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/Q
                         net (fo=17, routed)          0.235    -0.201    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[9]
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.156 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.156    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X60Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.272    -0.563    
                         clock uncertainty            0.106    -0.456    
    SLICE_X60Y54         FDRE (Hold_fdre_C_D)         0.092    -0.364    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.153%)  route 0.226ns (54.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/Q
                         net (fo=8, routed)           0.078    -0.380    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[5]
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_7/O
                         net (fo=2, routed)           0.148    -0.188    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[5]
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.236    -0.600    
                         clock uncertainty            0.106    -0.493    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.070    -0.423    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.493ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.642ns (34.904%)  route 1.197ns (65.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.093    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 39.493    

Slack (MET) :             39.741ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.741    

Slack (MET) :             39.741ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.741    

Slack (MET) :             39.741ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.741    

Slack (MET) :             39.741ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.741    

Slack (MET) :             39.776ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.773ns (41.454%)  route 1.092ns (58.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.092     0.823    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.295     1.118 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.118    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.081    40.894    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.894    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 39.776    

Slack (MET) :             39.777ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.799ns (42.036%)  route 1.102ns (57.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.102     0.833    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.321     1.154 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.154    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.777    

Slack (MET) :             39.785ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.801ns (42.320%)  route 1.092ns (57.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.092     0.823    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I0_O)        0.323     1.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                 39.785    

Slack (MET) :             40.151ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.580ns (39.626%)  route 0.884ns (60.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.884     0.593    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.124     0.717 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.717    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.868    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.868    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 40.151    

Slack (MET) :             40.482ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.580ns (52.431%)  route 0.526ns (47.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.526     0.236    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X113Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.360 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)        0.029    40.842    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.842    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                 40.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.343%)  route 0.124ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.277    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.048    -0.229 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.291    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.277    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.301    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.192    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT3 (Prop_lut3_I1_O)        0.043    -0.149 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.192    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.045    -0.147 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.315    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.189    -0.212    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X113Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.167 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.091    -0.344    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.247ns (50.929%)  route 0.238ns (49.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.058    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.461    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.632ns  (logic 0.580ns (15.968%)  route 3.052ns (84.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 198.394 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 189.088 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.700   189.088    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.456   189.544 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=74, routed)          3.052   192.597    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124   192.721 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.721    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.468   198.394    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.682    
                         clock uncertainty           -0.258   198.424    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.031   198.455    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.455    
                         arrival time                        -192.721    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.587ns  (logic 0.580ns (16.169%)  route 3.007ns (83.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 198.394 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 189.088 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.700   189.088    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.456   189.544 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=50, routed)          3.007   192.551    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.124   192.675 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.675    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.468   198.394    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.682    
                         clock uncertainty           -0.258   198.424    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.029   198.453    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.453    
                         arrival time                        -192.675    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.242ns  (logic 0.580ns (17.888%)  route 2.662ns (82.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 198.394 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 189.088 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.700   189.088    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.456   189.544 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=74, routed)          2.662   192.207    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[0]
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124   192.331 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.331    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.468   198.394    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.682    
                         clock uncertainty           -0.258   198.424    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.031   198.455    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.455    
                         arrival time                        -192.331    
  -------------------------------------------------------------------
                         slack                                  6.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.186ns (14.626%)  route 1.086ns (85.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=50, routed)          1.086     0.619    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.664 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.664    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.316    
                         clock uncertainty            0.258    -0.058    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092     0.034    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.227ns (17.333%)  route 1.083ns (82.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.480 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=64, routed)          1.083     0.603    design_1_i/custom_logic/inst/mqp_top/disp/current_state[1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.099     0.702 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.702    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.316    
                         clock uncertainty            0.258    -0.058    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092     0.034    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.227ns (17.331%)  route 1.083ns (82.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.480 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=64, routed)          1.083     0.603    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.099     0.702 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.702    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.316    
                         clock uncertainty            0.258    -0.058    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.091     0.033    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.670    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.632ns  (logic 0.580ns (15.968%)  route 3.052ns (84.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 198.394 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 189.088 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.700   189.088    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.456   189.544 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=74, routed)          3.052   192.597    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124   192.721 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.721    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.468   198.394    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.682    
                         clock uncertainty           -0.258   198.424    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.031   198.455    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.455    
                         arrival time                        -192.721    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.587ns  (logic 0.580ns (16.169%)  route 3.007ns (83.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 198.394 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 189.088 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.700   189.088    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.456   189.544 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=50, routed)          3.007   192.551    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.124   192.675 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.675    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.468   198.394    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.682    
                         clock uncertainty           -0.258   198.424    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.029   198.453    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.453    
                         arrival time                        -192.675    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.242ns  (logic 0.580ns (17.888%)  route 2.662ns (82.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 198.394 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 189.088 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.700   189.088    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.456   189.544 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=74, routed)          2.662   192.207    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[0]
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124   192.331 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.331    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.468   198.394    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.682    
                         clock uncertainty           -0.258   198.424    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.031   198.455    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.455    
                         arrival time                        -192.331    
  -------------------------------------------------------------------
                         slack                                  6.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.186ns (14.626%)  route 1.086ns (85.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=50, routed)          1.086     0.619    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.664 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.664    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.316    
                         clock uncertainty            0.258    -0.058    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092     0.034    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.227ns (17.333%)  route 1.083ns (82.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.480 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=64, routed)          1.083     0.603    design_1_i/custom_logic/inst/mqp_top/disp/current_state[1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.099     0.702 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.702    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.316    
                         clock uncertainty            0.258    -0.058    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092     0.034    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.227ns (17.331%)  route 1.083ns (82.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.480 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=64, routed)          1.083     0.603    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.099     0.702 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.702    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.316    
                         clock uncertainty            0.258    -0.058    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.091     0.033    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.670    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      178.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             178.537ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.879ns  (logic 7.599ns (36.396%)  route 13.280ns (63.604%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.147    19.057    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124    19.181 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.736    19.917    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637   198.563    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.039    
                         clock uncertainty           -0.142   198.897    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.454    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                178.537    

Slack (MET) :             179.057ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.368ns  (logic 7.599ns (37.308%)  route 12.769ns (62.692%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.932    18.841    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y87        LUT6 (Prop_lut6_I5_O)        0.124    18.965 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.441    19.406    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.142   198.906    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.463    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.463    
                         arrival time                         -19.406    
  -------------------------------------------------------------------
                         slack                                179.057    

Slack (MET) :             179.143ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.278ns  (logic 7.599ns (37.475%)  route 12.679ns (62.525%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.841    18.751    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I3_O)        0.124    18.875 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.441    19.316    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -19.316    
  -------------------------------------------------------------------
                         slack                                179.143    

Slack (MET) :             179.377ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.050ns  (logic 7.599ns (37.900%)  route 12.451ns (62.100%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.614    18.523    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[14]
    SLICE_X106Y92        LUT6 (Prop_lut6_I5_O)        0.124    18.647 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.441    19.089    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[7]
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.648   198.574    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.050    
                         clock uncertainty           -0.142   198.908    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.465    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.465    
                         arrival time                         -19.089    
  -------------------------------------------------------------------
                         slack                                179.377    

Slack (MET) :             179.484ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.944ns  (logic 7.599ns (38.101%)  route 12.345ns (61.899%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.508    18.417    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y97        LUT6 (Prop_lut6_I3_O)        0.124    18.541 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.441    18.983    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -18.983    
  -------------------------------------------------------------------
                         slack                                179.484    

Slack (MET) :             179.823ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.779ns  (logic 7.599ns (38.420%)  route 12.180ns (61.580%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.342    18.252    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y102       LUT6 (Prop_lut6_I5_O)        0.124    18.376 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.441    18.817    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                179.823    

Slack (MET) :             179.998ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.600ns  (logic 7.599ns (38.770%)  route 12.001ns (61.230%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          8.531    17.441    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X90Y137        LUT6 (Prop_lut6_I1_O)        0.124    17.565 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           1.074    18.639    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y29         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.819   198.746    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y29         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.222    
                         clock uncertainty           -0.142   199.080    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.637    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.637    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                179.998    

Slack (MET) :             180.036ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.564ns  (logic 7.599ns (38.843%)  route 11.965ns (61.157%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.127    18.037    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y107       LUT6 (Prop_lut6_I0_O)        0.124    18.161 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    18.602    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -18.602    
  -------------------------------------------------------------------
                         slack                                180.036    

Slack (MET) :             180.187ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.412ns  (logic 7.599ns (39.145%)  route 11.813ns (60.855%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.916     8.719    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.843 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          8.893    17.736    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y137       LUT6 (Prop_lut6_I1_O)        0.124    17.860 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.591    18.451    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -18.451    
  -------------------------------------------------------------------
                         slack                                180.187    

Slack (MET) :             180.295ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.306ns  (logic 7.599ns (39.360%)  route 11.707ns (60.640%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.916     8.719    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.843 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          8.735    17.578    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[16]
    SLICE_X106Y137       LUT6 (Prop_lut6_I0_O)        0.124    17.702 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.643    18.345    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -18.345    
  -------------------------------------------------------------------
                         slack                                180.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.170    -0.314    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready
    SLICE_X37Y83         LUT3 (Prop_lut3_I2_O)        0.042    -0.272 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1_n_0
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                         clock pessimism              0.240    -0.626    
                         clock uncertainty            0.142    -0.483    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.105    -0.378    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.175    -0.287    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.242 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.142    -0.484    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.120    -0.364    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.585%)  route 0.189ns (50.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 f  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/Q
                         net (fo=15, routed)          0.189    -0.300    design_1_i/custom_logic/inst/mqp_top/disp/state_reg[1][1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092    -0.396    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.274ns (64.818%)  route 0.149ns (35.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.312    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[3]
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.202 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.202    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[3]
    SLICE_X38Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                         clock pessimism              0.239    -0.625    
                         clock uncertainty            0.142    -0.482    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.134    -0.348    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.603%)  route 0.150ns (35.397%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/Q
                         net (fo=4, routed)           0.150    -0.309    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[11]
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.199    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[11]
    SLICE_X38Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.142    -0.481    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.134    -0.347    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.503%)  route 0.151ns (35.497%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/Q
                         net (fo=4, routed)           0.151    -0.308    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[15]
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.198 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.198    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[15]
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.142    -0.480    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.134    -0.346    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.276%)  route 0.199ns (51.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.199    -0.290    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg_0[0]
    SLICE_X40Y77         LUT6 (Prop_lut6_I1_O)        0.045    -0.245 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092    -0.396    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.884%)  route 0.202ns (52.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.202    -0.281    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[0]
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.236 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1_n_0
    SLICE_X39Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                         clock pessimism              0.239    -0.625    
                         clock uncertainty            0.142    -0.482    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.091    -0.391    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.795%)  route 0.239ns (56.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.239    -0.251    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg_0[0]
    SLICE_X37Y81         LUT5 (Prop_lut5_I3_O)        0.045    -0.206 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.206    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.272    -0.596    
                         clock uncertainty            0.142    -0.453    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.092    -0.361    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.419%)  route 0.214ns (50.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.214    -0.249    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l
    SLICE_X38Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.204 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.204    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1_n_0
    SLICE_X38Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.142    -0.484    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.120    -0.364    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            9  Failing Endpoints,  Worst Slack       -1.262ns,  Total Violation       -5.554ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.761ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.262ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.828ns (26.315%)  route 2.318ns (73.685%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.613     4.006    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.124     4.130 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.173     4.303    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.427 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.583     5.010    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.124     5.134 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.949     6.083    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.304     8.194    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.822    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.822    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                 -1.262    

Slack (VIOLATED) :        -1.251ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.828ns (26.423%)  route 2.306ns (73.577%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.613     4.006    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.124     4.130 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.173     4.303    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.427 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.583     5.010    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.124     5.134 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.936     6.071    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.569     8.495    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.495    
                         clock uncertainty           -0.304     8.192    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.820    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.820    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 -1.251    

Slack (VIOLATED) :        -1.238ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.828ns (26.514%)  route 2.295ns (73.486%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.613     4.006    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.124     4.130 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.173     4.303    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.427 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.583     5.010    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.124     5.134 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.926     6.060    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y23          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.304     8.194    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.822    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.822    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                 -1.238    

Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.828ns (27.769%)  route 2.154ns (72.231%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.613     4.006    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.124     4.130 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.173     4.303    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X32Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.427 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.583     5.010    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I4_O)        0.124     5.134 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.784     5.919    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.569     8.495    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y24          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.495    
                         clock uncertainty           -0.304     8.192    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.820    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.820    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.364ns (26.592%)  route 3.765ns (73.408%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.644     2.938    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.826     4.282    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.146     4.428 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.467     4.896    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.328     5.224 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.957     6.181    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.305 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.371     6.676    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.800 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.750     7.550    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124     7.674 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4/O
                         net (fo=1, routed)           0.393     8.067    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.304     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     7.834    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.206ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.364ns (26.739%)  route 3.737ns (73.261%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.644     2.938    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.826     4.282    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.146     4.428 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.467     4.896    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.328     5.224 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.957     6.181    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.305 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.371     6.676    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.800 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.727     7.528    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.652 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5/O
                         net (fo=1, routed)           0.388     8.039    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.304     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     7.834    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                 -0.206    

Slack (VIOLATED) :        -0.107ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 1.240ns (24.162%)  route 3.892ns (75.838%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.644     2.938    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.826     4.282    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.146     4.428 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.467     4.896    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.328     5.224 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           1.089     6.313    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.437 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          1.106     7.543    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X36Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.667 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11/O
                         net (fo=1, routed)           0.403     8.070    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[9]
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.304     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[9])
                                                     -0.233     7.963    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.104ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.240ns (24.179%)  route 3.888ns (75.821%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.644     2.938    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.826     4.282    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.146     4.428 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.467     4.896    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.328     5.224 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           1.089     6.313    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.437 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.989     7.426    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X35Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.550 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_12/O
                         net (fo=1, routed)           0.517     8.066    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[8]
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.304     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[8])
                                                     -0.233     7.963    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 1.364ns (27.557%)  route 3.586ns (72.443%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.644     2.938    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.826     4.282    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.146     4.428 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.467     4.896    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.328     5.224 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.957     6.181    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.305 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.371     6.676    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X35Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.800 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.381     7.181    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X34Y56         LUT5 (Prop_lut5_I3_O)        0.124     7.305 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3/O
                         net (fo=1, routed)           0.582     7.888    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.304     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     7.834    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 1.240ns (25.336%)  route 3.654ns (74.664%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.644     2.938    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=9, routed)           0.826     4.282    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.146     4.428 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.467     4.896    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.328     5.224 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.957     6.181    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y56         LUT6 (Prop_lut6_I3_O)        0.124     6.305 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.480     6.785    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X35Y56         LUT5 (Prop_lut5_I4_O)        0.124     6.909 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_7/O
                         net (fo=1, routed)           0.923     7.832    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_7_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.573     8.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.499    
                         clock uncertainty           -0.304     8.196    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362     7.834    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  0.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.761ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.868%)  route 0.219ns (51.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=11, routed)          0.219     1.271    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.316 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][5]
    SLICE_X32Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/C
                         clock pessimism              0.000    -0.869    
                         clock uncertainty            0.304    -0.565    
    SLICE_X32Y70         FDRE (Hold_fdre_C_D)         0.120    -0.445    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.777ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.109%)  route 0.235ns (52.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/Q
                         net (fo=6, routed)           0.235     1.287    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[6]
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.332 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[5]
    SLICE_X32Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
                         clock pessimism              0.000    -0.870    
                         clock uncertainty            0.304    -0.566    
    SLICE_X32Y71         FDRE (Hold_fdre_C_D)         0.121    -0.445    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.823ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.684%)  route 0.278ns (66.316%))
  Logic Levels:           0  
  Clock Path Skew:        -1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.278     1.306    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[0]
    SLICE_X32Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.812    -0.873    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.304    -0.569    
    SLICE_X32Y73         FDRE (Hold_fdre_C_D)         0.052    -0.517    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.870ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.702%)  route 0.350ns (65.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=9, routed)           0.350     1.379    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X32Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.424 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.424    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][3]
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.304    -0.567    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.121    -0.446    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.879ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.189ns (34.242%)  route 0.363ns (65.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=11, routed)          0.363     1.393    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X32Y73         LUT3 (Prop_lut3_I2_O)        0.048     1.441 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.441    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[0]
    SLICE_X32Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.812    -0.873    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[1]/C
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.304    -0.569    
    SLICE_X32Y73         FDRE (Hold_fdre_C_D)         0.131    -0.438    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.887ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.883%)  route 0.363ns (66.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=11, routed)          0.363     1.393    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X32Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.438 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.438    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][0]
    SLICE_X32Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.812    -0.873    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[1]/C
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.304    -0.569    
    SLICE_X32Y73         FDRE (Hold_fdre_C_D)         0.120    -0.449    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.835%)  route 0.343ns (62.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=11, routed)          0.343     1.396    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.441 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.441    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[3]
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.304    -0.567    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.121    -0.446    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.900ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.189ns (32.876%)  route 0.386ns (67.124%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=11, routed)          0.386     1.415    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.048     1.463 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.463    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[1]
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[2]/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.304    -0.567    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.131    -0.436    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.904ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.189ns (32.649%)  route 0.390ns (67.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=11, routed)          0.390     1.419    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X32Y72         LUT5 (Prop_lut5_I1_O)        0.048     1.467 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.467    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[2]
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[3]/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.304    -0.567    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.131    -0.436    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.908ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.524%)  route 0.386ns (67.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.553     0.889    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y66         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=11, routed)          0.386     1.415    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X32Y72         LUT4 (Prop_lut4_I1_O)        0.045     1.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.460    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][1]
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[2]/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.304    -0.567    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.120    -0.447    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  1.908    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :          362  Failing Endpoints,  Worst Slack       -7.192ns,  Total Violation     -293.670ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.192ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.718ns  (logic 9.460ns (56.587%)  route 7.258ns (43.413%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.532    15.821    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIA
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.576     9.039    
                         clock uncertainty           -0.084     8.956    
    SLICE_X66Y66         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.629    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 -7.192    

Slack (VIOLATED) :        -7.189ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.717ns  (logic 9.460ns (56.590%)  route 7.257ns (43.410%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.531    15.820    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIA
    SLICE_X66Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X66Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X66Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.631    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                         -15.820    
  -------------------------------------------------------------------
                         slack                                 -7.189    

Slack (VIOLATED) :        -7.173ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.701ns  (logic 9.460ns (56.644%)  route 7.241ns (43.356%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.515    15.804    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIA
    SLICE_X66Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X66Y63         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.576     9.041    
                         clock uncertainty           -0.084     8.958    
    SLICE_X66Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.631    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                         -15.804    
  -------------------------------------------------------------------
                         slack                                 -7.173    

Slack (VIOLATED) :        -7.050ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.577ns  (logic 9.460ns (57.068%)  route 7.117ns (42.932%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.391    15.680    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIA
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X66Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.630    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                 -7.050    

Slack (VIOLATED) :        -7.037ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.598ns  (logic 9.460ns (56.995%)  route 7.138ns (43.005%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.412    15.701    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIA
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.611     9.074    
                         clock uncertainty           -0.084     8.991    
    SLICE_X62Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.664    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                         -15.701    
  -------------------------------------------------------------------
                         slack                                 -7.037    

Slack (VIOLATED) :        -6.987ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.548ns  (logic 9.460ns (57.166%)  route 7.088ns (42.834%))
  Logic Levels:           30  (CARRY4=23 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.698    13.331    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X64Y64         LUT3 (Prop_lut3_I0_O)        0.329    13.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43/O
                         net (fo=1, routed)           0.000    13.660    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_43_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.210 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.210    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.324 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.324    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.595 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.321    14.916    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.373    15.289 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.363    15.652    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIA
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.665    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                         -15.652    
  -------------------------------------------------------------------
                         slack                                 -6.987    

Slack (VIOLATED) :        -5.419ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.937ns  (logic 8.152ns (54.576%)  route 6.785ns (45.424%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.528    14.040    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIB
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.576     9.039    
                         clock uncertainty           -0.084     8.956    
    SLICE_X66Y66         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.621    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                 -5.419    

Slack (VIOLATED) :        -5.396ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.948ns  (logic 8.152ns (54.535%)  route 6.796ns (45.465%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.539    14.052    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIB
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.537     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X62Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.611     9.074    
                         clock uncertainty           -0.084     8.991    
    SLICE_X62Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.656    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                 -5.396    

Slack (VIOLATED) :        -5.376ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.930ns  (logic 8.152ns (54.603%)  route 6.778ns (45.397%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.520    14.033    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIB
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X62Y64         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.611     9.075    
                         clock uncertainty           -0.084     8.992    
    SLICE_X62Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.657    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                 -5.376    

Slack (VIOLATED) :        -5.278ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 8.152ns (55.096%)  route 6.644ns (44.904%))
  Logic Levels:           26  (CARRY4=20 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.715    -0.897    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y60         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.923     0.482    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.606 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.592     1.199    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.832 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.832    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.946 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.911     2.857    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.981    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.531 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.531    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.645    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.802 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.540     4.342    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_0[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.204 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.321 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.478 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.715     6.194    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_3[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I1_O)        0.332     6.526 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.076    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.190    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.347 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.695     8.042    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_6[0]
    SLICE_X65Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785     8.827 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.827    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.098 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.704     9.802    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_9[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.329    10.131 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.681 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.795    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.952 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.626    11.577    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_12[0]
    SLICE_X65Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    12.362 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.362    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.476    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.633 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.550    13.184    design_1_i/custom_logic/inst/mqp_top/disp/rgb[10]_15[0]
    SLICE_X67Y63         LUT2 (Prop_lut2_I0_O)        0.329    13.513 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.387    13.899    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIB
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.538     8.464    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.576     9.040    
                         clock uncertainty           -0.084     8.957    
    SLICE_X66Y65         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.622    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                         -13.899    
  -------------------------------------------------------------------
                         slack                                 -5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/Q
                         net (fo=1, routed)           0.056    -0.405    design_1_i/custom_logic/inst/mqp_top/rangefinder/write
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
                         clock pessimism              0.239    -0.625    
                         clock uncertainty            0.084    -0.541    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.060    -0.481    design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.272    -0.569    
                         clock uncertainty            0.084    -0.485    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.231    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.272    -0.569    
                         clock uncertainty            0.084    -0.485    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.231    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC/CLK
                         clock pessimism              0.272    -0.569    
                         clock uncertainty            0.084    -0.485    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.231    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[2]/Q
                         net (fo=136, routed)         0.333    -0.129    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/ADDRD2
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X66Y65         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD/CLK
                         clock pessimism              0.272    -0.569    
                         clock uncertainty            0.084    -0.485    
    SLICE_X66Y65         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.231    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.239%)  route 0.133ns (41.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y63         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=11, routed)          0.133    -0.350    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X36Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                         clock pessimism              0.252    -0.612    
                         clock uncertainty            0.084    -0.528    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.120    -0.408    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.272    -0.570    
                         clock uncertainty            0.084    -0.486    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.246    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.272    -0.570    
                         clock uncertainty            0.084    -0.486    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.246    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.272    -0.570    
                         clock uncertainty            0.084    -0.486    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.246    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.462%)  route 0.322ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/custom_logic/inst/mqp_top/disp/col_count_reg[3]/Q
                         net (fo=132, routed)         0.322    -0.141    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/ADDRD3
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X66Y66         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/CLK
                         clock pessimism              0.272    -0.570    
                         clock uncertainty            0.084    -0.486    
    SLICE_X66Y66         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.246    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.660ns (23.025%)  route 5.549ns (76.975%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.756     5.215    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.782     6.121    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X53Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.245 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.245    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.452     8.378    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.666    
                         clock uncertainty           -0.258     8.408    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.029     8.437    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 1.654ns (22.961%)  route 5.549ns (77.039%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.756     5.215    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.782     6.121    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I3_O)        0.118     6.239 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.239    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.452     8.378    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.666    
                         clock uncertainty           -0.258     8.408    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.075     8.483    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 1.660ns (23.806%)  route 5.313ns (76.194%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.756     5.215    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.546     5.884    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.008 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.008    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.452     8.378    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.666    
                         clock uncertainty           -0.258     8.408    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.031     8.439    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 1.660ns (24.911%)  route 5.004ns (75.089%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.483     4.134    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.326     4.460 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6/O
                         net (fo=1, routed)           0.424     4.885    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.566     5.575    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X59Y71         LUT3 (Prop_lut3_I1_O)        0.124     5.699 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.258     8.484    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.031     8.515    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 1.660ns (24.926%)  route 5.000ns (75.074%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.483     4.134    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.326     4.460 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6/O
                         net (fo=1, routed)           0.424     4.885    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.562     5.571    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X59Y71         LUT4 (Prop_lut4_I2_O)        0.124     5.695 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.695    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.258     8.484    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.029     8.513    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 1.654ns (24.859%)  route 5.000ns (75.141%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.483     4.134    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.326     4.460 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6/O
                         net (fo=1, routed)           0.424     4.885    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.562     5.571    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I3_O)        0.118     5.689 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.689    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.258     8.484    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.075     8.559    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.536ns (24.681%)  route 4.687ns (75.319%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.675     5.135    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124     5.259 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.259    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1_n_0
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.523     8.449    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/C
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.258     8.479    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.031     8.510    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.536ns (24.697%)  route 4.683ns (75.303%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.671     5.131    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I1_O)        0.124     5.255 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.255    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.523     8.449    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.258     8.479    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.029     8.508    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.508    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.531ns (24.620%)  route 4.687ns (75.380%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.675     5.135    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT5 (Prop_lut5_I3_O)        0.119     5.254 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.254    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.523     8.449    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.258     8.479    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.075     8.554    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 0.952ns (18.036%)  route 4.326ns (81.964%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.259 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.490     2.749    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.124     2.873 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.164     3.036    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I2_O)        0.124     3.160 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.153     4.314    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X3Y28          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.686     8.612    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y28          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.901    
                         clock uncertainty           -0.258     8.643    
    DSP48_X3Y28          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.146    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  3.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.231ns (19.293%)  route 0.966ns (80.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.180     0.527    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.572 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.572    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1_n_0
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.258    -0.034    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.091     0.057    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.321ns (19.573%)  route 1.319ns (80.427%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.245     0.862    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.907 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.063     0.969    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2_n_0
    SLICE_X59Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.014 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.014    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.258    -0.034    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.092     0.058    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.318ns (18.708%)  route 1.382ns (81.292%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.155     0.772    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.045     0.817 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_2/O
                         net (fo=1, routed)           0.216     1.032    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_2_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I2_O)        0.042     1.074 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     1.074    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1_n_0
    SLICE_X61Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.835    -0.850    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.294    
                         clock uncertainty            0.258    -0.036    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.105     0.069    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.386ns (22.673%)  route 1.316ns (77.327%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.252     0.868    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.048     0.916 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2/O
                         net (fo=1, routed)           0.053     0.970    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I0_O)        0.107     1.077 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.077    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X59Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.836    -0.849    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.293    
                         clock uncertainty            0.258    -0.035    
    SLICE_X59Y72         FDRE (Hold_fdre_C_D)         0.092     0.057    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.276ns (15.906%)  route 1.459ns (84.094%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.219     0.836    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X65Y72         LUT4 (Prop_lut4_I0_O)        0.045     0.881 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.228     1.110    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X66Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X66Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.258    -0.032    
    SLICE_X66Y70         FDRE (Hold_fdre_C_D)         0.059     0.027    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.318ns (17.367%)  route 1.513ns (82.633%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.245     0.862    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.907 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.257     1.164    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I0_O)        0.042     1.206 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.206    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.258    -0.034    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.107     0.073    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.338ns (19.916%)  route 1.359ns (80.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.042     0.614 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           0.215     0.828    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.110     0.938 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.133     1.072    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.258    -0.032    
    SLICE_X63Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.071    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.338ns (19.916%)  route 1.359ns (80.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.042     0.614 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           0.215     0.828    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.110     0.938 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.133     1.072    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.258    -0.032    
    SLICE_X63Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.071    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.338ns (19.916%)  route 1.359ns (80.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.042     0.614 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           0.215     0.828    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.110     0.938 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.133     1.072    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.258    -0.032    
    SLICE_X63Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.071    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.276ns (15.348%)  route 1.522ns (84.652%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.223     0.839    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X65Y71         LUT3 (Prop_lut3_I2_O)        0.045     0.884 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.288     1.173    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.258    -0.032    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.061     0.029    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  1.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.660ns (23.025%)  route 5.549ns (76.975%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.756     5.215    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.782     6.121    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X53Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.245 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.245    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.452     8.378    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.666    
                         clock uncertainty           -0.262     8.404    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.029     8.433    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 1.654ns (22.961%)  route 5.549ns (77.039%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.756     5.215    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.782     6.121    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X53Y75         LUT5 (Prop_lut5_I3_O)        0.118     6.239 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.239    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.452     8.378    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.666    
                         clock uncertainty           -0.262     8.404    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.075     8.479    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 1.660ns (23.806%)  route 5.313ns (76.194%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.756     5.215    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.339 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.546     5.884    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.124     6.008 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.008    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.452     8.378    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.666    
                         clock uncertainty           -0.262     8.404    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.031     8.435    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 1.660ns (24.911%)  route 5.004ns (75.089%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.483     4.134    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.326     4.460 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6/O
                         net (fo=1, routed)           0.424     4.885    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.566     5.575    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X59Y71         LUT3 (Prop_lut3_I1_O)        0.124     5.699 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.262     8.480    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.031     8.511    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 1.660ns (24.926%)  route 5.000ns (75.074%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.483     4.134    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.326     4.460 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6/O
                         net (fo=1, routed)           0.424     4.885    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.562     5.571    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X59Y71         LUT4 (Prop_lut4_I2_O)        0.124     5.695 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.695    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.262     8.480    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.029     8.509    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 1.654ns (24.859%)  route 5.000ns (75.141%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.483     4.134    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.326     4.460 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6/O
                         net (fo=1, routed)           0.424     4.885    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.562     5.571    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I3_O)        0.118     5.689 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.689    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.528     8.454    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.262     8.480    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)        0.075     8.555    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.555    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.536ns (24.681%)  route 4.687ns (75.319%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.675     5.135    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124     5.259 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.259    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1_n_0
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.523     8.449    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/C
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.262     8.475    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.031     8.506    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.536ns (24.697%)  route 4.683ns (75.303%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.671     5.131    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I1_O)        0.124     5.255 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.255    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.523     8.449    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.262     8.475    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.029     8.504    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.531ns (24.620%)  route 4.687ns (75.380%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.153     2.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           1.011     3.298    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.353     3.651 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.482     4.133    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.326     4.459 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.675     5.135    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y75         LUT5 (Prop_lut5_I3_O)        0.119     5.254 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.254    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.523     8.449    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.262     8.475    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.075     8.550    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.550    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 0.952ns (18.036%)  route 4.326ns (81.964%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.647    -0.965    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.867     1.358    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     1.482 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.652     2.135    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.124     2.259 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.490     2.749    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.124     2.873 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.164     3.036    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I2_O)        0.124     3.160 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.153     4.314    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X3Y28          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.686     8.612    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y28          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.901    
                         clock uncertainty           -0.262     8.639    
    DSP48_X3Y28          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.142    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  3.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.231ns (19.293%)  route 0.966ns (80.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.180     0.527    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.572 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.572    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1_n_0
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.262    -0.030    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.091     0.061    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.321ns (19.573%)  route 1.319ns (80.427%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.245     0.862    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.907 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.063     0.969    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2_n_0
    SLICE_X59Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.014 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.014    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.262    -0.030    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.092     0.062    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.318ns (18.708%)  route 1.382ns (81.292%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.155     0.772    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.045     0.817 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_2/O
                         net (fo=1, routed)           0.216     1.032    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_2_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I2_O)        0.042     1.074 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     1.074    design_1_i/custom_logic/inst/mqp_top/disp/pipe[1]_i_1_n_0
    SLICE_X61Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.835    -0.850    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.294    
                         clock uncertainty            0.262    -0.032    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.105     0.073    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.386ns (22.673%)  route 1.316ns (77.327%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.252     0.868    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.048     0.916 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2/O
                         net (fo=1, routed)           0.053     0.970    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_2_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I0_O)        0.107     1.077 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.077    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X59Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.836    -0.849    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.293    
                         clock uncertainty            0.262    -0.031    
    SLICE_X59Y72         FDRE (Hold_fdre_C_D)         0.092     0.061    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.276ns (15.906%)  route 1.459ns (84.094%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.219     0.836    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X65Y72         LUT4 (Prop_lut4_I0_O)        0.045     0.881 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.228     1.110    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X66Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X66Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.262    -0.028    
    SLICE_X66Y70         FDRE (Hold_fdre_C_D)         0.059     0.031    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.318ns (17.367%)  route 1.513ns (82.633%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.245     0.862    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.907 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.257     1.164    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I0_O)        0.042     1.206 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.206    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X59Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.262    -0.030    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.107     0.077    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.338ns (19.916%)  route 1.359ns (80.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.042     0.614 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           0.215     0.828    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.110     0.938 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.133     1.072    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.262    -0.028    
    SLICE_X63Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.067    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.338ns (19.916%)  route 1.359ns (80.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.042     0.614 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           0.215     0.828    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.110     0.938 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.133     1.072    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.262    -0.028    
    SLICE_X63Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.067    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.338ns (19.916%)  route 1.359ns (80.084%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.042     0.614 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4/O
                         net (fo=6, routed)           0.215     0.828    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_4_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.110     0.938 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.133     1.072    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.262    -0.028    
    SLICE_X63Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.067    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.276ns (15.348%)  route 1.522ns (84.652%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.787     0.302    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.347 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.224     0.572    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X60Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.617 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.223     0.839    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X65Y71         LUT3 (Prop_lut3_I2_O)        0.045     0.884 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.288     1.173    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X65Y70         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.262    -0.028    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.061     0.033    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  1.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.228ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.141ns  (logic 7.281ns (34.440%)  route 13.860ns (65.560%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.717    19.292    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/p_1_out
    SLICE_X100Y50        LUT6 (Prop_lut6_I2_O)        0.124    19.416 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54/O
                         net (fo=1, routed)           0.858    20.274    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/enb_array[19]
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.649    38.575    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -20.274    
  -------------------------------------------------------------------
                         slack                                 18.228    

Slack (MET) :             18.458ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.899ns  (logic 7.281ns (34.839%)  route 13.618ns (65.161%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.990    19.565    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y37         LUT6 (Prop_lut6_I1_O)        0.124    19.689 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32/O
                         net (fo=1, routed)           0.343    20.032    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/enb_array[23]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.651    38.577    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.039    
                         clock uncertainty           -0.106    38.933    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.490    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                         -20.032    
  -------------------------------------------------------------------
                         slack                                 18.458    

Slack (MET) :             18.794ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.572ns  (logic 7.157ns (34.791%)  route 13.415ns (65.209%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.168 r  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)         12.706    18.874    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y12        LUT6 (Prop_lut6_I3_O)        0.124    18.998 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.707    19.705    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/enb_array[40]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.660    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -19.705    
  -------------------------------------------------------------------
                         slack                                 18.794    

Slack (MET) :             18.871ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.490ns  (logic 7.281ns (35.534%)  route 13.209ns (64.466%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.210    18.785    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/p_1_out
    SLICE_X100Y37        LUT6 (Prop_lut6_I2_O)        0.124    18.909 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55/O
                         net (fo=1, routed)           0.714    19.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/enb_array[21]
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.655    38.581    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.043    
                         clock uncertainty           -0.106    38.937    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.494    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                         -19.623    
  -------------------------------------------------------------------
                         slack                                 18.871    

Slack (MET) :             18.903ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.461ns  (logic 7.281ns (35.585%)  route 13.180ns (64.415%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.283    13.451    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    13.575 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.180    18.755    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/p_1_out
    SLICE_X100Y42        LUT6 (Prop_lut6_I2_O)        0.124    18.879 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56/O
                         net (fo=1, routed)           0.714    19.594    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/enb_array[22]
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.106    38.940    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.497    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                         -19.594    
  -------------------------------------------------------------------
                         slack                                 18.903    

Slack (MET) :             19.038ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.326ns  (logic 7.157ns (35.212%)  route 13.169ns (64.788%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)         12.374    18.542    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[15]
    SLICE_X100Y12        LUT6 (Prop_lut6_I5_O)        0.124    18.666 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.792    19.458    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/enb_array[36]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.106    38.940    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.497    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                         -19.458    
  -------------------------------------------------------------------
                         slack                                 19.038    

Slack (MET) :             19.079ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.284ns  (logic 7.157ns (35.284%)  route 13.127ns (64.716%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     6.168 r  design_1_i/custom_logic/p_1_out/P[15]
                         net (fo=59, routed)         12.297    18.465    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y12         LUT6 (Prop_lut6_I4_O)        0.124    18.589 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.828    19.417    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/enb_array[44]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.657    38.583    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                         -19.417    
  -------------------------------------------------------------------
                         slack                                 19.079    

Slack (MET) :             19.213ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.153ns  (logic 7.281ns (36.129%)  route 12.872ns (63.871%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.351    13.519    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y44         LUT2 (Prop_lut2_I0_O)        0.124    13.643 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.969    18.612    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/p_1_out
    SLICE_X102Y47        LUT6 (Prop_lut6_I2_O)        0.124    18.736 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53/O
                         net (fo=1, routed)           0.550    19.285    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/enb_array[25]
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.660    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -19.285    
  -------------------------------------------------------------------
                         slack                                 19.213    

Slack (MET) :             19.290ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.038ns  (logic 7.281ns (36.337%)  route 12.757ns (63.663%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          7.073    13.241    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X53Y53         LUT2 (Prop_lut2_I1_O)        0.124    13.365 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.607    17.972    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/p_1_out
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.096 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.075    19.170    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/enb_array[4]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.507    38.433    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.010    
                         clock uncertainty           -0.106    38.903    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.460    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                         -19.170    
  -------------------------------------------------------------------
                         slack                                 19.290    

Slack (MET) :             19.437ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.929ns  (logic 7.281ns (36.534%)  route 12.648ns (63.466%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.745    -0.867    design_1_i/custom_logic/clk_25M
    DSP48_X2Y21          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.648 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.650    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.168 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          7.351    13.519    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[18]
    SLICE_X50Y44         LUT2 (Prop_lut2_I0_O)        0.124    13.643 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.556    18.199    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/p_1_out
    SLICE_X102Y58        LUT6 (Prop_lut6_I2_O)        0.124    18.323 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29/O
                         net (fo=1, routed)           0.739    19.062    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/enb_array[18]
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.646    38.572    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.048    
                         clock uncertainty           -0.106    38.942    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -19.062    
  -------------------------------------------------------------------
                         slack                                 19.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.556    -0.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.342    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.823    -0.862    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.623    
                         clock uncertainty            0.106    -0.516    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.059    -0.457    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.556    -0.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.347    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.823    -0.862    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y44         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.623    
                         clock uncertainty            0.106    -0.516    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.052    -0.464    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.729%)  route 0.181ns (49.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=10, routed)          0.181    -0.278    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X56Y54         LUT4 (Prop_lut4_I2_O)        0.045    -0.233 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_9/O
                         net (fo=2, routed)           0.000    -0.233    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[3]
    SLICE_X56Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.106    -0.477    
    SLICE_X56Y54         FDRE (Hold_fdre_C_D)         0.092    -0.385    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.023%)  route 0.227ns (54.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/Q
                         net (fo=10, routed)          0.227    -0.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[6]
    SLICE_X58Y56         LUT4 (Prop_lut4_I2_O)        0.045    -0.186 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_4/O
                         net (fo=2, routed)           0.000    -0.186    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[8]
    SLICE_X58Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X58Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.106    -0.477    
    SLICE_X58Y56         FDRE (Hold_fdre_C_D)         0.121    -0.356    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.905%)  route 0.219ns (54.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X57Y53         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/Q
                         net (fo=10, routed)          0.219    -0.239    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[1]
    SLICE_X60Y52         LUT5 (Prop_lut5_I3_O)        0.045    -0.194 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.194    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1_n_0
    SLICE_X60Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.851    -0.834    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X60Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
                         clock pessimism              0.272    -0.562    
                         clock uncertainty            0.106    -0.455    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.091    -0.364    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.556    -0.623    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.176    -0.282    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X50Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.823    -0.862    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.623    
                         clock uncertainty            0.106    -0.516    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.059    -0.457    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.087%)  route 0.200ns (54.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y42         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=11, routed)          0.200    -0.236    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X54Y42         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y42         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.106    -0.493    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.063    -0.430    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.759%)  route 0.243ns (63.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.555    -0.624    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y40         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.243    -0.240    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X52Y40         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.822    -0.863    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y40         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.106    -0.517    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.070    -0.447    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.097%)  route 0.235ns (52.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X58Y56         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/Q
                         net (fo=17, routed)          0.235    -0.201    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[9]
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.156 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.156    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X60Y54         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.272    -0.563    
                         clock uncertainty            0.106    -0.456    
    SLICE_X60Y54         FDRE (Hold_fdre_C_D)         0.092    -0.364    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.153%)  route 0.226ns (54.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/Q
                         net (fo=8, routed)           0.078    -0.380    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[5]
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_7/O
                         net (fo=2, routed)           0.148    -0.188    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[5]
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X56Y55         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.236    -0.600    
                         clock uncertainty            0.106    -0.493    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.070    -0.423    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.493ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.642ns (34.904%)  route 1.197ns (65.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.093    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 39.493    

Slack (MET) :             39.741ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.741    

Slack (MET) :             39.741ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.741    

Slack (MET) :             39.741ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.741    

Slack (MET) :             39.741ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.907%)  route 1.008ns (61.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.590    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.124     0.714 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.190     0.903    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 39.741    

Slack (MET) :             39.776ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.773ns (41.454%)  route 1.092ns (58.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.092     0.823    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.295     1.118 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.118    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.081    40.894    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.894    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 39.776    

Slack (MET) :             39.777ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.799ns (42.036%)  route 1.102ns (57.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.102     0.833    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.321     1.154 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.154    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 39.777    

Slack (MET) :             39.785ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.801ns (42.320%)  route 1.092ns (57.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           1.092     0.823    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I0_O)        0.323     1.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                 39.785    

Slack (MET) :             40.151ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.580ns (39.626%)  route 0.884ns (60.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.884     0.593    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.124     0.717 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.717    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.868    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.868    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 40.151    

Slack (MET) :             40.482ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.580ns (52.431%)  route 0.526ns (47.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.526     0.236    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X113Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.360 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)        0.029    40.842    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.842    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                 40.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.343%)  route 0.124ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.277    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.048    -0.229 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.291    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.124    -0.277    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.301    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.192    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT3 (Prop_lut3_I1_O)        0.043    -0.149 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.192    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.045    -0.147 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.315    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.189    -0.212    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X113Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.167 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.091    -0.344    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.056    -0.118    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.247ns (50.929%)  route 0.238ns (49.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.273    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.099    -0.174 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.058    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X113Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.461    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.632ns  (logic 0.580ns (15.968%)  route 3.052ns (84.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 198.394 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 189.088 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.700   189.088    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.456   189.544 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=74, routed)          3.052   192.597    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124   192.721 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.721    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.468   198.394    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.682    
                         clock uncertainty           -0.262   198.420    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.031   198.451    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.451    
                         arrival time                        -192.721    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.587ns  (logic 0.580ns (16.169%)  route 3.007ns (83.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 198.394 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 189.088 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.700   189.088    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.456   189.544 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=50, routed)          3.007   192.551    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.124   192.675 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.675    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.468   198.394    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.682    
                         clock uncertainty           -0.262   198.420    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.029   198.449    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.449    
                         arrival time                        -192.675    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.242ns  (logic 0.580ns (17.888%)  route 2.662ns (82.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 198.394 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 189.088 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.700   189.088    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.456   189.544 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=74, routed)          2.662   192.207    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[0]
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124   192.331 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.331    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.468   198.394    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.682    
                         clock uncertainty           -0.262   198.420    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.031   198.451    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.451    
                         arrival time                        -192.331    
  -------------------------------------------------------------------
                         slack                                  6.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.186ns (14.626%)  route 1.086ns (85.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=50, routed)          1.086     0.619    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.664 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.664    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.316    
                         clock uncertainty            0.262    -0.054    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092     0.038    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.227ns (17.333%)  route 1.083ns (82.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.480 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=64, routed)          1.083     0.603    design_1_i/custom_logic/inst/mqp_top/disp/current_state[1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.099     0.702 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.702    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.316    
                         clock uncertainty            0.262    -0.054    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092     0.038    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.227ns (17.331%)  route 1.083ns (82.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.480 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=64, routed)          1.083     0.603    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.099     0.702 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.702    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.316    
                         clock uncertainty            0.262    -0.054    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.091     0.037    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.665    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      178.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             178.537ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.879ns  (logic 7.599ns (36.396%)  route 13.280ns (63.604%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)         10.147    19.057    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124    19.181 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.736    19.917    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637   198.563    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.039    
                         clock uncertainty           -0.142   198.897    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.454    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                178.537    

Slack (MET) :             179.057ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.368ns  (logic 7.599ns (37.308%)  route 12.769ns (62.692%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.932    18.841    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y87        LUT6 (Prop_lut6_I5_O)        0.124    18.965 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.441    19.406    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.142   198.906    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.463    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.463    
                         arrival time                         -19.406    
  -------------------------------------------------------------------
                         slack                                179.057    

Slack (MET) :             179.143ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.278ns  (logic 7.599ns (37.475%)  route 12.679ns (62.525%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.841    18.751    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I3_O)        0.124    18.875 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.441    19.316    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -19.316    
  -------------------------------------------------------------------
                         slack                                179.143    

Slack (MET) :             179.377ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.050ns  (logic 7.599ns (37.900%)  route 12.451ns (62.100%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.614    18.523    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[14]
    SLICE_X106Y92        LUT6 (Prop_lut6_I5_O)        0.124    18.647 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.441    19.089    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[7]
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.648   198.574    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.050    
                         clock uncertainty           -0.142   198.908    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.465    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.465    
                         arrival time                         -19.089    
  -------------------------------------------------------------------
                         slack                                179.377    

Slack (MET) :             179.484ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.944ns  (logic 7.599ns (38.101%)  route 12.345ns (61.899%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.508    18.417    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y97        LUT6 (Prop_lut6_I3_O)        0.124    18.541 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.441    18.983    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -18.983    
  -------------------------------------------------------------------
                         slack                                179.484    

Slack (MET) :             179.823ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.779ns  (logic 7.599ns (38.420%)  route 12.180ns (61.580%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.342    18.252    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y102       LUT6 (Prop_lut6_I5_O)        0.124    18.376 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.441    18.817    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                179.823    

Slack (MET) :             179.998ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.600ns  (logic 7.599ns (38.770%)  route 12.001ns (61.230%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          8.531    17.441    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X90Y137        LUT6 (Prop_lut6_I1_O)        0.124    17.565 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           1.074    18.639    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y29         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.819   198.746    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y29         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.222    
                         clock uncertainty           -0.142   199.080    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.637    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.637    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                179.998    

Slack (MET) :             180.036ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.564ns  (logic 7.599ns (38.843%)  route 11.965ns (61.157%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.983     8.786    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_91
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_3/O
                         net (fo=54, routed)          9.127    18.037    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y107       LUT6 (Prop_lut6_I0_O)        0.124    18.161 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    18.602    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -18.602    
  -------------------------------------------------------------------
                         slack                                180.036    

Slack (MET) :             180.187ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.412ns  (logic 7.599ns (39.145%)  route 11.813ns (60.855%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.802 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.916     8.719    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.843 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          8.893    17.736    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y137       LUT6 (Prop_lut6_I1_O)        0.124    17.860 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.591    18.451    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -18.451    
  -------------------------------------------------------------------
                         slack                                180.187    

Slack (MET) :             180.295ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.306ns  (logic 7.599ns (39.360%)  route 11.707ns (60.640%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.650    -0.962    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.444 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/Q
                         net (fo=6, routed)           0.839     0.395    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124     0.519 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.519    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.052 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.052    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.169    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.492 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     2.064    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.282 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.284    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.802 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.916     8.719    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_89
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.843 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_1/O
                         net (fo=54, routed)          8.735    17.578    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[16]
    SLICE_X106Y137       LUT6 (Prop_lut6_I0_O)        0.124    17.702 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.643    18.345    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -18.345    
  -------------------------------------------------------------------
                         slack                                180.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.170    -0.314    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready
    SLICE_X37Y83         LUT3 (Prop_lut3_I2_O)        0.042    -0.272 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.272    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1_n_0
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                         clock pessimism              0.240    -0.626    
                         clock uncertainty            0.142    -0.483    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.105    -0.378    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.175    -0.287    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.242 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.142    -0.484    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.120    -0.364    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.585%)  route 0.189ns (50.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 f  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/Q
                         net (fo=15, routed)          0.189    -0.300    design_1_i/custom_logic/inst/mqp_top/disp/state_reg[1][1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092    -0.396    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.274ns (64.818%)  route 0.149ns (35.182%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/Q
                         net (fo=4, routed)           0.149    -0.312    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[3]
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.202 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.202    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[3]
    SLICE_X38Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                         clock pessimism              0.239    -0.625    
                         clock uncertainty            0.142    -0.482    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.134    -0.348    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.603%)  route 0.150ns (35.397%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/Q
                         net (fo=4, routed)           0.150    -0.309    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[11]
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.199    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[11]
    SLICE_X38Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.142    -0.481    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.134    -0.347    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.503%)  route 0.151ns (35.497%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/Q
                         net (fo=4, routed)           0.151    -0.308    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[15]
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.198 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.198    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[15]
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.142    -0.480    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.134    -0.346    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.276%)  route 0.199ns (51.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.199    -0.290    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg_0[0]
    SLICE_X40Y77         LUT6 (Prop_lut6_I1_O)        0.045    -0.245 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092    -0.396    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.884%)  route 0.202ns (52.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.202    -0.281    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[0]
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.236 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1_n_0
    SLICE_X39Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X39Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                         clock pessimism              0.239    -0.625    
                         clock uncertainty            0.142    -0.482    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.091    -0.391    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.795%)  route 0.239ns (56.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.239    -0.251    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg_0[0]
    SLICE_X37Y81         LUT5 (Prop_lut5_I3_O)        0.045    -0.206 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.206    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.272    -0.596    
                         clock uncertainty            0.142    -0.453    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.092    -0.361    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.419%)  route 0.214ns (50.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.214    -0.249    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l
    SLICE_X38Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.204 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.204    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1_n_0
    SLICE_X38Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X38Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.142    -0.484    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.120    -0.364    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.632ns  (logic 0.580ns (15.968%)  route 3.052ns (84.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 198.394 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 189.088 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.700   189.088    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.456   189.544 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=74, routed)          3.052   192.597    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124   192.721 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.721    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.468   198.394    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.682    
                         clock uncertainty           -0.262   198.420    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.031   198.451    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.451    
                         arrival time                        -192.721    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.587ns  (logic 0.580ns (16.169%)  route 3.007ns (83.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 198.394 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 189.088 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.700   189.088    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.456   189.544 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=50, routed)          3.007   192.551    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.124   192.675 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.675    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.468   198.394    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.682    
                         clock uncertainty           -0.262   198.420    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.029   198.449    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.449    
                         arrival time                        -192.675    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.242ns  (logic 0.580ns (17.888%)  route 2.662ns (82.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 198.394 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 189.088 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         1.700   189.088    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.456   189.544 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=74, routed)          2.662   192.207    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[0]
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124   192.331 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.331    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.468   198.394    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.682    
                         clock uncertainty           -0.262   198.420    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.031   198.451    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.451    
                         arrival time                        -192.331    
  -------------------------------------------------------------------
                         slack                                  6.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.186ns (14.626%)  route 1.086ns (85.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=50, routed)          1.086     0.619    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.664 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.664    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.316    
                         clock uncertainty            0.262    -0.054    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092     0.038    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.227ns (17.333%)  route 1.083ns (82.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.480 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=64, routed)          1.083     0.603    design_1_i/custom_logic/inst/mqp_top/disp/current_state[1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.099     0.702 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.702    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[1]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.316    
                         clock uncertainty            0.262    -0.054    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.092     0.038    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.227ns (17.331%)  route 1.083ns (82.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=972, routed)         0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X60Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.480 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=64, routed)          1.083     0.603    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.099     0.702 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.702    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.316    
                         clock uncertainty            0.262    -0.054    
    SLICE_X40Y77         FDRE (Hold_fdre_C_D)         0.091     0.037    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.665    





