# ZynqNet FPGA Accelerator Firmware

for the Zynq XC-7Z045 System on Chip

*important*: set AXI_HP port to 32-bit in Vivado Design Suite Block Configuration, or by configuring the corresponding registers at runtime. This configuration needs to be configured before loading the bitstream!
