{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670210552411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670210552411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 10:22:32 2022 " "Processing started: Mon Dec 05 10:22:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670210552411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670210552411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off morsecode -c morsecode " "Command: quartus_map --read_settings_files=on --write_settings_files=off morsecode -c morsecode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670210552411 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670210552652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morsecode_shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file morsecode_shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 morsecode_shiftregister " "Found entity 1: morsecode_shiftregister" {  } { { "morsecode_shiftregister.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_shiftregister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210552685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210552685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morsecode_lengthcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file morsecode_lengthcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 morsecode_lengthcounter " "Found entity 1: morsecode_lengthcounter" {  } { { "morsecode_lengthcounter.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_lengthcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210552687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210552687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morsecode_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file morsecode_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 morsecode_encoder " "Found entity 1: morsecode_encoder" {  } { { "morsecode_encoder.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_encoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210552688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210552688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210552689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210552689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse_code.v 1 1 " "Found 1 design units, including 1 entities, in source file morse_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_code " "Found entity 1: morse_code" {  } { { "morse_code.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morse_code.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210552690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210552690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210552692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210552692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morsecode_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file morsecode_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 morsecode_datapath " "Found entity 1: morsecode_datapath" {  } { { "morsecode_datapath.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670210552693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670210552693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "morse_code " "Elaborating entity \"morse_code\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670210552712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morsecode_datapath morsecode_datapath:U0 " "Elaborating entity \"morsecode_datapath\" for hierarchy \"morsecode_datapath:U0\"" {  } { { "morse_code.v" "U0" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morse_code.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210552716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morsecode_lengthcounter morsecode_datapath:U0\|morsecode_lengthcounter:U0 " "Elaborating entity \"morsecode_lengthcounter\" for hierarchy \"morsecode_datapath:U0\|morsecode_lengthcounter:U0\"" {  } { { "morsecode_datapath.v" "U0" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210552718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 morsecode_lengthcounter.v(16) " "Verilog HDL assignment warning at morsecode_lengthcounter.v(16): truncated value with size 32 to match size of target (4)" {  } { { "morsecode_lengthcounter.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_lengthcounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670210552719 "|morse_code|morsecode_datapath:U0|morsecode_lengthcounter:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morsecode_shiftregister morsecode_datapath:U0\|morsecode_shiftregister:U1 " "Elaborating entity \"morsecode_shiftregister\" for hierarchy \"morsecode_datapath:U0\|morsecode_shiftregister:U1\"" {  } { { "morsecode_datapath.v" "U1" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210552720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morsecode_encoder morsecode_datapath:U0\|morsecode_encoder:U2 " "Elaborating entity \"morsecode_encoder\" for hierarchy \"morsecode_datapath:U0\|morsecode_encoder:U2\"" {  } { { "morsecode_datapath.v" "U2" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210552721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:U1 " "Elaborating entity \"FSM\" for hierarchy \"FSM:U1\"" {  } { { "morse_code.v" "U1" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morse_code.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670210552723 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start FSM.v(40) " "Verilog HDL Always Construct warning at FSM.v(40): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state FSM.v(35) " "Verilog HDL Always Construct warning at FSM.v(35): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastbit FSM.v(208) " "Verilog HDL Always Construct warning at FSM.v(208): variable \"lastbit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastbit FSM.v(214) " "Verilog HDL Always Construct warning at FSM.v(214): variable \"lastbit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastbit FSM.v(220) " "Verilog HDL Always Construct warning at FSM.v(220): variable \"lastbit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastbit FSM.v(226) " "Verilog HDL Always Construct warning at FSM.v(226): variable \"lastbit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastbit FSM.v(232) " "Verilog HDL Always Construct warning at FSM.v(232): variable \"lastbit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastbit FSM.v(238) " "Verilog HDL Always Construct warning at FSM.v(238): variable \"lastbit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastbit FSM.v(244) " "Verilog HDL Always Construct warning at FSM.v(244): variable \"lastbit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastbit FSM.v(250) " "Verilog HDL Always Construct warning at FSM.v(250): variable \"lastbit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastbit FSM.v(256) " "Verilog HDL Always Construct warning at FSM.v(256): variable \"lastbit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastbit FSM.v(262) " "Verilog HDL Always Construct warning at FSM.v(262): variable \"lastbit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastbit FSM.v(268) " "Verilog HDL Always Construct warning at FSM.v(268): variable \"lastbit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastbit FSM.v(274) " "Verilog HDL Always Construct warning at FSM.v(274): variable \"lastbit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FSM.v(199) " "Verilog HDL Case Statement warning at FSM.v(199): incomplete case statement has no default case item" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 199 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_enable FSM.v(195) " "Verilog HDL Always Construct warning at FSM.v(195): inferring latch(es) for variable \"ctrl_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 195 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_enable FSM.v(195) " "Inferred latch for \"ctrl_enable\" at FSM.v(195)" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] FSM.v(35) " "Inferred latch for \"next_state\[0\]\" at FSM.v(35)" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] FSM.v(35) " "Inferred latch for \"next_state\[1\]\" at FSM.v(35)" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] FSM.v(35) " "Inferred latch for \"next_state\[2\]\" at FSM.v(35)" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] FSM.v(35) " "Inferred latch for \"next_state\[3\]\" at FSM.v(35)" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670210552724 "|FSM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:U1\|ctrl_enable " "Latch FSM:U1\|ctrl_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:U1\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal FSM:U1\|state\[3\]" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670210552939 ""}  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670210552939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:U1\|next_state\[0\] " "Latch FSM:U1\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:U1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:U1\|state\[0\]" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670210552939 ""}  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670210552939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:U1\|next_state\[1\] " "Latch FSM:U1\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:U1\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:U1\|state\[1\]" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670210552939 ""}  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670210552939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:U1\|next_state\[2\] " "Latch FSM:U1\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:U1\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal FSM:U1\|state\[2\]" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670210552939 ""}  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670210552939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:U1\|next_state\[3\] " "Latch FSM:U1\|next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:U1\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal FSM:U1\|state\[3\]" {  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 189 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670210552939 ""}  } { { "FSM.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/FSM.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670210552939 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "morsecode_lengthcounter.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_lengthcounter.v" 13 -1 0 } } { "morsecode_shiftregister.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_shiftregister.v" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1670210552940 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1670210552940 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[1\] morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[1\]~_emulated morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[1\]~1 " "Register \"morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[1\]\" is converted into an equivalent circuit using register \"morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[1\]~_emulated\" and latch \"morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[1\]~1\"" {  } { { "morsecode_lengthcounter.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_lengthcounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1670210552941 "|morse_code|morsecode_datapath:U0|morsecode_lengthcounter:U0|q_out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[2\] morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[2\]~_emulated morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[2\]~5 " "Register \"morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[2\]\" is converted into an equivalent circuit using register \"morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[2\]~_emulated\" and latch \"morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[2\]~5\"" {  } { { "morsecode_lengthcounter.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_lengthcounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1670210552941 "|morse_code|morsecode_datapath:U0|morsecode_lengthcounter:U0|q_out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[3\] morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[3\]~_emulated morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[3\]~9 " "Register \"morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[3\]\" is converted into an equivalent circuit using register \"morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[3\]~_emulated\" and latch \"morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[3\]~9\"" {  } { { "morsecode_lengthcounter.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_lengthcounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1670210552941 "|morse_code|morsecode_datapath:U0|morsecode_lengthcounter:U0|q_out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[2\] morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[2\]~_emulated morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[2\]~1 " "Register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[2\]\" is converted into an equivalent circuit using register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[2\]~_emulated\" and latch \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[2\]~1\"" {  } { { "morsecode_shiftregister.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_shiftregister.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1670210552941 "|morse_code|morsecode_datapath:U0|morsecode_shiftregister:U1|shiftreg_out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[3\] morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[3\]~_emulated morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[3\]~5 " "Register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[3\]\" is converted into an equivalent circuit using register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[3\]~_emulated\" and latch \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[3\]~5\"" {  } { { "morsecode_shiftregister.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_shiftregister.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1670210552941 "|morse_code|morsecode_datapath:U0|morsecode_shiftregister:U1|shiftreg_out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[4\] morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[4\]~_emulated morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[4\]~9 " "Register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[4\]\" is converted into an equivalent circuit using register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[4\]~_emulated\" and latch \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[4\]~9\"" {  } { { "morsecode_shiftregister.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_shiftregister.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1670210552941 "|morse_code|morsecode_datapath:U0|morsecode_shiftregister:U1|shiftreg_out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[5\] morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[5\]~_emulated morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[3\]~5 " "Register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[5\]\" is converted into an equivalent circuit using register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[5\]~_emulated\" and latch \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[3\]~5\"" {  } { { "morsecode_shiftregister.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_shiftregister.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1670210552941 "|morse_code|morsecode_datapath:U0|morsecode_shiftregister:U1|shiftreg_out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[6\] morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[6\]~_emulated morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[6\]~15 " "Register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[6\]\" is converted into an equivalent circuit using register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[6\]~_emulated\" and latch \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[6\]~15\"" {  } { { "morsecode_shiftregister.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_shiftregister.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1670210552941 "|morse_code|morsecode_datapath:U0|morsecode_shiftregister:U1|shiftreg_out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[7\] morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[7\]~_emulated morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[3\]~9 " "Register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[7\]\" is converted into an equivalent circuit using register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[7\]~_emulated\" and latch \"morsecode_datapath:U0\|morsecode_lengthcounter:U0\|q_out\[3\]~9\"" {  } { { "morsecode_shiftregister.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_shiftregister.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1670210552941 "|morse_code|morsecode_datapath:U0|morsecode_shiftregister:U1|shiftreg_out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[8\] morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[8\]~_emulated morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[8\]~21 " "Register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[8\]\" is converted into an equivalent circuit using register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[8\]~_emulated\" and latch \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[8\]~21\"" {  } { { "morsecode_shiftregister.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_shiftregister.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1670210552941 "|morse_code|morsecode_datapath:U0|morsecode_shiftregister:U1|shiftreg_out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[9\] morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[9\]~_emulated morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[9\]~25 " "Register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[9\]\" is converted into an equivalent circuit using register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[9\]~_emulated\" and latch \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[9\]~25\"" {  } { { "morsecode_shiftregister.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_shiftregister.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1670210552941 "|morse_code|morsecode_datapath:U0|morsecode_shiftregister:U1|shiftreg_out[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[11\] morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[11\]~_emulated morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[8\]~21 " "Register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[11\]\" is converted into an equivalent circuit using register \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[11\]~_emulated\" and latch \"morsecode_datapath:U0\|morsecode_shiftregister:U1\|shiftreg_out\[8\]~21\"" {  } { { "morsecode_shiftregister.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morsecode_shiftregister.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1670210552941 "|morse_code|morsecode_datapath:U0|morsecode_shiftregister:U1|shiftreg_out[11]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1670210552941 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "morsecode_shiftreg\[12\] GND " "Pin \"morsecode_shiftreg\[12\]\" is stuck at GND" {  } { { "morse_code.v" "" { Text "E:/Hoc tap/HK1 Thirdyear (2022-2023)/TKHTS-HDL-CE213/PROJECTS/Report_LABS/06-FINITE_STATE_MACHINE_LAB4/morse_code/morse_code.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670210552961 "|morse_code|morsecode_shiftreg[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1670210552961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670210553186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670210553186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670210553207 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670210553207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670210553207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670210553207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670210553220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 10:22:33 2022 " "Processing ended: Mon Dec 05 10:22:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670210553220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670210553220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670210553220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670210553220 ""}
