# Digital Sign Calculator Verification and Implementation of Verilog HDL via FPGA Simulation

This project presents the design, verification, and implementation of a Digital Sign Calculator using Verilog HDL, with deployment and simulation on an FPGA platform. The module determines whether a signed binary input (in 2's complement form) is positive or negative and drives an appropriate output signal accordingly.

Project Overview

    ğŸ“ Language: Verilog HDL
    ğŸ›ï¸ FPGA Platform: Xilinx (Spartan series)
    ğŸ§ª Simulation Tool: ISim
    âš™ï¸ Design Methodology: RTL Modeling and Testbench Verification
    ğŸ’¡ Input: 4-bit 2's complement binary number
    ğŸš¦ Output: 1 if positive, 0 if negative

ğŸ§  Functional Description
â•â– Sign Detection Logic
In 2's complement:

    MSB = 0 â†’ Positive
    MSB = 1 â†’ Negative

So, the sign output is simply:
assign sign = ~in[3];  // Assuming 'in' is 4-bit input\

ğŸ“· Screenshots

    âœ… Circuit Schematic Diagram

    ğŸ§ª Simulation Waveform

    ğŸ”Œ FPGA Board Output (LED display or 7-segment)
