*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/pmajtas/VDIC/.dvt/lab00.build
    -F /home/student/pmajtas/VDIC/lab00/tb/tb.f
        -F /home/student/pmajtas/VDIC/lab00/tb/../../rtl/rtl.f
*** Done analyzing build configuration [12 ms] ***

*** Start VHDL build ***
*** Invocation #1***
Loading (1) /home/student/pmajtas/VDIC/rtl/single_cycle_add_and_xor.vhd ...
Done /home/student/pmajtas/VDIC/rtl/single_cycle_add_and_xor.vhd [2 ms, 93 lines, VHDL_2008] ...
Loading (2) /home/student/pmajtas/VDIC/rtl/three_cycle_mult.vhd ...
Done /home/student/pmajtas/VDIC/rtl/three_cycle_mult.vhd [3 ms, 74 lines, VHDL_2008] ...
Loading (3) /home/student/pmajtas/VDIC/rtl/tinyalu.vhd ...
Done /home/student/pmajtas/VDIC/rtl/tinyalu.vhd [3 ms, 163 lines, VHDL_2008] ...
*** Done invocation #1 [8 ms] ***
*** Done parsing [200.0 ms] ***
*** Total number of lines [330] ***
Performing post full build step 1 (VHDL - RU) [4 ms] ...
*** Done VHDL build [209 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/pmajtas/VDIC/lab00/tb/tinyalu_tb.sv ...
Done /home/student/pmajtas/VDIC/lab00/tb/tinyalu_tb.sv [21 ms, 192 lines, SystemVerilog_2012] ...
*** Done invocation #1 [17 ms] ***
*** Done parsing [LT 5.0 ms, PT 17.0 ms] ***
*** Total number of lines [192] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [28 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VHDL - RU) [4 ms] ...
*** Warning: DEPRECATED_PACKAGE: Package 'ieee.std_logic_arith' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 21 in /home/student/pmajtas/VDIC/rtl/single_cycle_add_and_xor.vhd [compile index 1]
*** Warning: DEPRECATED_PACKAGE: Package 'ieee.std_logic_arith' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 19 in /home/student/pmajtas/VDIC/rtl/three_cycle_mult.vhd [compile index 2]
*** Warning: DEPRECATED_PACKAGE: Package 'ieee.std_logic_arith' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 21 in /home/student/pmajtas/VDIC/rtl/tinyalu.vhd [compile index 3]
*** Warning: DEPRECATED_PACKAGE: Package 'ieee.std_logic_arith' is deprecated, use 'IEEE.NUMERIC_STD' standard package
    at line 41 in /home/student/pmajtas/VDIC/rtl/tinyalu.vhd [compile index 3]
*** Warning: IMPLICIT_LIBRARY_ACCESS: Access to 'work' library is implicit; the library clause can be removed
    at line 43 in /home/student/pmajtas/VDIC/rtl/tinyalu.vhd [compile index 3]
Performing mixed post full build step (VHDL - RT) [51 ms] ...
Performing mixed post full build step (VHDL - RD) [3 ms] ...
Performing mixed post full build step (VHDL - FSC) [55 ms] ...
Performing mixed post full build step (VLOG - RI) [1 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top
Performing mixed post full build step (MIXED - ELAB) [206 ms] ...
Performing mixed post full build step (MIXED - UNEL) [53 ms] ...
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'op_choice' of '3-bit' type from '$random' of '32-bit' type
    at line 74 in /home/student/pmajtas/VDIC/lab00/tb/tinyalu_tb.sv [compile index 1]
Performing mixed post full build step (VHDL - ELPC) [0 ms] ...
Performing mixed post full build step (VHDL - US) [2 ms] ...
Performing mixed post full build step (VHDL - USBD) [51 ms] ...
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - FSC) [63 ms] ...
Performing mixed post full build step (VLOG - EV) [53 ms] ...
Performing mixed post full build step (VLOG - ELPC) [0 ms] ...
Performing mixed post full build step (VLOG - US) [53 ms] ...
*** Done mixed mode extension build [766 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [4 ms] ***
*** Total build time [1s.039ms] ***
