xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 RS_Decoder.ngc RS_Decoder.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o RS_Decoder_map.ncd RS_Decoder.ngd RS_Decoder.pcf 
par -w -intstyle ise -ol high -mt off RS_Decoder_map.ncd RS_Decoder.ncd RS_Decoder.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml RS_Decoder.twx RS_Decoder.ncd -o RS_Decoder.twr RS_Decoder.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 RS_Decoder.ngc RS_Decoder.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o RS_Decoder_map.ncd RS_Decoder.ngd RS_Decoder.pcf 
par -w -intstyle ise -ol high -mt off RS_Decoder_map.ncd RS_Decoder.ncd RS_Decoder.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml RS_Decoder.twx RS_Decoder.ncd -o RS_Decoder.twr RS_Decoder.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/RS_Decoder/RS_Decoder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 RS_Decoder.ngc RS_Decoder.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o RS_Decoder_map.ncd RS_Decoder.ngd RS_Decoder.pcf 
par -w -intstyle ise -ol high -mt off RS_Decoder_map.ncd RS_Decoder.ncd RS_Decoder.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml RS_Decoder.twx RS_Decoder.ncd -o RS_Decoder.twr RS_Decoder.pcf 
