#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: c_i_V_load_reg_12746[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:C_V_d0[4].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_i_V_load_reg_12746[4].C[0] (FDRE)                              0.846     0.846
c_i_V_load_reg_12746[4].Q[0] (FDRE) [clock-to-output]            0.340     1.186
out:C_V_d0[4].outpad[0] (.output)                                7.299     8.485
data arrival time                                                          8.485

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -8.485
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.485


#Path 2
Startpoint: c_i_V_load_reg_12746[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:C_V_d0[5].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_i_V_load_reg_12746[5].C[0] (FDRE)                              0.846     0.846
c_i_V_load_reg_12746[5].Q[0] (FDRE) [clock-to-output]            0.340     1.186
out:C_V_d0[5].outpad[0] (.output)                                7.249     8.435
data arrival time                                                          8.435

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -8.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.435


#Path 3
Startpoint: grp_matrix_multiply_full_fu_8390.B_245_V_load_reg_14352[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_244_reg_15817[6].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_245_V_load_reg_14352[5].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_245_V_load_reg_14352[5].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$129717$new_n20222_.in[0] (.names)                                                                         5.285     6.434
$abc$129717$new_n20222_.out[0] (.names)                                                                        0.235     6.669
$abc$129717$new_n20231_.in[4] (.names)                                                                         0.312     6.981
$abc$129717$new_n20231_.out[0] (.names)                                                                        0.235     7.216
$abc$129717$new_n20230_.in[3] (.names)                                                                         0.428     7.644
$abc$129717$new_n20230_.out[0] (.names)                                                                        0.235     7.879
$auto$maccmap.cc:240:synth$44273.DI[6].in[0] (.names)                                                          0.353     8.232
$auto$maccmap.cc:240:synth$44273.DI[6].out[0] (.names)                                                         0.235     8.467
$techmap119332$auto$maccmap.cc:240:synth$44273.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.314     8.781
$techmap119332$auto$maccmap.cc:240:synth$44273.slice[1].carry4_full.CO[0].O[2] (CARRY4)                        0.456     9.237
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_244_reg_15817[6].D[0] (FDRE)                                     0.076     9.313
data arrival time                                                                                                        9.313

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_244_reg_15817[6].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                                0.045     0.891
data required time                                                                                                       0.891
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.891
data arrival time                                                                                                       -9.313
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.422


#Path 4
Startpoint: grp_matrix_multiply_full_fu_8390.B_245_V_load_reg_14352[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_244_reg_15817[5].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_245_V_load_reg_14352[5].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_245_V_load_reg_14352[5].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$129717$new_n20222_.in[0] (.names)                                                                         5.285     6.434
$abc$129717$new_n20222_.out[0] (.names)                                                                        0.235     6.669
$abc$129717$new_n20231_.in[4] (.names)                                                                         0.312     6.981
$abc$129717$new_n20231_.out[0] (.names)                                                                        0.235     7.216
$abc$129717$new_n20230_.in[3] (.names)                                                                         0.428     7.644
$abc$129717$new_n20230_.out[0] (.names)                                                                        0.235     7.879
$auto$maccmap.cc:240:synth$44273.DI[6].in[0] (.names)                                                          0.353     8.232
$auto$maccmap.cc:240:synth$44273.DI[6].out[0] (.names)                                                         0.235     8.467
$techmap119332$auto$maccmap.cc:240:synth$44273.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.314     8.781
$techmap119332$auto$maccmap.cc:240:synth$44273.slice[1].carry4_full.CO[0].O[1] (CARRY4)                        0.456     9.237
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_244_reg_15817[5].D[0] (FDRE)                                     0.076     9.313
data arrival time                                                                                                        9.313

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_244_reg_15817[5].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                                0.045     0.891
data required time                                                                                                       0.891
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.891
data arrival time                                                                                                       -9.313
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.422


#Path 5
Startpoint: grp_matrix_multiply_full_fu_8390.B_245_V_load_reg_14352[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_244_reg_15817[4].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_245_V_load_reg_14352[5].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_245_V_load_reg_14352[5].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$129717$new_n20222_.in[0] (.names)                                                                         5.285     6.434
$abc$129717$new_n20222_.out[0] (.names)                                                                        0.235     6.669
$abc$129717$new_n20231_.in[4] (.names)                                                                         0.312     6.981
$abc$129717$new_n20231_.out[0] (.names)                                                                        0.235     7.216
$abc$129717$new_n20230_.in[3] (.names)                                                                         0.428     7.644
$abc$129717$new_n20230_.out[0] (.names)                                                                        0.235     7.879
$auto$maccmap.cc:240:synth$44273.DI[6].in[0] (.names)                                                          0.353     8.232
$auto$maccmap.cc:240:synth$44273.DI[6].out[0] (.names)                                                         0.235     8.467
$techmap119332$auto$maccmap.cc:240:synth$44273.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.314     8.781
$techmap119332$auto$maccmap.cc:240:synth$44273.slice[1].carry4_full.CO[0].O[0] (CARRY4)                        0.456     9.237
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_244_reg_15817[4].D[0] (FDRE)                                     0.076     9.313
data arrival time                                                                                                        9.313

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_244_reg_15817[4].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                                0.045     0.891
data required time                                                                                                       0.891
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.891
data arrival time                                                                                                       -9.313
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.422


#Path 6
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_186_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                2.410     3.596
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     3.831
b_i_186_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                       4.870     8.701
data arrival time                                                                                       8.701

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_186_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -8.701
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -8.421


#Path 7
Startpoint: grp_matrix_multiply_full_fu_8390.B_245_V_load_reg_14352[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_244_reg_15817[7].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_245_V_load_reg_14352[5].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_245_V_load_reg_14352[5].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$129717$new_n20222_.in[0] (.names)                                                                         5.285     6.434
$abc$129717$new_n20222_.out[0] (.names)                                                                        0.235     6.669
$abc$129717$new_n20231_.in[4] (.names)                                                                         0.312     6.981
$abc$129717$new_n20231_.out[0] (.names)                                                                        0.235     7.216
$abc$129717$new_n20238_.in[3] (.names)                                                                         0.428     7.644
$abc$129717$new_n20238_.out[0] (.names)                                                                        0.235     7.879
$auto$maccmap.cc:240:synth$44273.DI[7].in[2] (.names)                                                          0.220     8.099
$auto$maccmap.cc:240:synth$44273.DI[7].out[0] (.names)                                                         0.235     8.334
$techmap119332$auto$maccmap.cc:240:synth$44273.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.376     8.710
$techmap119332$auto$maccmap.cc:240:synth$44273.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     9.166
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_244_reg_15817[7].D[0] (FDRE)                                     0.076     9.242
data arrival time                                                                                                        9.242

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_244_reg_15817[7].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                                0.045     0.891
data required time                                                                                                       0.891
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.891
data arrival time                                                                                                       -9.242
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.351


#Path 8
Startpoint: ap_CS_fsm_state10.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_247_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[9] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state10.C[0] (FDRE)                                                                0.846     0.846
ap_CS_fsm_state10.Q[0] (FDRE) [clock-to-output]                                              0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].in[0] (.names)                               1.800     2.986
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].out[0] (.names)                              0.235     3.221
b_i_247_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[9] (RAMB18E2)                       5.200     8.421
data arrival time                                                                                      8.421

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_247_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.421
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.141


#Path 9
Startpoint: C_V_ce0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:C_V_ce0.outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
C_V_ce0.C[0] (FDRE)                                              0.846     0.846
C_V_ce0.Q[0] (FDRE) [clock-to-output]                            0.340     1.186
out:C_V_ce0.outpad[0] (.output)                                  6.849     8.035
data arrival time                                                          8.035

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -8.035
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.035


#Path 10
Startpoint: C_V_ce0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:C_V_we0.outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
C_V_ce0.C[0] (FDRE)                                              0.846     0.846
C_V_ce0.Q[0] (FDRE) [clock-to-output]                            0.340     1.186
out:C_V_we0.outpad[0] (.output)                                  6.849     8.035
data arrival time                                                          8.035

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -8.035
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.035


#Path 11
Startpoint: ap_CS_fsm_state10.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_247_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[9] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state10.C[0] (FDRE)                                                                0.846     0.846
ap_CS_fsm_state10.Q[0] (FDRE) [clock-to-output]                                              0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].in[0] (.names)                               1.800     2.986
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].out[0] (.names)                              0.235     3.221
b_i_247_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[9] (RAMB18E2)                       5.090     8.311
data arrival time                                                                                      8.311

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_247_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.311
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -8.031


#Path 12
Startpoint: grp_matrix_multiply_full_fu_8390.B_201_V_load_reg_13932[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_200_reg_15547[4].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_201_V_load_reg_13932[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_201_V_load_reg_13932[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$129717$new_n18682_.in[0] (.names)                                                                         3.060     4.246
$abc$129717$new_n18682_.out[0] (.names)                                                                        0.068     4.314
$abc$129717$new_n18680_.in[0] (.names)                                                                         1.068     5.382
$abc$129717$new_n18680_.out[0] (.names)                                                                        0.235     5.617
$abc$129717$new_n18679_.in[1] (.names)                                                                         0.318     5.935
$abc$129717$new_n18679_.out[0] (.names)                                                                        0.068     6.003
$auto$maccmap.cc:240:synth$57775.DI[7].in[0] (.names)                                                          0.429     6.432
$auto$maccmap.cc:240:synth$57775.DI[7].out[0] (.names)                                                         0.235     6.667
$techmap119238$auto$maccmap.cc:240:synth$57775.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.566     7.233
$techmap119238$auto$maccmap.cc:240:synth$57775.slice[1].carry4_full.CO[0].O[0] (CARRY4)                        0.456     7.689
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_200_reg_15547[4].D[0] (FDRE)                                     1.228     8.917
data arrival time                                                                                                        8.917

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_200_reg_15547[4].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                                0.046     0.892
data required time                                                                                                       0.892
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.892
data arrival time                                                                                                       -8.917
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -8.025


#Path 13
Startpoint: tmp_12_reg_10881[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_228_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                                                0.000     0.000
tmp_12_reg_10881[5].C[0] (FDRE)                                                                                                                                                                                                         0.846     0.846
tmp_12_reg_10881[5].Q[0] (FDRE) [clock-to-output]                                                                                                                                                                                       0.340     1.186
$abc$129717$new_n14117_.in[0] (.names)                                                                                                                                                                                                  0.110     1.296
$abc$129717$new_n14117_.out[0] (.names)                                                                                                                                                                                                 0.235     1.531
$abc$129717$new_n14329_.in[1] (.names)                                                                                                                                                                                                  0.462     1.993
$abc$129717$new_n14329_.out[0] (.names)                                                                                                                                                                                                 0.235     2.228
$abc$129717$flatten\a_i_228_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_tdEe.v:33$8463_EN[7:0]$8467[7].in[0] (.names)                        3.702     5.930
$abc$129717$flatten\a_i_228_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_tdEe.v:33$8463_EN[7:0]$8467[7].out[0] (.names)                       0.235     6.165
a_i_228_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                                                                        2.130     8.295
data arrival time                                                                                                                                                                                                                                 8.295

clock ap_clk (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                                                0.000     0.000
a_i_228_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                                                                                        -0.532     0.314
data required time                                                                                                                                                                                                                                0.314
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                0.314
data arrival time                                                                                                                                                                                                                                -8.295
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                 -7.981


#Path 14
Startpoint: a_i_255_V_addr_reg_10863[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:A_V_address0[12].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
a_i_255_V_addr_reg_10863[0].C[0] (FDRE)                                                                                        0.846     0.846
a_i_255_V_addr_reg_10863[0].Q[0] (FDRE) [clock-to-output]                                                                      0.340     1.186
$auto$alumacc.cc:485:replace_alu$29307.DI[0].in[0] (.names)                                                                    0.150     1.336
$auto$alumacc.cc:485:replace_alu$29307.DI[0].out[0] (.names)                                                                   0.235     1.571
$techmap119342$auto$alumacc.cc:485:replace_alu$29307.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                             0.527     2.098
$techmap119342$auto$alumacc.cc:485:replace_alu$29307.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.456     2.554
$techmap119343$auto$alumacc.cc:485:replace_alu$29307.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.554
$techmap119343$auto$alumacc.cc:485:replace_alu$29307.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                  0.222     2.776
out:A_V_address0[12].outpad[0] (.output)                                                                                       5.148     7.924
data arrival time                                                                                                                        7.924

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.924
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.924


#Path 15
Startpoint: c2_reg_8344[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:B_V_address0[13].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c2_reg_8344[3].C[0] (FDRE)                                                                                                     0.846     0.846
c2_reg_8344[3].Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$auto$alumacc.cc:485:replace_alu$29310.DI[3].in[0] (.names)                                                                    0.220     1.406
$auto$alumacc.cc:485:replace_alu$29310.DI[3].out[0] (.names)                                                                   0.235     1.641
$techmap119334$auto$alumacc.cc:485:replace_alu$29310.slice[0].carry4_1st_full.CO[0].DI[3] (CARRY4)                             0.486     2.127
$techmap119334$auto$alumacc.cc:485:replace_alu$29310.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.327     2.454
$techmap119335$auto$alumacc.cc:485:replace_alu$29310.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.454
$techmap119335$auto$alumacc.cc:485:replace_alu$29310.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     2.568
$techmap119336$auto$alumacc.cc:485:replace_alu$29310.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.568
$techmap119336$auto$alumacc.cc:485:replace_alu$29310.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     2.682
$techmap119337$auto$alumacc.cc:485:replace_alu$29310.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.682
$techmap119337$auto$alumacc.cc:485:replace_alu$29310.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     3.016
out:B_V_address0[13].outpad[0] (.output)                                                                                       4.904     7.920
data arrival time                                                                                                                        7.920

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.920
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.920


#Path 16
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_208_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                2.410     3.596
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     3.831
b_i_208_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                       4.350     8.181
data arrival time                                                                                       8.181

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_208_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -8.181
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.901


#Path 17
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_218_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                2.410     3.596
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     3.831
b_i_218_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                       4.320     8.151
data arrival time                                                                                       8.151

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_218_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -8.151
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.871


#Path 18
Startpoint: tmp_20_cast_reg_12736[14].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:C_V_address0[14].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_20_cast_reg_12736[14].C[0] (FDRE)                            0.846     0.846
tmp_20_cast_reg_12736[14].Q[0] (FDRE) [clock-to-output]          0.340     1.186
out:C_V_address0[14].outpad[0] (.output)                         6.649     7.835
data arrival time                                                          7.835

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -7.835
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.835


#Path 19
Startpoint: tmp_20_cast_reg_12736[8].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:C_V_address0[8].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_20_cast_reg_12736[8].C[0] (FDRE)                             0.846     0.846
tmp_20_cast_reg_12736[8].Q[0] (FDRE) [clock-to-output]           0.340     1.186
out:C_V_address0[8].outpad[0] (.output)                          6.649     7.835
data arrival time                                                          7.835

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -7.835
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.835


#Path 20
Startpoint: ap_CS_fsm_state10.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_219_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[9] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state10.C[0] (FDRE)                                                                0.846     0.846
ap_CS_fsm_state10.Q[0] (FDRE) [clock-to-output]                                              0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].in[0] (.names)                               1.800     2.986
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].out[0] (.names)                              0.235     3.221
b_i_219_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[9] (RAMB18E2)                       4.890     8.111
data arrival time                                                                                      8.111

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_219_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -8.111
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.831


#Path 21
Startpoint: tmp_10_reg_11158[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_202_V_U.matrix_multiply_telP_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                                                0.000     0.000
tmp_10_reg_11158[2].C[0] (FDRE)                                                                                                                                                                                                         0.846     0.846
tmp_10_reg_11158[2].Q[0] (FDRE) [clock-to-output]                                                                                                                                                                                       0.340     1.186
$abc$129717$new_n14365_.in[1] (.names)                                                                                                                                                                                                  0.310     1.496
$abc$129717$new_n14365_.out[0] (.names)                                                                                                                                                                                                 0.235     1.731
$abc$129717$new_n14391_.in[1] (.names)                                                                                                                                                                                                  0.318     2.049
$abc$129717$new_n14391_.out[0] (.names)                                                                                                                                                                                                 0.235     2.284
$abc$129717$new_n14395_.in[1] (.names)                                                                                                                                                                                                  1.913     4.197
$abc$129717$new_n14395_.out[0] (.names)                                                                                                                                                                                                 0.235     4.432
$abc$129717$flatten\b_i_202_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_telP.v:33$8471_EN[7:0]$8475[7].in[1] (.names)                        0.318     4.750
$abc$129717$flatten\b_i_202_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_telP.v:33$8471_EN[7:0]$8475[7].out[0] (.names)                       0.235     4.985
b_i_202_V_U.matrix_multiply_telP_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                                                                        3.110     8.095
data arrival time                                                                                                                                                                                                                                 8.095

clock ap_clk (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                                                0.000     0.000
b_i_202_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                                                                                        -0.532     0.314
data required time                                                                                                                                                                                                                                0.314
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                0.314
data arrival time                                                                                                                                                                                                                                -8.095
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                 -7.781


#Path 22
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_27_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[0].C[0] (FDRE)                           0.846     0.846
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[0].Q[0] (FDRE) [clock-to-output]         0.340     1.186
$abc$129717$new_n11635_.in[5] (.names)                                                               0.550     1.736
$abc$129717$new_n11635_.out[0] (.names)                                                              0.068     1.804
$abc$129717$new_n11634_.in[2] (.names)                                                               0.315     2.119
$abc$129717$new_n11634_.out[0] (.names)                                                              0.235     2.354
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].in[1] (.names)                        0.110     2.464
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].out[0] (.names)                       0.235     2.699
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].in[1] (.names)                                         0.312     3.011
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].out[0] (.names)                                        0.235     3.246
b_i_27_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[6] (RAMB18E2)                                4.810     8.056
data arrival time                                                                                              8.056

clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
b_i_27_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                  0.846     0.846
clock uncertainty                                                                                    0.000     0.846
cell setup time                                                                                     -0.566     0.280
data required time                                                                                             0.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.280
data arrival time                                                                                             -8.056
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -7.776


#Path 23
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_27_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[0].C[0] (FDRE)                           0.846     0.846
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[0].Q[0] (FDRE) [clock-to-output]         0.340     1.186
$abc$129717$new_n11635_.in[5] (.names)                                                               0.550     1.736
$abc$129717$new_n11635_.out[0] (.names)                                                              0.068     1.804
$abc$129717$new_n11634_.in[2] (.names)                                                               0.315     2.119
$abc$129717$new_n11634_.out[0] (.names)                                                              0.235     2.354
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].in[1] (.names)                        0.110     2.464
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[3].out[0] (.names)                       0.235     2.699
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].in[1] (.names)                                         0.312     3.011
b_i_0_V_U.matrix_multiply_telP_ram_U.addr0[3].out[0] (.names)                                        0.235     3.246
b_i_27_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[6] (RAMB18E2)                                4.800     8.046
data arrival time                                                                                              8.046

clock ap_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                             0.000     0.000
b_i_27_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                  0.846     0.846
clock uncertainty                                                                                    0.000     0.846
cell setup time                                                                                     -0.566     0.280
data required time                                                                                             0.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.280
data arrival time                                                                                             -8.046
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -7.766


#Path 24
Startpoint: ap_CS_fsm_state10.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_96_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[9] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
ap_CS_fsm_state10.C[0] (FDRE)                                                               0.846     0.846
ap_CS_fsm_state10.Q[0] (FDRE) [clock-to-output]                                             0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].in[0] (.names)                              1.800     2.986
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].out[0] (.names)                             0.235     3.221
b_i_96_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[9] (RAMB18E2)                       4.770     7.991
data arrival time                                                                                     7.991

clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
b_i_96_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                           0.000     0.846
cell setup time                                                                            -0.566     0.280
data required time                                                                                    0.280
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.280
data arrival time                                                                                    -7.991
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.711


#Path 25
Startpoint: ap_CS_fsm_state10.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_63_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[9] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
ap_CS_fsm_state10.C[0] (FDRE)                                                               0.846     0.846
ap_CS_fsm_state10.Q[0] (FDRE) [clock-to-output]                                             0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].in[0] (.names)                              1.800     2.986
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].out[0] (.names)                             0.235     3.221
b_i_63_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[9] (RAMB18E2)                       4.770     7.991
data arrival time                                                                                     7.991

clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
b_i_63_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                           0.000     0.846
cell setup time                                                                            -0.566     0.280
data required time                                                                                    0.280
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.280
data arrival time                                                                                    -7.991
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.711


#Path 26
Startpoint: B_V_load_reg_11175[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_242_V_U.matrix_multiply_telP_ram_U.q0[0].DINBDIN[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
B_V_load_reg_11175[7].C[0] (FDRE)                                                          0.846     0.846
B_V_load_reg_11175[7].Q[0] (FDRE) [clock-to-output]                                        0.303     1.149
b_i_242_V_U.matrix_multiply_telP_ram_U.q0[0].DINBDIN[7] (RAMB18E2)                         7.145     8.294
data arrival time                                                                                    8.294

clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
b_i_242_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                       0.846     0.846
clock uncertainty                                                                          0.000     0.846
cell setup time                                                                           -0.241     0.605
data required time                                                                                   0.605
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.605
data arrival time                                                                                   -8.294
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.689


#Path 27
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_121_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                2.410     3.596
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     3.831
b_i_121_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                       4.132     7.963
data arrival time                                                                                       7.963

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_121_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -7.963
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.683


#Path 28
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_242_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                2.410     3.596
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     3.831
b_i_242_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                       4.122     7.953
data arrival time                                                                                       7.953

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_242_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -7.953
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.673


#Path 29
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_216_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                2.410     3.596
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     3.831
b_i_216_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                       4.120     7.951
data arrival time                                                                                       7.951

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_216_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -7.951
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.671


#Path 30
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[7] (RAMB18E2)                                                                                                                                              3.043     7.884
data arrival time                                                                                                                                                                                                            7.884

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.884
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.604


#Path 31
Startpoint: c2_reg_8344[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:B_V_address0[7].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c2_reg_8344[3].C[0] (FDRE)                                                                                                     0.846     0.846
c2_reg_8344[3].Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$auto$alumacc.cc:485:replace_alu$29310.DI[3].in[0] (.names)                                                                    0.220     1.406
$auto$alumacc.cc:485:replace_alu$29310.DI[3].out[0] (.names)                                                                   0.235     1.641
$techmap119334$auto$alumacc.cc:485:replace_alu$29310.slice[0].carry4_1st_full.CO[0].DI[3] (CARRY4)                             0.486     2.127
$techmap119334$auto$alumacc.cc:485:replace_alu$29310.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.327     2.454
$techmap119335$auto$alumacc.cc:485:replace_alu$29310.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.454
$techmap119335$auto$alumacc.cc:485:replace_alu$29310.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                  0.313     2.767
out:B_V_address0[7].outpad[0] (.output)                                                                                        4.804     7.571
data arrival time                                                                                                                        7.571

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.571
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.571


#Path 32
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              3.000     7.829
data arrival time                                                                                                                                                                                                            7.829

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.829
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.549


#Path 33
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_218_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                2.410     3.596
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     3.831
b_i_218_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                       3.990     7.821
data arrival time                                                                                       7.821

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_218_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -7.821
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.541


#Path 34
Startpoint: c2_reg_8344[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:B_V_address0[11].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c2_reg_8344[3].C[0] (FDRE)                                                                                                     0.846     0.846
c2_reg_8344[3].Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$auto$alumacc.cc:485:replace_alu$29310.DI[3].in[0] (.names)                                                                    0.220     1.406
$auto$alumacc.cc:485:replace_alu$29310.DI[3].out[0] (.names)                                                                   0.235     1.641
$techmap119334$auto$alumacc.cc:485:replace_alu$29310.slice[0].carry4_1st_full.CO[0].DI[3] (CARRY4)                             0.486     2.127
$techmap119334$auto$alumacc.cc:485:replace_alu$29310.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.327     2.454
$techmap119335$auto$alumacc.cc:485:replace_alu$29310.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.454
$techmap119335$auto$alumacc.cc:485:replace_alu$29310.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     2.568
$techmap119336$auto$alumacc.cc:485:replace_alu$29310.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.568
$techmap119336$auto$alumacc.cc:485:replace_alu$29310.slice[2].carry4_full.CO[0].O[3] (CARRY4)                                  0.313     2.881
out:B_V_address0[11].outpad[0] (.output)                                                                                       4.654     7.535
data arrival time                                                                                                                        7.535

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.535
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.535


#Path 35
Startpoint: ap_CS_fsm_state10.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_219_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[9] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state10.C[0] (FDRE)                                                                0.846     0.846
ap_CS_fsm_state10.Q[0] (FDRE) [clock-to-output]                                              0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].in[0] (.names)                               1.800     2.986
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].out[0] (.names)                              0.235     3.221
b_i_219_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[9] (RAMB18E2)                       4.590     7.811
data arrival time                                                                                      7.811

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_219_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -7.811
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.531


#Path 36
Startpoint: ap_CS_fsm_state10.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_191_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[9] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state10.C[0] (FDRE)                                                                0.846     0.846
ap_CS_fsm_state10.Q[0] (FDRE) [clock-to-output]                                              0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].in[0] (.names)                               1.800     2.986
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].out[0] (.names)                              0.235     3.221
b_i_191_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[9] (RAMB18E2)                       4.590     7.811
data arrival time                                                                                      7.811

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_191_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -7.811
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.531


#Path 37
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_42_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                      0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                    0.340     1.186
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                               2.410     3.596
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                              0.235     3.831
b_i_42_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                       3.970     7.801
data arrival time                                                                                      7.801

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_42_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -7.801
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.521


#Path 38
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_137_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                                                0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                                                                                                                                                            0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                                                                                                                                                                          0.340     1.186
$abc$129717$new_n14053_.in[0] (.names)                                                                                                                                                                                                  0.450     1.636
$abc$129717$new_n14053_.out[0] (.names)                                                                                                                                                                                                 0.235     1.871
$abc$129717$new_n14081_.in[1] (.names)                                                                                                                                                                                                  0.312     2.183
$abc$129717$new_n14081_.out[0] (.names)                                                                                                                                                                                                 0.235     2.418
$abc$129717$new_n14083_.in[1] (.names)                                                                                                                                                                                                  0.558     2.976
$abc$129717$new_n14083_.out[0] (.names)                                                                                                                                                                                                 0.235     3.211
$abc$129717$flatten\a_i_137_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_tdEe.v:33$8463_EN[7:0]$8467[7].in[1] (.names)                        0.350     3.561
$abc$129717$flatten\a_i_137_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_tdEe.v:33$8463_EN[7:0]$8467[7].out[0] (.names)                       0.235     3.796
a_i_137_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                                                                        4.022     7.818
data arrival time                                                                                                                                                                                                                                 7.818

clock ap_clk (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                                                0.000     0.000
a_i_137_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                                                                                        -0.532     0.314
data required time                                                                                                                                                                                                                                0.314
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                0.314
data arrival time                                                                                                                                                                                                                                -7.818
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                 -7.504


#Path 39
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2)                                                                                                                                              2.933     7.774
data arrival time                                                                                                                                                                                                            7.774

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.774
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.494


#Path 40
Startpoint: grp_matrix_multiply_full_fu_8390.B_201_V_load_reg_13932[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_200_reg_15547[7].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_201_V_load_reg_13932[7].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_201_V_load_reg_13932[7].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$129717$new_n18682_.in[0] (.names)                                                                         3.060     4.246
$abc$129717$new_n18682_.out[0] (.names)                                                                        0.068     4.314
$abc$129717$new_n18680_.in[0] (.names)                                                                         1.068     5.382
$abc$129717$new_n18680_.out[0] (.names)                                                                        0.235     5.617
$abc$129717$new_n18679_.in[1] (.names)                                                                         0.318     5.935
$abc$129717$new_n18679_.out[0] (.names)                                                                        0.068     6.003
$auto$maccmap.cc:240:synth$57775.DI[7].in[0] (.names)                                                          0.429     6.432
$auto$maccmap.cc:240:synth$57775.DI[7].out[0] (.names)                                                         0.235     6.667
$techmap119238$auto$maccmap.cc:240:synth$57775.slice[1].carry4_full.CO[0].DI[3] (CARRY4)                       0.566     7.233
$techmap119238$auto$maccmap.cc:240:synth$57775.slice[1].carry4_full.CO[0].O[3] (CARRY4)                        0.456     7.689
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_200_reg_15547[7].D[0] (FDRE)                                     0.696     8.385
data arrival time                                                                                                        8.385

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_200_reg_15547[7].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                                0.045     0.891
data required time                                                                                                       0.891
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.891
data arrival time                                                                                                       -8.385
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -7.494


#Path 41
Startpoint: ap_CS_fsm_state10.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_47_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[9] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
ap_CS_fsm_state10.C[0] (FDRE)                                                               0.846     0.846
ap_CS_fsm_state10.Q[0] (FDRE) [clock-to-output]                                             0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].in[0] (.names)                              1.800     2.986
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].out[0] (.names)                             0.235     3.221
b_i_47_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[9] (RAMB18E2)                       4.550     7.771
data arrival time                                                                                     7.771

clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
b_i_47_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                           0.000     0.846
cell setup time                                                                            -0.566     0.280
data required time                                                                                    0.280
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.280
data arrival time                                                                                    -7.771
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.491


#Path 42
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_116_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                2.410     3.596
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     3.831
b_i_116_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                       3.920     7.751
data arrival time                                                                                       7.751

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_116_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -7.751
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.471


#Path 43
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_23_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                      0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                    0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                               2.410     3.596
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                              0.235     3.831
b_i_23_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                       3.912     7.743
data arrival time                                                                                      7.743

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_23_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -7.743
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.463


#Path 44
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_65_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_65_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              2.900     7.729
data arrival time                                                                                                                                                                                                            7.729

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_65_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.729
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.449


#Path 45
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_15_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_15_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              2.900     7.729
data arrival time                                                                                                                                                                                                            7.729

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_15_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.729
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.449


#Path 46
Startpoint: A_V_load_reg_10885[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_117_V_U.matrix_multiply_tdEe_ram_U.q0[0].DINBDIN[6] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
A_V_load_reg_10885[6].C[0] (FDRE)                                                          0.846     0.846
A_V_load_reg_10885[6].Q[0] (FDRE) [clock-to-output]                                        0.340     1.186
a_i_117_V_U.matrix_multiply_tdEe_ram_U.q0[0].DINBDIN[6] (RAMB18E2)                         6.840     8.026
data arrival time                                                                                    8.026

clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
a_i_117_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                       0.846     0.846
clock uncertainty                                                                          0.000     0.846
cell setup time                                                                           -0.241     0.605
data required time                                                                                   0.605
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.605
data arrival time                                                                                   -8.026
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -7.421


#Path 47
Startpoint: ap_CS_fsm_state10.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_47_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[9] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
ap_CS_fsm_state10.C[0] (FDRE)                                                               0.846     0.846
ap_CS_fsm_state10.Q[0] (FDRE) [clock-to-output]                                             0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].in[0] (.names)                              1.800     2.986
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].out[0] (.names)                             0.235     3.221
b_i_47_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[9] (RAMB18E2)                       4.470     7.691
data arrival time                                                                                     7.691

clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
b_i_47_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                           0.000     0.846
cell setup time                                                                            -0.566     0.280
data required time                                                                                    0.280
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.280
data arrival time                                                                                    -7.691
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -7.411


#Path 48
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              2.850     7.679
data arrival time                                                                                                                                                                                                            7.679

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.679
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.399


#Path 49
Startpoint: tmp_10_reg_11158[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_248_V_U.matrix_multiply_telP_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                                                0.000     0.000
tmp_10_reg_11158[2].C[0] (FDRE)                                                                                                                                                                                                         0.846     0.846
tmp_10_reg_11158[2].Q[0] (FDRE) [clock-to-output]                                                                                                                                                                                       0.340     1.186
$abc$129717$new_n14365_.in[1] (.names)                                                                                                                                                                                                  0.310     1.496
$abc$129717$new_n14365_.out[0] (.names)                                                                                                                                                                                                 0.235     1.731
$abc$129717$new_n14391_.in[1] (.names)                                                                                                                                                                                                  0.318     2.049
$abc$129717$new_n14391_.out[0] (.names)                                                                                                                                                                                                 0.235     2.284
$abc$129717$new_n14390_.in[1] (.names)                                                                                                                                                                                                  0.313     2.597
$abc$129717$new_n14390_.out[0] (.names)                                                                                                                                                                                                 0.235     2.832
$abc$129717$flatten\b_i_248_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_telP.v:33$8471_EN[7:0]$8475[7].in[1] (.names)                        1.282     4.114
$abc$129717$flatten\b_i_248_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_telP.v:33$8471_EN[7:0]$8475[7].out[0] (.names)                       0.235     4.349
b_i_248_V_U.matrix_multiply_telP_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                                                                        3.350     7.699
data arrival time                                                                                                                                                                                                                                 7.699

clock ap_clk (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                                                0.000     0.000
b_i_248_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                                                                                        -0.532     0.314
data required time                                                                                                                                                                                                                                0.314
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                0.314
data arrival time                                                                                                                                                                                                                                -7.699
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                 -7.385


#Path 50
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_129_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_129_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[7] (RAMB18E2)                                                                                                                                             2.823     7.664
data arrival time                                                                                                                                                                                                            7.664

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_129_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.664
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.384


#Path 51
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_121_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                2.410     3.596
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     3.831
b_i_121_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                       3.832     7.663
data arrival time                                                                                       7.663

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_121_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -7.663
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.383


#Path 52
Startpoint: c2_reg_8344[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:B_V_address0[6].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c2_reg_8344[3].C[0] (FDRE)                                                                                                     0.846     0.846
c2_reg_8344[3].Q[0] (FDRE) [clock-to-output]                                                                                   0.340     1.186
$auto$alumacc.cc:485:replace_alu$29310.DI[3].in[0] (.names)                                                                    0.220     1.406
$auto$alumacc.cc:485:replace_alu$29310.DI[3].out[0] (.names)                                                                   0.235     1.641
$techmap119334$auto$alumacc.cc:485:replace_alu$29310.slice[0].carry4_1st_full.CO[0].DI[3] (CARRY4)                             0.486     2.127
$techmap119334$auto$alumacc.cc:485:replace_alu$29310.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.327     2.454
$techmap119335$auto$alumacc.cc:485:replace_alu$29310.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     2.454
$techmap119335$auto$alumacc.cc:485:replace_alu$29310.slice[1].carry4_full.CO[0].O[2] (CARRY4)                                  0.239     2.693
out:B_V_address0[6].outpad[0] (.output)                                                                                        4.688     7.381
data arrival time                                                                                                                        7.381

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                       -7.381
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -7.381


#Path 53
Startpoint: ap_CS_fsm_state10.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_191_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[9] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state10.C[0] (FDRE)                                                                0.846     0.846
ap_CS_fsm_state10.Q[0] (FDRE) [clock-to-output]                                              0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].in[0] (.names)                               1.800     2.986
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].out[0] (.names)                              0.235     3.221
b_i_191_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[9] (RAMB18E2)                       4.440     7.661
data arrival time                                                                                      7.661

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_191_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -7.661
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.381


#Path 54
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_216_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                2.410     3.596
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     3.831
b_i_216_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                       3.820     7.651
data arrival time                                                                                       7.651

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_216_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -7.651
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.371


#Path 55
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_208_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                2.410     3.596
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     3.831
b_i_208_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                       3.820     7.651
data arrival time                                                                                       7.651

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_208_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -7.651
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.371


#Path 56
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_15_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_15_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2)                                                                                                                                              2.803     7.644
data arrival time                                                                                                                                                                                                            7.644

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_15_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.644
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.364


#Path 57
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2)                                                                                                                                             2.803     7.644
data arrival time                                                                                                                                                                                                            7.644

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.644
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.364


#Path 58
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2)                                                                                                                                             2.803     7.644
data arrival time                                                                                                                                                                                                            7.644

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.644
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.364


#Path 59
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_65_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_65_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              2.810     7.639
data arrival time                                                                                                                                                                                                            7.639

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_65_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.639
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.359


#Path 60
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_23_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                      0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                    0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                               2.410     3.596
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                              0.235     3.831
b_i_23_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                       3.802     7.633
data arrival time                                                                                      7.633

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_23_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -7.633
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.353


#Path 61
Startpoint: a_i_255_V_addr_reg_10863[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:A_V_address0[8].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
a_i_255_V_addr_reg_10863[0].C[0] (FDRE)                                                                                  0.846     0.846
a_i_255_V_addr_reg_10863[0].Q[0] (FDRE) [clock-to-output]                                                                0.340     1.186
$auto$alumacc.cc:485:replace_alu$29307.DI[0].in[0] (.names)                                                              0.150     1.336
$auto$alumacc.cc:485:replace_alu$29307.DI[0].out[0] (.names)                                                             0.235     1.571
$techmap119342$auto$alumacc.cc:485:replace_alu$29307.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                       0.527     2.098
$techmap119342$auto$alumacc.cc:485:replace_alu$29307.slice[0].carry4_1st_full.CO[0].O[0] (CARRY4)                        0.456     2.554
out:A_V_address0[8].outpad[0] (.output)                                                                                  4.798     7.352
data arrival time                                                                                                                  7.352

clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
clock uncertainty                                                                                                        0.000     0.000
output external delay                                                                                                    0.000     0.000
data required time                                                                                                                 0.000
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 0.000
data arrival time                                                                                                                 -7.352
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.352


#Path 62
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[7] (RAMB18E2)                                                                                                                                              2.783     7.624
data arrival time                                                                                                                                                                                                            7.624

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.624
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.344


#Path 63
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2)                                                                                                                                             2.753     7.594
data arrival time                                                                                                                                                                                                            7.594

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.594
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.314


#Path 64
Startpoint: grp_matrix_multiply_full_fu_8390.A_89_V_load_reg_12857[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_88_reg_14857[4].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.A_89_V_load_reg_12857[0].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.A_89_V_load_reg_12857[0].Q[0] (FDRE) [clock-to-output]                       0.303     1.149
$abc$129717$new_n15289_.in[3] (.names)                                                                        0.482     1.631
$abc$129717$new_n15289_.out[0] (.names)                                                                       0.235     1.866
$abc$129717$new_n15288_.in[2] (.names)                                                                        0.318     2.184
$abc$129717$new_n15288_.out[0] (.names)                                                                       0.068     2.252
$abc$129717$new_n15287_.in[1] (.names)                                                                        0.428     2.680
$abc$129717$new_n15287_.out[0] (.names)                                                                       0.235     2.915
$auto$maccmap.cc:240:synth$58425.S[4].in[0] (.names)                                                          0.150     3.065
$auto$maccmap.cc:240:synth$58425.S[4].out[0] (.names)                                                         0.235     3.300
$techmap119042$auto$maccmap.cc:240:synth$58425.slice[1].carry4_full.CO[0].S[0] (CARRY4)                       0.380     3.680
$techmap119042$auto$maccmap.cc:240:synth$58425.slice[1].carry4_full.CO[0].O[0] (CARRY4)                       0.508     4.188
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_88_reg_14857[4].D[0] (FDRE)                                     4.001     8.189
data arrival time                                                                                                       8.189

clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_88_reg_14857[4].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                             0.000     0.846
cell setup time                                                                                               0.046     0.892
data required time                                                                                                      0.892
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.892
data arrival time                                                                                                      -8.189
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -7.297


#Path 65
Startpoint: ap_CS_fsm_state10.Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_223_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[9] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
ap_CS_fsm_state10.C[0] (FDRE)                                                                0.846     0.846
ap_CS_fsm_state10.Q[0] (FDRE) [clock-to-output]                                              0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].in[0] (.names)                               1.800     2.986
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[6].out[0] (.names)                              0.235     3.221
b_i_223_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[9] (RAMB18E2)                       4.350     7.571
data arrival time                                                                                      7.571

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_223_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                         0.846     0.846
clock uncertainty                                                                            0.000     0.846
cell setup time                                                                             -0.566     0.280
data required time                                                                                     0.280
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.280
data arrival time                                                                                     -7.571
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -7.291


#Path 66
Startpoint: c2_reg_8344[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:B_V_address0[0].outpad[0] (.output clocked by ap_clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                 0.000     0.000
c2_reg_8344[3].C[0] (FDRE)                                                                                               0.846     0.846
c2_reg_8344[3].Q[0] (FDRE) [clock-to-output]                                                                             0.340     1.186
$auto$alumacc.cc:485:replace_alu$29310.DI[3].in[0] (.names)                                                              0.220     1.406
$auto$alumacc.cc:485:replace_alu$29310.DI[3].out[0] (.names)                                                             0.235     1.641
$techmap119334$auto$alumacc.cc:485:replace_alu$29310.slice[0].carry4_1st_full.CO[0].DI[3] (CARRY4)                       0.486     2.127
$techmap119334$auto$alumacc.cc:485:replace_alu$29310.slice[0].carry4_1st_full.CO[0].O[0] (CARRY4)                        0.456     2.583
out:B_V_address0[0].outpad[0] (.output)                                                                                  4.708     7.291
data arrival time                                                                                                                  7.291

clock ap_clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                     0.000     0.000
clock uncertainty                                                                                                        0.000     0.000
output external delay                                                                                                    0.000     0.000
data required time                                                                                                                 0.000
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 0.000
data arrival time                                                                                                                 -7.291
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -7.291


#Path 67
Startpoint: tmp_10_reg_11158[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_224_V_U.matrix_multiply_telP_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                                                0.000     0.000
tmp_10_reg_11158[2].C[0] (FDRE)                                                                                                                                                                                                         0.846     0.846
tmp_10_reg_11158[2].Q[0] (FDRE) [clock-to-output]                                                                                                                                                                                       0.340     1.186
$abc$129717$new_n14365_.in[1] (.names)                                                                                                                                                                                                  0.310     1.496
$abc$129717$new_n14365_.out[0] (.names)                                                                                                                                                                                                 0.235     1.731
$abc$129717$new_n14364_.in[0] (.names)                                                                                                                                                                                                  0.318     2.049
$abc$129717$new_n14364_.out[0] (.names)                                                                                                                                                                                                 0.235     2.284
$abc$129717$new_n14363_.in[1] (.names)                                                                                                                                                                                                  0.110     2.394
$abc$129717$new_n14363_.out[0] (.names)                                                                                                                                                                                                 0.235     2.629
$abc$129717$flatten\b_i_224_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_telP.v:33$8471_EN[7:0]$8475[7].in[1] (.names)                        0.420     3.049
$abc$129717$flatten\b_i_224_V_U.\matrix_multiply_telP_ram_U.$0$memwr$\ram$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_telP.v:33$8471_EN[7:0]$8475[7].out[0] (.names)                       0.235     3.284
b_i_224_V_U.matrix_multiply_telP_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                                                                        4.318     7.602
data arrival time                                                                                                                                                                                                                                 7.602

clock ap_clk (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                                                0.000     0.000
b_i_224_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                                                                                        -0.532     0.314
data required time                                                                                                                                                                                                                                0.314
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                0.314
data arrival time                                                                                                                                                                                                                                -7.602
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                 -7.288


#Path 68
Startpoint: grp_matrix_multiply_full_fu_8390.A_195_V_load_reg_11707[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_194_reg_13872[7].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.A_195_V_load_reg_11707[6].C[0] (FDRE)                                        0.846     0.846
grp_matrix_multiply_full_fu_8390.A_195_V_load_reg_11707[6].Q[0] (FDRE) [clock-to-output]                      0.340     1.186
$abc$129717$new_n13441_.in[1] (.names)                                                                        2.760     3.946
$abc$129717$new_n13441_.out[0] (.names)                                                                       0.235     4.181
$abc$129717$new_n13440_.in[2] (.names)                                                                        0.318     4.499
$abc$129717$new_n13440_.out[0] (.names)                                                                       0.235     4.734
$abc$129717$new_n13447_.in[1] (.names)                                                                        0.313     5.047
$abc$129717$new_n13447_.out[0] (.names)                                                                       0.235     5.282
$auto$maccmap.cc:240:synth$39830.S[7].in[2] (.names)                                                          0.312     5.594
$auto$maccmap.cc:240:synth$39830.S[7].out[0] (.names)                                                         0.235     5.829
$techmap119489$auto$maccmap.cc:240:synth$39830.slice[1].carry4_full.CO[0].S[3] (CARRY4)                       0.491     6.320
$techmap119489$auto$maccmap.cc:240:synth$39830.slice[1].carry4_full.CO[0].O[3] (CARRY4)                       0.227     6.547
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_194_reg_13872[7].D[0] (FDRE)                                    1.631     8.178
data arrival time                                                                                                       8.178

clock ap_clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                                      0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_194_reg_13872[7].C[0] (FDRE)                                    0.846     0.846
clock uncertainty                                                                                             0.000     0.846
cell setup time                                                                                               0.046     0.892
data required time                                                                                                      0.892
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.892
data arrival time                                                                                                      -8.178
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -7.286


#Path 69
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_251_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                2.410     3.596
b_i_101_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     3.831
b_i_251_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                       3.732     7.563
data arrival time                                                                                       7.563

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_251_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -7.563
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.283


#Path 70
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2)                                                                                                                                             2.713     7.554
data arrival time                                                                                                                                                                                                            7.554

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.554
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.274


#Path 71
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_129_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_129_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2)                                                                                                                                             2.713     7.554
data arrival time                                                                                                                                                                                                            7.554

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_129_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.554
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.274


#Path 72
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              2.720     7.549
data arrival time                                                                                                                                                                                                            7.549

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.549
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.269


#Path 73
Startpoint: ap_CS_fsm_state5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_232_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                                                0.000     0.000
ap_CS_fsm_state5.C[0] (FDRE)                                                                                                                                                                                                            0.846     0.846
ap_CS_fsm_state5.Q[0] (FDRE) [clock-to-output]                                                                                                                                                                                          0.340     1.186
$abc$129717$new_n14053_.in[0] (.names)                                                                                                                                                                                                  0.450     1.636
$abc$129717$new_n14053_.out[0] (.names)                                                                                                                                                                                                 0.235     1.871
$abc$129717$new_n14081_.in[1] (.names)                                                                                                                                                                                                  0.312     2.183
$abc$129717$new_n14081_.out[0] (.names)                                                                                                                                                                                                 0.235     2.418
$abc$129717$new_n14080_.in[1] (.names)                                                                                                                                                                                                  0.318     2.736
$abc$129717$new_n14080_.out[0] (.names)                                                                                                                                                                                                 0.235     2.971
$abc$129717$flatten\a_i_232_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_tdEe.v:33$8463_EN[7:0]$8467[7].in[1] (.names)                        0.423     3.394
$abc$129717$flatten\a_i_232_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_tdEe.v:33$8463_EN[7:0]$8467[7].out[0] (.names)                       0.235     3.629
a_i_232_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                                                                        3.950     7.579
data arrival time                                                                                                                                                                                                                                 7.579

clock ap_clk (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                                                0.000     0.000
a_i_232_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                                                                                        -0.532     0.314
data required time                                                                                                                                                                                                                                0.314
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                0.314
data arrival time                                                                                                                                                                                                                                -7.579
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                 -7.265


#Path 74
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2)                                                                                                                                              2.703     7.544
data arrival time                                                                                                                                                                                                            7.544

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.544
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.264


#Path 75
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                             2.700     7.529
data arrival time                                                                                                                                                                                                            7.529

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.529
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.249


#Path 76
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             2.700     7.529
data arrival time                                                                                                                                                                                                            7.529

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.529
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.249


#Path 77
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              2.700     7.529
data arrival time                                                                                                                                                                                                            7.529

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.529
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.249


#Path 78
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                               2.700     7.529
data arrival time                                                                                                                                                                                                            7.529

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                 0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.529
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.249


#Path 79
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                             2.700     7.529
data arrival time                                                                                                                                                                                                            7.529

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.529
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.249


#Path 80
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             2.700     7.529
data arrival time                                                                                                                                                                                                            7.529

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.529
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.249


#Path 81
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              2.700     7.529
data arrival time                                                                                                                                                                                                            7.529

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.529
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.249


#Path 82
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              2.700     7.529
data arrival time                                                                                                                                                                                                            7.529

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.529
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.249


#Path 83
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_122_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                2.410     3.596
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     3.831
b_i_122_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                       3.690     7.521
data arrival time                                                                                       7.521

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_122_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -7.521
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.241


#Path 84
Startpoint: b_i_255_V_addr_reg_12710[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_122_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_255_V_addr_reg_12710[7].C[0] (FDRE)                                                       0.846     0.846
b_i_255_V_addr_reg_12710[7].Q[0] (FDRE) [clock-to-output]                                     0.340     1.186
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].in[1] (.names)                                2.410     3.596
b_i_100_V_U.matrix_multiply_telP_ram_U.addr0[7].out[0] (.names)                               0.235     3.831
b_i_122_V_U.matrix_multiply_telP_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                       3.690     7.521
data arrival time                                                                                       7.521

clock ap_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                          0.000     0.000
ap_clk.inpad[0] (.input)                                                                      0.000     0.000
b_i_122_V_U.matrix_multiply_telP_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                          0.846     0.846
clock uncertainty                                                                             0.000     0.846
cell setup time                                                                              -0.566     0.280
data required time                                                                                      0.280
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.280
data arrival time                                                                                      -7.521
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -7.241


#Path 85
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[7] (RAMB18E2)                                                                                                                                             2.653     7.494
data arrival time                                                                                                                                                                                                            7.494

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.494
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.214


#Path 86
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2)                                                                                                                                              2.653     7.494
data arrival time                                                                                                                                                                                                            7.494

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.494
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.214


#Path 87
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2)                                                                                                                                             2.653     7.494
data arrival time                                                                                                                                                                                                            7.494

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.494
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.214


#Path 88
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[7] (RAMB18E2)                                                                                                                                             2.653     7.494
data arrival time                                                                                                                                                                                                            7.494

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.494
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.214


#Path 89
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2)                                                                                                                                             2.653     7.494
data arrival time                                                                                                                                                                                                            7.494

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.494
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.214


#Path 90
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2)                                                                                                                                               2.653     7.494
data arrival time                                                                                                                                                                                                            7.494

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                 0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.494
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.214


#Path 91
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[7] (RAMB18E2)                                                                                                                                             2.653     7.494
data arrival time                                                                                                                                                                                                            7.494

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.494
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.214


#Path 92
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              2.650     7.479
data arrival time                                                                                                                                                                                                            7.479

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.479
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.199


#Path 93
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                               2.650     7.479
data arrival time                                                                                                                                                                                                            7.479

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                 0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.479
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.199


#Path 94
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             2.650     7.479
data arrival time                                                                                                                                                                                                            7.479

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.479
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.199


#Path 95
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              2.650     7.479
data arrival time                                                                                                                                                                                                            7.479

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.479
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.199


#Path 96
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     4.169
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.425     4.594
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     4.829
a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              2.650     7.479
data arrival time                                                                                                                                                                                                            7.479

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.479
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.199


#Path 97
Startpoint: grp_matrix_multiply_full_fu_8390.B_171_V_load_reg_13652[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_170_reg_15382[4].D[0] (FDRE clocked by ap_clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.B_171_V_load_reg_13652[2].C[0] (FDRE)                                         0.846     0.846
grp_matrix_multiply_full_fu_8390.B_171_V_load_reg_13652[2].Q[0] (FDRE) [clock-to-output]                       0.340     1.186
$abc$129717$new_n15085_.in[0] (.names)                                                                         1.630     2.816
$abc$129717$new_n15085_.out[0] (.names)                                                                        0.068     2.884
$abc$129717$new_n15084_.in[2] (.names)                                                                         0.358     3.242
$abc$129717$new_n15084_.out[0] (.names)                                                                        0.068     3.310
$abc$129717$new_n15097_.in[5] (.names)                                                                         0.629     3.939
$abc$129717$new_n15097_.out[0] (.names)                                                                        0.068     4.007
$auto$maccmap.cc:240:synth$42180.DI[6].in[0] (.names)                                                          1.005     5.012
$auto$maccmap.cc:240:synth$42180.DI[6].out[0] (.names)                                                         0.235     5.247
$techmap119030$auto$maccmap.cc:240:synth$42180.slice[1].carry4_full.CO[0].DI[2] (CARRY4)                       0.110     5.357
$techmap119030$auto$maccmap.cc:240:synth$42180.slice[1].carry4_full.CO[0].O[0] (CARRY4)                        0.456     5.813
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_170_reg_15382[4].D[0] (FDRE)                                     2.265     8.078
data arrival time                                                                                                        8.078

clock ap_clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                       0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_170_reg_15382[4].C[0] (FDRE)                                     0.846     0.846
clock uncertainty                                                                                              0.000     0.846
cell setup time                                                                                                0.045     0.891
data required time                                                                                                       0.891
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       0.891
data arrival time                                                                                                       -8.078
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -7.187


#Path 98
Startpoint: tmp_12_reg_10881[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_147_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                                                0.000     0.000
tmp_12_reg_10881[4].C[0] (FDRE)                                                                                                                                                                                                         0.846     0.846
tmp_12_reg_10881[4].Q[0] (FDRE) [clock-to-output]                                                                                                                                                                                       0.340     1.186
$abc$129717$new_n14099_.in[0] (.names)                                                                                                                                                                                                  0.110     1.296
$abc$129717$new_n14099_.out[0] (.names)                                                                                                                                                                                                 0.235     1.531
$abc$129717$new_n14242_.in[1] (.names)                                                                                                                                                                                                  1.220     2.751
$abc$129717$new_n14242_.out[0] (.names)                                                                                                                                                                                                 0.235     2.986
$abc$129717$flatten\a_i_147_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_tdEe.v:33$8463_EN[7:0]$8467[7].in[0] (.names)                        1.352     4.338
$abc$129717$flatten\a_i_147_V_U.\matrix_multiply_tdEe_ram_U.$0$memwr$\ram$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_tdEe.v:33$8463_EN[7:0]$8467[7].out[0] (.names)                       0.235     4.573
a_i_147_V_U.matrix_multiply_tdEe_ram_U.q0[0].WEBWE[0] (RAMB18E2)                                                                                                                                                                        2.913     7.486
data arrival time                                                                                                                                                                                                                                 7.486

clock ap_clk (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                                                0.000     0.000
a_i_147_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                                    0.846     0.846
clock uncertainty                                                                                                                                                                                                                       0.000     0.846
cell setup time                                                                                                                                                                                                                        -0.532     0.314
data required time                                                                                                                                                                                                                                0.314
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                0.314
data arrival time                                                                                                                                                                                                                                -7.486
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                 -7.172


#Path 99
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[7] (RAMB18E2)                                                                                                                                              2.603     7.444
data arrival time                                                                                                                                                                                                            7.444

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.444
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.164


#Path 100
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[7] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.846     0.846
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.340     1.186
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.150     1.336
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     1.571
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.310     1.881
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     2.116
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.110     2.226
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     2.461
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.318     2.779
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     3.014
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.365     3.379
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     3.835
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                                                                                                      0.222     4.057
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].in[4] (.names)                                                                                                                                                       0.549     4.606
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[4].out[0] (.names)                                                                                                                                                      0.235     4.841
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[7] (RAMB18E2)                                                                                                                                              2.603     7.444
data arrival time                                                                                                                                                                                                            7.444

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.846     0.846
clock uncertainty                                                                                                                                                                                                  0.000     0.846
cell setup time                                                                                                                                                                                                   -0.566     0.280
data required time                                                                                                                                                                                                           0.280
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           0.280
data arrival time                                                                                                                                                                                                           -7.444
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -7.164


#End of timing report
