

================================================================
== Vitis HLS Report for 'compute_connectivity_mask'
================================================================
* Date:           Thu Nov  4 14:51:51 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.724 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      884|      884|  3.536 us|  3.536 us|  884|  884|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_1, i32 %connectivity_mask"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_1, i32 %connectivity_mask"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1, i32 %edge_list, i32 %connectivity_mask"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_371_1, i32 %edge_list, i32 %connectivity_mask"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2, i32 %connectivity_mask"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_376_2, i32 %connectivity_mask"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4, i32 %connectivity_mask_final_0, i32 %connectivity_mask, i32 %connectivity_mask_final_1, i32 %connectivity_mask_final_2, i32 %connectivity_mask_final_3, i32 %connectivity_mask_final_4, i32 %connectivity_mask_final_5, i32 %connectivity_mask_final_6, i32 %connectivity_mask_final_7, i32 %connectivity_mask_final_8, i32 %connectivity_mask_final_9, i32 %connectivity_mask_final_10, i32 %connectivity_mask_final_11, i32 %connectivity_mask_final_12, i32 %connectivity_mask_final_13, i32 %connectivity_mask_final_14, i32 %connectivity_mask_final_15, i32 %connectivity_mask_final_16, i32 %connectivity_mask_final_17, i32 %connectivity_mask_final_18"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_0, i32 %connectivity_mask_final_1, i32 %connectivity_mask_final_2, i32 %connectivity_mask_final_3, i32 %connectivity_mask_final_4, i32 %connectivity_mask_final_5, i32 %connectivity_mask_final_6, i32 %connectivity_mask_final_7, i32 %connectivity_mask_final_8, i32 %connectivity_mask_final_9, i32 %connectivity_mask_final_10, i32 %connectivity_mask_final_11, i32 %connectivity_mask_final_12, i32 %connectivity_mask_final_13, i32 %connectivity_mask_final_14, i32 %connectivity_mask_final_15, i32 %connectivity_mask_final_16, i32 %connectivity_mask_final_17, i32 %connectivity_mask_final_18, void @connectivity_mask_final_19, void @connectivity_mask_final_20, void @connectivity_mask_final_21, void @connectivity_mask_final_22, void @connectivity_mask_final_23, void @connectivity_mask_final_24, void @connectivity_mask_final_25, void @connectivity_mask_final_26, void @connectivity_mask_final_27, void @connectivity_mask_final_28, void @connectivity_mask_final_29, void @connectivity_mask_final_30, void @connectivity_mask_final_31, void @connectivity_mask_final_32, void @connectivity_mask_final_33, void @connectivity_mask_final_34, void @connectivity_mask_final_35, void @connectivity_mask_final_36, void @connectivity_mask_final_37, void @connectivity_mask_final_38, void @connectivity_mask_final_39, void @connectivity_mask_final_40, void @connectivity_mask_final_41, void @connectivity_mask_final_42, void @connectivity_mask_final_43, void @connectivity_mask_final_44, void @connectivity_mask_final_45, void @connectivity_mask_final_46, void @connectivity_mask_final_47, void @connectivity_mask_final_48, void @connectivity_mask_final_49, void @connectivity_mask_final_50, void @connectivity_mask_final_51, void @connectivity_mask_final_52, void @connectivity_mask_final_53, void @connectivity_mask_final_54, void @connectivity_mask_final_55, void @connectivity_mask_final_56, void @connectivity_mask_final_57, void @connectivity_mask_final_58, void @connectivity_mask_final_59, void @connectivity_mask_final_60, void @connectivity_mask_final_61, void @connectivity_mask_final_62, void @connectivity_mask_final_63, void @connectivity_mask_final_64, void @connectivity_mask_final_65, void @connectivity_mask_final_66, void @connectivity_mask_final_67, void @connectivity_mask_final_68, void @connectivity_mask_final_69, void @connectivity_mask_final_70, void @connectivity_mask_final_71, void @connectivity_mask_final_72, void @connectivity_mask_final_73, void @connectivity_mask_final_74, void @connectivity_mask_final_75, void @connectivity_mask_final_76, void @connectivity_mask_final_77, void @connectivity_mask_final_78, void @connectivity_mask_final_79, void @connectivity_mask_final_80, void @connectivity_mask_final_81, void @connectivity_mask_final_82, void @connectivity_mask_final_83, void @connectivity_mask_final_84, void @connectivity_mask_final_85, void @connectivity_mask_final_86, void @connectivity_mask_final_87, void @connectivity_mask_final_88, void @connectivity_mask_final_89, void @connectivity_mask_final_90, void @connectivity_mask_final_91, void @connectivity_mask_final_92, void @connectivity_mask_final_93, void @connectivity_mask_final_94, void @connectivity_mask_final_95, void @connectivity_mask_final_96, void @connectivity_mask_final_97, void @connectivity_mask_final_98, void @connectivity_mask_final_99, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4, i32 %connectivity_mask_final_0, i32 %connectivity_mask, i32 %connectivity_mask_final_1, i32 %connectivity_mask_final_2, i32 %connectivity_mask_final_3, i32 %connectivity_mask_final_4, i32 %connectivity_mask_final_5, i32 %connectivity_mask_final_6, i32 %connectivity_mask_final_7, i32 %connectivity_mask_final_8, i32 %connectivity_mask_final_9, i32 %connectivity_mask_final_10, i32 %connectivity_mask_final_11, i32 %connectivity_mask_final_12, i32 %connectivity_mask_final_13, i32 %connectivity_mask_final_14, i32 %connectivity_mask_final_15, i32 %connectivity_mask_final_16, i32 %connectivity_mask_final_17, i32 %connectivity_mask_final_18"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln390 = ret" [GAT_compute.cc:390]   --->   Operation 20 'ret' 'ret_ln390' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
