

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:2,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
328a61d178d3e8b45ddd3c2e89e11ce0  /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP > _cuobjdump_complete_output_8CKQ1U"
Parsing file _cuobjdump_complete_output_8CKQ1U
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x40483d, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42747_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_t4dNFn"
Running: cat _ptx_t4dNFn | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_bSu6jQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_bSu6jQ --output-file  /dev/null 2> _ptx_t4dNFninfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_t4dNFn _ptx2_bSu6jQ _ptx_t4dNFninfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40483d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=46080 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:48:47 2019
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(16,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(49,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(82,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 331456 (ipc=331.5) sim_rate=110485 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:48:49 2019
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(71,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(39,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(76,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 667232 (ipc=444.8) sim_rate=166808 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:48:50 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(13,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 884032 (ipc=442.0) sim_rate=176806 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:48:51 2019
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(47,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 927328 (ipc=370.9) sim_rate=154554 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:48:52 2019
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 971712 (ipc=323.9) sim_rate=138816 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:48:53 2019
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(27,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1024608 (ipc=256.2) sim_rate=128076 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:48:54 2019
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(20,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1164192 (ipc=211.7) sim_rate=129354 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:48:55 2019
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(27,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(13,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1329248 (ipc=189.9) sim_rate=132924 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:48:56 2019
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1453632 (ipc=181.7) sim_rate=132148 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:48:57 2019
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(14,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(4,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1626432 (ipc=171.2) sim_rate=135536 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:48:58 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(16,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 1825888 (ipc=166.0) sim_rate=140452 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:48:59 2019
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(14,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 1956096 (ipc=163.0) sim_rate=139721 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:49:00 2019
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(34,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2017504 (ipc=161.4) sim_rate=134500 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:49:01 2019
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(30,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 2155328 (ipc=159.7) sim_rate=134708 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:49:02 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(22,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 2216576 (ipc=158.3) sim_rate=130386 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:49:03 2019
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 2269632 (ipc=156.5) sim_rate=126090 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:49:04 2019
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(21,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 2365888 (ipc=152.6) sim_rate=124520 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:49:05 2019
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(8,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(68,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 2493920 (ipc=151.1) sim_rate=124696 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:49:06 2019
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 2558368 (ipc=150.5) sim_rate=121827 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:49:07 2019
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(21,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(41,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 2701728 (ipc=150.1) sim_rate=122805 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:49:08 2019
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(52,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 2765152 (ipc=149.5) sim_rate=120224 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:49:09 2019
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 2843712 (ipc=149.7) sim_rate=118488 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:49:10 2019
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(23,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(49,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(59,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 3134944 (ipc=152.9) sim_rate=125397 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:49:11 2019
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(52,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(42,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 3255440 (ipc=155.0) sim_rate=125209 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:49:12 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(39,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(21,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 3501476 (ipc=159.2) sim_rate=129684 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:49:13 2019
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(6,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 3615306 (ipc=160.7) sim_rate=129118 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:49:14 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(60,0,0) tid=(198,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(14,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(50,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 3839443 (ipc=163.4) sim_rate=132394 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:49:15 2019
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(67,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 3953594 (ipc=164.7) sim_rate=131786 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:49:16 2019
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(3,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 4047318 (ipc=165.2) sim_rate=130558 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:49:17 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 4138735 (ipc=165.5) sim_rate=129335 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:49:18 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(69,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(11,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 4311598 (ipc=165.8) sim_rate=130654 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:49:19 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(14,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 4399902 (ipc=166.0) sim_rate=129408 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:49:20 2019
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(79,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 4570615 (ipc=166.2) sim_rate=130589 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:49:21 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(26,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(79,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(64,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 4773509 (ipc=164.6) sim_rate=132597 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:49:22 2019
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(63,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 4955343 (ipc=165.2) sim_rate=133928 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:49:23 2019
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(10,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(86,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 5111934 (ipc=164.9) sim_rate=134524 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:49:24 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(53,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(16,0,0) tid=(182,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 5266565 (ipc=164.6) sim_rate=135040 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:49:25 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(17,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 5371423 (ipc=165.3) sim_rate=134285 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:49:26 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(26,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(43,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 5561955 (ipc=166.0) sim_rate=135657 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:49:27 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(16,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 5701041 (ipc=165.2) sim_rate=135739 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:49:28 2019
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(27,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(11,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 5848133 (ipc=164.7) sim_rate=136003 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:49:29 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(73,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(16,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 6089513 (ipc=164.6) sim_rate=138398 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:49:30 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,0,0) tid=(154,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(33,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(44,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 6373035 (ipc=165.5) sim_rate=141623 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:49:31 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(22,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(20,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(14,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(73,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 6683282 (ipc=167.1) sim_rate=145288 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:49:32 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(41,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 6796960 (ipc=167.8) sim_rate=144616 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:49:33 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(46,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 6916280 (ipc=168.7) sim_rate=144089 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:49:34 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(37,0,0) tid=(234,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(23,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 7153794 (ipc=170.3) sim_rate=145995 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:49:35 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(53,0,0) tid=(160,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(30,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 7278895 (ipc=171.3) sim_rate=145577 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:49:36 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (42693,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(42694,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(7,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 7434302 (ipc=172.9) sim_rate=145770 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:49:37 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(44,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(86,0,0) tid=(146,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(13,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43906,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(43907,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(13,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 7735928 (ipc=175.8) sim_rate=148767 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:49:38 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44043,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(44044,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(9,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (44456,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(44457,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 7852602 (ipc=176.5) sim_rate=148162 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:49:39 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(19,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (44796,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(44797,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 7996487 (ipc=177.7) sim_rate=148083 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:49:40 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (45006,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(45007,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(68,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45392,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(45393,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(14,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 8118238 (ipc=178.4) sim_rate=147604 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:49:41 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (45531,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(45532,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45563,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(45564,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(91,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 8260837 (ipc=179.6) sim_rate=147514 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:49:42 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (46110,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(46111,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(39,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (46498,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(46499,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(51,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 8475425 (ipc=180.3) sim_rate=148691 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:49:43 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(28,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (47193,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(47194,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (47288,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(47289,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (47465,0), 5 CTAs running
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(38,0,0) tid=(197,0,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(47466,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 8593254 (ipc=180.9) sim_rate=148159 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:49:44 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(102,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 8710458 (ipc=181.5) sim_rate=147634 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:49:45 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (48135,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(48136,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(32,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(39,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 8962468 (ipc=182.9) sim_rate=149374 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:49:46 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(35,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(40,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 9078667 (ipc=183.4) sim_rate=148830 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:49:47 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(72,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (49868,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(49869,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 9191206 (ipc=183.8) sim_rate=148245 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:49:48 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(90,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (50546,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(50547,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(36,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 9372397 (ipc=183.8) sim_rate=148768 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:49:49 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(77,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 9471215 (ipc=183.9) sim_rate=147987 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:49:50 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(106,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 9582969 (ipc=184.3) sim_rate=147430 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:49:51 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(64,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 9699358 (ipc=184.7) sim_rate=146959 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:49:52 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(17,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 9794123 (ipc=184.8) sim_rate=146180 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:49:53 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (53002,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(53003,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(73,0,0) tid=(182,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 9914972 (ipc=185.3) sim_rate=145808 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:49:54 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(17,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(27,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (54301,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(54302,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(41,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 10150508 (ipc=186.2) sim_rate=147108 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:49:55 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(57,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (54759,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(54760,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 10278869 (ipc=186.9) sim_rate=146840 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:49:56 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(103,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (55236,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(55237,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 10368080 (ipc=186.8) sim_rate=146029 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:49:57 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(55,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 10460470 (ipc=186.8) sim_rate=145284 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:49:58 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(94,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(24,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 10680470 (ipc=187.4) sim_rate=146307 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:49:59 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(16,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (57354,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(57355,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 10775372 (ipc=187.4) sim_rate=145613 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:50:00 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(29,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (57546,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(57547,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(39,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (57979,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(57980,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (58096,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(58097,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(111,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (58359,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(58360,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 11037822 (ipc=188.7) sim_rate=147170 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:50:01 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(29,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(32,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (59138,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(59139,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 11252793 (ipc=189.1) sim_rate=148063 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:50:02 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (59508,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(59509,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(84,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(55,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(45,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 11457614 (ipc=189.4) sim_rate=148800 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:50:03 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (60757,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(60758,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(50,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 11573332 (ipc=189.7) sim_rate=148376 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:50:04 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (61203,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(61204,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(44,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 11675716 (ipc=189.8) sim_rate=147793 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:50:05 2019
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(113,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 11766502 (ipc=189.8) sim_rate=147081 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:50:06 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (62289,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(62290,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (62363,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(62364,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(32,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(40,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(30,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 12106880 (ipc=190.7) sim_rate=149467 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:50:07 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(105,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 12207847 (ipc=190.7) sim_rate=148876 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:50:08 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(113,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(35,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(70,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 12473991 (ipc=191.9) sim_rate=150289 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:50:09 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(51,0,0) tid=(146,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(37,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 12596235 (ipc=192.3) sim_rate=149955 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:50:10 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(51,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 12708619 (ipc=192.6) sim_rate=149513 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:50:11 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (66270,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(66271,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(49,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (66574,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(66575,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(78,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 12953568 (ipc=193.3) sim_rate=150622 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:50:12 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(121,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (67379,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(67380,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 13050486 (ipc=193.3) sim_rate=150005 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:50:13 2019
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(97,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (67691,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(67692,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(70,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(36,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 13272020 (ipc=193.8) sim_rate=150818 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:50:14 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (68776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(68777,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(125,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 13374983 (ipc=193.8) sim_rate=150280 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:50:15 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (69103,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(69104,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(53,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(51,0,0) tid=(182,0,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 13596851 (ipc=194.2) sim_rate=151076 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:50:16 2019
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(122,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (70235,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 13705152 (ipc=194.4) sim_rate=150606 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:50:17 2019
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(48,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (70827,0), 5 CTAs running
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(73,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(71,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 13942337 (ipc=195.0) sim_rate=151547 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:50:18 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (71717,0), 5 CTAs running
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(71,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 14046812 (ipc=195.1) sim_rate=151040 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:50:19 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(62,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 14156594 (ipc=195.3) sim_rate=150602 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:50:20 2019
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(45,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (72845,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 14279202 (ipc=195.6) sim_rate=148741 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:50:22 2019
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(80,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (73326,0), 5 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(99,0,0) tid=(110,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(64,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (73889,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 14543603 (ipc=196.5) sim_rate=149934 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:50:23 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (74131,0), 5 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(117,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 14666531 (ipc=196.9) sim_rate=149658 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:50:24 2019
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(63,0,0) tid=(236,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(61,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 14790986 (ipc=197.2) sim_rate=149403 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:50:25 2019
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(46,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 14923922 (ipc=197.7) sim_rate=149239 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:50:26 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (75510,0), 5 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(66,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (75959,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 15038410 (ipc=197.9) sim_rate=148895 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:50:27 2019
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(57,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(63,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 15236260 (ipc=197.9) sim_rate=149375 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:50:28 2019
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(52,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 15348095 (ipc=198.0) sim_rate=149010 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:50:29 2019
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(85,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(52,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 15474996 (ipc=198.4) sim_rate=148798 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:50:30 2019
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(66,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (78678,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (78711,0), 5 CTAs running
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(76,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (78816,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 15708442 (ipc=198.8) sim_rate=149604 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:50:31 2019
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(48,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 15818311 (ipc=199.0) sim_rate=149229 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:50:32 2019
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(78,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (79850,0), 4 CTAs running
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(123,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(75,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 16054177 (ipc=199.4) sim_rate=150039 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:50:33 2019
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(57,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 16166608 (ipc=199.6) sim_rate=149690 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:50:34 2019
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(73,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (81372,0), 5 CTAs running
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(62,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 16325682 (ipc=200.3) sim_rate=149776 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:50:35 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (81547,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (81786,0), 5 CTAs running
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(68,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 16467296 (ipc=200.8) sim_rate=149702 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:50:36 2019
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(65,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(64,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(87,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 16699511 (ipc=201.2) sim_rate=150446 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:50:37 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (83427,0), 4 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(83,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 16883390 (ipc=201.0) sim_rate=150744 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:50:38 2019
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(94,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (84376,0), 4 CTAs running
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(59,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(63,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 17107492 (ipc=201.3) sim_rate=151393 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:50:39 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (85172,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (85326,0), 4 CTAs running
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(101,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (85559,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (85573,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (85745,0), 4 CTAs running
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(60,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 17294635 (ipc=201.1) sim_rate=151707 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:50:40 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (86056,0), 4 CTAs running
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(81,0,0) tid=(174,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(74,0,0) tid=(104,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(78,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 17606411 (ipc=201.2) sim_rate=153099 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:50:41 2019
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(70,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(74,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (88363,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 17828179 (ipc=201.4) sim_rate=153691 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:50:42 2019
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(96,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (88671,0), 4 CTAs running
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(96,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 17968878 (ipc=201.9) sim_rate=153580 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:50:43 2019
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(90,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(69,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(73,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(69,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 18400784 (ipc=203.3) sim_rate=155938 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:50:44 2019
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(63,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(73,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 18572867 (ipc=204.1) sim_rate=156074 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:50:45 2019
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(76,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (91356,0), 3 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(79,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (91813,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 18788822 (ipc=204.2) sim_rate=156573 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:50:46 2019
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(121,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (92242,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (92455,0), 3 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(84,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (92543,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (92590,0), 3 CTAs running
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(88,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(95,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (93197,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 19170544 (ipc=205.0) sim_rate=158434 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:50:47 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (93531,0), 3 CTAs running
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(117,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (93555,0), 3 CTAs running
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(115,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (94298,0), 4 CTAs running
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(78,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 19374128 (ipc=205.0) sim_rate=158804 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:50:48 2019
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(101,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (95015,0), 3 CTAs running
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(106,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (95409,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 19644008 (ipc=205.7) sim_rate=159707 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:50:49 2019
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(80,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (95771,0), 2 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(105,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 19784623 (ipc=206.1) sim_rate=159553 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:50:50 2019
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(84,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(121,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (96623,0), 3 CTAs running
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(99,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 20059221 (ipc=206.8) sim_rate=160473 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:50:51 2019
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(110,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 20191337 (ipc=207.1) sim_rate=160248 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:50:52 2019
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(106,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(80,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (97956,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (97971,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 20333177 (ipc=207.5) sim_rate=160103 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:50:53 2019
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(127,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 20478524 (ipc=207.9) sim_rate=159988 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:50:54 2019
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(121,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(108,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (98943,0), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(104,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (99405,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 20770145 (ipc=208.7) sim_rate=161008 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:50:55 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (99592,0), 3 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(92,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(117,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(121,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (100381,0), 2 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(84,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (100481,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 21088553 (ipc=209.8) sim_rate=162219 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:50:56 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (100500,0), 2 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(120,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (100883,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (100885,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 21200284 (ipc=209.9) sim_rate=161834 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:50:57 2019
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(75,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(94,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(115,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 21479055 (ipc=210.6) sim_rate=162720 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:50:58 2019
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(90,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (102366,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (102378,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 21622005 (ipc=210.9) sim_rate=162571 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:50:59 2019
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(114,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(106,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(104,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(107,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 21940157 (ipc=212.0) sim_rate=163732 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:51:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (103659,0), 3 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(117,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (103847,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 22123846 (ipc=212.7) sim_rate=163880 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:51:01 2019
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(115,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (104201,0), 2 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(114,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (104439,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 22296176 (ipc=213.4) sim_rate=163942 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:51:02 2019
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(118,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (104705,0), 2 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(125,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (104903,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (105026,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (105121,0), 2 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(118,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 22582693 (ipc=214.1) sim_rate=164837 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:51:03 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (105516,0), 1 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(117,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (105665,0), 2 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(124,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(110,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 22841816 (ipc=214.5) sim_rate=165520 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:51:04 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (106631,0), 1 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(116,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 22969314 (ipc=214.7) sim_rate=165246 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:51:05 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (107044,0), 2 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(123,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (107248,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (107526,0), 1 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(120,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (107672,0), 1 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(112,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 23187000 (ipc=214.7) sim_rate=165621 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:51:06 2019
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(107,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (108754,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(120,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (109213,0), 1 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(118,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (109285,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 23523929 (ipc=214.8) sim_rate=166836 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:51:07 2019
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(107,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 23642054 (ipc=214.9) sim_rate=166493 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:51:08 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (110028,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(115,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (110366,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (110454,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (110609,0), 1 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(125,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (110892,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (111055,0), 2 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(113,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (111254,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 23886697 (ipc=214.2) sim_rate=167039 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:51:09 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (111561,0), 1 CTAs running
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(116,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (112222,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (112573,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (112706,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(118,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 24097633 (ipc=212.3) sim_rate=167344 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:51:10 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (113675,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (114063,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(124,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (114277,0), 2 CTAs running
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(122,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (115283,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (116054,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (116476,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 24282855 (ipc=208.4) sim_rate=167467 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:51:11 2019
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(127,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118932,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (119546,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 24390701 (ipc=202.4) sim_rate=167059 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:51:12 2019
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(126,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (123596,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 1.
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 123597
gpu_sim_insn = 24441600
gpu_ipc =     197.7524
gpu_tot_sim_cycle = 123597
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     197.7524
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 576
gpu_stall_icnt2sh    = 209908
gpu_total_sim_rate=167408

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 465457
	L1I_total_cache_misses = 1841
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6262
L1D_cache:
	L1D_cache_core[0]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 85669
	L1D_cache_core[1]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101112
	L1D_cache_core[2]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88401
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86997
	L1D_cache_core[4]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89175
	L1D_cache_core[5]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97401
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90285
	L1D_cache_core[7]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88373
	L1D_cache_core[8]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 87938
	L1D_cache_core[9]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90768
	L1D_cache_core[10]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90120
	L1D_cache_core[11]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94007
	L1D_cache_core[12]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82336
	L1D_cache_core[13]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80721
	L1D_cache_core[14]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88147
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1341450
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3404
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1335960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5490
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 463616
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1841
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6262
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 1344854
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3404
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3404
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1341450
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2246662	W0_Idle:31437	W0_Scoreboard:283089	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 180 
maxdqlatency = 0 
maxmflatency = 536 
averagemflatency = 307 
max_icnt2mem_latency = 39 
max_icnt2sh_latency = 123596 
mrq_lat_table:55098 	986 	1444 	3133 	3933 	915 	54 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	251 	65554 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	59561 	6278 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15685 	23881 	20740 	5224 	21 	0 	0 	0 	0 	0 	0 	17 	70 	169 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        10         6         6         5         6         5         6         6         6         6         6         7         5         5         6 
dram[1]:         8         8         6         6         6        10         6         6         6         6         6         8         4         6         6         6 
dram[2]:         9        11         6         6         8         6         6         5         6         4         6         6         6         6         6         7 
dram[3]:        12         8         6         6        10         4         5         6         6         6         6         6         5         6         5         6 
dram[4]:        12         6         6         6         7         6         5         6         6         4         6         6         6         7         6         6 
dram[5]:         9         9         6         6         6         6         5         5         6         6         6         6         5         6         6         7 
maximum service time to same row:
dram[0]:      1683      2272      1957      1972      1922      1987      1959      1935      1962      1963      1971      2009      3390      2004      2004      1941 
dram[1]:      1443      1978      1960      1976      1926      3288      1963      1938      1966      4025      2244      2013      2336      2007      2007      1944 
dram[2]:      1963      2202      1965      1957      2159      1953      1966      1954      1969      1919      2190      1982      1999      2228      2294      1969 
dram[3]:      2026      2097      1969      1960      3187      1957      1976      1959      1974      1924      2257      1985      2003      1996      2015      1972 
dram[4]:      2728      1937      1963      1965      1979      1960      1926      1963      1951      1928      2001      1990      1996      2000      1932      2132 
dram[5]:      2178      1941      1968      1969      1982      1965      1931      1966      1959      2834      2004      1994      2000      2004      1937      2361 
average row accesses per activate:
dram[0]:  1.341948  1.330693  1.333333  1.335984  1.377778  1.324272  1.340952  1.364341  1.366990  1.259392  1.370741  1.320537  1.442060  1.379877  1.388430  1.315068 
dram[1]:  1.342629  1.317647  1.346693  1.309942  1.321705  1.277154  1.346080  1.301294  1.325800  1.284672  1.351779  1.358416  1.365854  1.344000  1.349398  1.307393 
dram[2]:  1.350701  1.363083  1.317647  1.352113  1.260628  1.335938  1.338403  1.369650  1.273056  1.369650  1.351779  1.389002  1.379877  1.408805  1.317647  1.391304 
dram[3]:  1.359596  1.344000  1.338645  1.360324  1.286792  1.257353  1.306122  1.303704  1.303704  1.303704  1.323017  1.314065  1.365854  1.333333  1.309942  1.385567 
dram[4]:  1.365854  1.352113  1.346693  1.354839  1.353175  1.307839  1.391304  1.338403  1.361702  1.313433  1.387097  1.319149  1.385567  1.317647  1.417722  1.275142 
dram[5]:  1.302326  1.328063  1.344000  1.322835  1.311538  1.264325  1.359073  1.291743  1.313433  1.323308  1.341797  1.304015  1.333333  1.320236  1.371429  1.320236 
average row locality = 65565/49081 = 1.335853
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65552
bank skew: 704/672 = 1.05
chip skew: 10927/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        310       307       306       308       305       310       305       310       304       307       306       323       305       307       305       306
dram[1]:        306       312       308       310       308       309       309       309       306       306       309       323       306       308       307       308
dram[2]:        306       305       307       303       311       308       309       306       310       306       307       306       309       304       309       305
dram[3]:        309       307       309       308       311       311       312       307       309       306       312       309       309       306       308       307
dram[4]:        305       308       303       310       306       311       305       310       304       307       317       309       302       310       306       309
dram[5]:        313       308       309       309       312       312       314       309       308       307       322       310       312       312       311       310
maximum mf latency per bank:
dram[0]:        432       454       469       468       452       435       423       447       416       460       476       445       434       440       473       436
dram[1]:        502       491       494       465       484       452       474       454       423       440       510       438       487       468       493       472
dram[2]:        443       430       442       444       432       434       430       475       449       433       488       450       459       423       461       458
dram[3]:        446       451       459       430       443       488       490       454       456       433       477       437       470       419       506       450
dram[4]:        443       427       481       441       451       448       468       448       476       449       536       425       489       433       463       428
dram[5]:        503       436       426       441       495       454       484       443       456       448       500       416       447       455       468       432

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163147 n_nop=125087 n_act=8108 n_pre=8092 n_req=10931 n_rd=21854 n_write=6 bw_util=0.268
n_activity=135892 dram_eff=0.3217
bk0: 1350a 145490i bk1: 1344a 145337i bk2: 1344a 145095i bk3: 1344a 145235i bk4: 1364a 145179i bk5: 1364a 144769i bk6: 1408a 144434i bk7: 1408a 144371i bk8: 1408a 144580i bk9: 1408a 143568i bk10: 1368a 144944i bk11: 1368a 144489i bk12: 1344a 146160i bk13: 1344a 145671i bk14: 1344a 145494i bk15: 1344a 144984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.221451
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163147 n_nop=124845 n_act=8232 n_pre=8216 n_req=10928 n_rd=21852 n_write=2 bw_util=0.2679
n_activity=136665 dram_eff=0.3198
bk0: 1348a 145328i bk1: 1344a 144728i bk2: 1344a 145040i bk3: 1344a 144764i bk4: 1364a 144625i bk5: 1364a 144292i bk6: 1408a 144195i bk7: 1408a 143935i bk8: 1408a 144635i bk9: 1408a 143626i bk10: 1368a 144926i bk11: 1368a 144818i bk12: 1344a 145372i bk13: 1344a 145212i bk14: 1344a 145095i bk15: 1344a 144690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.216939
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163147 n_nop=125085 n_act=8113 n_pre=8097 n_req=10926 n_rd=21852 n_write=0 bw_util=0.2679
n_activity=136208 dram_eff=0.3209
bk0: 1348a 145411i bk1: 1344a 145696i bk2: 1344a 145212i bk3: 1344a 145649i bk4: 1364a 143872i bk5: 1368a 144510i bk6: 1408a 143890i bk7: 1408a 144323i bk8: 1408a 143612i bk9: 1408a 144701i bk10: 1368a 145059i bk11: 1364a 145331i bk12: 1344a 145359i bk13: 1344a 145732i bk14: 1344a 144805i bk15: 1344a 145298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.213783
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163147 n_nop=124805 n_act=8254 n_pre=8238 n_req=10925 n_rd=21850 n_write=0 bw_util=0.2679
n_activity=136350 dram_eff=0.3205
bk0: 1346a 145298i bk1: 1344a 145455i bk2: 1344a 145449i bk3: 1344a 145449i bk4: 1364a 144540i bk5: 1368a 143500i bk6: 1408a 143530i bk7: 1408a 143460i bk8: 1408a 144321i bk9: 1408a 144156i bk10: 1368a 144425i bk11: 1364a 144374i bk12: 1344a 145352i bk13: 1344a 145109i bk14: 1344a 144589i bk15: 1344a 145660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.225833
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163147 n_nop=125099 n_act=8105 n_pre=8089 n_req=10928 n_rd=21848 n_write=6 bw_util=0.2679
n_activity=135438 dram_eff=0.3227
bk0: 1344a 145565i bk1: 1344a 145383i bk2: 1344a 145206i bk3: 1344a 145277i bk4: 1364a 144963i bk5: 1368a 144408i bk6: 1408a 144801i bk7: 1408a 144013i bk8: 1408a 144742i bk9: 1408a 143836i bk10: 1368a 144819i bk11: 1364a 144754i bk12: 1344a 145246i bk13: 1344a 144652i bk14: 1344a 145775i bk15: 1344a 144574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.23214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163147 n_nop=124773 n_act=8269 n_pre=8253 n_req=10927 n_rd=21848 n_write=4 bw_util=0.2679
n_activity=135642 dram_eff=0.3222
bk0: 1344a 144883i bk1: 1344a 145379i bk2: 1344a 145516i bk3: 1344a 145282i bk4: 1364a 144494i bk5: 1368a 143682i bk6: 1408a 144203i bk7: 1408a 143702i bk8: 1408a 144278i bk9: 1408a 144236i bk10: 1368a 144572i bk11: 1364a 144451i bk12: 1344a 144886i bk13: 1344a 144722i bk14: 1344a 145111i bk15: 1344a 144936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.225827

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 417
L2_cache_bank[1]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 34
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 310
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 23
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 69
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 63
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
L2_cache_bank[8]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 80
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 53
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65552
L2_total_cache_miss_rate = 0.9945
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 1114
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 576
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 430
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.177

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.8835
	minimum = 6
	maximum = 146
Network latency average = 16.3453
	minimum = 6
	maximum = 123
Slowest packet = 533
Flit latency average = 16.7526
	minimum = 6
	maximum = 119
Slowest flit = 37320
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0395023
	minimum = 0.0333341 (at node 0)
	maximum = 0.0446936 (at node 16)
Accepted packet rate average = 0.0395023
	minimum = 0.0333341 (at node 0)
	maximum = 0.0446936 (at node 16)
Injected flit rate average = 0.118268
	minimum = 0.0334636 (at node 0)
	maximum = 0.222538 (at node 15)
Accepted flit rate average= 0.118268
	minimum = 0.044192 (at node 20)
	maximum = 0.186865 (at node 1)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.8835 (1 samples)
	minimum = 6 (1 samples)
	maximum = 146 (1 samples)
Network latency average = 16.3453 (1 samples)
	minimum = 6 (1 samples)
	maximum = 123 (1 samples)
Flit latency average = 16.7526 (1 samples)
	minimum = 6 (1 samples)
	maximum = 119 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0395023 (1 samples)
	minimum = 0.0333341 (1 samples)
	maximum = 0.0446936 (1 samples)
Accepted packet rate average = 0.0395023 (1 samples)
	minimum = 0.0333341 (1 samples)
	maximum = 0.0446936 (1 samples)
Injected flit rate average = 0.118268 (1 samples)
	minimum = 0.0334636 (1 samples)
	maximum = 0.222538 (1 samples)
Accepted flit rate average = 0.118268 (1 samples)
	minimum = 0.044192 (1 samples)
	maximum = 0.186865 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 26 sec (146 sec)
gpgpu_simulation_rate = 167408 (inst/sec)
gpgpu_simulation_rate = 846 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 145417.812500 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
