# Composite Video Project - Tang Nano 20K Constraints  
# Pin assignments for Gowin GW2A-LV18PG256C8/I7

# Clock input - 27MHz crystal
IO_LOC  "clk" 4;
IO_PORT "clk" IO_TYPE=LVCMOS33;

# Reset input
IO_LOC  "reset" 88;
IO_PORT "reset" IO_TYPE=LVCMOS33 PULL_MODE=UP;

# Video sync outputs for testing - using actual dev board pins
IO_LOC  "hsync" 86;     # IOT27A
IO_PORT "hsync" IO_TYPE=LVCMOS33;

IO_LOC  "vsync" 85;     # IOT27B  
IO_PORT "vsync" IO_TYPE=LVCMOS33;

IO_LOC  "composite_sync" 87;  # Composite sync output
IO_PORT "composite_sync" IO_TYPE=LVCMOS33;

# R2R DAC outputs for analog composite video (8-bit)
# These pins will connect to an 8-bit R2R ladder network
IO_LOC  "dac_bit7" 25;   # MSB of R2R ladder
IO_PORT "dac_bit7" IO_TYPE=LVCMOS33;

IO_LOC  "dac_bit6" 26;   # R2R ladder bit 6
IO_PORT "dac_bit6" IO_TYPE=LVCMOS33;

IO_LOC  "dac_bit5" 27;   # R2R ladder bit 5
IO_PORT "dac_bit5" IO_TYPE=LVCMOS33;

IO_LOC  "dac_bit4" 28;   # R2R ladder bit 4
IO_PORT "dac_bit4" IO_TYPE=LVCMOS33;

IO_LOC  "dac_bit3" 29;   # R2R ladder bit 3
IO_PORT "dac_bit3" IO_TYPE=LVCMOS33;

IO_LOC  "dac_bit2" 30;   # R2R ladder bit 2
IO_PORT "dac_bit2" IO_TYPE=LVCMOS33;

IO_LOC  "dac_bit1" 31;   # R2R ladder bit 1
IO_PORT "dac_bit1" IO_TYPE=LVCMOS33;

IO_LOC  "dac_bit0" 41;   # LSB of R2R ladder
IO_PORT "dac_bit0" IO_TYPE=LVCMOS33;

IO_LOC  "video_active" 84;  # IOT28A
IO_PORT "video_active" IO_TYPE=LVCMOS33;

# Note: RGB outputs removed - using R2R DAC for composite video instead
