# VERIFICATION OF A PROCESSOR ARCHITECTURE HAVING A PARTIAL INSTRUCTION SET