-- Copyright (C) 1991-2014 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.1.2 Build 173 01/15/2014 SJ Full Version"

-- DATE "05/30/2014 15:53:15"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ReactionTimer IS
    PORT (
	SW : IN std_logic_vector(1 DOWNTO 0);
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(0 DOWNTO 0);
	LEDG : OUT std_logic_vector(7 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0)
	);
END ReactionTimer;

-- Design Ports Information
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ReactionTimer IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_SW : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(0 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tempo[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDG[1]~output_o\ : std_logic;
SIGNAL \LEDG[2]~output_o\ : std_logic;
SIGNAL \LEDG[3]~output_o\ : std_logic;
SIGNAL \LEDG[4]~output_o\ : std_logic;
SIGNAL \LEDG[5]~output_o\ : std_logic;
SIGNAL \LEDG[6]~output_o\ : std_logic;
SIGNAL \LEDG[7]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \clk_div_1k|Add0~0_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~1\ : std_logic;
SIGNAL \clk_div_1k|Add0~2_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~3\ : std_logic;
SIGNAL \clk_div_1k|Add0~4_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~5\ : std_logic;
SIGNAL \clk_div_1k|Add0~6_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~11\ : std_logic;
SIGNAL \clk_div_1k|Add0~12_combout\ : std_logic;
SIGNAL \clk_div_1k|s_divCounter~5_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~13\ : std_logic;
SIGNAL \clk_div_1k|Add0~14_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~15\ : std_logic;
SIGNAL \clk_div_1k|Add0~16_combout\ : std_logic;
SIGNAL \clk_div_1k|s_divCounter~1_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~17\ : std_logic;
SIGNAL \clk_div_1k|Add0~18_combout\ : std_logic;
SIGNAL \clk_div_1k|s_divCounter~4_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~19\ : std_logic;
SIGNAL \clk_div_1k|Add0~20_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~21\ : std_logic;
SIGNAL \clk_div_1k|Add0~22_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~23\ : std_logic;
SIGNAL \clk_div_1k|Add0~24_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~25\ : std_logic;
SIGNAL \clk_div_1k|Add0~26_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~27\ : std_logic;
SIGNAL \clk_div_1k|Add0~28_combout\ : std_logic;
SIGNAL \clk_div_1k|s_divCounter~0_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~29\ : std_logic;
SIGNAL \clk_div_1k|Add0~30_combout\ : std_logic;
SIGNAL \clk_div_1k|s_divCounter~3_combout\ : std_logic;
SIGNAL \clk_div_1k|Equal0~8_combout\ : std_logic;
SIGNAL \clk_div_1k|Equal0~9_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~31\ : std_logic;
SIGNAL \clk_div_1k|Add0~32_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~33\ : std_logic;
SIGNAL \clk_div_1k|Add0~34_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~35\ : std_logic;
SIGNAL \clk_div_1k|Add0~36_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~37\ : std_logic;
SIGNAL \clk_div_1k|Add0~38_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~39\ : std_logic;
SIGNAL \clk_div_1k|Add0~40_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~41\ : std_logic;
SIGNAL \clk_div_1k|Add0~42_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~43\ : std_logic;
SIGNAL \clk_div_1k|Add0~44_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~45\ : std_logic;
SIGNAL \clk_div_1k|Add0~46_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~47\ : std_logic;
SIGNAL \clk_div_1k|Add0~48_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~49\ : std_logic;
SIGNAL \clk_div_1k|Add0~50_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~51\ : std_logic;
SIGNAL \clk_div_1k|Add0~52_combout\ : std_logic;
SIGNAL \clk_div_1k|Equal0~5_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~53\ : std_logic;
SIGNAL \clk_div_1k|Add0~54_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~55\ : std_logic;
SIGNAL \clk_div_1k|Add0~56_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~57\ : std_logic;
SIGNAL \clk_div_1k|Add0~58_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~59\ : std_logic;
SIGNAL \clk_div_1k|Add0~60_combout\ : std_logic;
SIGNAL \clk_div_1k|Equal0~6_combout\ : std_logic;
SIGNAL \clk_div_1k|Equal0~1_combout\ : std_logic;
SIGNAL \clk_div_1k|Equal0~2_combout\ : std_logic;
SIGNAL \clk_div_1k|Equal0~0_combout\ : std_logic;
SIGNAL \clk_div_1k|Equal0~3_combout\ : std_logic;
SIGNAL \clk_div_1k|Equal0~4_combout\ : std_logic;
SIGNAL \clk_div_1k|Equal0~10_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~7\ : std_logic;
SIGNAL \clk_div_1k|Add0~8_combout\ : std_logic;
SIGNAL \clk_div_1k|s_divCounter~2_combout\ : std_logic;
SIGNAL \clk_div_1k|Add0~9\ : std_logic;
SIGNAL \clk_div_1k|Add0~10_combout\ : std_logic;
SIGNAL \clk_div_1k|clkOut~0_combout\ : std_logic;
SIGNAL \clk_div_1k|clkOut~1_combout\ : std_logic;
SIGNAL \clk_div_1k|Equal0~7_combout\ : std_logic;
SIGNAL \clk_div_1k|clkOut~2_combout\ : std_logic;
SIGNAL \clk_div_1k|clkOut~q\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \Add1~11_combout\ : std_logic;
SIGNAL \clk_div|Add0~31\ : std_logic;
SIGNAL \clk_div|Add0~32_combout\ : std_logic;
SIGNAL \clk_div|Add0~33\ : std_logic;
SIGNAL \clk_div|Add0~34_combout\ : std_logic;
SIGNAL \clk_div|s_divCounter~6_combout\ : std_logic;
SIGNAL \clk_div|Add0~35\ : std_logic;
SIGNAL \clk_div|Add0~36_combout\ : std_logic;
SIGNAL \clk_div|s_divCounter~5_combout\ : std_logic;
SIGNAL \clk_div|Add0~37\ : std_logic;
SIGNAL \clk_div|Add0~38_combout\ : std_logic;
SIGNAL \clk_div|s_divCounter~4_combout\ : std_logic;
SIGNAL \clk_div|Add0~39\ : std_logic;
SIGNAL \clk_div|Add0~40_combout\ : std_logic;
SIGNAL \clk_div|s_divCounter~3_combout\ : std_logic;
SIGNAL \clk_div|Add0~41\ : std_logic;
SIGNAL \clk_div|Add0~42_combout\ : std_logic;
SIGNAL \clk_div|s_divCounter~9_combout\ : std_logic;
SIGNAL \clk_div|Equal0~10_combout\ : std_logic;
SIGNAL \clk_div|Add0~1_cout\ : std_logic;
SIGNAL \clk_div|Add0~2_combout\ : std_logic;
SIGNAL \clk_div|Add0~3\ : std_logic;
SIGNAL \clk_div|Add0~4_combout\ : std_logic;
SIGNAL \clk_div|Add0~5\ : std_logic;
SIGNAL \clk_div|Add0~6_combout\ : std_logic;
SIGNAL \clk_div|Equal0~0_combout\ : std_logic;
SIGNAL \clk_div|Equal0~3_combout\ : std_logic;
SIGNAL \clk_div|Add0~43\ : std_logic;
SIGNAL \clk_div|Add0~44_combout\ : std_logic;
SIGNAL \clk_div|Add0~45\ : std_logic;
SIGNAL \clk_div|Add0~46_combout\ : std_logic;
SIGNAL \clk_div|s_divCounter~8_combout\ : std_logic;
SIGNAL \clk_div|Add0~47\ : std_logic;
SIGNAL \clk_div|Add0~48_combout\ : std_logic;
SIGNAL \clk_div|Add0~49\ : std_logic;
SIGNAL \clk_div|Add0~50_combout\ : std_logic;
SIGNAL \clk_div|Add0~51\ : std_logic;
SIGNAL \clk_div|Add0~52_combout\ : std_logic;
SIGNAL \clk_div|Add0~53\ : std_logic;
SIGNAL \clk_div|Add0~54_combout\ : std_logic;
SIGNAL \clk_div|Equal0~7_combout\ : std_logic;
SIGNAL \clk_div|Equal0~8_combout\ : std_logic;
SIGNAL \clk_div|Add0~55\ : std_logic;
SIGNAL \clk_div|Add0~56_combout\ : std_logic;
SIGNAL \clk_div|Add0~57\ : std_logic;
SIGNAL \clk_div|Add0~58_combout\ : std_logic;
SIGNAL \clk_div|Equal0~1_combout\ : std_logic;
SIGNAL \clk_div|Equal0~9_combout\ : std_logic;
SIGNAL \clk_div|Add0~7\ : std_logic;
SIGNAL \clk_div|Add0~8_combout\ : std_logic;
SIGNAL \clk_div|Equal0~11_combout\ : std_logic;
SIGNAL \clk_div|Equal0~12_combout\ : std_logic;
SIGNAL \clk_div|Equal0~13_combout\ : std_logic;
SIGNAL \clk_div|Add0~9\ : std_logic;
SIGNAL \clk_div|Add0~10_combout\ : std_logic;
SIGNAL \clk_div|s_divCounter~0_combout\ : std_logic;
SIGNAL \clk_div|Add0~11\ : std_logic;
SIGNAL \clk_div|Add0~12_combout\ : std_logic;
SIGNAL \clk_div|Add0~13\ : std_logic;
SIGNAL \clk_div|Add0~14_combout\ : std_logic;
SIGNAL \clk_div|Add0~15\ : std_logic;
SIGNAL \clk_div|Add0~16_combout\ : std_logic;
SIGNAL \clk_div|Add0~17\ : std_logic;
SIGNAL \clk_div|Add0~18_combout\ : std_logic;
SIGNAL \clk_div|Add0~19\ : std_logic;
SIGNAL \clk_div|Add0~20_combout\ : std_logic;
SIGNAL \clk_div|s_divCounter~7_combout\ : std_logic;
SIGNAL \clk_div|Add0~21\ : std_logic;
SIGNAL \clk_div|Add0~22_combout\ : std_logic;
SIGNAL \clk_div|s_divCounter~2_combout\ : std_logic;
SIGNAL \clk_div|Add0~23\ : std_logic;
SIGNAL \clk_div|Add0~24_combout\ : std_logic;
SIGNAL \clk_div|s_divCounter~1_combout\ : std_logic;
SIGNAL \clk_div|Add0~25\ : std_logic;
SIGNAL \clk_div|Add0~26_combout\ : std_logic;
SIGNAL \clk_div|s_divCounter~11_combout\ : std_logic;
SIGNAL \clk_div|Add0~27\ : std_logic;
SIGNAL \clk_div|Add0~28_combout\ : std_logic;
SIGNAL \clk_div|Add0~29\ : std_logic;
SIGNAL \clk_div|Add0~30_combout\ : std_logic;
SIGNAL \clk_div|s_divCounter~10_combout\ : std_logic;
SIGNAL \clk_div|clkOut~1_combout\ : std_logic;
SIGNAL \clk_div|clkOut~0_combout\ : std_logic;
SIGNAL \clk_div|clkOut~2_combout\ : std_logic;
SIGNAL \clk_div|Equal0~2_combout\ : std_logic;
SIGNAL \clk_div|Equal0~4_combout\ : std_logic;
SIGNAL \clk_div|Equal0~5_combout\ : std_logic;
SIGNAL \clk_div|Equal0~6_combout\ : std_logic;
SIGNAL \clk_div|clkOut~3_combout\ : std_logic;
SIGNAL \clk_div|clkOut~q\ : std_logic;
SIGNAL \counter[1]~1_combout\ : std_logic;
SIGNAL \Add1~1\ : std_logic;
SIGNAL \Add1~2_combout\ : std_logic;
SIGNAL \Add1~12_combout\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~4_combout\ : std_logic;
SIGNAL \Add1~13_combout\ : std_logic;
SIGNAL \Add1~5\ : std_logic;
SIGNAL \Add1~6_combout\ : std_logic;
SIGNAL \Add1~14_combout\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~8_combout\ : std_logic;
SIGNAL \Add1~10_combout\ : std_logic;
SIGNAL \gen|Add0~2_combout\ : std_logic;
SIGNAL \gen|rand[0]~8_combout\ : std_logic;
SIGNAL \gen|Add0~3\ : std_logic;
SIGNAL \gen|Add0~4_combout\ : std_logic;
SIGNAL \gen|Add0~5\ : std_logic;
SIGNAL \gen|Add0~6_combout\ : std_logic;
SIGNAL \gen|LessThan0~0_combout\ : std_logic;
SIGNAL \gen|Add0~7\ : std_logic;
SIGNAL \gen|Add0~9\ : std_logic;
SIGNAL \gen|Add0~10_combout\ : std_logic;
SIGNAL \gen|rand[4]~7_combout\ : std_logic;
SIGNAL \gen|LessThan0~1_combout\ : std_logic;
SIGNAL \gen|Add0~8_combout\ : std_logic;
SIGNAL \gen|rand[3]~4_combout\ : std_logic;
SIGNAL \gen|rand[2]~5_combout\ : std_logic;
SIGNAL \gen|rand[1]~6_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \counter[1]~0_combout\ : std_logic;
SIGNAL \LEDG[7]~2_combout\ : std_logic;
SIGNAL \process_0~0_combout\ : std_logic;
SIGNAL \LEDG[0]$latch~combout\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \tempo[0]~0_combout\ : std_logic;
SIGNAL \tempo[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~5_combout\ : std_logic;
SIGNAL \Add0~7_combout\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Add0~42_combout\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add0~41_combout\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Add0~40_combout\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add0~39_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Add0~38_combout\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Add0~37_combout\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Add0~36_combout\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \Add0~35_combout\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \Add0~34_combout\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \Add0~33_combout\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \Add0~29\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \Add0~43_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[18]~96_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[18]~97_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[17]~99_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[17]~98_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[16]~100_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[16]~101_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[15]~102_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[15]~103_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[23]~104_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[23]~169_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[22]~105_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[22]~170_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[21]~106_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[21]~107_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[20]~109_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[20]~108_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[27]~111_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[27]~171_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[26]~112_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[26]~113_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[25]~115_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[25]~114_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[28]~161_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[28]~110_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[33]~116_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[33]~162_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[32]~172_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[32]~117_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[31]~118_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[31]~119_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[30]~120_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[30]~121_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[37]~173_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[37]~123_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[36]~125_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[36]~124_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[35]~126_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[35]~127_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[38]~122_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[38]~163_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[43]~128_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[43]~164_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[42]~174_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[42]~129_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[41]~130_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[41]~131_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[40]~133_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[40]~132_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[47]~135_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[47]~175_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[46]~136_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[46]~137_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[45]~138_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[45]~139_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[48]~165_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[53]~140_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[53]~166_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[52]~176_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[52]~141_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[51]~142_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[51]~143_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[50]~144_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[50]~145_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[55]~150_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[55]~151_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[58]~167_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[58]~146_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[57]~177_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[57]~147_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[56]~149_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[56]~148_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[61]~157_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[61]~156_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[63]~168_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[63]~154_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[62]~155_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[62]~178_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[60]~152_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[60]~153_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\ : std_logic;
SIGNAL \dhex0|Mux6~0_combout\ : std_logic;
SIGNAL \dhex0|Mux5~0_combout\ : std_logic;
SIGNAL \dhex0|Mux4~0_combout\ : std_logic;
SIGNAL \dhex0|Mux3~0_combout\ : std_logic;
SIGNAL \dhex0|Mux2~0_combout\ : std_logic;
SIGNAL \dhex0|Mux1~0_combout\ : std_logic;
SIGNAL \dhex0|Mux0~0_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[45]~193_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[45]~192_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[44]~195_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[44]~194_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[43]~197_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[43]~196_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[42]~199_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[42]~198_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[60]~351_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[60]~200_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[59]~352_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[59]~201_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[58]~353_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[58]~202_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[57]~203_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[57]~204_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[56]~206_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[56]~205_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[32]~86_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[32]~87_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[31]~88_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[31]~89_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[75]~299_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[75]~207_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[74]~208_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[74]~300_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[73]~209_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[73]~301_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[72]~210_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[72]~354_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[71]~212_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[71]~211_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[70]~213_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[70]~214_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[30]~90_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[30]~91_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[33]~85_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[33]~84_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[38]~92_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[38]~136_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[37]~137_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[37]~93_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[36]~138_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[36]~94_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[90]~215_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[90]~302_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[89]~303_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[89]~216_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[88]~304_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[88]~217_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[87]~305_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[87]~218_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[86]~355_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[86]~219_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[85]~220_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[85]~221_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[84]~223_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[84]~222_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[35]~96_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[35]~95_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[43]~126_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[42]~127_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[41]~139_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[105]~306_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[104]~225_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[104]~307_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[103]~308_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[103]~226_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[102]~227_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[102]~309_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[101]~310_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[101]~228_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[100]~229_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[100]~356_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[99]~230_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[99]~231_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[98]~233_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[98]~232_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[40]~101_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[48]~128_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[48]~102_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[47]~129_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[47]~103_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[46]~104_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[46]~140_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[120]~311_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[119]~312_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[119]~235_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[118]~236_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[118]~313_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[117]~314_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[117]~237_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[116]~315_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[116]~238_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[115]~239_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[115]~316_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[114]~240_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[114]~357_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[113]~241_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[113]~242_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[112]~243_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[112]~244_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[45]~105_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[45]~106_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[53]~107_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[53]~130_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[52]~108_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[52]~131_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[51]~109_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[51]~141_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[135]~245_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[135]~317_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[134]~246_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[134]~318_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[133]~247_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[133]~319_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[132]~248_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[132]~320_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[131]~249_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[131]~321_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[130]~322_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[130]~250_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[129]~251_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[129]~323_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[128]~252_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[128]~358_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[127]~254_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[127]~253_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[126]~256_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[126]~255_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[50]~110_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[50]~111_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[150]~324_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[150]~257_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[149]~258_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[149]~325_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[148]~326_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[148]~259_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[147]~327_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[147]~260_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[146]~261_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[146]~328_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[145]~262_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[145]~329_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[144]~330_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[144]~263_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[143]~264_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[143]~331_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[142]~265_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[142]~359_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[141]~267_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[141]~266_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[140]~268_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[140]~269_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[55]~115_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[55]~116_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[58]~132_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[58]~112_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[57]~113_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[57]~133_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[56]~114_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[56]~142_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[61]~119_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[165]~332_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[165]~270_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[164]~333_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[164]~271_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[163]~334_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[163]~272_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[162]~273_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[162]~335_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[161]~274_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[161]~336_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[160]~337_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[160]~275_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[159]~276_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[159]~338_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[158]~277_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[158]~339_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[157]~278_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[157]~340_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[156]~279_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[156]~360_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[155]~280_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[155]~281_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[154]~282_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[154]~283_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[60]~121_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[63]~134_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[63]~117_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[62]~118_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[62]~135_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[180]~341_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[180]~284_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[179]~342_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[179]~285_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[178]~343_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[178]~286_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[177]~287_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[177]~344_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[176]~288_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[176]~345_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[175]~346_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[175]~289_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[174]~347_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[174]~290_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[173]~348_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[173]~291_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[172]~349_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[172]~292_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[171]~350_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[171]~293_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[170]~361_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[170]~294_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[169]~295_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[169]~296_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[168]~297_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|StageOut[168]~298_combout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ : std_logic;
SIGNAL \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\ : std_logic;
SIGNAL \dhex1|Mux6~0_combout\ : std_logic;
SIGNAL \dhex1|Mux5~0_combout\ : std_logic;
SIGNAL \dhex1|Mux4~0_combout\ : std_logic;
SIGNAL \dhex1|Mux3~0_combout\ : std_logic;
SIGNAL \dhex1|Mux2~0_combout\ : std_logic;
SIGNAL \dhex1|Mux1~0_combout\ : std_logic;
SIGNAL \dhex1|Mux0~0_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[90]~168_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[89]~169_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[88]~170_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[87]~171_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[87]~172_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[86]~173_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[86]~174_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[85]~175_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[85]~176_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[84]~177_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[84]~178_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[105]~179_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[105]~248_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[104]~249_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[104]~180_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[103]~181_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[103]~250_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[102]~296_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[102]~182_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[101]~297_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[101]~183_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[100]~298_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[100]~184_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[99]~185_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[99]~299_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[98]~186_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[98]~187_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[48]~49_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[48]~48_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[47]~51_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[47]~50_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[46]~53_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[46]~52_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[120]~188_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[119]~252_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[119]~189_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[118]~190_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[118]~253_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[117]~254_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[117]~191_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[116]~192_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[116]~255_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[115]~193_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[115]~256_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[114]~257_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[114]~194_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[113]~300_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[113]~195_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[112]~197_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[112]~196_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[45]~54_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[45]~55_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[52]~57_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[52]~80_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[51]~81_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[51]~58_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[135]~198_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[135]~258_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[134]~259_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[134]~199_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[133]~260_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[133]~200_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[132]~201_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[131]~202_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[130]~263_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[130]~203_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[129]~204_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[129]~264_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[128]~265_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[128]~205_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[127]~301_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[127]~206_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[126]~208_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[126]~207_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[50]~60_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[50]~59_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[53]~79_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[53]~56_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[58]~61_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[58]~75_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[57]~76_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[57]~62_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[56]~82_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[56]~63_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[150]~209_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[150]~266_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[149]~267_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[149]~210_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[148]~268_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[148]~211_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[147]~269_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[147]~212_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[146]~270_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[146]~213_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[145]~271_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[145]~214_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[144]~215_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[144]~272_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[143]~273_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[143]~216_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[142]~217_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[141]~218_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[141]~302_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[140]~220_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[140]~219_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[55]~65_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[55]~64_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[61]~83_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[61]~68_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[165]~275_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[165]~221_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[164]~276_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[164]~222_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[163]~277_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[163]~223_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[162]~224_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[162]~278_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[161]~225_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[161]~279_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[160]~226_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[160]~280_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[159]~281_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[159]~227_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[158]~228_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[158]~282_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[157]~229_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[157]~283_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[156]~230_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[156]~284_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[155]~303_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[155]~231_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[154]~232_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[154]~233_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[60]~70_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[60]~69_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[63]~77_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[63]~66_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[62]~78_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[62]~67_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[180]~285_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[180]~234_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[179]~235_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[179]~286_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[178]~287_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[178]~236_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[177]~288_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[177]~237_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[176]~289_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[176]~238_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[175]~239_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[175]~290_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[174]~240_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[174]~291_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[173]~241_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[173]~292_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[172]~242_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[172]~293_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[171]~243_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[171]~294_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[170]~244_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[170]~295_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[169]~245_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[169]~304_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[168]~246_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|StageOut[168]~247_combout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ : std_logic;
SIGNAL \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\ : std_logic;
SIGNAL \dhex2|Mux6~0_combout\ : std_logic;
SIGNAL \dhex2|Mux5~0_combout\ : std_logic;
SIGNAL \dhex2|Mux4~0_combout\ : std_logic;
SIGNAL \dhex2|Mux3~0_combout\ : std_logic;
SIGNAL \dhex2|Mux2~0_combout\ : std_logic;
SIGNAL \dhex2|Mux1~0_combout\ : std_logic;
SIGNAL \dhex2|Mux0~0_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[135]~102_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[134]~103_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[133]~104_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[132]~105_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[131]~106_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[130]~107_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[129]~109_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[129]~108_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[128]~110_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[128]~111_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[127]~113_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[127]~112_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[126]~114_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[126]~115_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[150]~155_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[150]~116_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[149]~156_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[149]~117_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[148]~157_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[148]~118_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[147]~119_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[147]~158_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[146]~159_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[146]~120_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[145]~121_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[145]~160_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[144]~182_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[144]~122_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[143]~123_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[143]~183_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[142]~184_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[142]~124_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[141]~185_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[141]~125_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[140]~127_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[140]~126_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|StageOut[63]~1_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|StageOut[63]~0_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|StageOut[62]~3_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|StageOut[62]~2_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|StageOut[61]~5_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|StageOut[61]~4_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[165]~161_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[165]~128_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[164]~162_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[164]~129_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[163]~130_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[163]~163_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[162]~164_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[162]~131_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[161]~132_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[161]~165_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[160]~166_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[160]~133_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[159]~134_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[159]~167_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[158]~168_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[158]~135_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[157]~169_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[157]~136_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[156]~170_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[156]~137_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[155]~186_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[155]~138_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[154]~140_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[154]~139_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|StageOut[60]~6_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|StageOut[60]~7_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[180]~171_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[180]~141_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[179]~142_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[179]~172_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[178]~143_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[178]~173_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[177]~144_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[177]~174_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[176]~175_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[176]~145_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[175]~146_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[175]~176_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[174]~177_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[174]~147_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[173]~148_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[173]~178_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[172]~179_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[172]~149_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[171]~180_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[171]~150_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[170]~181_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[170]~151_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[169]~187_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[169]~152_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[168]~154_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|StageOut[168]~153_combout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ : std_logic;
SIGNAL \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\ : std_logic;
SIGNAL \dhex3|Mux6~0_combout\ : std_logic;
SIGNAL \dhex3|Mux5~0_combout\ : std_logic;
SIGNAL \dhex3|Mux4~0_combout\ : std_logic;
SIGNAL \dhex3|Mux3~0_combout\ : std_logic;
SIGNAL \dhex3|Mux2~0_combout\ : std_logic;
SIGNAL \dhex3|Mux1~0_combout\ : std_logic;
SIGNAL \dhex3|Mux0~0_combout\ : std_logic;
SIGNAL tempo : std_logic_vector(13 DOWNTO 0);
SIGNAL counter : std_logic_vector(4 DOWNTO 0);
SIGNAL \clk_div|s_divCounter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \clk_div_1k|s_divCounter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \gen|timer\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \dhex3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \dhex2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \dhex1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \dhex0|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;

BEGIN

ww_SW <= SW;
ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
LEDG <= ww_LEDG;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\tempo[0]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \tempo[0]~0_combout\);
\dhex3|ALT_INV_Mux0~0_combout\ <= NOT \dhex3|Mux0~0_combout\;
\dhex2|ALT_INV_Mux0~0_combout\ <= NOT \dhex2|Mux0~0_combout\;
\dhex1|ALT_INV_Mux0~0_combout\ <= NOT \dhex1|Mux0~0_combout\;
\dhex0|ALT_INV_Mux0~0_combout\ <= NOT \dhex0|Mux0~0_combout\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDG[0]$latch~combout\,
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDG[0]$latch~combout\,
	devoe => ww_devoe,
	o => \LEDG[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDG[0]$latch~combout\,
	devoe => ww_devoe,
	o => \LEDG[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDG[0]$latch~combout\,
	devoe => ww_devoe,
	o => \LEDG[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDG[0]$latch~combout\,
	devoe => ww_devoe,
	o => \LEDG[4]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDG[0]$latch~combout\,
	devoe => ww_devoe,
	o => \LEDG[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDG[0]$latch~combout\,
	devoe => ww_devoe,
	o => \LEDG[6]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LEDG[0]$latch~combout\,
	devoe => ww_devoe,
	o => \LEDG[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex0|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex0|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex0|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex0|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex0|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex0|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex0|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex1|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex2|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex2|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex2|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex2|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex2|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex2|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex2|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex3|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex3|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex3|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex3|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex3|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex3|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \dhex3|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X68_Y39_N2
\clk_div_1k|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~0_combout\ = \clk_div_1k|s_divCounter\(0) $ (VCC)
-- \clk_div_1k|Add0~1\ = CARRY(\clk_div_1k|s_divCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(0),
	datad => VCC,
	combout => \clk_div_1k|Add0~0_combout\,
	cout => \clk_div_1k|Add0~1\);

-- Location: FF_X68_Y39_N3
\clk_div_1k|s_divCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(0));

-- Location: LCCOMB_X68_Y39_N4
\clk_div_1k|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~2_combout\ = (\clk_div_1k|s_divCounter\(1) & (!\clk_div_1k|Add0~1\)) # (!\clk_div_1k|s_divCounter\(1) & ((\clk_div_1k|Add0~1\) # (GND)))
-- \clk_div_1k|Add0~3\ = CARRY((!\clk_div_1k|Add0~1\) # (!\clk_div_1k|s_divCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(1),
	datad => VCC,
	cin => \clk_div_1k|Add0~1\,
	combout => \clk_div_1k|Add0~2_combout\,
	cout => \clk_div_1k|Add0~3\);

-- Location: FF_X68_Y39_N5
\clk_div_1k|s_divCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(1));

-- Location: LCCOMB_X68_Y39_N6
\clk_div_1k|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~4_combout\ = (\clk_div_1k|s_divCounter\(2) & (\clk_div_1k|Add0~3\ $ (GND))) # (!\clk_div_1k|s_divCounter\(2) & (!\clk_div_1k|Add0~3\ & VCC))
-- \clk_div_1k|Add0~5\ = CARRY((\clk_div_1k|s_divCounter\(2) & !\clk_div_1k|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(2),
	datad => VCC,
	cin => \clk_div_1k|Add0~3\,
	combout => \clk_div_1k|Add0~4_combout\,
	cout => \clk_div_1k|Add0~5\);

-- Location: FF_X68_Y39_N7
\clk_div_1k|s_divCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(2));

-- Location: LCCOMB_X68_Y39_N8
\clk_div_1k|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~6_combout\ = (\clk_div_1k|s_divCounter\(3) & (!\clk_div_1k|Add0~5\)) # (!\clk_div_1k|s_divCounter\(3) & ((\clk_div_1k|Add0~5\) # (GND)))
-- \clk_div_1k|Add0~7\ = CARRY((!\clk_div_1k|Add0~5\) # (!\clk_div_1k|s_divCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(3),
	datad => VCC,
	cin => \clk_div_1k|Add0~5\,
	combout => \clk_div_1k|Add0~6_combout\,
	cout => \clk_div_1k|Add0~7\);

-- Location: FF_X68_Y39_N9
\clk_div_1k|s_divCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(3));

-- Location: LCCOMB_X68_Y39_N12
\clk_div_1k|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~10_combout\ = (\clk_div_1k|s_divCounter\(5) & (!\clk_div_1k|Add0~9\)) # (!\clk_div_1k|s_divCounter\(5) & ((\clk_div_1k|Add0~9\) # (GND)))
-- \clk_div_1k|Add0~11\ = CARRY((!\clk_div_1k|Add0~9\) # (!\clk_div_1k|s_divCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(5),
	datad => VCC,
	cin => \clk_div_1k|Add0~9\,
	combout => \clk_div_1k|Add0~10_combout\,
	cout => \clk_div_1k|Add0~11\);

-- Location: LCCOMB_X68_Y39_N14
\clk_div_1k|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~12_combout\ = (\clk_div_1k|s_divCounter\(6) & (\clk_div_1k|Add0~11\ $ (GND))) # (!\clk_div_1k|s_divCounter\(6) & (!\clk_div_1k|Add0~11\ & VCC))
-- \clk_div_1k|Add0~13\ = CARRY((\clk_div_1k|s_divCounter\(6) & !\clk_div_1k|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(6),
	datad => VCC,
	cin => \clk_div_1k|Add0~11\,
	combout => \clk_div_1k|Add0~12_combout\,
	cout => \clk_div_1k|Add0~13\);

-- Location: LCCOMB_X68_Y39_N0
\clk_div_1k|s_divCounter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|s_divCounter~5_combout\ = (\clk_div_1k|Add0~12_combout\ & !\clk_div_1k|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_div_1k|Add0~12_combout\,
	datad => \clk_div_1k|Equal0~10_combout\,
	combout => \clk_div_1k|s_divCounter~5_combout\);

-- Location: FF_X68_Y39_N1
\clk_div_1k|s_divCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|s_divCounter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(6));

-- Location: LCCOMB_X68_Y39_N16
\clk_div_1k|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~14_combout\ = (\clk_div_1k|s_divCounter\(7) & (!\clk_div_1k|Add0~13\)) # (!\clk_div_1k|s_divCounter\(7) & ((\clk_div_1k|Add0~13\) # (GND)))
-- \clk_div_1k|Add0~15\ = CARRY((!\clk_div_1k|Add0~13\) # (!\clk_div_1k|s_divCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(7),
	datad => VCC,
	cin => \clk_div_1k|Add0~13\,
	combout => \clk_div_1k|Add0~14_combout\,
	cout => \clk_div_1k|Add0~15\);

-- Location: FF_X68_Y39_N17
\clk_div_1k|s_divCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(7));

-- Location: LCCOMB_X68_Y39_N18
\clk_div_1k|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~16_combout\ = (\clk_div_1k|s_divCounter\(8) & (\clk_div_1k|Add0~15\ $ (GND))) # (!\clk_div_1k|s_divCounter\(8) & (!\clk_div_1k|Add0~15\ & VCC))
-- \clk_div_1k|Add0~17\ = CARRY((\clk_div_1k|s_divCounter\(8) & !\clk_div_1k|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(8),
	datad => VCC,
	cin => \clk_div_1k|Add0~15\,
	combout => \clk_div_1k|Add0~16_combout\,
	cout => \clk_div_1k|Add0~17\);

-- Location: LCCOMB_X69_Y39_N12
\clk_div_1k|s_divCounter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|s_divCounter~1_combout\ = (!\clk_div_1k|Equal0~10_combout\ & \clk_div_1k|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_div_1k|Equal0~10_combout\,
	datad => \clk_div_1k|Add0~16_combout\,
	combout => \clk_div_1k|s_divCounter~1_combout\);

-- Location: FF_X69_Y39_N13
\clk_div_1k|s_divCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|s_divCounter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(8));

-- Location: LCCOMB_X68_Y39_N20
\clk_div_1k|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~18_combout\ = (\clk_div_1k|s_divCounter\(9) & (!\clk_div_1k|Add0~17\)) # (!\clk_div_1k|s_divCounter\(9) & ((\clk_div_1k|Add0~17\) # (GND)))
-- \clk_div_1k|Add0~19\ = CARRY((!\clk_div_1k|Add0~17\) # (!\clk_div_1k|s_divCounter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(9),
	datad => VCC,
	cin => \clk_div_1k|Add0~17\,
	combout => \clk_div_1k|Add0~18_combout\,
	cout => \clk_div_1k|Add0~19\);

-- Location: LCCOMB_X69_Y39_N6
\clk_div_1k|s_divCounter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|s_divCounter~4_combout\ = (!\clk_div_1k|Equal0~10_combout\ & \clk_div_1k|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_div_1k|Equal0~10_combout\,
	datad => \clk_div_1k|Add0~18_combout\,
	combout => \clk_div_1k|s_divCounter~4_combout\);

-- Location: FF_X69_Y39_N7
\clk_div_1k|s_divCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|s_divCounter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(9));

-- Location: LCCOMB_X68_Y39_N22
\clk_div_1k|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~20_combout\ = (\clk_div_1k|s_divCounter\(10) & (\clk_div_1k|Add0~19\ $ (GND))) # (!\clk_div_1k|s_divCounter\(10) & (!\clk_div_1k|Add0~19\ & VCC))
-- \clk_div_1k|Add0~21\ = CARRY((\clk_div_1k|s_divCounter\(10) & !\clk_div_1k|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(10),
	datad => VCC,
	cin => \clk_div_1k|Add0~19\,
	combout => \clk_div_1k|Add0~20_combout\,
	cout => \clk_div_1k|Add0~21\);

-- Location: FF_X68_Y39_N23
\clk_div_1k|s_divCounter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(10));

-- Location: LCCOMB_X68_Y39_N24
\clk_div_1k|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~22_combout\ = (\clk_div_1k|s_divCounter\(11) & (!\clk_div_1k|Add0~21\)) # (!\clk_div_1k|s_divCounter\(11) & ((\clk_div_1k|Add0~21\) # (GND)))
-- \clk_div_1k|Add0~23\ = CARRY((!\clk_div_1k|Add0~21\) # (!\clk_div_1k|s_divCounter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(11),
	datad => VCC,
	cin => \clk_div_1k|Add0~21\,
	combout => \clk_div_1k|Add0~22_combout\,
	cout => \clk_div_1k|Add0~23\);

-- Location: FF_X68_Y39_N25
\clk_div_1k|s_divCounter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(11));

-- Location: LCCOMB_X68_Y39_N26
\clk_div_1k|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~24_combout\ = (\clk_div_1k|s_divCounter\(12) & (\clk_div_1k|Add0~23\ $ (GND))) # (!\clk_div_1k|s_divCounter\(12) & (!\clk_div_1k|Add0~23\ & VCC))
-- \clk_div_1k|Add0~25\ = CARRY((\clk_div_1k|s_divCounter\(12) & !\clk_div_1k|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(12),
	datad => VCC,
	cin => \clk_div_1k|Add0~23\,
	combout => \clk_div_1k|Add0~24_combout\,
	cout => \clk_div_1k|Add0~25\);

-- Location: FF_X68_Y39_N27
\clk_div_1k|s_divCounter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(12));

-- Location: LCCOMB_X68_Y39_N28
\clk_div_1k|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~26_combout\ = (\clk_div_1k|s_divCounter\(13) & (!\clk_div_1k|Add0~25\)) # (!\clk_div_1k|s_divCounter\(13) & ((\clk_div_1k|Add0~25\) # (GND)))
-- \clk_div_1k|Add0~27\ = CARRY((!\clk_div_1k|Add0~25\) # (!\clk_div_1k|s_divCounter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(13),
	datad => VCC,
	cin => \clk_div_1k|Add0~25\,
	combout => \clk_div_1k|Add0~26_combout\,
	cout => \clk_div_1k|Add0~27\);

-- Location: FF_X68_Y39_N29
\clk_div_1k|s_divCounter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(13));

-- Location: LCCOMB_X68_Y39_N30
\clk_div_1k|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~28_combout\ = (\clk_div_1k|s_divCounter\(14) & (\clk_div_1k|Add0~27\ $ (GND))) # (!\clk_div_1k|s_divCounter\(14) & (!\clk_div_1k|Add0~27\ & VCC))
-- \clk_div_1k|Add0~29\ = CARRY((\clk_div_1k|s_divCounter\(14) & !\clk_div_1k|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(14),
	datad => VCC,
	cin => \clk_div_1k|Add0~27\,
	combout => \clk_div_1k|Add0~28_combout\,
	cout => \clk_div_1k|Add0~29\);

-- Location: LCCOMB_X69_Y39_N8
\clk_div_1k|s_divCounter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|s_divCounter~0_combout\ = (!\clk_div_1k|Equal0~10_combout\ & \clk_div_1k|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|Equal0~10_combout\,
	datac => \clk_div_1k|Add0~28_combout\,
	combout => \clk_div_1k|s_divCounter~0_combout\);

-- Location: FF_X69_Y39_N9
\clk_div_1k|s_divCounter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|s_divCounter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(14));

-- Location: LCCOMB_X68_Y38_N0
\clk_div_1k|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~30_combout\ = (\clk_div_1k|s_divCounter\(15) & (!\clk_div_1k|Add0~29\)) # (!\clk_div_1k|s_divCounter\(15) & ((\clk_div_1k|Add0~29\) # (GND)))
-- \clk_div_1k|Add0~31\ = CARRY((!\clk_div_1k|Add0~29\) # (!\clk_div_1k|s_divCounter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(15),
	datad => VCC,
	cin => \clk_div_1k|Add0~29\,
	combout => \clk_div_1k|Add0~30_combout\,
	cout => \clk_div_1k|Add0~31\);

-- Location: LCCOMB_X69_Y39_N16
\clk_div_1k|s_divCounter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|s_divCounter~3_combout\ = (!\clk_div_1k|Equal0~10_combout\ & \clk_div_1k|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|Equal0~10_combout\,
	datac => \clk_div_1k|Add0~30_combout\,
	combout => \clk_div_1k|s_divCounter~3_combout\);

-- Location: FF_X69_Y39_N17
\clk_div_1k|s_divCounter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|s_divCounter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(15));

-- Location: LCCOMB_X69_Y39_N0
\clk_div_1k|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Equal0~8_combout\ = (\clk_div_1k|s_divCounter\(9) & (\clk_div_1k|s_divCounter\(15) & (!\clk_div_1k|s_divCounter\(7) & !\clk_div_1k|s_divCounter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(9),
	datab => \clk_div_1k|s_divCounter\(15),
	datac => \clk_div_1k|s_divCounter\(7),
	datad => \clk_div_1k|s_divCounter\(13),
	combout => \clk_div_1k|Equal0~8_combout\);

-- Location: LCCOMB_X69_Y39_N22
\clk_div_1k|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Equal0~9_combout\ = (!\clk_div_1k|s_divCounter\(5) & (\clk_div_1k|s_divCounter\(3) & (\clk_div_1k|s_divCounter\(6) & \clk_div_1k|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(5),
	datab => \clk_div_1k|s_divCounter\(3),
	datac => \clk_div_1k|s_divCounter\(6),
	datad => \clk_div_1k|Equal0~8_combout\,
	combout => \clk_div_1k|Equal0~9_combout\);

-- Location: LCCOMB_X68_Y38_N2
\clk_div_1k|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~32_combout\ = (\clk_div_1k|s_divCounter\(16) & (\clk_div_1k|Add0~31\ $ (GND))) # (!\clk_div_1k|s_divCounter\(16) & (!\clk_div_1k|Add0~31\ & VCC))
-- \clk_div_1k|Add0~33\ = CARRY((\clk_div_1k|s_divCounter\(16) & !\clk_div_1k|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(16),
	datad => VCC,
	cin => \clk_div_1k|Add0~31\,
	combout => \clk_div_1k|Add0~32_combout\,
	cout => \clk_div_1k|Add0~33\);

-- Location: FF_X68_Y38_N3
\clk_div_1k|s_divCounter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(16));

-- Location: LCCOMB_X68_Y38_N4
\clk_div_1k|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~34_combout\ = (\clk_div_1k|s_divCounter\(17) & (!\clk_div_1k|Add0~33\)) # (!\clk_div_1k|s_divCounter\(17) & ((\clk_div_1k|Add0~33\) # (GND)))
-- \clk_div_1k|Add0~35\ = CARRY((!\clk_div_1k|Add0~33\) # (!\clk_div_1k|s_divCounter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(17),
	datad => VCC,
	cin => \clk_div_1k|Add0~33\,
	combout => \clk_div_1k|Add0~34_combout\,
	cout => \clk_div_1k|Add0~35\);

-- Location: FF_X68_Y38_N5
\clk_div_1k|s_divCounter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(17));

-- Location: LCCOMB_X68_Y38_N6
\clk_div_1k|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~36_combout\ = (\clk_div_1k|s_divCounter\(18) & (\clk_div_1k|Add0~35\ $ (GND))) # (!\clk_div_1k|s_divCounter\(18) & (!\clk_div_1k|Add0~35\ & VCC))
-- \clk_div_1k|Add0~37\ = CARRY((\clk_div_1k|s_divCounter\(18) & !\clk_div_1k|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(18),
	datad => VCC,
	cin => \clk_div_1k|Add0~35\,
	combout => \clk_div_1k|Add0~36_combout\,
	cout => \clk_div_1k|Add0~37\);

-- Location: FF_X68_Y38_N7
\clk_div_1k|s_divCounter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(18));

-- Location: LCCOMB_X68_Y38_N8
\clk_div_1k|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~38_combout\ = (\clk_div_1k|s_divCounter\(19) & (!\clk_div_1k|Add0~37\)) # (!\clk_div_1k|s_divCounter\(19) & ((\clk_div_1k|Add0~37\) # (GND)))
-- \clk_div_1k|Add0~39\ = CARRY((!\clk_div_1k|Add0~37\) # (!\clk_div_1k|s_divCounter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(19),
	datad => VCC,
	cin => \clk_div_1k|Add0~37\,
	combout => \clk_div_1k|Add0~38_combout\,
	cout => \clk_div_1k|Add0~39\);

-- Location: FF_X68_Y38_N9
\clk_div_1k|s_divCounter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(19));

-- Location: LCCOMB_X68_Y38_N10
\clk_div_1k|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~40_combout\ = (\clk_div_1k|s_divCounter\(20) & (\clk_div_1k|Add0~39\ $ (GND))) # (!\clk_div_1k|s_divCounter\(20) & (!\clk_div_1k|Add0~39\ & VCC))
-- \clk_div_1k|Add0~41\ = CARRY((\clk_div_1k|s_divCounter\(20) & !\clk_div_1k|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(20),
	datad => VCC,
	cin => \clk_div_1k|Add0~39\,
	combout => \clk_div_1k|Add0~40_combout\,
	cout => \clk_div_1k|Add0~41\);

-- Location: FF_X68_Y38_N11
\clk_div_1k|s_divCounter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(20));

-- Location: LCCOMB_X68_Y38_N12
\clk_div_1k|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~42_combout\ = (\clk_div_1k|s_divCounter\(21) & (!\clk_div_1k|Add0~41\)) # (!\clk_div_1k|s_divCounter\(21) & ((\clk_div_1k|Add0~41\) # (GND)))
-- \clk_div_1k|Add0~43\ = CARRY((!\clk_div_1k|Add0~41\) # (!\clk_div_1k|s_divCounter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(21),
	datad => VCC,
	cin => \clk_div_1k|Add0~41\,
	combout => \clk_div_1k|Add0~42_combout\,
	cout => \clk_div_1k|Add0~43\);

-- Location: FF_X68_Y38_N13
\clk_div_1k|s_divCounter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(21));

-- Location: LCCOMB_X68_Y38_N14
\clk_div_1k|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~44_combout\ = (\clk_div_1k|s_divCounter\(22) & (\clk_div_1k|Add0~43\ $ (GND))) # (!\clk_div_1k|s_divCounter\(22) & (!\clk_div_1k|Add0~43\ & VCC))
-- \clk_div_1k|Add0~45\ = CARRY((\clk_div_1k|s_divCounter\(22) & !\clk_div_1k|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(22),
	datad => VCC,
	cin => \clk_div_1k|Add0~43\,
	combout => \clk_div_1k|Add0~44_combout\,
	cout => \clk_div_1k|Add0~45\);

-- Location: FF_X68_Y38_N15
\clk_div_1k|s_divCounter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(22));

-- Location: LCCOMB_X68_Y38_N16
\clk_div_1k|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~46_combout\ = (\clk_div_1k|s_divCounter\(23) & (!\clk_div_1k|Add0~45\)) # (!\clk_div_1k|s_divCounter\(23) & ((\clk_div_1k|Add0~45\) # (GND)))
-- \clk_div_1k|Add0~47\ = CARRY((!\clk_div_1k|Add0~45\) # (!\clk_div_1k|s_divCounter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(23),
	datad => VCC,
	cin => \clk_div_1k|Add0~45\,
	combout => \clk_div_1k|Add0~46_combout\,
	cout => \clk_div_1k|Add0~47\);

-- Location: FF_X68_Y38_N17
\clk_div_1k|s_divCounter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(23));

-- Location: LCCOMB_X68_Y38_N18
\clk_div_1k|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~48_combout\ = (\clk_div_1k|s_divCounter\(24) & (\clk_div_1k|Add0~47\ $ (GND))) # (!\clk_div_1k|s_divCounter\(24) & (!\clk_div_1k|Add0~47\ & VCC))
-- \clk_div_1k|Add0~49\ = CARRY((\clk_div_1k|s_divCounter\(24) & !\clk_div_1k|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(24),
	datad => VCC,
	cin => \clk_div_1k|Add0~47\,
	combout => \clk_div_1k|Add0~48_combout\,
	cout => \clk_div_1k|Add0~49\);

-- Location: FF_X68_Y38_N19
\clk_div_1k|s_divCounter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(24));

-- Location: LCCOMB_X68_Y38_N20
\clk_div_1k|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~50_combout\ = (\clk_div_1k|s_divCounter\(25) & (!\clk_div_1k|Add0~49\)) # (!\clk_div_1k|s_divCounter\(25) & ((\clk_div_1k|Add0~49\) # (GND)))
-- \clk_div_1k|Add0~51\ = CARRY((!\clk_div_1k|Add0~49\) # (!\clk_div_1k|s_divCounter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(25),
	datad => VCC,
	cin => \clk_div_1k|Add0~49\,
	combout => \clk_div_1k|Add0~50_combout\,
	cout => \clk_div_1k|Add0~51\);

-- Location: FF_X68_Y38_N21
\clk_div_1k|s_divCounter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(25));

-- Location: LCCOMB_X68_Y38_N22
\clk_div_1k|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~52_combout\ = (\clk_div_1k|s_divCounter\(26) & (\clk_div_1k|Add0~51\ $ (GND))) # (!\clk_div_1k|s_divCounter\(26) & (!\clk_div_1k|Add0~51\ & VCC))
-- \clk_div_1k|Add0~53\ = CARRY((\clk_div_1k|s_divCounter\(26) & !\clk_div_1k|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(26),
	datad => VCC,
	cin => \clk_div_1k|Add0~51\,
	combout => \clk_div_1k|Add0~52_combout\,
	cout => \clk_div_1k|Add0~53\);

-- Location: FF_X68_Y38_N23
\clk_div_1k|s_divCounter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(26));

-- Location: LCCOMB_X69_Y38_N10
\clk_div_1k|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Equal0~5_combout\ = (!\clk_div_1k|s_divCounter\(23) & (!\clk_div_1k|s_divCounter\(25) & (!\clk_div_1k|s_divCounter\(24) & !\clk_div_1k|s_divCounter\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(23),
	datab => \clk_div_1k|s_divCounter\(25),
	datac => \clk_div_1k|s_divCounter\(24),
	datad => \clk_div_1k|s_divCounter\(26),
	combout => \clk_div_1k|Equal0~5_combout\);

-- Location: LCCOMB_X68_Y38_N24
\clk_div_1k|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~54_combout\ = (\clk_div_1k|s_divCounter\(27) & (!\clk_div_1k|Add0~53\)) # (!\clk_div_1k|s_divCounter\(27) & ((\clk_div_1k|Add0~53\) # (GND)))
-- \clk_div_1k|Add0~55\ = CARRY((!\clk_div_1k|Add0~53\) # (!\clk_div_1k|s_divCounter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(27),
	datad => VCC,
	cin => \clk_div_1k|Add0~53\,
	combout => \clk_div_1k|Add0~54_combout\,
	cout => \clk_div_1k|Add0~55\);

-- Location: FF_X68_Y38_N25
\clk_div_1k|s_divCounter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(27));

-- Location: LCCOMB_X68_Y38_N26
\clk_div_1k|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~56_combout\ = (\clk_div_1k|s_divCounter\(28) & (\clk_div_1k|Add0~55\ $ (GND))) # (!\clk_div_1k|s_divCounter\(28) & (!\clk_div_1k|Add0~55\ & VCC))
-- \clk_div_1k|Add0~57\ = CARRY((\clk_div_1k|s_divCounter\(28) & !\clk_div_1k|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(28),
	datad => VCC,
	cin => \clk_div_1k|Add0~55\,
	combout => \clk_div_1k|Add0~56_combout\,
	cout => \clk_div_1k|Add0~57\);

-- Location: FF_X68_Y38_N27
\clk_div_1k|s_divCounter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(28));

-- Location: LCCOMB_X68_Y38_N28
\clk_div_1k|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~58_combout\ = (\clk_div_1k|s_divCounter\(29) & (!\clk_div_1k|Add0~57\)) # (!\clk_div_1k|s_divCounter\(29) & ((\clk_div_1k|Add0~57\) # (GND)))
-- \clk_div_1k|Add0~59\ = CARRY((!\clk_div_1k|Add0~57\) # (!\clk_div_1k|s_divCounter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|s_divCounter\(29),
	datad => VCC,
	cin => \clk_div_1k|Add0~57\,
	combout => \clk_div_1k|Add0~58_combout\,
	cout => \clk_div_1k|Add0~59\);

-- Location: FF_X68_Y38_N29
\clk_div_1k|s_divCounter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(29));

-- Location: LCCOMB_X68_Y38_N30
\clk_div_1k|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~60_combout\ = \clk_div_1k|s_divCounter\(30) $ (!\clk_div_1k|Add0~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(30),
	cin => \clk_div_1k|Add0~59\,
	combout => \clk_div_1k|Add0~60_combout\);

-- Location: FF_X68_Y38_N31
\clk_div_1k|s_divCounter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(30));

-- Location: LCCOMB_X69_Y38_N16
\clk_div_1k|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Equal0~6_combout\ = (!\clk_div_1k|s_divCounter\(28) & (!\clk_div_1k|s_divCounter\(29) & (!\clk_div_1k|s_divCounter\(27) & !\clk_div_1k|s_divCounter\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(28),
	datab => \clk_div_1k|s_divCounter\(29),
	datac => \clk_div_1k|s_divCounter\(27),
	datad => \clk_div_1k|s_divCounter\(30),
	combout => \clk_div_1k|Equal0~6_combout\);

-- Location: LCCOMB_X69_Y39_N30
\clk_div_1k|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Equal0~1_combout\ = (\clk_div_1k|s_divCounter\(8) & (!\clk_div_1k|s_divCounter\(11) & (!\clk_div_1k|s_divCounter\(12) & !\clk_div_1k|s_divCounter\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(8),
	datab => \clk_div_1k|s_divCounter\(11),
	datac => \clk_div_1k|s_divCounter\(12),
	datad => \clk_div_1k|s_divCounter\(10),
	combout => \clk_div_1k|Equal0~1_combout\);

-- Location: LCCOMB_X69_Y39_N18
\clk_div_1k|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Equal0~2_combout\ = (!\clk_div_1k|s_divCounter\(18) & (!\clk_div_1k|s_divCounter\(4) & (\clk_div_1k|s_divCounter\(2) & !\clk_div_1k|s_divCounter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(18),
	datab => \clk_div_1k|s_divCounter\(4),
	datac => \clk_div_1k|s_divCounter\(2),
	datad => \clk_div_1k|s_divCounter\(17),
	combout => \clk_div_1k|Equal0~2_combout\);

-- Location: LCCOMB_X69_Y39_N26
\clk_div_1k|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Equal0~0_combout\ = (!\clk_div_1k|s_divCounter\(16) & (\clk_div_1k|s_divCounter\(14) & (\clk_div_1k|s_divCounter\(1) & \clk_div_1k|s_divCounter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(16),
	datab => \clk_div_1k|s_divCounter\(14),
	datac => \clk_div_1k|s_divCounter\(1),
	datad => \clk_div_1k|s_divCounter\(0),
	combout => \clk_div_1k|Equal0~0_combout\);

-- Location: LCCOMB_X69_Y38_N0
\clk_div_1k|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Equal0~3_combout\ = (!\clk_div_1k|s_divCounter\(22) & (!\clk_div_1k|s_divCounter\(19) & (!\clk_div_1k|s_divCounter\(20) & !\clk_div_1k|s_divCounter\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(22),
	datab => \clk_div_1k|s_divCounter\(19),
	datac => \clk_div_1k|s_divCounter\(20),
	datad => \clk_div_1k|s_divCounter\(21),
	combout => \clk_div_1k|Equal0~3_combout\);

-- Location: LCCOMB_X69_Y39_N20
\clk_div_1k|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Equal0~4_combout\ = (\clk_div_1k|Equal0~1_combout\ & (\clk_div_1k|Equal0~2_combout\ & (\clk_div_1k|Equal0~0_combout\ & \clk_div_1k|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|Equal0~1_combout\,
	datab => \clk_div_1k|Equal0~2_combout\,
	datac => \clk_div_1k|Equal0~0_combout\,
	datad => \clk_div_1k|Equal0~3_combout\,
	combout => \clk_div_1k|Equal0~4_combout\);

-- Location: LCCOMB_X69_Y39_N24
\clk_div_1k|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Equal0~10_combout\ = (\clk_div_1k|Equal0~9_combout\ & (\clk_div_1k|Equal0~5_combout\ & (\clk_div_1k|Equal0~6_combout\ & \clk_div_1k|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|Equal0~9_combout\,
	datab => \clk_div_1k|Equal0~5_combout\,
	datac => \clk_div_1k|Equal0~6_combout\,
	datad => \clk_div_1k|Equal0~4_combout\,
	combout => \clk_div_1k|Equal0~10_combout\);

-- Location: LCCOMB_X68_Y39_N10
\clk_div_1k|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Add0~8_combout\ = (\clk_div_1k|s_divCounter\(4) & (\clk_div_1k|Add0~7\ $ (GND))) # (!\clk_div_1k|s_divCounter\(4) & (!\clk_div_1k|Add0~7\ & VCC))
-- \clk_div_1k|Add0~9\ = CARRY((\clk_div_1k|s_divCounter\(4) & !\clk_div_1k|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(4),
	datad => VCC,
	cin => \clk_div_1k|Add0~7\,
	combout => \clk_div_1k|Add0~8_combout\,
	cout => \clk_div_1k|Add0~9\);

-- Location: LCCOMB_X69_Y39_N4
\clk_div_1k|s_divCounter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|s_divCounter~2_combout\ = (!\clk_div_1k|Equal0~10_combout\ & \clk_div_1k|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|Equal0~10_combout\,
	datac => \clk_div_1k|Add0~8_combout\,
	combout => \clk_div_1k|s_divCounter~2_combout\);

-- Location: FF_X69_Y39_N5
\clk_div_1k|s_divCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|s_divCounter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(4));

-- Location: FF_X68_Y39_N13
\clk_div_1k|s_divCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div_1k|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|s_divCounter\(5));

-- Location: LCCOMB_X69_Y39_N28
\clk_div_1k|clkOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|clkOut~0_combout\ = (!\clk_div_1k|s_divCounter\(9) & (!\clk_div_1k|s_divCounter\(15) & (\clk_div_1k|s_divCounter\(7) & \clk_div_1k|s_divCounter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(9),
	datab => \clk_div_1k|s_divCounter\(15),
	datac => \clk_div_1k|s_divCounter\(7),
	datad => \clk_div_1k|s_divCounter\(13),
	combout => \clk_div_1k|clkOut~0_combout\);

-- Location: LCCOMB_X69_Y39_N2
\clk_div_1k|clkOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|clkOut~1_combout\ = (\clk_div_1k|s_divCounter\(5) & (!\clk_div_1k|s_divCounter\(3) & (!\clk_div_1k|s_divCounter\(6) & \clk_div_1k|clkOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(5),
	datab => \clk_div_1k|s_divCounter\(3),
	datac => \clk_div_1k|s_divCounter\(6),
	datad => \clk_div_1k|clkOut~0_combout\,
	combout => \clk_div_1k|clkOut~1_combout\);

-- Location: LCCOMB_X69_Y39_N10
\clk_div_1k|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|Equal0~7_combout\ = (\clk_div_1k|Equal0~6_combout\ & (\clk_div_1k|Equal0~5_combout\ & \clk_div_1k|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|Equal0~6_combout\,
	datac => \clk_div_1k|Equal0~5_combout\,
	datad => \clk_div_1k|Equal0~4_combout\,
	combout => \clk_div_1k|Equal0~7_combout\);

-- Location: LCCOMB_X68_Y41_N0
\clk_div_1k|clkOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div_1k|clkOut~2_combout\ = (!\clk_div_1k|Equal0~10_combout\ & ((\clk_div_1k|clkOut~q\) # ((\clk_div_1k|clkOut~1_combout\ & \clk_div_1k|Equal0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|clkOut~1_combout\,
	datab => \clk_div_1k|Equal0~10_combout\,
	datac => \clk_div_1k|clkOut~q\,
	datad => \clk_div_1k|Equal0~7_combout\,
	combout => \clk_div_1k|clkOut~2_combout\);

-- Location: FF_X68_Y41_N3
\clk_div_1k|clkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clk_div_1k|clkOut~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div_1k|clkOut~q\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X68_Y41_N22
\Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = counter(0) $ (VCC)
-- \Add1~1\ = CARRY(counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(0),
	datad => VCC,
	combout => \Add1~0_combout\,
	cout => \Add1~1\);

-- Location: LCCOMB_X68_Y41_N2
\Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~11_combout\ = (!\clk_div_1k|clkOut~q\ & \Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_div_1k|clkOut~q\,
	datad => \Add1~0_combout\,
	combout => \Add1~11_combout\);

-- Location: LCCOMB_X66_Y38_N0
\clk_div|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~30_combout\ = (\clk_div|s_divCounter\(16) & (!\clk_div|Add0~29\)) # (!\clk_div|s_divCounter\(16) & ((\clk_div|Add0~29\) # (GND)))
-- \clk_div|Add0~31\ = CARRY((!\clk_div|Add0~29\) # (!\clk_div|s_divCounter\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(16),
	datad => VCC,
	cin => \clk_div|Add0~29\,
	combout => \clk_div|Add0~30_combout\,
	cout => \clk_div|Add0~31\);

-- Location: LCCOMB_X66_Y38_N2
\clk_div|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~32_combout\ = (\clk_div|s_divCounter\(17) & (\clk_div|Add0~31\ $ (GND))) # (!\clk_div|s_divCounter\(17) & (!\clk_div|Add0~31\ & VCC))
-- \clk_div|Add0~33\ = CARRY((\clk_div|s_divCounter\(17) & !\clk_div|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(17),
	datad => VCC,
	cin => \clk_div|Add0~31\,
	combout => \clk_div|Add0~32_combout\,
	cout => \clk_div|Add0~33\);

-- Location: FF_X66_Y38_N3
\clk_div|s_divCounter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(17));

-- Location: LCCOMB_X66_Y38_N4
\clk_div|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~34_combout\ = (\clk_div|s_divCounter\(18) & (!\clk_div|Add0~33\)) # (!\clk_div|s_divCounter\(18) & ((\clk_div|Add0~33\) # (GND)))
-- \clk_div|Add0~35\ = CARRY((!\clk_div|Add0~33\) # (!\clk_div|s_divCounter\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(18),
	datad => VCC,
	cin => \clk_div|Add0~33\,
	combout => \clk_div|Add0~34_combout\,
	cout => \clk_div|Add0~35\);

-- Location: LCCOMB_X65_Y38_N6
\clk_div|s_divCounter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|s_divCounter~6_combout\ = (!\clk_div|Equal0~13_combout\ & \clk_div|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_div|Equal0~13_combout\,
	datad => \clk_div|Add0~34_combout\,
	combout => \clk_div|s_divCounter~6_combout\);

-- Location: FF_X65_Y38_N7
\clk_div|s_divCounter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|s_divCounter~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(18));

-- Location: LCCOMB_X66_Y38_N6
\clk_div|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~36_combout\ = (\clk_div|s_divCounter\(19) & (\clk_div|Add0~35\ $ (GND))) # (!\clk_div|s_divCounter\(19) & (!\clk_div|Add0~35\ & VCC))
-- \clk_div|Add0~37\ = CARRY((\clk_div|s_divCounter\(19) & !\clk_div|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(19),
	datad => VCC,
	cin => \clk_div|Add0~35\,
	combout => \clk_div|Add0~36_combout\,
	cout => \clk_div|Add0~37\);

-- Location: LCCOMB_X65_Y38_N8
\clk_div|s_divCounter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|s_divCounter~5_combout\ = (!\clk_div|Equal0~13_combout\ & \clk_div|Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_div|Equal0~13_combout\,
	datad => \clk_div|Add0~36_combout\,
	combout => \clk_div|s_divCounter~5_combout\);

-- Location: FF_X65_Y38_N9
\clk_div|s_divCounter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|s_divCounter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(19));

-- Location: LCCOMB_X66_Y38_N8
\clk_div|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~38_combout\ = (\clk_div|s_divCounter\(20) & (!\clk_div|Add0~37\)) # (!\clk_div|s_divCounter\(20) & ((\clk_div|Add0~37\) # (GND)))
-- \clk_div|Add0~39\ = CARRY((!\clk_div|Add0~37\) # (!\clk_div|s_divCounter\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(20),
	datad => VCC,
	cin => \clk_div|Add0~37\,
	combout => \clk_div|Add0~38_combout\,
	cout => \clk_div|Add0~39\);

-- Location: LCCOMB_X65_Y38_N26
\clk_div|s_divCounter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|s_divCounter~4_combout\ = (\clk_div|Add0~38_combout\ & !\clk_div|Equal0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_div|Add0~38_combout\,
	datad => \clk_div|Equal0~13_combout\,
	combout => \clk_div|s_divCounter~4_combout\);

-- Location: FF_X65_Y38_N27
\clk_div|s_divCounter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|s_divCounter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(20));

-- Location: LCCOMB_X66_Y38_N10
\clk_div|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~40_combout\ = (\clk_div|s_divCounter\(21) & (\clk_div|Add0~39\ $ (GND))) # (!\clk_div|s_divCounter\(21) & (!\clk_div|Add0~39\ & VCC))
-- \clk_div|Add0~41\ = CARRY((\clk_div|s_divCounter\(21) & !\clk_div|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(21),
	datad => VCC,
	cin => \clk_div|Add0~39\,
	combout => \clk_div|Add0~40_combout\,
	cout => \clk_div|Add0~41\);

-- Location: LCCOMB_X65_Y38_N16
\clk_div|s_divCounter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|s_divCounter~3_combout\ = (\clk_div|Add0~40_combout\ & !\clk_div|Equal0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_div|Add0~40_combout\,
	datad => \clk_div|Equal0~13_combout\,
	combout => \clk_div|s_divCounter~3_combout\);

-- Location: FF_X65_Y38_N17
\clk_div|s_divCounter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|s_divCounter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(21));

-- Location: LCCOMB_X66_Y38_N12
\clk_div|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~42_combout\ = (\clk_div|s_divCounter\(22) & (!\clk_div|Add0~41\)) # (!\clk_div|s_divCounter\(22) & ((\clk_div|Add0~41\) # (GND)))
-- \clk_div|Add0~43\ = CARRY((!\clk_div|Add0~41\) # (!\clk_div|s_divCounter\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(22),
	datad => VCC,
	cin => \clk_div|Add0~41\,
	combout => \clk_div|Add0~42_combout\,
	cout => \clk_div|Add0~43\);

-- Location: LCCOMB_X66_Y38_N30
\clk_div|s_divCounter~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|s_divCounter~9_combout\ = (!\clk_div|Equal0~13_combout\ & \clk_div|Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|Equal0~13_combout\,
	datad => \clk_div|Add0~42_combout\,
	combout => \clk_div|s_divCounter~9_combout\);

-- Location: FF_X66_Y38_N31
\clk_div|s_divCounter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|s_divCounter~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(22));

-- Location: LCCOMB_X67_Y38_N12
\clk_div|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Equal0~10_combout\ = (\clk_div|s_divCounter\(22) & (!\clk_div|s_divCounter\(15) & (!\clk_div|s_divCounter\(10) & \clk_div|s_divCounter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(22),
	datab => \clk_div|s_divCounter\(15),
	datac => \clk_div|s_divCounter\(10),
	datad => \clk_div|s_divCounter\(16),
	combout => \clk_div|Equal0~10_combout\);

-- Location: LCCOMB_X66_Y39_N2
\clk_div|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~1_cout\ = CARRY((\clk_div_1k|s_divCounter\(1) & \clk_div_1k|s_divCounter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(1),
	datab => \clk_div_1k|s_divCounter\(0),
	datad => VCC,
	cout => \clk_div|Add0~1_cout\);

-- Location: LCCOMB_X66_Y39_N4
\clk_div|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~2_combout\ = (\clk_div|s_divCounter\(2) & (!\clk_div|Add0~1_cout\)) # (!\clk_div|s_divCounter\(2) & ((\clk_div|Add0~1_cout\) # (GND)))
-- \clk_div|Add0~3\ = CARRY((!\clk_div|Add0~1_cout\) # (!\clk_div|s_divCounter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(2),
	datad => VCC,
	cin => \clk_div|Add0~1_cout\,
	combout => \clk_div|Add0~2_combout\,
	cout => \clk_div|Add0~3\);

-- Location: FF_X66_Y39_N5
\clk_div|s_divCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(2));

-- Location: LCCOMB_X66_Y39_N6
\clk_div|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~4_combout\ = (\clk_div|s_divCounter\(3) & (\clk_div|Add0~3\ $ (GND))) # (!\clk_div|s_divCounter\(3) & (!\clk_div|Add0~3\ & VCC))
-- \clk_div|Add0~5\ = CARRY((\clk_div|s_divCounter\(3) & !\clk_div|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(3),
	datad => VCC,
	cin => \clk_div|Add0~3\,
	combout => \clk_div|Add0~4_combout\,
	cout => \clk_div|Add0~5\);

-- Location: FF_X66_Y39_N7
\clk_div|s_divCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(3));

-- Location: LCCOMB_X66_Y39_N8
\clk_div|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~6_combout\ = (\clk_div|s_divCounter\(4) & (!\clk_div|Add0~5\)) # (!\clk_div|s_divCounter\(4) & ((\clk_div|Add0~5\) # (GND)))
-- \clk_div|Add0~7\ = CARRY((!\clk_div|Add0~5\) # (!\clk_div|s_divCounter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(4),
	datad => VCC,
	cin => \clk_div|Add0~5\,
	combout => \clk_div|Add0~6_combout\,
	cout => \clk_div|Add0~7\);

-- Location: FF_X66_Y39_N9
\clk_div|s_divCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(4));

-- Location: LCCOMB_X67_Y38_N20
\clk_div|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Equal0~0_combout\ = (!\clk_div|s_divCounter\(7) & (!\clk_div|s_divCounter\(8) & (\clk_div|s_divCounter\(4) & !\clk_div|s_divCounter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(7),
	datab => \clk_div|s_divCounter\(8),
	datac => \clk_div|s_divCounter\(4),
	datad => \clk_div|s_divCounter\(6),
	combout => \clk_div|Equal0~0_combout\);

-- Location: LCCOMB_X65_Y38_N12
\clk_div|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Equal0~3_combout\ = (\clk_div|s_divCounter\(18) & (\clk_div|s_divCounter\(19) & (\clk_div|s_divCounter\(20) & \clk_div|s_divCounter\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(18),
	datab => \clk_div|s_divCounter\(19),
	datac => \clk_div|s_divCounter\(20),
	datad => \clk_div|s_divCounter\(21),
	combout => \clk_div|Equal0~3_combout\);

-- Location: LCCOMB_X66_Y38_N14
\clk_div|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~44_combout\ = (\clk_div|s_divCounter\(23) & (\clk_div|Add0~43\ $ (GND))) # (!\clk_div|s_divCounter\(23) & (!\clk_div|Add0~43\ & VCC))
-- \clk_div|Add0~45\ = CARRY((\clk_div|s_divCounter\(23) & !\clk_div|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(23),
	datad => VCC,
	cin => \clk_div|Add0~43\,
	combout => \clk_div|Add0~44_combout\,
	cout => \clk_div|Add0~45\);

-- Location: FF_X66_Y38_N15
\clk_div|s_divCounter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(23));

-- Location: LCCOMB_X66_Y38_N16
\clk_div|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~46_combout\ = (\clk_div|s_divCounter\(24) & (!\clk_div|Add0~45\)) # (!\clk_div|s_divCounter\(24) & ((\clk_div|Add0~45\) # (GND)))
-- \clk_div|Add0~47\ = CARRY((!\clk_div|Add0~45\) # (!\clk_div|s_divCounter\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(24),
	datad => VCC,
	cin => \clk_div|Add0~45\,
	combout => \clk_div|Add0~46_combout\,
	cout => \clk_div|Add0~47\);

-- Location: LCCOMB_X67_Y38_N22
\clk_div|s_divCounter~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|s_divCounter~8_combout\ = (\clk_div|Add0~46_combout\ & !\clk_div|Equal0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_div|Add0~46_combout\,
	datad => \clk_div|Equal0~13_combout\,
	combout => \clk_div|s_divCounter~8_combout\);

-- Location: FF_X67_Y38_N23
\clk_div|s_divCounter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|s_divCounter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(24));

-- Location: LCCOMB_X66_Y38_N18
\clk_div|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~48_combout\ = (\clk_div|s_divCounter\(25) & (\clk_div|Add0~47\ $ (GND))) # (!\clk_div|s_divCounter\(25) & (!\clk_div|Add0~47\ & VCC))
-- \clk_div|Add0~49\ = CARRY((\clk_div|s_divCounter\(25) & !\clk_div|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(25),
	datad => VCC,
	cin => \clk_div|Add0~47\,
	combout => \clk_div|Add0~48_combout\,
	cout => \clk_div|Add0~49\);

-- Location: FF_X66_Y38_N19
\clk_div|s_divCounter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(25));

-- Location: LCCOMB_X66_Y38_N20
\clk_div|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~50_combout\ = (\clk_div|s_divCounter\(26) & (!\clk_div|Add0~49\)) # (!\clk_div|s_divCounter\(26) & ((\clk_div|Add0~49\) # (GND)))
-- \clk_div|Add0~51\ = CARRY((!\clk_div|Add0~49\) # (!\clk_div|s_divCounter\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(26),
	datad => VCC,
	cin => \clk_div|Add0~49\,
	combout => \clk_div|Add0~50_combout\,
	cout => \clk_div|Add0~51\);

-- Location: FF_X66_Y38_N21
\clk_div|s_divCounter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(26));

-- Location: LCCOMB_X66_Y38_N22
\clk_div|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~52_combout\ = (\clk_div|s_divCounter\(27) & (\clk_div|Add0~51\ $ (GND))) # (!\clk_div|s_divCounter\(27) & (!\clk_div|Add0~51\ & VCC))
-- \clk_div|Add0~53\ = CARRY((\clk_div|s_divCounter\(27) & !\clk_div|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(27),
	datad => VCC,
	cin => \clk_div|Add0~51\,
	combout => \clk_div|Add0~52_combout\,
	cout => \clk_div|Add0~53\);

-- Location: FF_X66_Y38_N23
\clk_div|s_divCounter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(27));

-- Location: LCCOMB_X66_Y38_N24
\clk_div|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~54_combout\ = (\clk_div|s_divCounter\(28) & (!\clk_div|Add0~53\)) # (!\clk_div|s_divCounter\(28) & ((\clk_div|Add0~53\) # (GND)))
-- \clk_div|Add0~55\ = CARRY((!\clk_div|Add0~53\) # (!\clk_div|s_divCounter\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(28),
	datad => VCC,
	cin => \clk_div|Add0~53\,
	combout => \clk_div|Add0~54_combout\,
	cout => \clk_div|Add0~55\);

-- Location: FF_X66_Y38_N25
\clk_div|s_divCounter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(28));

-- Location: LCCOMB_X65_Y38_N4
\clk_div|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Equal0~7_combout\ = (!\clk_div|s_divCounter\(26) & (!\clk_div|s_divCounter\(25) & (!\clk_div|s_divCounter\(27) & !\clk_div|s_divCounter\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(26),
	datab => \clk_div|s_divCounter\(25),
	datac => \clk_div|s_divCounter\(27),
	datad => \clk_div|s_divCounter\(28),
	combout => \clk_div|Equal0~7_combout\);

-- Location: LCCOMB_X65_Y38_N30
\clk_div|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Equal0~8_combout\ = (\clk_div|s_divCounter\(11) & (\clk_div|s_divCounter\(12) & (!\clk_div|s_divCounter\(9) & \clk_div|s_divCounter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(11),
	datab => \clk_div|s_divCounter\(12),
	datac => \clk_div|s_divCounter\(9),
	datad => \clk_div|s_divCounter\(13),
	combout => \clk_div|Equal0~8_combout\);

-- Location: LCCOMB_X66_Y38_N26
\clk_div|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~56_combout\ = (\clk_div|s_divCounter\(29) & (\clk_div|Add0~55\ $ (GND))) # (!\clk_div|s_divCounter\(29) & (!\clk_div|Add0~55\ & VCC))
-- \clk_div|Add0~57\ = CARRY((\clk_div|s_divCounter\(29) & !\clk_div|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(29),
	datad => VCC,
	cin => \clk_div|Add0~55\,
	combout => \clk_div|Add0~56_combout\,
	cout => \clk_div|Add0~57\);

-- Location: FF_X66_Y38_N27
\clk_div|s_divCounter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(29));

-- Location: LCCOMB_X66_Y38_N28
\clk_div|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~58_combout\ = \clk_div|Add0~57\ $ (\clk_div|s_divCounter\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \clk_div|s_divCounter\(30),
	cin => \clk_div|Add0~57\,
	combout => \clk_div|Add0~58_combout\);

-- Location: FF_X66_Y38_N29
\clk_div|s_divCounter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(30));

-- Location: LCCOMB_X65_Y38_N24
\clk_div|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Equal0~1_combout\ = (\clk_div_1k|s_divCounter\(1) & (!\clk_div|s_divCounter\(29) & (\clk_div_1k|s_divCounter\(0) & !\clk_div|s_divCounter\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|s_divCounter\(1),
	datab => \clk_div|s_divCounter\(29),
	datac => \clk_div_1k|s_divCounter\(0),
	datad => \clk_div|s_divCounter\(30),
	combout => \clk_div|Equal0~1_combout\);

-- Location: LCCOMB_X65_Y38_N28
\clk_div|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Equal0~9_combout\ = (\clk_div|Equal0~3_combout\ & (\clk_div|Equal0~7_combout\ & (\clk_div|Equal0~8_combout\ & \clk_div|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|Equal0~3_combout\,
	datab => \clk_div|Equal0~7_combout\,
	datac => \clk_div|Equal0~8_combout\,
	datad => \clk_div|Equal0~1_combout\,
	combout => \clk_div|Equal0~9_combout\);

-- Location: LCCOMB_X66_Y39_N10
\clk_div|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~8_combout\ = (\clk_div|s_divCounter\(5) & (\clk_div|Add0~7\ $ (GND))) # (!\clk_div|s_divCounter\(5) & (!\clk_div|Add0~7\ & VCC))
-- \clk_div|Add0~9\ = CARRY((\clk_div|s_divCounter\(5) & !\clk_div|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(5),
	datad => VCC,
	cin => \clk_div|Add0~7\,
	combout => \clk_div|Add0~8_combout\,
	cout => \clk_div|Add0~9\);

-- Location: FF_X66_Y39_N11
\clk_div|s_divCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(5));

-- Location: LCCOMB_X67_Y38_N2
\clk_div|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Equal0~11_combout\ = (!\clk_div|s_divCounter\(17) & (\clk_div|s_divCounter\(2) & (\clk_div|s_divCounter\(3) & \clk_div|s_divCounter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(17),
	datab => \clk_div|s_divCounter\(2),
	datac => \clk_div|s_divCounter\(3),
	datad => \clk_div|s_divCounter\(14),
	combout => \clk_div|Equal0~11_combout\);

-- Location: LCCOMB_X67_Y38_N0
\clk_div|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Equal0~12_combout\ = (!\clk_div|s_divCounter\(23) & (\clk_div|s_divCounter\(24) & (\clk_div|s_divCounter\(5) & \clk_div|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(23),
	datab => \clk_div|s_divCounter\(24),
	datac => \clk_div|s_divCounter\(5),
	datad => \clk_div|Equal0~11_combout\,
	combout => \clk_div|Equal0~12_combout\);

-- Location: LCCOMB_X67_Y38_N18
\clk_div|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Equal0~13_combout\ = (\clk_div|Equal0~10_combout\ & (\clk_div|Equal0~0_combout\ & (\clk_div|Equal0~9_combout\ & \clk_div|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|Equal0~10_combout\,
	datab => \clk_div|Equal0~0_combout\,
	datac => \clk_div|Equal0~9_combout\,
	datad => \clk_div|Equal0~12_combout\,
	combout => \clk_div|Equal0~13_combout\);

-- Location: LCCOMB_X66_Y39_N12
\clk_div|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~10_combout\ = (\clk_div|s_divCounter\(6) & (!\clk_div|Add0~9\)) # (!\clk_div|s_divCounter\(6) & ((\clk_div|Add0~9\) # (GND)))
-- \clk_div|Add0~11\ = CARRY((!\clk_div|Add0~9\) # (!\clk_div|s_divCounter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(6),
	datad => VCC,
	cin => \clk_div|Add0~9\,
	combout => \clk_div|Add0~10_combout\,
	cout => \clk_div|Add0~11\);

-- Location: LCCOMB_X67_Y38_N10
\clk_div|s_divCounter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|s_divCounter~0_combout\ = (!\clk_div|Equal0~13_combout\ & \clk_div|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|Equal0~13_combout\,
	datad => \clk_div|Add0~10_combout\,
	combout => \clk_div|s_divCounter~0_combout\);

-- Location: FF_X67_Y38_N11
\clk_div|s_divCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|s_divCounter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(6));

-- Location: LCCOMB_X66_Y39_N14
\clk_div|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~12_combout\ = (\clk_div|s_divCounter\(7) & (\clk_div|Add0~11\ $ (GND))) # (!\clk_div|s_divCounter\(7) & (!\clk_div|Add0~11\ & VCC))
-- \clk_div|Add0~13\ = CARRY((\clk_div|s_divCounter\(7) & !\clk_div|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(7),
	datad => VCC,
	cin => \clk_div|Add0~11\,
	combout => \clk_div|Add0~12_combout\,
	cout => \clk_div|Add0~13\);

-- Location: FF_X66_Y39_N15
\clk_div|s_divCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(7));

-- Location: LCCOMB_X66_Y39_N16
\clk_div|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~14_combout\ = (\clk_div|s_divCounter\(8) & (!\clk_div|Add0~13\)) # (!\clk_div|s_divCounter\(8) & ((\clk_div|Add0~13\) # (GND)))
-- \clk_div|Add0~15\ = CARRY((!\clk_div|Add0~13\) # (!\clk_div|s_divCounter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(8),
	datad => VCC,
	cin => \clk_div|Add0~13\,
	combout => \clk_div|Add0~14_combout\,
	cout => \clk_div|Add0~15\);

-- Location: FF_X66_Y39_N17
\clk_div|s_divCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(8));

-- Location: LCCOMB_X66_Y39_N18
\clk_div|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~16_combout\ = (\clk_div|s_divCounter\(9) & (\clk_div|Add0~15\ $ (GND))) # (!\clk_div|s_divCounter\(9) & (!\clk_div|Add0~15\ & VCC))
-- \clk_div|Add0~17\ = CARRY((\clk_div|s_divCounter\(9) & !\clk_div|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(9),
	datad => VCC,
	cin => \clk_div|Add0~15\,
	combout => \clk_div|Add0~16_combout\,
	cout => \clk_div|Add0~17\);

-- Location: FF_X66_Y39_N19
\clk_div|s_divCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(9));

-- Location: LCCOMB_X66_Y39_N20
\clk_div|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~18_combout\ = (\clk_div|s_divCounter\(10) & (!\clk_div|Add0~17\)) # (!\clk_div|s_divCounter\(10) & ((\clk_div|Add0~17\) # (GND)))
-- \clk_div|Add0~19\ = CARRY((!\clk_div|Add0~17\) # (!\clk_div|s_divCounter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(10),
	datad => VCC,
	cin => \clk_div|Add0~17\,
	combout => \clk_div|Add0~18_combout\,
	cout => \clk_div|Add0~19\);

-- Location: FF_X66_Y39_N21
\clk_div|s_divCounter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(10));

-- Location: LCCOMB_X66_Y39_N22
\clk_div|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~20_combout\ = (\clk_div|s_divCounter\(11) & (\clk_div|Add0~19\ $ (GND))) # (!\clk_div|s_divCounter\(11) & (!\clk_div|Add0~19\ & VCC))
-- \clk_div|Add0~21\ = CARRY((\clk_div|s_divCounter\(11) & !\clk_div|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(11),
	datad => VCC,
	cin => \clk_div|Add0~19\,
	combout => \clk_div|Add0~20_combout\,
	cout => \clk_div|Add0~21\);

-- Location: LCCOMB_X65_Y38_N22
\clk_div|s_divCounter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|s_divCounter~7_combout\ = (\clk_div|Add0~20_combout\ & !\clk_div|Equal0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_div|Add0~20_combout\,
	datad => \clk_div|Equal0~13_combout\,
	combout => \clk_div|s_divCounter~7_combout\);

-- Location: FF_X65_Y38_N23
\clk_div|s_divCounter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|s_divCounter~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(11));

-- Location: LCCOMB_X66_Y39_N24
\clk_div|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~22_combout\ = (\clk_div|s_divCounter\(12) & (!\clk_div|Add0~21\)) # (!\clk_div|s_divCounter\(12) & ((\clk_div|Add0~21\) # (GND)))
-- \clk_div|Add0~23\ = CARRY((!\clk_div|Add0~21\) # (!\clk_div|s_divCounter\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(12),
	datad => VCC,
	cin => \clk_div|Add0~21\,
	combout => \clk_div|Add0~22_combout\,
	cout => \clk_div|Add0~23\);

-- Location: LCCOMB_X65_Y38_N0
\clk_div|s_divCounter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|s_divCounter~2_combout\ = (\clk_div|Add0~22_combout\ & !\clk_div|Equal0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|Add0~22_combout\,
	datad => \clk_div|Equal0~13_combout\,
	combout => \clk_div|s_divCounter~2_combout\);

-- Location: FF_X65_Y38_N1
\clk_div|s_divCounter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|s_divCounter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(12));

-- Location: LCCOMB_X66_Y39_N26
\clk_div|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~24_combout\ = (\clk_div|s_divCounter\(13) & (\clk_div|Add0~23\ $ (GND))) # (!\clk_div|s_divCounter\(13) & (!\clk_div|Add0~23\ & VCC))
-- \clk_div|Add0~25\ = CARRY((\clk_div|s_divCounter\(13) & !\clk_div|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(13),
	datad => VCC,
	cin => \clk_div|Add0~23\,
	combout => \clk_div|Add0~24_combout\,
	cout => \clk_div|Add0~25\);

-- Location: LCCOMB_X65_Y38_N10
\clk_div|s_divCounter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|s_divCounter~1_combout\ = (\clk_div|Add0~24_combout\ & !\clk_div|Equal0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_div|Add0~24_combout\,
	datad => \clk_div|Equal0~13_combout\,
	combout => \clk_div|s_divCounter~1_combout\);

-- Location: FF_X65_Y38_N11
\clk_div|s_divCounter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|s_divCounter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(13));

-- Location: LCCOMB_X66_Y39_N28
\clk_div|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~26_combout\ = (\clk_div|s_divCounter\(14) & (!\clk_div|Add0~25\)) # (!\clk_div|s_divCounter\(14) & ((\clk_div|Add0~25\) # (GND)))
-- \clk_div|Add0~27\ = CARRY((!\clk_div|Add0~25\) # (!\clk_div|s_divCounter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|s_divCounter\(14),
	datad => VCC,
	cin => \clk_div|Add0~25\,
	combout => \clk_div|Add0~26_combout\,
	cout => \clk_div|Add0~27\);

-- Location: LCCOMB_X66_Y39_N0
\clk_div|s_divCounter~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|s_divCounter~11_combout\ = (\clk_div|Add0~26_combout\ & !\clk_div|Equal0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clk_div|Add0~26_combout\,
	datad => \clk_div|Equal0~13_combout\,
	combout => \clk_div|s_divCounter~11_combout\);

-- Location: FF_X66_Y39_N1
\clk_div|s_divCounter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|s_divCounter~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(14));

-- Location: LCCOMB_X66_Y39_N30
\clk_div|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Add0~28_combout\ = (\clk_div|s_divCounter\(15) & (\clk_div|Add0~27\ $ (GND))) # (!\clk_div|s_divCounter\(15) & (!\clk_div|Add0~27\ & VCC))
-- \clk_div|Add0~29\ = CARRY((\clk_div|s_divCounter\(15) & !\clk_div|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(15),
	datad => VCC,
	cin => \clk_div|Add0~27\,
	combout => \clk_div|Add0~28_combout\,
	cout => \clk_div|Add0~29\);

-- Location: FF_X66_Y39_N31
\clk_div|s_divCounter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(15));

-- Location: LCCOMB_X67_Y38_N6
\clk_div|s_divCounter~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|s_divCounter~10_combout\ = (\clk_div|Add0~30_combout\ & !\clk_div|Equal0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_div|Add0~30_combout\,
	datad => \clk_div|Equal0~13_combout\,
	combout => \clk_div|s_divCounter~10_combout\);

-- Location: FF_X67_Y38_N7
\clk_div|s_divCounter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clk_div|s_divCounter~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|s_divCounter\(16));

-- Location: LCCOMB_X67_Y38_N26
\clk_div|clkOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|clkOut~1_combout\ = (!\clk_div|s_divCounter\(16) & (\clk_div|s_divCounter\(15) & (\clk_div|s_divCounter\(10) & !\clk_div|s_divCounter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(16),
	datab => \clk_div|s_divCounter\(15),
	datac => \clk_div|s_divCounter\(10),
	datad => \clk_div|s_divCounter\(14),
	combout => \clk_div|clkOut~1_combout\);

-- Location: LCCOMB_X67_Y38_N28
\clk_div|clkOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|clkOut~0_combout\ = (\clk_div|s_divCounter\(23) & (!\clk_div|s_divCounter\(24) & (!\clk_div|s_divCounter\(22) & \clk_div|s_divCounter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(23),
	datab => \clk_div|s_divCounter\(24),
	datac => \clk_div|s_divCounter\(22),
	datad => \clk_div|s_divCounter\(17),
	combout => \clk_div|clkOut~0_combout\);

-- Location: LCCOMB_X67_Y38_N30
\clk_div|clkOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|clkOut~2_combout\ = (\clk_div|clkOut~1_combout\ & (!\clk_div|s_divCounter\(5) & \clk_div|clkOut~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|clkOut~1_combout\,
	datac => \clk_div|s_divCounter\(5),
	datad => \clk_div|clkOut~0_combout\,
	combout => \clk_div|clkOut~2_combout\);

-- Location: LCCOMB_X65_Y38_N14
\clk_div|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Equal0~2_combout\ = (\clk_div|s_divCounter\(13) & (!\clk_div|s_divCounter\(25) & (\clk_div|s_divCounter\(3) & \clk_div|s_divCounter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(13),
	datab => \clk_div|s_divCounter\(25),
	datac => \clk_div|s_divCounter\(3),
	datad => \clk_div|s_divCounter\(12),
	combout => \clk_div|Equal0~2_combout\);

-- Location: LCCOMB_X65_Y38_N20
\clk_div|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Equal0~4_combout\ = (\clk_div|s_divCounter\(11) & (!\clk_div|s_divCounter\(28) & (!\clk_div|s_divCounter\(9) & \clk_div|s_divCounter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|s_divCounter\(11),
	datab => \clk_div|s_divCounter\(28),
	datac => \clk_div|s_divCounter\(9),
	datad => \clk_div|s_divCounter\(2),
	combout => \clk_div|Equal0~4_combout\);

-- Location: LCCOMB_X65_Y38_N18
\clk_div|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Equal0~5_combout\ = (\clk_div|Equal0~3_combout\ & (!\clk_div|s_divCounter\(27) & (!\clk_div|s_divCounter\(26) & \clk_div|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|Equal0~3_combout\,
	datab => \clk_div|s_divCounter\(27),
	datac => \clk_div|s_divCounter\(26),
	datad => \clk_div|Equal0~4_combout\,
	combout => \clk_div|Equal0~5_combout\);

-- Location: LCCOMB_X67_Y38_N16
\clk_div|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|Equal0~6_combout\ = (\clk_div|Equal0~2_combout\ & (\clk_div|Equal0~0_combout\ & (\clk_div|Equal0~5_combout\ & \clk_div|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|Equal0~2_combout\,
	datab => \clk_div|Equal0~0_combout\,
	datac => \clk_div|Equal0~5_combout\,
	datad => \clk_div|Equal0~1_combout\,
	combout => \clk_div|Equal0~6_combout\);

-- Location: LCCOMB_X67_Y38_N24
\clk_div|clkOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_div|clkOut~3_combout\ = (!\clk_div|Equal0~13_combout\ & ((\clk_div|clkOut~q\) # ((\clk_div|clkOut~2_combout\ & \clk_div|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div|clkOut~2_combout\,
	datab => \clk_div|Equal0~13_combout\,
	datac => \clk_div|clkOut~q\,
	datad => \clk_div|Equal0~6_combout\,
	combout => \clk_div|clkOut~3_combout\);

-- Location: FF_X67_Y38_N25
\clk_div|clkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \clk_div|clkOut~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clk_div|clkOut~q\);

-- Location: LCCOMB_X67_Y41_N28
\counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter[1]~1_combout\ = (\clk_div_1k|clkOut~q\ & ((\counter[1]~0_combout\))) # (!\clk_div_1k|clkOut~q\ & (\clk_div|clkOut~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clk_div_1k|clkOut~q\,
	datac => \clk_div|clkOut~q\,
	datad => \counter[1]~0_combout\,
	combout => \counter[1]~1_combout\);

-- Location: LCCOMB_X68_Y41_N12
\counter[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- counter(0) = (\counter[1]~1_combout\ & (\Add1~11_combout\)) # (!\counter[1]~1_combout\ & ((counter(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~11_combout\,
	datac => counter(0),
	datad => \counter[1]~1_combout\,
	combout => counter(0));

-- Location: LCCOMB_X68_Y41_N24
\Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~2_combout\ = (counter(1) & (!\Add1~1\)) # (!counter(1) & ((\Add1~1\) # (GND)))
-- \Add1~3\ = CARRY((!\Add1~1\) # (!counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter(1),
	datad => VCC,
	cin => \Add1~1\,
	combout => \Add1~2_combout\,
	cout => \Add1~3\);

-- Location: LCCOMB_X68_Y41_N8
\Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~12_combout\ = (!\clk_div_1k|clkOut~q\ & \Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_div_1k|clkOut~q\,
	datad => \Add1~2_combout\,
	combout => \Add1~12_combout\);

-- Location: LCCOMB_X68_Y41_N10
\counter[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- counter(1) = (\counter[1]~1_combout\ & ((\Add1~12_combout\))) # (!\counter[1]~1_combout\ & (counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(1),
	datac => \Add1~12_combout\,
	datad => \counter[1]~1_combout\,
	combout => counter(1));

-- Location: LCCOMB_X68_Y41_N26
\Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~4_combout\ = (counter(2) & (\Add1~3\ $ (GND))) # (!counter(2) & (!\Add1~3\ & VCC))
-- \Add1~5\ = CARRY((counter(2) & !\Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(2),
	datad => VCC,
	cin => \Add1~3\,
	combout => \Add1~4_combout\,
	cout => \Add1~5\);

-- Location: LCCOMB_X68_Y41_N4
\Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~13_combout\ = (!\clk_div_1k|clkOut~q\ & \Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|clkOut~q\,
	datac => \Add1~4_combout\,
	combout => \Add1~13_combout\);

-- Location: LCCOMB_X68_Y41_N20
\counter[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- counter(2) = (\counter[1]~1_combout\ & ((\Add1~13_combout\))) # (!\counter[1]~1_combout\ & (counter(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => counter(2),
	datac => \Add1~13_combout\,
	datad => \counter[1]~1_combout\,
	combout => counter(2));

-- Location: LCCOMB_X68_Y41_N28
\Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~6_combout\ = (counter(3) & (!\Add1~5\)) # (!counter(3) & ((\Add1~5\) # (GND)))
-- \Add1~7\ = CARRY((!\Add1~5\) # (!counter(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter(3),
	datad => VCC,
	cin => \Add1~5\,
	combout => \Add1~6_combout\,
	cout => \Add1~7\);

-- Location: LCCOMB_X68_Y41_N14
\Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~14_combout\ = (!\clk_div_1k|clkOut~q\ & \Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clk_div_1k|clkOut~q\,
	datad => \Add1~6_combout\,
	combout => \Add1~14_combout\);

-- Location: LCCOMB_X68_Y41_N18
\counter[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- counter(3) = (\counter[1]~1_combout\ & ((\Add1~14_combout\))) # (!\counter[1]~1_combout\ & (counter(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => counter(3),
	datac => \Add1~14_combout\,
	datad => \counter[1]~1_combout\,
	combout => counter(3));

-- Location: LCCOMB_X68_Y41_N30
\Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~8_combout\ = \Add1~7\ $ (!counter(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => counter(4),
	cin => \Add1~7\,
	combout => \Add1~8_combout\);

-- Location: LCCOMB_X68_Y41_N6
\Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~10_combout\ = (!\clk_div_1k|clkOut~q\ & \Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clk_div_1k|clkOut~q\,
	datac => \Add1~8_combout\,
	combout => \Add1~10_combout\);

-- Location: LCCOMB_X68_Y41_N16
\counter[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- counter(4) = (\counter[1]~1_combout\ & (\Add1~10_combout\)) # (!\counter[1]~1_combout\ & ((counter(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~10_combout\,
	datab => counter(4),
	datad => \counter[1]~1_combout\,
	combout => counter(4));

-- Location: LCCOMB_X67_Y41_N6
\gen|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \gen|Add0~2_combout\ = \gen|rand[0]~8_combout\ $ (VCC)
-- \gen|Add0~3\ = CARRY(\gen|rand[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \gen|rand[0]~8_combout\,
	datad => VCC,
	combout => \gen|Add0~2_combout\,
	cout => \gen|Add0~3\);

-- Location: LCCOMB_X67_Y41_N4
\gen|rand[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \gen|rand[0]~8_combout\ = (\gen|LessThan0~1_combout\) # (\gen|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gen|LessThan0~1_combout\,
	datad => \gen|Add0~2_combout\,
	combout => \gen|rand[0]~8_combout\);

-- Location: LCCOMB_X67_Y41_N8
\gen|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \gen|Add0~4_combout\ = (\gen|Add0~3\ & ((\gen|LessThan0~1_combout\) # ((!\gen|Add0~4_combout\)))) # (!\gen|Add0~3\ & (((!\gen|LessThan0~1_combout\ & \gen|Add0~4_combout\)) # (GND)))
-- \gen|Add0~5\ = CARRY((\gen|LessThan0~1_combout\) # ((!\gen|Add0~3\) # (!\gen|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gen|LessThan0~1_combout\,
	datab => \gen|Add0~4_combout\,
	datad => VCC,
	cin => \gen|Add0~3\,
	combout => \gen|Add0~4_combout\,
	cout => \gen|Add0~5\);

-- Location: LCCOMB_X67_Y41_N10
\gen|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \gen|Add0~6_combout\ = (\gen|Add0~5\ & (((\gen|Add0~6_combout\) # (\gen|LessThan0~1_combout\)))) # (!\gen|Add0~5\ & ((((\gen|Add0~6_combout\) # (\gen|LessThan0~1_combout\)))))
-- \gen|Add0~7\ = CARRY((!\gen|Add0~5\ & ((\gen|Add0~6_combout\) # (\gen|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gen|Add0~6_combout\,
	datab => \gen|LessThan0~1_combout\,
	datad => VCC,
	cin => \gen|Add0~5\,
	combout => \gen|Add0~6_combout\,
	cout => \gen|Add0~7\);

-- Location: LCCOMB_X67_Y41_N26
\gen|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \gen|LessThan0~0_combout\ = (((\gen|LessThan0~1_combout\) # (!\gen|Add0~8_combout\)) # (!\gen|Add0~4_combout\)) # (!\gen|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gen|Add0~6_combout\,
	datab => \gen|Add0~4_combout\,
	datac => \gen|LessThan0~1_combout\,
	datad => \gen|Add0~8_combout\,
	combout => \gen|LessThan0~0_combout\);

-- Location: LCCOMB_X67_Y41_N12
\gen|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \gen|Add0~8_combout\ = (\gen|Add0~7\ & (((\gen|LessThan0~1_combout\)) # (!\gen|Add0~8_combout\))) # (!\gen|Add0~7\ & (((\gen|Add0~8_combout\ & !\gen|LessThan0~1_combout\)) # (GND)))
-- \gen|Add0~9\ = CARRY(((\gen|LessThan0~1_combout\) # (!\gen|Add0~7\)) # (!\gen|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gen|Add0~8_combout\,
	datab => \gen|LessThan0~1_combout\,
	datad => VCC,
	cin => \gen|Add0~7\,
	combout => \gen|Add0~8_combout\,
	cout => \gen|Add0~9\);

-- Location: LCCOMB_X67_Y41_N14
\gen|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \gen|Add0~10_combout\ = \gen|rand[4]~7_combout\ $ (!\gen|Add0~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \gen|rand[4]~7_combout\,
	cin => \gen|Add0~9\,
	combout => \gen|Add0~10_combout\);

-- Location: LCCOMB_X66_Y41_N6
\gen|rand[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \gen|rand[4]~7_combout\ = (\gen|Add0~10_combout\ & !\gen|LessThan0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gen|Add0~10_combout\,
	datad => \gen|LessThan0~1_combout\,
	combout => \gen|rand[4]~7_combout\);

-- Location: LCCOMB_X67_Y41_N22
\gen|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \gen|LessThan0~1_combout\ = (!\gen|LessThan0~0_combout\ & (\gen|rand[0]~8_combout\ & \gen|rand[4]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gen|LessThan0~0_combout\,
	datab => \gen|rand[0]~8_combout\,
	datac => \gen|rand[4]~7_combout\,
	combout => \gen|LessThan0~1_combout\);

-- Location: LCCOMB_X66_Y41_N16
\gen|rand[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \gen|rand[3]~4_combout\ = (\gen|Add0~8_combout\ & !\gen|LessThan0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gen|Add0~8_combout\,
	datad => \gen|LessThan0~1_combout\,
	combout => \gen|rand[3]~4_combout\);

-- Location: FF_X67_Y41_N1
\gen|timer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[0]~input_o\,
	asdata => \gen|rand[3]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gen|timer\(3));

-- Location: LCCOMB_X67_Y41_N30
\gen|rand[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \gen|rand[2]~5_combout\ = (\gen|LessThan0~1_combout\) # (\gen|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gen|LessThan0~1_combout\,
	datad => \gen|Add0~6_combout\,
	combout => \gen|rand[2]~5_combout\);

-- Location: FF_X67_Y41_N19
\gen|timer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[0]~input_o\,
	asdata => \gen|rand[2]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gen|timer\(2));

-- Location: FF_X67_Y41_N25
\gen|timer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[0]~input_o\,
	asdata => \gen|rand[0]~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gen|timer\(0));

-- Location: LCCOMB_X67_Y41_N20
\gen|rand[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \gen|rand[1]~6_combout\ = (\gen|Add0~4_combout\ & !\gen|LessThan0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gen|Add0~4_combout\,
	datad => \gen|LessThan0~1_combout\,
	combout => \gen|rand[1]~6_combout\);

-- Location: FF_X67_Y41_N21
\gen|timer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[0]~input_o\,
	d => \gen|rand[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gen|timer\(1));

-- Location: LCCOMB_X67_Y41_N24
\LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = (counter(1) & (!counter(0) & (\gen|timer\(0) & \gen|timer\(1)))) # (!counter(1) & ((\gen|timer\(1)) # ((!counter(0) & \gen|timer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(0),
	datab => counter(1),
	datac => \gen|timer\(0),
	datad => \gen|timer\(1),
	combout => \LessThan0~0_combout\);

-- Location: LCCOMB_X67_Y41_N18
\LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = (counter(2) & (\gen|timer\(2) & \LessThan0~0_combout\)) # (!counter(2) & ((\gen|timer\(2)) # (\LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(2),
	datac => \gen|timer\(2),
	datad => \LessThan0~0_combout\,
	combout => \LessThan0~1_combout\);

-- Location: LCCOMB_X67_Y41_N0
\LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = (counter(3) & (\gen|timer\(3) & \LessThan0~1_combout\)) # (!counter(3) & ((\gen|timer\(3)) # (\LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(3),
	datac => \gen|timer\(3),
	datad => \LessThan0~1_combout\,
	combout => \LessThan0~2_combout\);

-- Location: FF_X67_Y41_N17
\gen|timer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[0]~input_o\,
	asdata => \gen|rand[4]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gen|timer\(4));

-- Location: LCCOMB_X67_Y41_N16
\counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counter[1]~0_combout\ = (!\LEDG[0]$latch~combout\ & ((counter(4) & ((!\gen|timer\(4)) # (!\LessThan0~2_combout\))) # (!counter(4) & (!\LessThan0~2_combout\ & !\gen|timer\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter(4),
	datab => \LessThan0~2_combout\,
	datac => \gen|timer\(4),
	datad => \LEDG[0]$latch~combout\,
	combout => \counter[1]~0_combout\);

-- Location: LCCOMB_X67_Y41_N2
\LEDG[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LEDG[7]~2_combout\ = (\clk_div_1k|clkOut~q\ & ((\counter[1]~0_combout\) # ((\LEDG[0]$latch~combout\ & !\KEY[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDG[0]$latch~combout\,
	datab => \clk_div_1k|clkOut~q\,
	datac => \KEY[0]~input_o\,
	datad => \counter[1]~0_combout\,
	combout => \LEDG[7]~2_combout\);

-- Location: LCCOMB_X69_Y41_N12
\process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \process_0~0_combout\ = (\LEDG[0]$latch~combout\ & !\KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LEDG[0]$latch~combout\,
	datad => \KEY[0]~input_o\,
	combout => \process_0~0_combout\);

-- Location: LCCOMB_X69_Y41_N4
\LEDG[0]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \LEDG[0]$latch~combout\ = (\LEDG[7]~2_combout\ & ((!\process_0~0_combout\))) # (!\LEDG[7]~2_combout\ & (\LEDG[0]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LEDG[0]$latch~combout\,
	datac => \LEDG[7]~2_combout\,
	datad => \process_0~0_combout\,
	combout => \LEDG[0]$latch~combout\);

-- Location: LCCOMB_X69_Y42_N4
\Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = tempo(0) $ (VCC)
-- \Add0~3\ = CARRY(tempo(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(0),
	datad => VCC,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X68_Y42_N12
\Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (\Add0~2_combout\ & ((\KEY[0]~input_o\) # (!\LEDG[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~2_combout\,
	datac => \KEY[0]~input_o\,
	datad => \LEDG[0]$latch~combout\,
	combout => \Add0~4_combout\);

-- Location: LCCOMB_X69_Y41_N24
\tempo[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo[0]~0_combout\ = (\LEDG[0]$latch~combout\ & \clk_div_1k|clkOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LEDG[0]$latch~combout\,
	datad => \clk_div_1k|clkOut~q\,
	combout => \tempo[0]~0_combout\);

-- Location: CLKCTRL_G7
\tempo[0]~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \tempo[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \tempo[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X68_Y42_N6
\tempo[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- tempo(0) = (GLOBAL(\tempo[0]~0clkctrl_outclk\) & ((\Add0~4_combout\))) # (!GLOBAL(\tempo[0]~0clkctrl_outclk\) & (tempo(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(0),
	datac => \Add0~4_combout\,
	datad => \tempo[0]~0clkctrl_outclk\,
	combout => tempo(0));

-- Location: LCCOMB_X69_Y42_N6
\Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~5_combout\ = (tempo(1) & (!\Add0~3\)) # (!tempo(1) & ((\Add0~3\) # (GND)))
-- \Add0~6\ = CARRY((!\Add0~3\) # (!tempo(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tempo(1),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~5_combout\,
	cout => \Add0~6\);

-- Location: LCCOMB_X69_Y42_N0
\Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~7_combout\ = (\Add0~5_combout\ & ((\KEY[0]~input_o\) # (!\LEDG[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \LEDG[0]$latch~combout\,
	datad => \Add0~5_combout\,
	combout => \Add0~7_combout\);

-- Location: LCCOMB_X69_Y42_N2
\tempo[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- tempo(1) = (GLOBAL(\tempo[0]~0clkctrl_outclk\) & ((\Add0~7_combout\))) # (!GLOBAL(\tempo[0]~0clkctrl_outclk\) & (tempo(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(1),
	datac => \Add0~7_combout\,
	datad => \tempo[0]~0clkctrl_outclk\,
	combout => tempo(1));

-- Location: LCCOMB_X69_Y42_N8
\Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (tempo(2) & (\Add0~6\ $ (GND))) # (!tempo(2) & (!\Add0~6\ & VCC))
-- \Add0~9\ = CARRY((tempo(2) & !\Add0~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tempo(2),
	datad => VCC,
	cin => \Add0~6\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X68_Y42_N24
\Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~42_combout\ = (\Add0~8_combout\ & ((\KEY[0]~input_o\) # (!\LEDG[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDG[0]$latch~combout\,
	datab => \KEY[0]~input_o\,
	datac => \Add0~8_combout\,
	combout => \Add0~42_combout\);

-- Location: LCCOMB_X68_Y42_N14
\tempo[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- tempo(2) = (GLOBAL(\tempo[0]~0clkctrl_outclk\) & ((\Add0~42_combout\))) # (!GLOBAL(\tempo[0]~0clkctrl_outclk\) & (tempo(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(2),
	datac => \Add0~42_combout\,
	datad => \tempo[0]~0clkctrl_outclk\,
	combout => tempo(2));

-- Location: LCCOMB_X69_Y42_N10
\Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (tempo(3) & (!\Add0~9\)) # (!tempo(3) & ((\Add0~9\) # (GND)))
-- \Add0~11\ = CARRY((!\Add0~9\) # (!tempo(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tempo(3),
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X70_Y42_N20
\Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~41_combout\ = (\Add0~10_combout\ & ((\KEY[0]~input_o\) # (!\LEDG[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \LEDG[0]$latch~combout\,
	datad => \Add0~10_combout\,
	combout => \Add0~41_combout\);

-- Location: LCCOMB_X70_Y42_N22
\tempo[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- tempo(3) = (GLOBAL(\tempo[0]~0clkctrl_outclk\) & ((\Add0~41_combout\))) # (!GLOBAL(\tempo[0]~0clkctrl_outclk\) & (tempo(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(3),
	datac => \Add0~41_combout\,
	datad => \tempo[0]~0clkctrl_outclk\,
	combout => tempo(3));

-- Location: LCCOMB_X69_Y42_N12
\Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (tempo(4) & (\Add0~11\ $ (GND))) # (!tempo(4) & (!\Add0~11\ & VCC))
-- \Add0~13\ = CARRY((tempo(4) & !\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tempo(4),
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X68_Y42_N2
\Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~40_combout\ = (\Add0~12_combout\ & ((\KEY[0]~input_o\) # (!\LEDG[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \Add0~12_combout\,
	datad => \LEDG[0]$latch~combout\,
	combout => \Add0~40_combout\);

-- Location: LCCOMB_X68_Y42_N16
\tempo[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- tempo(4) = (GLOBAL(\tempo[0]~0clkctrl_outclk\) & (\Add0~40_combout\)) # (!GLOBAL(\tempo[0]~0clkctrl_outclk\) & ((tempo(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~40_combout\,
	datac => tempo(4),
	datad => \tempo[0]~0clkctrl_outclk\,
	combout => tempo(4));

-- Location: LCCOMB_X69_Y42_N14
\Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (tempo(5) & (!\Add0~13\)) # (!tempo(5) & ((\Add0~13\) # (GND)))
-- \Add0~15\ = CARRY((!\Add0~13\) # (!tempo(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tempo(5),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCCOMB_X68_Y42_N20
\Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~39_combout\ = (\Add0~14_combout\ & ((\KEY[0]~input_o\) # (!\LEDG[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datac => \Add0~14_combout\,
	datad => \LEDG[0]$latch~combout\,
	combout => \Add0~39_combout\);

-- Location: LCCOMB_X68_Y42_N26
\tempo[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- tempo(5) = (GLOBAL(\tempo[0]~0clkctrl_outclk\) & ((\Add0~39_combout\))) # (!GLOBAL(\tempo[0]~0clkctrl_outclk\) & (tempo(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(5),
	datac => \Add0~39_combout\,
	datad => \tempo[0]~0clkctrl_outclk\,
	combout => tempo(5));

-- Location: LCCOMB_X69_Y42_N16
\Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (tempo(6) & (\Add0~15\ $ (GND))) # (!tempo(6) & (!\Add0~15\ & VCC))
-- \Add0~17\ = CARRY((tempo(6) & !\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tempo(6),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: LCCOMB_X68_Y42_N10
\Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~38_combout\ = (\Add0~16_combout\ & ((\KEY[0]~input_o\) # (!\LEDG[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \LEDG[0]$latch~combout\,
	datad => \Add0~16_combout\,
	combout => \Add0~38_combout\);

-- Location: LCCOMB_X68_Y42_N28
\tempo[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- tempo(6) = (GLOBAL(\tempo[0]~0clkctrl_outclk\) & (\Add0~38_combout\)) # (!GLOBAL(\tempo[0]~0clkctrl_outclk\) & ((tempo(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~38_combout\,
	datac => tempo(6),
	datad => \tempo[0]~0clkctrl_outclk\,
	combout => tempo(6));

-- Location: LCCOMB_X69_Y42_N18
\Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (tempo(7) & (!\Add0~17\)) # (!tempo(7) & ((\Add0~17\) # (GND)))
-- \Add0~19\ = CARRY((!\Add0~17\) # (!tempo(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tempo(7),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: LCCOMB_X70_Y42_N2
\Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~37_combout\ = (\Add0~18_combout\ & ((\KEY[0]~input_o\) # (!\LEDG[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \LEDG[0]$latch~combout\,
	datad => \Add0~18_combout\,
	combout => \Add0~37_combout\);

-- Location: LCCOMB_X70_Y42_N16
\tempo[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- tempo(7) = (GLOBAL(\tempo[0]~0clkctrl_outclk\) & ((\Add0~37_combout\))) # (!GLOBAL(\tempo[0]~0clkctrl_outclk\) & (tempo(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(7),
	datac => \Add0~37_combout\,
	datad => \tempo[0]~0clkctrl_outclk\,
	combout => tempo(7));

-- Location: LCCOMB_X69_Y42_N20
\Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (tempo(8) & (\Add0~19\ $ (GND))) # (!tempo(8) & (!\Add0~19\ & VCC))
-- \Add0~21\ = CARRY((tempo(8) & !\Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tempo(8),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: LCCOMB_X70_Y42_N12
\Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~36_combout\ = (\Add0~20_combout\ & ((\KEY[0]~input_o\) # (!\LEDG[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \LEDG[0]$latch~combout\,
	datad => \Add0~20_combout\,
	combout => \Add0~36_combout\);

-- Location: LCCOMB_X70_Y42_N30
\tempo[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- tempo(8) = (GLOBAL(\tempo[0]~0clkctrl_outclk\) & ((\Add0~36_combout\))) # (!GLOBAL(\tempo[0]~0clkctrl_outclk\) & (tempo(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(8),
	datac => \Add0~36_combout\,
	datad => \tempo[0]~0clkctrl_outclk\,
	combout => tempo(8));

-- Location: LCCOMB_X69_Y42_N22
\Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (tempo(9) & (!\Add0~21\)) # (!tempo(9) & ((\Add0~21\) # (GND)))
-- \Add0~23\ = CARRY((!\Add0~21\) # (!tempo(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tempo(9),
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: LCCOMB_X70_Y42_N26
\Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~35_combout\ = (\Add0~22_combout\ & ((\KEY[0]~input_o\) # (!\LEDG[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \LEDG[0]$latch~combout\,
	datad => \Add0~22_combout\,
	combout => \Add0~35_combout\);

-- Location: LCCOMB_X70_Y42_N0
\tempo[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- tempo(9) = (GLOBAL(\tempo[0]~0clkctrl_outclk\) & ((\Add0~35_combout\))) # (!GLOBAL(\tempo[0]~0clkctrl_outclk\) & (tempo(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(9),
	datac => \tempo[0]~0clkctrl_outclk\,
	datad => \Add0~35_combout\,
	combout => tempo(9));

-- Location: LCCOMB_X69_Y42_N24
\Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (tempo(10) & (\Add0~23\ $ (GND))) # (!tempo(10) & (!\Add0~23\ & VCC))
-- \Add0~25\ = CARRY((tempo(10) & !\Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tempo(10),
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: LCCOMB_X70_Y42_N8
\Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~34_combout\ = (\Add0~24_combout\ & ((\KEY[0]~input_o\) # (!\LEDG[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \LEDG[0]$latch~combout\,
	datad => \Add0~24_combout\,
	combout => \Add0~34_combout\);

-- Location: LCCOMB_X70_Y42_N14
\tempo[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- tempo(10) = (GLOBAL(\tempo[0]~0clkctrl_outclk\) & ((\Add0~34_combout\))) # (!GLOBAL(\tempo[0]~0clkctrl_outclk\) & (tempo(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(10),
	datac => \tempo[0]~0clkctrl_outclk\,
	datad => \Add0~34_combout\,
	combout => tempo(10));

-- Location: LCCOMB_X69_Y42_N26
\Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (tempo(11) & (!\Add0~25\)) # (!tempo(11) & ((\Add0~25\) # (GND)))
-- \Add0~27\ = CARRY((!\Add0~25\) # (!tempo(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tempo(11),
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~26_combout\,
	cout => \Add0~27\);

-- Location: LCCOMB_X70_Y42_N6
\Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~33_combout\ = (\Add0~26_combout\ & ((\KEY[0]~input_o\) # (!\LEDG[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDG[0]$latch~combout\,
	datac => \Add0~26_combout\,
	datad => \KEY[0]~input_o\,
	combout => \Add0~33_combout\);

-- Location: LCCOMB_X70_Y42_N24
\tempo[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- tempo(11) = (GLOBAL(\tempo[0]~0clkctrl_outclk\) & ((\Add0~33_combout\))) # (!GLOBAL(\tempo[0]~0clkctrl_outclk\) & (tempo(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(11),
	datac => \tempo[0]~0clkctrl_outclk\,
	datad => \Add0~33_combout\,
	combout => tempo(11));

-- Location: LCCOMB_X69_Y42_N28
\Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = (tempo(12) & (\Add0~27\ $ (GND))) # (!tempo(12) & (!\Add0~27\ & VCC))
-- \Add0~29\ = CARRY((tempo(12) & !\Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tempo(12),
	datad => VCC,
	cin => \Add0~27\,
	combout => \Add0~28_combout\,
	cout => \Add0~29\);

-- Location: LCCOMB_X70_Y42_N4
\Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (\Add0~28_combout\ & ((\KEY[0]~input_o\) # (!\LEDG[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datac => \LEDG[0]$latch~combout\,
	datad => \Add0~28_combout\,
	combout => \Add0~32_combout\);

-- Location: LCCOMB_X70_Y42_N18
\tempo[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- tempo(12) = (GLOBAL(\tempo[0]~0clkctrl_outclk\) & ((\Add0~32_combout\))) # (!GLOBAL(\tempo[0]~0clkctrl_outclk\) & (tempo(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(12),
	datac => \Add0~32_combout\,
	datad => \tempo[0]~0clkctrl_outclk\,
	combout => tempo(12));

-- Location: LCCOMB_X69_Y42_N30
\Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = \Add0~29\ $ (tempo(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => tempo(13),
	cin => \Add0~29\,
	combout => \Add0~30_combout\);

-- Location: LCCOMB_X70_Y42_N10
\Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~43_combout\ = (\Add0~30_combout\ & ((\KEY[0]~input_o\) # (!\LEDG[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datac => \LEDG[0]$latch~combout\,
	datad => \Add0~30_combout\,
	combout => \Add0~43_combout\);

-- Location: LCCOMB_X70_Y42_N28
\tempo[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- tempo(13) = (GLOBAL(\tempo[0]~0clkctrl_outclk\) & ((\Add0~43_combout\))) # (!GLOBAL(\tempo[0]~0clkctrl_outclk\) & (tempo(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(13),
	datac => \tempo[0]~0clkctrl_outclk\,
	datad => \Add0~43_combout\,
	combout => tempo(13));

-- Location: LCCOMB_X72_Y42_N20
\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = tempo(11) $ (VCC)
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(tempo(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(11),
	datad => VCC,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X72_Y42_N22
\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (tempo(12) & (\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!tempo(12) & 
-- (!\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!tempo(12) & !\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tempo(12),
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X72_Y42_N24
\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (tempo(13) & (\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!tempo(13) & 
-- (!\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((tempo(13) & !\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tempo(13),
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X72_Y42_N26
\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X72_Y42_N10
\conversor|Mod0|auto_generated|divider|divider|StageOut[18]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[18]~96_combout\ = (tempo(13) & \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(13),
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[18]~96_combout\);

-- Location: LCCOMB_X72_Y42_N28
\conversor|Mod0|auto_generated|divider|divider|StageOut[18]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[18]~97_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[18]~97_combout\);

-- Location: LCCOMB_X72_Y42_N12
\conversor|Mod0|auto_generated|divider|divider|StageOut[17]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[17]~99_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[17]~99_combout\);

-- Location: LCCOMB_X72_Y42_N18
\conversor|Mod0|auto_generated|divider|divider|StageOut[17]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[17]~98_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & tempo(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => tempo(12),
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[17]~98_combout\);

-- Location: LCCOMB_X72_Y42_N30
\conversor|Mod0|auto_generated|divider|divider|StageOut[16]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[16]~100_combout\ = (tempo(11) & \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(11),
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[16]~100_combout\);

-- Location: LCCOMB_X72_Y41_N0
\conversor|Mod0|auto_generated|divider|divider|StageOut[16]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[16]~101_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[16]~101_combout\);

-- Location: LCCOMB_X72_Y42_N16
\conversor|Mod0|auto_generated|divider|divider|StageOut[15]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[15]~102_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & tempo(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => tempo(10),
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[15]~102_combout\);

-- Location: LCCOMB_X72_Y42_N14
\conversor|Mod0|auto_generated|divider|divider|StageOut[15]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[15]~103_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & tempo(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => tempo(10),
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[15]~103_combout\);

-- Location: LCCOMB_X72_Y42_N0
\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\conversor|Mod0|auto_generated|divider|divider|StageOut[15]~102_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[15]~103_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\conversor|Mod0|auto_generated|divider|divider|StageOut[15]~102_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[15]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[15]~102_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[15]~103_combout\,
	datad => VCC,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X72_Y42_N2
\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[16]~100_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[16]~101_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[16]~100_combout\ & 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[16]~101_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[16]~100_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[16]~101_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[16]~100_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[16]~101_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X72_Y42_N4
\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[17]~99_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[17]~98_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\conversor|Mod0|auto_generated|divider|divider|StageOut[17]~99_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[17]~98_combout\)))))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[17]~99_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[17]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[17]~99_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[17]~98_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X72_Y42_N6
\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[18]~96_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[18]~97_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[18]~96_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[18]~97_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X72_Y42_N8
\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y41_N30
\conversor|Mod0|auto_generated|divider|divider|StageOut[23]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[23]~104_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[23]~104_combout\);

-- Location: LCCOMB_X72_Y41_N2
\conversor|Mod0|auto_generated|divider|divider|StageOut[23]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[23]~169_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((tempo(12)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => tempo(12),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[23]~169_combout\);

-- Location: LCCOMB_X72_Y41_N20
\conversor|Mod0|auto_generated|divider|divider|StageOut[22]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[22]~105_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[22]~105_combout\);

-- Location: LCCOMB_X72_Y41_N24
\conversor|Mod0|auto_generated|divider|divider|StageOut[22]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[22]~170_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((tempo(11)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => tempo(11),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[22]~170_combout\);

-- Location: LCCOMB_X72_Y41_N22
\conversor|Mod0|auto_generated|divider|divider|StageOut[21]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[21]~106_combout\ = (tempo(10) & \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(10),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[21]~106_combout\);

-- Location: LCCOMB_X72_Y41_N4
\conversor|Mod0|auto_generated|divider|divider|StageOut[21]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[21]~107_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[21]~107_combout\);

-- Location: LCCOMB_X72_Y41_N6
\conversor|Mod0|auto_generated|divider|divider|StageOut[20]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[20]~109_combout\ = (tempo(9) & !\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(9),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[20]~109_combout\);

-- Location: LCCOMB_X72_Y41_N8
\conversor|Mod0|auto_generated|divider|divider|StageOut[20]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[20]~108_combout\ = (tempo(9) & \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(9),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[20]~108_combout\);

-- Location: LCCOMB_X72_Y41_N10
\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\conversor|Mod0|auto_generated|divider|divider|StageOut[20]~109_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[20]~108_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\conversor|Mod0|auto_generated|divider|divider|StageOut[20]~109_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[20]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[20]~109_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[20]~108_combout\,
	datad => VCC,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X72_Y41_N12
\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[21]~106_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[21]~107_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[21]~106_combout\ & 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[21]~107_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[21]~106_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[21]~107_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[21]~106_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[21]~107_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X72_Y41_N14
\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[22]~105_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[22]~170_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\conversor|Mod0|auto_generated|divider|divider|StageOut[22]~105_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[22]~170_combout\)))))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[22]~105_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[22]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[22]~105_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[22]~170_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X72_Y41_N16
\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[23]~104_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[23]~169_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[23]~104_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[23]~169_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X72_Y41_N18
\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y40_N0
\conversor|Mod0|auto_generated|divider|divider|StageOut[27]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[27]~111_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[27]~111_combout\);

-- Location: LCCOMB_X72_Y41_N26
\conversor|Mod0|auto_generated|divider|divider|StageOut[27]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[27]~171_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (tempo(10))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => tempo(10),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[27]~171_combout\);

-- Location: LCCOMB_X73_Y40_N26
\conversor|Mod0|auto_generated|divider|divider|StageOut[26]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[26]~112_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & tempo(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => tempo(9),
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[26]~112_combout\);

-- Location: LCCOMB_X72_Y40_N6
\conversor|Mod0|auto_generated|divider|divider|StageOut[26]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[26]~113_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[26]~113_combout\);

-- Location: LCCOMB_X73_Y40_N22
\conversor|Mod0|auto_generated|divider|divider|StageOut[25]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[25]~115_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & tempo(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => tempo(8),
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[25]~115_combout\);

-- Location: LCCOMB_X73_Y40_N0
\conversor|Mod0|auto_generated|divider|divider|StageOut[25]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[25]~114_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & tempo(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => tempo(8),
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[25]~114_combout\);

-- Location: LCCOMB_X73_Y40_N10
\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\conversor|Mod0|auto_generated|divider|divider|StageOut[25]~115_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[25]~114_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\conversor|Mod0|auto_generated|divider|divider|StageOut[25]~115_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[25]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[25]~115_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[25]~114_combout\,
	datad => VCC,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X73_Y40_N12
\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[26]~112_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[26]~113_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[26]~112_combout\ & 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[26]~113_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[26]~112_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[26]~113_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[26]~112_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[26]~113_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X73_Y40_N14
\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[27]~111_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[27]~171_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\conversor|Mod0|auto_generated|divider|divider|StageOut[27]~111_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[27]~171_combout\)))))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[27]~111_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[27]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[27]~111_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[27]~171_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X72_Y41_N28
\conversor|Mod0|auto_generated|divider|divider|StageOut[28]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[28]~161_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[22]~170_combout\) # 
-- ((\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[22]~170_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[28]~161_combout\);

-- Location: LCCOMB_X73_Y40_N24
\conversor|Mod0|auto_generated|divider|divider|StageOut[28]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[28]~110_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[28]~110_combout\);

-- Location: LCCOMB_X73_Y40_N16
\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[28]~161_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[28]~110_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[28]~161_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[28]~110_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X73_Y40_N18
\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X73_Y40_N4
\conversor|Mod0|auto_generated|divider|divider|StageOut[33]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[33]~116_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[33]~116_combout\);

-- Location: LCCOMB_X72_Y40_N8
\conversor|Mod0|auto_generated|divider|divider|StageOut[33]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[33]~162_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[27]~171_combout\) # 
-- ((!\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[27]~171_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[33]~162_combout\);

-- Location: LCCOMB_X72_Y40_N12
\conversor|Mod0|auto_generated|divider|divider|StageOut[32]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[32]~172_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((tempo(9)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => tempo(9),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[32]~172_combout\);

-- Location: LCCOMB_X72_Y40_N4
\conversor|Mod0|auto_generated|divider|divider|StageOut[32]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[32]~117_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[32]~117_combout\);

-- Location: LCCOMB_X72_Y40_N26
\conversor|Mod0|auto_generated|divider|divider|StageOut[31]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[31]~118_combout\ = (tempo(8) & \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(8),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[31]~118_combout\);

-- Location: LCCOMB_X72_Y40_N28
\conversor|Mod0|auto_generated|divider|divider|StageOut[31]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[31]~119_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[31]~119_combout\);

-- Location: LCCOMB_X72_Y40_N30
\conversor|Mod0|auto_generated|divider|divider|StageOut[30]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[30]~120_combout\ = (tempo(7) & \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(7),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[30]~120_combout\);

-- Location: LCCOMB_X72_Y40_N24
\conversor|Mod0|auto_generated|divider|divider|StageOut[30]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[30]~121_combout\ = (tempo(7) & !\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(7),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[30]~121_combout\);

-- Location: LCCOMB_X72_Y40_N14
\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\conversor|Mod0|auto_generated|divider|divider|StageOut[30]~120_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[30]~121_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\conversor|Mod0|auto_generated|divider|divider|StageOut[30]~120_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[30]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[30]~120_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[30]~121_combout\,
	datad => VCC,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X72_Y40_N16
\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[31]~118_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[31]~119_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[31]~118_combout\ & 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[31]~119_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[31]~118_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[31]~119_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[31]~118_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[31]~119_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X72_Y40_N18
\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[32]~172_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[32]~117_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\conversor|Mod0|auto_generated|divider|divider|StageOut[32]~172_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[32]~117_combout\)))))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[32]~172_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[32]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[32]~172_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[32]~117_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X72_Y40_N20
\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[33]~116_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[33]~162_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[33]~116_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[33]~162_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X72_Y40_N22
\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y40_N10
\conversor|Mod0|auto_generated|divider|divider|StageOut[37]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[37]~173_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((tempo(8)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => tempo(8),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[37]~173_combout\);

-- Location: LCCOMB_X69_Y44_N14
\conversor|Mod0|auto_generated|divider|divider|StageOut[37]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[37]~123_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[37]~123_combout\);

-- Location: LCCOMB_X69_Y44_N6
\conversor|Mod0|auto_generated|divider|divider|StageOut[36]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[36]~125_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[36]~125_combout\);

-- Location: LCCOMB_X69_Y44_N16
\conversor|Mod0|auto_generated|divider|divider|StageOut[36]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[36]~124_combout\ = (tempo(7) & \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(7),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[36]~124_combout\);

-- Location: LCCOMB_X69_Y44_N8
\conversor|Mod0|auto_generated|divider|divider|StageOut[35]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[35]~126_combout\ = (tempo(6) & \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(6),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[35]~126_combout\);

-- Location: LCCOMB_X69_Y44_N18
\conversor|Mod0|auto_generated|divider|divider|StageOut[35]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[35]~127_combout\ = (tempo(6) & !\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(6),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[35]~127_combout\);

-- Location: LCCOMB_X69_Y44_N22
\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\conversor|Mod0|auto_generated|divider|divider|StageOut[35]~126_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[35]~127_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\conversor|Mod0|auto_generated|divider|divider|StageOut[35]~126_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[35]~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[35]~126_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[35]~127_combout\,
	datad => VCC,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X69_Y44_N24
\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[36]~125_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[36]~124_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[36]~125_combout\ & 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[36]~124_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[36]~125_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[36]~124_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[36]~125_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[36]~124_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X69_Y44_N26
\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[37]~173_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[37]~123_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\conversor|Mod0|auto_generated|divider|divider|StageOut[37]~173_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[37]~123_combout\)))))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[37]~173_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[37]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[37]~173_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[37]~123_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X69_Y44_N12
\conversor|Mod0|auto_generated|divider|divider|StageOut[38]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[38]~122_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[38]~122_combout\);

-- Location: LCCOMB_X72_Y40_N2
\conversor|Mod0|auto_generated|divider|divider|StageOut[38]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[38]~163_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[32]~172_combout\) # 
-- ((\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[32]~172_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[38]~163_combout\);

-- Location: LCCOMB_X69_Y44_N28
\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[38]~122_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[38]~163_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[38]~122_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[38]~163_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y44_N30
\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X69_Y44_N4
\conversor|Mod0|auto_generated|divider|divider|StageOut[43]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[43]~128_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[43]~128_combout\);

-- Location: LCCOMB_X69_Y44_N10
\conversor|Mod0|auto_generated|divider|divider|StageOut[43]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[43]~164_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[37]~173_combout\) # 
-- ((\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|StageOut[37]~173_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[43]~164_combout\);

-- Location: LCCOMB_X69_Y44_N20
\conversor|Mod0|auto_generated|divider|divider|StageOut[42]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[42]~174_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (tempo(7))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => tempo(7),
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[42]~174_combout\);

-- Location: LCCOMB_X68_Y44_N0
\conversor|Mod0|auto_generated|divider|divider|StageOut[42]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[42]~129_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[42]~129_combout\);

-- Location: LCCOMB_X68_Y44_N30
\conversor|Mod0|auto_generated|divider|divider|StageOut[41]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[41]~130_combout\ = (tempo(6) & \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(6),
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[41]~130_combout\);

-- Location: LCCOMB_X68_Y44_N2
\conversor|Mod0|auto_generated|divider|divider|StageOut[41]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[41]~131_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[41]~131_combout\);

-- Location: LCCOMB_X68_Y44_N26
\conversor|Mod0|auto_generated|divider|divider|StageOut[40]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[40]~133_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & tempo(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => tempo(5),
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[40]~133_combout\);

-- Location: LCCOMB_X68_Y44_N20
\conversor|Mod0|auto_generated|divider|divider|StageOut[40]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[40]~132_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & tempo(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => tempo(5),
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[40]~132_combout\);

-- Location: LCCOMB_X68_Y44_N4
\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\conversor|Mod0|auto_generated|divider|divider|StageOut[40]~133_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[40]~132_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\conversor|Mod0|auto_generated|divider|divider|StageOut[40]~133_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[40]~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[40]~133_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[40]~132_combout\,
	datad => VCC,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X68_Y44_N6
\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[41]~130_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[41]~131_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[41]~130_combout\ & 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[41]~131_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[41]~130_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[41]~131_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[41]~130_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[41]~131_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X68_Y44_N8
\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[42]~174_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[42]~129_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\conversor|Mod0|auto_generated|divider|divider|StageOut[42]~174_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[42]~129_combout\)))))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[42]~174_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[42]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[42]~174_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[42]~129_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X68_Y44_N10
\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[43]~128_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[43]~164_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[43]~128_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[43]~164_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y44_N12
\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X69_Y41_N0
\conversor|Mod0|auto_generated|divider|divider|StageOut[47]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[47]~135_combout\ = (!\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[47]~135_combout\);

-- Location: LCCOMB_X68_Y44_N28
\conversor|Mod0|auto_generated|divider|divider|StageOut[47]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[47]~175_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (tempo(6))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => tempo(6),
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[47]~175_combout\);

-- Location: LCCOMB_X69_Y41_N30
\conversor|Mod0|auto_generated|divider|divider|StageOut[46]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[46]~136_combout\ = (tempo(5) & \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(5),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[46]~136_combout\);

-- Location: LCCOMB_X69_Y41_N8
\conversor|Mod0|auto_generated|divider|divider|StageOut[46]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[46]~137_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[46]~137_combout\);

-- Location: LCCOMB_X69_Y41_N28
\conversor|Mod0|auto_generated|divider|divider|StageOut[45]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[45]~138_combout\ = (tempo(4) & \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(4),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[45]~138_combout\);

-- Location: LCCOMB_X69_Y41_N26
\conversor|Mod0|auto_generated|divider|divider|StageOut[45]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[45]~139_combout\ = (tempo(4) & !\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(4),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[45]~139_combout\);

-- Location: LCCOMB_X69_Y41_N14
\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\conversor|Mod0|auto_generated|divider|divider|StageOut[45]~138_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[45]~139_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\conversor|Mod0|auto_generated|divider|divider|StageOut[45]~138_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[45]~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[45]~138_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[45]~139_combout\,
	datad => VCC,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X69_Y41_N16
\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[46]~136_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[46]~137_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[46]~136_combout\ & 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[46]~137_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[46]~136_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[46]~137_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[46]~136_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[46]~137_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X69_Y41_N18
\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[47]~135_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[47]~175_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\conversor|Mod0|auto_generated|divider|divider|StageOut[47]~135_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[47]~175_combout\)))))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[47]~135_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[47]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[47]~135_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[47]~175_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X68_Y44_N14
\conversor|Mod0|auto_generated|divider|divider|StageOut[48]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[48]~165_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[42]~174_combout\) # 
-- ((\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[42]~174_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[48]~165_combout\);

-- Location: LCCOMB_X68_Y44_N24
\conversor|Mod0|auto_generated|divider|divider|StageOut[48]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\);

-- Location: LCCOMB_X69_Y41_N20
\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[48]~165_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[48]~165_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y41_N22
\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X69_Y41_N2
\conversor|Mod0|auto_generated|divider|divider|StageOut[53]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[53]~140_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[53]~140_combout\);

-- Location: LCCOMB_X69_Y41_N6
\conversor|Mod0|auto_generated|divider|divider|StageOut[53]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[53]~166_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[47]~175_combout\) # 
-- ((!\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[47]~175_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[53]~166_combout\);

-- Location: LCCOMB_X69_Y41_N10
\conversor|Mod0|auto_generated|divider|divider|StageOut[52]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[52]~176_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((tempo(5)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => tempo(5),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[52]~176_combout\);

-- Location: LCCOMB_X70_Y41_N28
\conversor|Mod0|auto_generated|divider|divider|StageOut[52]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[52]~141_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[52]~141_combout\);

-- Location: LCCOMB_X70_Y41_N26
\conversor|Mod0|auto_generated|divider|divider|StageOut[51]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[51]~142_combout\ = (tempo(4) & \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(4),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[51]~142_combout\);

-- Location: LCCOMB_X70_Y41_N0
\conversor|Mod0|auto_generated|divider|divider|StageOut[51]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[51]~143_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[51]~143_combout\);

-- Location: LCCOMB_X70_Y41_N22
\conversor|Mod0|auto_generated|divider|divider|StageOut[50]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[50]~144_combout\ = (tempo(3) & \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(3),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[50]~144_combout\);

-- Location: LCCOMB_X70_Y41_N24
\conversor|Mod0|auto_generated|divider|divider|StageOut[50]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[50]~145_combout\ = (tempo(3) & !\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(3),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[50]~145_combout\);

-- Location: LCCOMB_X70_Y41_N10
\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\conversor|Mod0|auto_generated|divider|divider|StageOut[50]~144_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[50]~145_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\conversor|Mod0|auto_generated|divider|divider|StageOut[50]~144_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[50]~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[50]~144_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[50]~145_combout\,
	datad => VCC,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X70_Y41_N12
\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[51]~142_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[51]~143_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[51]~142_combout\ & 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[51]~143_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[51]~142_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[51]~143_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[51]~142_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[51]~143_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X70_Y41_N14
\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[52]~176_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[52]~141_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\conversor|Mod0|auto_generated|divider|divider|StageOut[52]~176_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[52]~141_combout\)))))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[52]~176_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[52]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[52]~176_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[52]~141_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X70_Y41_N16
\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[53]~140_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[53]~166_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[53]~140_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[53]~166_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y41_N18
\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X70_Y45_N24
\conversor|Mod0|auto_generated|divider|divider|StageOut[55]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[55]~150_combout\ = (tempo(2) & \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(2),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[55]~150_combout\);

-- Location: LCCOMB_X70_Y45_N8
\conversor|Mod0|auto_generated|divider|divider|StageOut[55]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[55]~151_combout\ = (tempo(2) & !\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(2),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[55]~151_combout\);

-- Location: LCCOMB_X70_Y45_N10
\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\conversor|Mod0|auto_generated|divider|divider|StageOut[55]~150_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[55]~151_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\conversor|Mod0|auto_generated|divider|divider|StageOut[55]~150_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[55]~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[55]~150_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[55]~151_combout\,
	datad => VCC,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X70_Y41_N4
\conversor|Mod0|auto_generated|divider|divider|StageOut[58]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[58]~167_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[52]~176_combout\) # 
-- ((!\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[52]~176_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[58]~167_combout\);

-- Location: LCCOMB_X70_Y45_N4
\conversor|Mod0|auto_generated|divider|divider|StageOut[58]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[58]~146_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[58]~146_combout\);

-- Location: LCCOMB_X70_Y41_N30
\conversor|Mod0|auto_generated|divider|divider|StageOut[57]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[57]~177_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((tempo(4)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => tempo(4),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[57]~177_combout\);

-- Location: LCCOMB_X70_Y45_N2
\conversor|Mod0|auto_generated|divider|divider|StageOut[57]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[57]~147_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[57]~147_combout\);

-- Location: LCCOMB_X70_Y45_N26
\conversor|Mod0|auto_generated|divider|divider|StageOut[56]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[56]~149_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[56]~149_combout\);

-- Location: LCCOMB_X70_Y45_N0
\conversor|Mod0|auto_generated|divider|divider|StageOut[56]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[56]~148_combout\ = (tempo(3) & \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(3),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[56]~148_combout\);

-- Location: LCCOMB_X70_Y45_N12
\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[56]~149_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[56]~148_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[56]~149_combout\ & 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[56]~148_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[56]~149_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[56]~148_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[56]~149_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[56]~148_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X70_Y45_N14
\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[57]~177_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[57]~147_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\conversor|Mod0|auto_generated|divider|divider|StageOut[57]~177_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[57]~147_combout\)))))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[57]~177_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[57]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[57]~177_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[57]~147_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X70_Y45_N16
\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[58]~167_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[58]~146_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[58]~167_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[58]~146_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y45_N18
\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X70_Y45_N20
\conversor|Mod0|auto_generated|divider|divider|StageOut[61]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[61]~157_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[61]~157_combout\);

-- Location: LCCOMB_X69_Y45_N2
\conversor|Mod0|auto_generated|divider|divider|StageOut[61]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[61]~156_combout\ = (tempo(2) & \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(2),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[61]~156_combout\);

-- Location: LCCOMB_X70_Y45_N6
\conversor|Mod0|auto_generated|divider|divider|StageOut[63]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[63]~168_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[57]~177_combout\) # 
-- ((!\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[57]~177_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[63]~168_combout\);

-- Location: LCCOMB_X70_Y45_N22
\conversor|Mod0|auto_generated|divider|divider|StageOut[63]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[63]~154_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[63]~154_combout\);

-- Location: LCCOMB_X69_Y45_N0
\conversor|Mod0|auto_generated|divider|divider|StageOut[62]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[62]~155_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[62]~155_combout\);

-- Location: LCCOMB_X70_Y45_N28
\conversor|Mod0|auto_generated|divider|divider|StageOut[62]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[62]~178_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (tempo(3))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(3),
	datab => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[62]~178_combout\);

-- Location: LCCOMB_X69_Y45_N12
\conversor|Mod0|auto_generated|divider|divider|StageOut[60]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[60]~152_combout\ = (tempo(1) & \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(1),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[60]~152_combout\);

-- Location: LCCOMB_X69_Y45_N14
\conversor|Mod0|auto_generated|divider|divider|StageOut[60]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[60]~153_combout\ = (tempo(1) & !\conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(1),
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[60]~153_combout\);

-- Location: LCCOMB_X69_Y45_N18
\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\conversor|Mod0|auto_generated|divider|divider|StageOut[60]~152_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[60]~153_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\conversor|Mod0|auto_generated|divider|divider|StageOut[60]~152_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[60]~153_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[60]~152_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[60]~153_combout\,
	datad => VCC,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X69_Y45_N20
\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[61]~157_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[61]~156_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[61]~157_combout\ & 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[61]~156_combout\)))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[61]~157_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[61]~156_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[61]~157_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[61]~156_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X69_Y45_N22
\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\conversor|Mod0|auto_generated|divider|divider|StageOut[62]~155_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[62]~178_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\conversor|Mod0|auto_generated|divider|divider|StageOut[62]~155_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[62]~178_combout\)))))
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[62]~155_combout\) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[62]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[62]~155_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[62]~178_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X69_Y45_N24
\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\conversor|Mod0|auto_generated|divider|divider|StageOut[63]~168_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[63]~154_combout\ & 
-- !\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[63]~168_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[63]~154_combout\,
	datad => VCC,
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y45_N26
\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X69_Y45_N10
\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[61]~157_combout\) # 
-- ((\conversor|Mod0|auto_generated|divider|divider|StageOut[61]~156_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (((\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[61]~157_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[61]~156_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\);

-- Location: LCCOMB_X69_Y45_N28
\conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[62]~155_combout\) # 
-- ((\conversor|Mod0|auto_generated|divider|divider|StageOut[62]~178_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (((\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \conversor|Mod0|auto_generated|divider|divider|StageOut[62]~155_combout\,
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|StageOut[62]~178_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\);

-- Location: LCCOMB_X69_Y45_N4
\conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\ = (\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & (tempo(1))) # 
-- (!\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(1),
	datac => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\);

-- Location: LCCOMB_X75_Y57_N16
\dhex0|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex0|Mux6~0_combout\ = (\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\ & (tempo(0) $ 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ & (tempo(0) & (\conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\ $ 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\,
	datab => tempo(0),
	datac => \conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\,
	combout => \dhex0|Mux6~0_combout\);

-- Location: LCCOMB_X75_Y57_N6
\dhex0|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex0|Mux5~0_combout\ = (\conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\ & ((tempo(0) & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\))) # (!tempo(0) & 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\ & (\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ & (tempo(0) $ 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\,
	datab => tempo(0),
	datac => \conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\,
	combout => \dhex0|Mux5~0_combout\);

-- Location: LCCOMB_X75_Y57_N4
\dhex0|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex0|Mux4~0_combout\ = (\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ & (\conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\) # 
-- (!tempo(0))))) # (!\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ & (!tempo(0) & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\ & 
-- \conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\,
	datab => tempo(0),
	datac => \conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\,
	combout => \dhex0|Mux4~0_combout\);

-- Location: LCCOMB_X75_Y57_N26
\dhex0|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex0|Mux3~0_combout\ = (\conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ & (tempo(0))) # 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ & (!tempo(0) & \conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\ & 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\ & (\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ $ (tempo(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\,
	datab => tempo(0),
	datac => \conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\,
	combout => \dhex0|Mux3~0_combout\);

-- Location: LCCOMB_X75_Y57_N8
\dhex0|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex0|Mux2~0_combout\ = (\conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\ & (((tempo(0) & !\conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\)))) # 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\ & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ & ((!\conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\))) # 
-- (!\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ & (tempo(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\,
	datab => tempo(0),
	datac => \conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\,
	combout => \dhex0|Mux2~0_combout\);

-- Location: LCCOMB_X75_Y57_N22
\dhex0|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex0|Mux1~0_combout\ = (\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ & (tempo(0) & (\conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\ $ 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\)))) # (!\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ & (!\conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\ & ((tempo(0)) # 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\,
	datab => tempo(0),
	datac => \conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\,
	combout => \dhex0|Mux1~0_combout\);

-- Location: LCCOMB_X75_Y57_N12
\dhex0|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex0|Mux0~0_combout\ = (tempo(0) & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ $ 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\)))) # (!tempo(0) & ((\conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\) # (\conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\ $ 
-- (\conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod0|auto_generated|divider|divider|StageOut[67]~159_combout\,
	datab => tempo(0),
	datac => \conversor|Mod0|auto_generated|divider|divider|StageOut[68]~160_combout\,
	datad => \conversor|Mod0|auto_generated|divider|divider|StageOut[66]~158_combout\,
	combout => \dhex0|Mux0~0_combout\);

-- Location: LCCOMB_X73_Y44_N24
\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = tempo(11) $ (VCC)
-- \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(tempo(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(11),
	datad => VCC,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X73_Y44_N26
\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (tempo(12) & (\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!tempo(12) & 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!tempo(12) & !\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tempo(12),
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X73_Y44_N28
\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (tempo(13) & (\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!tempo(13) & 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((tempo(13) & !\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tempo(13),
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X73_Y44_N30
\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X74_Y44_N30
\conversor|Div0|auto_generated|divider|divider|StageOut[45]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[45]~193_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[45]~193_combout\);

-- Location: LCCOMB_X74_Y44_N24
\conversor|Div0|auto_generated|divider|divider|StageOut[45]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[45]~192_combout\ = (tempo(13) & \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(13),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[45]~192_combout\);

-- Location: LCCOMB_X73_Y44_N6
\conversor|Div0|auto_generated|divider|divider|StageOut[44]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[44]~195_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[44]~195_combout\);

-- Location: LCCOMB_X73_Y44_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[44]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[44]~194_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & tempo(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => tempo(12),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[44]~194_combout\);

-- Location: LCCOMB_X73_Y44_N22
\conversor|Div0|auto_generated|divider|divider|StageOut[43]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[43]~197_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[43]~197_combout\);

-- Location: LCCOMB_X73_Y44_N8
\conversor|Div0|auto_generated|divider|divider|StageOut[43]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[43]~196_combout\ = (tempo(11) & \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(11),
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[43]~196_combout\);

-- Location: LCCOMB_X73_Y44_N10
\conversor|Div0|auto_generated|divider|divider|StageOut[42]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[42]~199_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & tempo(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => tempo(10),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[42]~199_combout\);

-- Location: LCCOMB_X73_Y44_N4
\conversor|Div0|auto_generated|divider|divider|StageOut[42]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[42]~198_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & tempo(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => tempo(10),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[42]~198_combout\);

-- Location: LCCOMB_X73_Y44_N12
\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\conversor|Div0|auto_generated|divider|divider|StageOut[42]~199_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[42]~198_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[42]~199_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[42]~198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[42]~199_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[42]~198_combout\,
	datad => VCC,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X73_Y44_N14
\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[43]~197_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[43]~196_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[43]~197_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[43]~196_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[43]~197_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[43]~196_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[43]~197_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[43]~196_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X73_Y44_N16
\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[44]~195_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[44]~194_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[44]~195_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[44]~194_combout\)))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[44]~195_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[44]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[44]~195_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[44]~194_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X73_Y44_N18
\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[45]~193_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[45]~192_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[45]~193_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[45]~192_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[45]~193_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[45]~192_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[45]~193_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[45]~192_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X73_Y44_N20
\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y44_N12
\conversor|Div0|auto_generated|divider|divider|StageOut[60]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[60]~351_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((tempo(13)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => tempo(13),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[60]~351_combout\);

-- Location: LCCOMB_X74_Y44_N20
\conversor|Div0|auto_generated|divider|divider|StageOut[60]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[60]~200_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[60]~200_combout\);

-- Location: LCCOMB_X73_Y44_N2
\conversor|Div0|auto_generated|divider|divider|StageOut[59]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[59]~352_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((tempo(12)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => tempo(12),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[59]~352_combout\);

-- Location: LCCOMB_X74_Y44_N14
\conversor|Div0|auto_generated|divider|divider|StageOut[59]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[59]~201_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[59]~201_combout\);

-- Location: LCCOMB_X74_Y44_N22
\conversor|Div0|auto_generated|divider|divider|StageOut[58]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[58]~353_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((tempo(11)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => tempo(11),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[58]~353_combout\);

-- Location: LCCOMB_X74_Y44_N16
\conversor|Div0|auto_generated|divider|divider|StageOut[58]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[58]~202_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[58]~202_combout\);

-- Location: LCCOMB_X74_Y42_N24
\conversor|Div0|auto_generated|divider|divider|StageOut[57]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[57]~203_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & tempo(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => tempo(10),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[57]~203_combout\);

-- Location: LCCOMB_X74_Y42_N14
\conversor|Div0|auto_generated|divider|divider|StageOut[57]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[57]~204_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[57]~204_combout\);

-- Location: LCCOMB_X74_Y42_N30
\conversor|Div0|auto_generated|divider|divider|StageOut[56]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[56]~206_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & tempo(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => tempo(9),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[56]~206_combout\);

-- Location: LCCOMB_X74_Y42_N8
\conversor|Div0|auto_generated|divider|divider|StageOut[56]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[56]~205_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & tempo(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => tempo(9),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[56]~205_combout\);

-- Location: LCCOMB_X74_Y44_N0
\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\conversor|Div0|auto_generated|divider|divider|StageOut[56]~206_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[56]~205_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[56]~206_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[56]~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[56]~206_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[56]~205_combout\,
	datad => VCC,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X74_Y44_N2
\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[57]~203_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[57]~204_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[57]~203_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[57]~204_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[57]~203_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[57]~204_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[57]~203_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[57]~204_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X74_Y44_N4
\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[58]~353_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[58]~202_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[58]~353_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[58]~202_combout\)))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[58]~353_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[58]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[58]~353_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[58]~202_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X74_Y44_N6
\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[59]~352_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[59]~201_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[59]~352_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[59]~201_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[59]~352_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[59]~201_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[59]~352_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[59]~201_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X74_Y44_N8
\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[60]~351_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[60]~200_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[60]~351_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[60]~200_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[60]~351_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[60]~200_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[60]~351_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[60]~200_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X74_Y44_N10
\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X73_Y42_N14
\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ $ (GND)
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY(!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => VCC,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X73_Y42_N16
\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & VCC))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X73_Y42_N18
\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & VCC)) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ $ (GND)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X73_Y42_N20
\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY(!\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X73_Y42_N22
\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y40_N30
\conversor|Mod1|auto_generated|divider|divider|StageOut[32]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[32]~86_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[32]~86_combout\);

-- Location: LCCOMB_X74_Y40_N24
\conversor|Mod1|auto_generated|divider|divider|StageOut[32]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[32]~87_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[32]~87_combout\);

-- Location: LCCOMB_X74_Y40_N22
\conversor|Mod1|auto_generated|divider|divider|StageOut[31]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[31]~88_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[31]~88_combout\);

-- Location: LCCOMB_X74_Y40_N28
\conversor|Mod1|auto_generated|divider|divider|StageOut[31]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[31]~89_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[31]~89_combout\);

-- Location: LCCOMB_X74_Y44_N26
\conversor|Div0|auto_generated|divider|divider|StageOut[75]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[75]~299_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[60]~351_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|StageOut[60]~351_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[75]~299_combout\);

-- Location: LCCOMB_X75_Y42_N8
\conversor|Div0|auto_generated|divider|divider|StageOut[75]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[75]~207_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[75]~207_combout\);

-- Location: LCCOMB_X75_Y42_N14
\conversor|Div0|auto_generated|divider|divider|StageOut[74]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[74]~208_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[74]~208_combout\);

-- Location: LCCOMB_X74_Y44_N28
\conversor|Div0|auto_generated|divider|divider|StageOut[74]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[74]~300_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[59]~352_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|StageOut[59]~352_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[74]~300_combout\);

-- Location: LCCOMB_X74_Y42_N12
\conversor|Div0|auto_generated|divider|divider|StageOut[73]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[73]~209_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[73]~209_combout\);

-- Location: LCCOMB_X74_Y44_N18
\conversor|Div0|auto_generated|divider|divider|StageOut[73]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[73]~301_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[58]~353_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|StageOut[58]~353_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[73]~301_combout\);

-- Location: LCCOMB_X74_Y42_N10
\conversor|Div0|auto_generated|divider|divider|StageOut[72]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[72]~210_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[72]~210_combout\);

-- Location: LCCOMB_X74_Y42_N6
\conversor|Div0|auto_generated|divider|divider|StageOut[72]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[72]~354_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (tempo(10))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(10),
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[72]~354_combout\);

-- Location: LCCOMB_X74_Y42_N2
\conversor|Div0|auto_generated|divider|divider|StageOut[71]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[71]~212_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[71]~212_combout\);

-- Location: LCCOMB_X74_Y42_N4
\conversor|Div0|auto_generated|divider|divider|StageOut[71]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[71]~211_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & tempo(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => tempo(9),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[71]~211_combout\);

-- Location: LCCOMB_X74_Y42_N16
\conversor|Div0|auto_generated|divider|divider|StageOut[70]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[70]~213_combout\ = (tempo(8) & \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(8),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[70]~213_combout\);

-- Location: LCCOMB_X74_Y42_N22
\conversor|Div0|auto_generated|divider|divider|StageOut[70]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[70]~214_combout\ = (tempo(8) & !\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(8),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[70]~214_combout\);

-- Location: LCCOMB_X75_Y42_N18
\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\conversor|Div0|auto_generated|divider|divider|StageOut[70]~213_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[70]~214_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[70]~213_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[70]~214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[70]~213_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[70]~214_combout\,
	datad => VCC,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X75_Y42_N20
\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[71]~212_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[71]~211_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[71]~212_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[71]~211_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[71]~212_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[71]~211_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[71]~212_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[71]~211_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X75_Y42_N22
\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[72]~210_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[72]~354_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[72]~210_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[72]~354_combout\)))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[72]~210_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[72]~354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[72]~210_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[72]~354_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X75_Y42_N24
\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[73]~209_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[73]~301_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[73]~209_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[73]~301_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[73]~209_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[73]~301_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[73]~209_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[73]~301_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X75_Y42_N26
\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[74]~208_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[74]~300_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[74]~208_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[74]~300_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[74]~208_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[74]~300_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[74]~208_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[74]~300_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X75_Y42_N28
\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[75]~299_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[75]~207_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[75]~299_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[75]~207_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[75]~299_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[75]~207_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[75]~299_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[75]~207_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X75_Y42_N30
\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X74_Y40_N26
\conversor|Mod1|auto_generated|divider|divider|StageOut[30]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[30]~90_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[30]~90_combout\);

-- Location: LCCOMB_X74_Y40_N0
\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X74_Y40_N20
\conversor|Mod1|auto_generated|divider|divider|StageOut[30]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[30]~91_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[30]~91_combout\);

-- Location: LCCOMB_X74_Y40_N4
\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\conversor|Mod1|auto_generated|divider|divider|StageOut[30]~90_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[30]~91_combout\)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\conversor|Mod1|auto_generated|divider|divider|StageOut[30]~90_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[30]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[30]~90_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[30]~91_combout\,
	datad => VCC,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X74_Y40_N6
\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\conversor|Mod1|auto_generated|divider|divider|StageOut[31]~88_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[31]~89_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[31]~88_combout\ & 
-- (!\conversor|Mod1|auto_generated|divider|divider|StageOut[31]~89_combout\)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|StageOut[31]~88_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[31]~89_combout\ & 
-- !\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[31]~88_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[31]~89_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X74_Y40_N8
\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\conversor|Mod1|auto_generated|divider|divider|StageOut[32]~86_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[32]~87_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\conversor|Mod1|auto_generated|divider|divider|StageOut[32]~86_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[32]~87_combout\)))))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[32]~86_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[32]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[32]~86_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[32]~87_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X73_Y42_N28
\conversor|Mod1|auto_generated|divider|divider|StageOut[33]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[33]~85_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[33]~85_combout\);

-- Location: LCCOMB_X74_Y40_N14
\conversor|Mod1|auto_generated|divider|divider|StageOut[33]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[33]~84_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[33]~84_combout\);

-- Location: LCCOMB_X74_Y40_N10
\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|StageOut[33]~85_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[33]~84_combout\ & 
-- !\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[33]~85_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[33]~84_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y40_N12
\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y40_N30
\conversor|Mod1|auto_generated|divider|divider|StageOut[38]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[38]~92_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[38]~92_combout\);

-- Location: LCCOMB_X74_Y40_N18
\conversor|Mod1|auto_generated|divider|divider|StageOut[38]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[38]~136_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[38]~136_combout\);

-- Location: LCCOMB_X74_Y40_N16
\conversor|Mod1|auto_generated|divider|divider|StageOut[37]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[37]~137_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[37]~137_combout\);

-- Location: LCCOMB_X75_Y40_N24
\conversor|Mod1|auto_generated|divider|divider|StageOut[37]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[37]~93_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[37]~93_combout\);

-- Location: LCCOMB_X74_Y40_N2
\conversor|Mod1|auto_generated|divider|divider|StageOut[36]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[36]~138_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[36]~138_combout\);

-- Location: LCCOMB_X75_Y40_N2
\conversor|Mod1|auto_generated|divider|divider|StageOut[36]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[36]~94_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[36]~94_combout\);

-- Location: LCCOMB_X75_Y44_N24
\conversor|Div0|auto_generated|divider|divider|StageOut[90]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[90]~215_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[90]~215_combout\);

-- Location: LCCOMB_X75_Y44_N16
\conversor|Div0|auto_generated|divider|divider|StageOut[90]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[90]~302_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[75]~299_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[75]~299_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[90]~302_combout\);

-- Location: LCCOMB_X75_Y42_N6
\conversor|Div0|auto_generated|divider|divider|StageOut[89]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[89]~303_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[74]~300_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[74]~300_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[89]~303_combout\);

-- Location: LCCOMB_X75_Y44_N18
\conversor|Div0|auto_generated|divider|divider|StageOut[89]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[89]~216_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[89]~216_combout\);

-- Location: LCCOMB_X74_Y42_N18
\conversor|Div0|auto_generated|divider|divider|StageOut[88]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[88]~304_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[73]~301_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|StageOut[73]~301_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[88]~304_combout\);

-- Location: LCCOMB_X75_Y42_N16
\conversor|Div0|auto_generated|divider|divider|StageOut[88]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[88]~217_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[88]~217_combout\);

-- Location: LCCOMB_X74_Y42_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[87]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[87]~305_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[72]~354_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|StageOut[72]~354_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[87]~305_combout\);

-- Location: LCCOMB_X75_Y42_N10
\conversor|Div0|auto_generated|divider|divider|StageOut[87]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[87]~218_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[87]~218_combout\);

-- Location: LCCOMB_X74_Y42_N20
\conversor|Div0|auto_generated|divider|divider|StageOut[86]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[86]~355_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((tempo(9)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => tempo(9),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[86]~355_combout\);

-- Location: LCCOMB_X75_Y44_N28
\conversor|Div0|auto_generated|divider|divider|StageOut[86]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[86]~219_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[86]~219_combout\);

-- Location: LCCOMB_X74_Y42_N28
\conversor|Div0|auto_generated|divider|divider|StageOut[85]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[85]~220_combout\ = (tempo(8) & \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(8),
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[85]~220_combout\);

-- Location: LCCOMB_X76_Y44_N16
\conversor|Div0|auto_generated|divider|divider|StageOut[85]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[85]~221_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[85]~221_combout\);

-- Location: LCCOMB_X75_Y44_N22
\conversor|Div0|auto_generated|divider|divider|StageOut[84]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[84]~223_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & tempo(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => tempo(7),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[84]~223_combout\);

-- Location: LCCOMB_X76_Y44_N18
\conversor|Div0|auto_generated|divider|divider|StageOut[84]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[84]~222_combout\ = (tempo(7) & \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(7),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[84]~222_combout\);

-- Location: LCCOMB_X75_Y44_N0
\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\conversor|Div0|auto_generated|divider|divider|StageOut[84]~223_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[84]~222_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[84]~223_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[84]~222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[84]~223_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[84]~222_combout\,
	datad => VCC,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X75_Y44_N2
\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[85]~220_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[85]~221_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[85]~220_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[85]~221_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[85]~220_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[85]~221_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[85]~220_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[85]~221_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X75_Y44_N4
\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[86]~355_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[86]~219_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[86]~355_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[86]~219_combout\)))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[86]~355_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[86]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[86]~355_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[86]~219_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X75_Y44_N6
\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[87]~305_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[87]~218_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[87]~305_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[87]~218_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[87]~305_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[87]~218_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[87]~305_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[87]~218_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X75_Y44_N8
\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[88]~304_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[88]~217_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[88]~304_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[88]~217_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[88]~304_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[88]~217_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[88]~304_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[88]~217_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X75_Y44_N10
\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[89]~303_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[89]~216_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[89]~303_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[89]~216_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[89]~303_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[89]~216_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[89]~303_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[89]~216_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X75_Y44_N12
\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[90]~215_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[90]~302_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[90]~215_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[90]~302_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[90]~215_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[90]~302_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[90]~215_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[90]~302_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X75_Y44_N14
\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X75_Y40_N8
\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X75_Y40_N22
\conversor|Mod1|auto_generated|divider|divider|StageOut[35]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[35]~96_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[35]~96_combout\);

-- Location: LCCOMB_X75_Y40_N4
\conversor|Mod1|auto_generated|divider|divider|StageOut[35]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[35]~95_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[35]~95_combout\);

-- Location: LCCOMB_X75_Y40_N12
\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\conversor|Mod1|auto_generated|divider|divider|StageOut[35]~96_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[35]~95_combout\)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\conversor|Mod1|auto_generated|divider|divider|StageOut[35]~96_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[35]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[35]~96_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[35]~95_combout\,
	datad => VCC,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X75_Y40_N14
\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\conversor|Mod1|auto_generated|divider|divider|StageOut[36]~138_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[36]~94_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[36]~138_combout\ & 
-- (!\conversor|Mod1|auto_generated|divider|divider|StageOut[36]~94_combout\)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|StageOut[36]~138_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[36]~94_combout\ & 
-- !\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[36]~138_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[36]~94_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X75_Y40_N16
\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\conversor|Mod1|auto_generated|divider|divider|StageOut[37]~137_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[37]~93_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\conversor|Mod1|auto_generated|divider|divider|StageOut[37]~137_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[37]~93_combout\)))))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[37]~137_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[37]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[37]~137_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[37]~93_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X75_Y40_N18
\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|StageOut[38]~92_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[38]~136_combout\ & 
-- !\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[38]~92_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[38]~136_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y40_N20
\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y41_N6
\conversor|Mod1|auto_generated|divider|divider|StageOut[43]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\);

-- Location: LCCOMB_X75_Y40_N26
\conversor|Mod1|auto_generated|divider|divider|StageOut[43]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[43]~126_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[37]~137_combout\) # 
-- ((\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[37]~137_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[43]~126_combout\);

-- Location: LCCOMB_X75_Y41_N12
\conversor|Mod1|auto_generated|divider|divider|StageOut[42]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\);

-- Location: LCCOMB_X75_Y40_N0
\conversor|Mod1|auto_generated|divider|divider|StageOut[42]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[42]~127_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[36]~138_combout\) # 
-- ((\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[36]~138_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[42]~127_combout\);

-- Location: LCCOMB_X75_Y40_N10
\conversor|Mod1|auto_generated|divider|divider|StageOut[41]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[41]~139_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (\conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[41]~139_combout\);

-- Location: LCCOMB_X75_Y41_N2
\conversor|Mod1|auto_generated|divider|divider|StageOut[41]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\);

-- Location: LCCOMB_X75_Y44_N26
\conversor|Div0|auto_generated|divider|divider|StageOut[105]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[105]~306_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[90]~302_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|StageOut[90]~302_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[105]~306_combout\);

-- Location: LCCOMB_X77_Y44_N4
\conversor|Div0|auto_generated|divider|divider|StageOut[105]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\);

-- Location: LCCOMB_X77_Y44_N6
\conversor|Div0|auto_generated|divider|divider|StageOut[104]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[104]~225_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[104]~225_combout\);

-- Location: LCCOMB_X75_Y44_N20
\conversor|Div0|auto_generated|divider|divider|StageOut[104]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[104]~307_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[89]~303_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[89]~303_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[104]~307_combout\);

-- Location: LCCOMB_X75_Y42_N12
\conversor|Div0|auto_generated|divider|divider|StageOut[103]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[103]~308_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[88]~304_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[88]~304_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[103]~308_combout\);

-- Location: LCCOMB_X76_Y44_N4
\conversor|Div0|auto_generated|divider|divider|StageOut[103]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[103]~226_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[103]~226_combout\);

-- Location: LCCOMB_X75_Y42_N4
\conversor|Div0|auto_generated|divider|divider|StageOut[102]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[102]~227_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[102]~227_combout\);

-- Location: LCCOMB_X75_Y42_N2
\conversor|Div0|auto_generated|divider|divider|StageOut[102]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[102]~309_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[87]~305_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|StageOut[87]~305_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[102]~309_combout\);

-- Location: LCCOMB_X75_Y44_N30
\conversor|Div0|auto_generated|divider|divider|StageOut[101]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[101]~310_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[86]~355_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[86]~355_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[101]~310_combout\);

-- Location: LCCOMB_X76_Y44_N22
\conversor|Div0|auto_generated|divider|divider|StageOut[101]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[101]~228_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[101]~228_combout\);

-- Location: LCCOMB_X76_Y44_N12
\conversor|Div0|auto_generated|divider|divider|StageOut[100]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[100]~229_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[100]~229_combout\);

-- Location: LCCOMB_X76_Y44_N30
\conversor|Div0|auto_generated|divider|divider|StageOut[100]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[100]~356_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((tempo(8)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => tempo(8),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[100]~356_combout\);

-- Location: LCCOMB_X76_Y44_N2
\conversor|Div0|auto_generated|divider|divider|StageOut[99]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[99]~230_combout\ = (tempo(7) & \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(7),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[99]~230_combout\);

-- Location: LCCOMB_X76_Y44_N24
\conversor|Div0|auto_generated|divider|divider|StageOut[99]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[99]~231_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[99]~231_combout\);

-- Location: LCCOMB_X76_Y44_N14
\conversor|Div0|auto_generated|divider|divider|StageOut[98]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[98]~233_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & tempo(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => tempo(6),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[98]~233_combout\);

-- Location: LCCOMB_X77_Y44_N8
\conversor|Div0|auto_generated|divider|divider|StageOut[98]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[98]~232_combout\ = (tempo(6) & \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(6),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[98]~232_combout\);

-- Location: LCCOMB_X77_Y44_N12
\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\conversor|Div0|auto_generated|divider|divider|StageOut[98]~233_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[98]~232_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[98]~233_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[98]~232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[98]~233_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[98]~232_combout\,
	datad => VCC,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X77_Y44_N14
\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[99]~230_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[99]~231_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[99]~230_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[99]~231_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[99]~230_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[99]~231_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[99]~230_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[99]~231_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X77_Y44_N16
\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[100]~229_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[100]~356_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[100]~229_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[100]~356_combout\)))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[100]~229_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[100]~356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[100]~229_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[100]~356_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X77_Y44_N18
\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[101]~310_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[101]~228_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[101]~310_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[101]~228_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[101]~310_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[101]~228_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[101]~310_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[101]~228_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X77_Y44_N20
\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[102]~227_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[102]~309_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[102]~227_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[102]~309_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[102]~227_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[102]~309_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[102]~227_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[102]~309_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X77_Y44_N22
\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[103]~308_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[103]~226_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[103]~308_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[103]~226_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[103]~308_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[103]~226_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[103]~308_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[103]~226_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X77_Y44_N24
\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[104]~225_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[104]~307_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[104]~225_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[104]~307_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[104]~225_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[104]~307_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[104]~225_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[104]~307_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X77_Y44_N26
\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[105]~306_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[105]~306_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[105]~306_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[105]~306_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[105]~224_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X77_Y44_N28
\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X75_Y41_N20
\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X75_Y41_N10
\conversor|Mod1|auto_generated|divider|divider|StageOut[40]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[40]~101_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[40]~101_combout\);

-- Location: LCCOMB_X75_Y41_N4
\conversor|Mod1|auto_generated|divider|divider|StageOut[40]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\);

-- Location: LCCOMB_X75_Y41_N22
\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\conversor|Mod1|auto_generated|divider|divider|StageOut[40]~101_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\conversor|Mod1|auto_generated|divider|divider|StageOut[40]~101_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[40]~101_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\,
	datad => VCC,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X75_Y41_N24
\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\conversor|Mod1|auto_generated|divider|divider|StageOut[41]~139_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[41]~139_combout\ & 
-- (!\conversor|Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|StageOut[41]~139_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\ & 
-- !\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[41]~139_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X75_Y41_N26
\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\conversor|Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[42]~127_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\conversor|Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[42]~127_combout\)))))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[42]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[42]~127_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X75_Y41_N28
\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[43]~126_combout\ & 
-- !\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[43]~126_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y41_N30
\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y41_N18
\conversor|Mod1|auto_generated|divider|divider|StageOut[48]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[48]~128_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[42]~127_combout\) # 
-- ((!\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|StageOut[42]~127_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[48]~128_combout\);

-- Location: LCCOMB_X75_Y41_N0
\conversor|Mod1|auto_generated|divider|divider|StageOut[48]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[48]~102_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[48]~102_combout\);

-- Location: LCCOMB_X75_Y41_N16
\conversor|Mod1|auto_generated|divider|divider|StageOut[47]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[47]~129_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[41]~139_combout\) # 
-- ((\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|StageOut[41]~139_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[47]~129_combout\);

-- Location: LCCOMB_X79_Y41_N14
\conversor|Mod1|auto_generated|divider|divider|StageOut[47]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[47]~103_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[47]~103_combout\);

-- Location: LCCOMB_X79_Y41_N12
\conversor|Mod1|auto_generated|divider|divider|StageOut[46]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[46]~104_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[46]~104_combout\);

-- Location: LCCOMB_X75_Y41_N14
\conversor|Mod1|auto_generated|divider|divider|StageOut[46]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[46]~140_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((\conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[46]~140_combout\);

-- Location: LCCOMB_X77_Y44_N10
\conversor|Div0|auto_generated|divider|divider|StageOut[120]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[120]~311_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[105]~306_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|StageOut[105]~306_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[120]~311_combout\);

-- Location: LCCOMB_X77_Y43_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[120]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\);

-- Location: LCCOMB_X77_Y44_N2
\conversor|Div0|auto_generated|divider|divider|StageOut[119]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[119]~312_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[104]~307_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[104]~307_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[119]~312_combout\);

-- Location: LCCOMB_X77_Y43_N2
\conversor|Div0|auto_generated|divider|divider|StageOut[119]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[119]~235_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[119]~235_combout\);

-- Location: LCCOMB_X76_Y43_N8
\conversor|Div0|auto_generated|divider|divider|StageOut[118]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[118]~236_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[118]~236_combout\);

-- Location: LCCOMB_X76_Y43_N4
\conversor|Div0|auto_generated|divider|divider|StageOut[118]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[118]~313_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[103]~308_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[103]~308_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[118]~313_combout\);

-- Location: LCCOMB_X75_Y42_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[117]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[117]~314_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[102]~309_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[102]~309_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[117]~314_combout\);

-- Location: LCCOMB_X77_Y43_N28
\conversor|Div0|auto_generated|divider|divider|StageOut[117]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[117]~237_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[117]~237_combout\);

-- Location: LCCOMB_X76_Y44_N6
\conversor|Div0|auto_generated|divider|divider|StageOut[116]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[116]~315_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[101]~310_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[101]~310_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[116]~315_combout\);

-- Location: LCCOMB_X76_Y43_N30
\conversor|Div0|auto_generated|divider|divider|StageOut[116]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[116]~238_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[116]~238_combout\);

-- Location: LCCOMB_X77_Y44_N30
\conversor|Div0|auto_generated|divider|divider|StageOut[115]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[115]~239_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[115]~239_combout\);

-- Location: LCCOMB_X76_Y44_N20
\conversor|Div0|auto_generated|divider|divider|StageOut[115]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[115]~316_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[100]~356_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|StageOut[100]~356_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[115]~316_combout\);

-- Location: LCCOMB_X77_Y44_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[114]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[114]~240_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[114]~240_combout\);

-- Location: LCCOMB_X76_Y44_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[114]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[114]~357_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (tempo(7))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => tempo(7),
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[114]~357_combout\);

-- Location: LCCOMB_X77_Y43_N26
\conversor|Div0|auto_generated|divider|divider|StageOut[113]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[113]~241_combout\ = (tempo(6) & \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(6),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[113]~241_combout\);

-- Location: LCCOMB_X76_Y44_N28
\conversor|Div0|auto_generated|divider|divider|StageOut[113]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[113]~242_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[113]~242_combout\);

-- Location: LCCOMB_X76_Y43_N20
\conversor|Div0|auto_generated|divider|divider|StageOut[112]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[112]~243_combout\ = (tempo(5) & \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(5),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[112]~243_combout\);

-- Location: LCCOMB_X76_Y43_N6
\conversor|Div0|auto_generated|divider|divider|StageOut[112]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[112]~244_combout\ = (tempo(5) & !\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(5),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[112]~244_combout\);

-- Location: LCCOMB_X77_Y43_N6
\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\conversor|Div0|auto_generated|divider|divider|StageOut[112]~243_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[112]~244_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[112]~243_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[112]~244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[112]~243_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[112]~244_combout\,
	datad => VCC,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X77_Y43_N8
\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[113]~241_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[113]~242_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[113]~241_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[113]~242_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[113]~241_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[113]~242_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[113]~241_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[113]~242_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X77_Y43_N10
\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[114]~240_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[114]~357_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[114]~240_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[114]~357_combout\)))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[114]~240_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[114]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[114]~240_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[114]~357_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X77_Y43_N12
\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[115]~239_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[115]~316_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[115]~239_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[115]~316_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[115]~239_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[115]~316_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[115]~239_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[115]~316_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X77_Y43_N14
\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[116]~315_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[116]~238_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[116]~315_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[116]~238_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[116]~315_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[116]~238_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[116]~315_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[116]~238_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X77_Y43_N16
\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[117]~314_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[117]~237_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[117]~314_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[117]~237_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[117]~314_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[117]~237_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[117]~314_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[117]~237_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X77_Y43_N18
\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[118]~236_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[118]~313_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[118]~236_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[118]~313_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[118]~236_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[118]~313_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[118]~236_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[118]~313_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X77_Y43_N20
\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[119]~312_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[119]~235_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[119]~312_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[119]~235_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[119]~312_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[119]~235_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[119]~312_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[119]~235_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X77_Y43_N22
\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[120]~311_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[120]~311_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[120]~311_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[120]~311_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[120]~234_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X77_Y43_N24
\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X79_Y41_N10
\conversor|Mod1|auto_generated|divider|divider|StageOut[45]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[45]~105_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[45]~105_combout\);

-- Location: LCCOMB_X79_Y41_N28
\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X79_Y41_N4
\conversor|Mod1|auto_generated|divider|divider|StageOut[45]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[45]~106_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[45]~106_combout\);

-- Location: LCCOMB_X79_Y41_N16
\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\conversor|Mod1|auto_generated|divider|divider|StageOut[45]~105_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[45]~106_combout\)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\conversor|Mod1|auto_generated|divider|divider|StageOut[45]~105_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[45]~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[45]~105_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[45]~106_combout\,
	datad => VCC,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X79_Y41_N18
\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\conversor|Mod1|auto_generated|divider|divider|StageOut[46]~104_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[46]~140_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[46]~104_combout\ & 
-- (!\conversor|Mod1|auto_generated|divider|divider|StageOut[46]~140_combout\)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|StageOut[46]~104_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[46]~140_combout\ & 
-- !\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[46]~104_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[46]~140_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X79_Y41_N20
\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\conversor|Mod1|auto_generated|divider|divider|StageOut[47]~129_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[47]~103_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\conversor|Mod1|auto_generated|divider|divider|StageOut[47]~129_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[47]~103_combout\)))))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[47]~129_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[47]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[47]~129_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[47]~103_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X79_Y41_N22
\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|StageOut[48]~128_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[48]~102_combout\ & 
-- !\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[48]~128_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[48]~102_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y41_N24
\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y42_N30
\conversor|Mod1|auto_generated|divider|divider|StageOut[53]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[53]~107_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[53]~107_combout\);

-- Location: LCCOMB_X79_Y41_N8
\conversor|Mod1|auto_generated|divider|divider|StageOut[53]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[53]~130_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[47]~129_combout\) # 
-- ((\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|StageOut[47]~129_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[53]~130_combout\);

-- Location: LCCOMB_X79_Y42_N4
\conversor|Mod1|auto_generated|divider|divider|StageOut[52]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[52]~108_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[52]~108_combout\);

-- Location: LCCOMB_X79_Y41_N26
\conversor|Mod1|auto_generated|divider|divider|StageOut[52]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[52]~131_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[46]~140_combout\) # 
-- ((\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|StageOut[46]~140_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[52]~131_combout\);

-- Location: LCCOMB_X79_Y42_N22
\conversor|Mod1|auto_generated|divider|divider|StageOut[51]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[51]~109_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[51]~109_combout\);

-- Location: LCCOMB_X79_Y41_N0
\conversor|Mod1|auto_generated|divider|divider|StageOut[51]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[51]~141_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[51]~141_combout\);

-- Location: LCCOMB_X74_Y43_N8
\conversor|Div0|auto_generated|divider|divider|StageOut[135]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[135]~245_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[135]~245_combout\);

-- Location: LCCOMB_X76_Y42_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[135]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[135]~317_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[120]~311_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[120]~311_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[135]~317_combout\);

-- Location: LCCOMB_X74_Y43_N10
\conversor|Div0|auto_generated|divider|divider|StageOut[134]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[134]~246_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[134]~246_combout\);

-- Location: LCCOMB_X77_Y43_N4
\conversor|Div0|auto_generated|divider|divider|StageOut[134]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[134]~318_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[119]~312_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|StageOut[119]~312_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[134]~318_combout\);

-- Location: LCCOMB_X76_Y43_N24
\conversor|Div0|auto_generated|divider|divider|StageOut[133]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[133]~247_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[133]~247_combout\);

-- Location: LCCOMB_X76_Y43_N10
\conversor|Div0|auto_generated|divider|divider|StageOut[133]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[133]~319_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[118]~313_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[118]~313_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[133]~319_combout\);

-- Location: LCCOMB_X74_Y43_N12
\conversor|Div0|auto_generated|divider|divider|StageOut[132]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[132]~248_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[132]~248_combout\);

-- Location: LCCOMB_X77_Y43_N30
\conversor|Div0|auto_generated|divider|divider|StageOut[132]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[132]~320_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[117]~314_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[117]~314_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[132]~320_combout\);

-- Location: LCCOMB_X76_Y43_N14
\conversor|Div0|auto_generated|divider|divider|StageOut[131]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[131]~249_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[131]~249_combout\);

-- Location: LCCOMB_X76_Y43_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[131]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[131]~321_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[116]~315_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|StageOut[116]~315_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[131]~321_combout\);

-- Location: LCCOMB_X76_Y44_N10
\conversor|Div0|auto_generated|divider|divider|StageOut[130]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[130]~322_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[115]~316_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[115]~316_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[130]~322_combout\);

-- Location: LCCOMB_X75_Y43_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[130]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[130]~250_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[130]~250_combout\);

-- Location: LCCOMB_X74_Y43_N14
\conversor|Div0|auto_generated|divider|divider|StageOut[129]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[129]~251_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[129]~251_combout\);

-- Location: LCCOMB_X76_Y44_N8
\conversor|Div0|auto_generated|divider|divider|StageOut[129]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[129]~323_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[114]~357_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[114]~357_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[129]~323_combout\);

-- Location: LCCOMB_X75_Y43_N6
\conversor|Div0|auto_generated|divider|divider|StageOut[128]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[128]~252_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[128]~252_combout\);

-- Location: LCCOMB_X76_Y44_N26
\conversor|Div0|auto_generated|divider|divider|StageOut[128]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[128]~358_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (tempo(6))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(6),
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[128]~358_combout\);

-- Location: LCCOMB_X76_Y43_N2
\conversor|Div0|auto_generated|divider|divider|StageOut[127]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[127]~254_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[127]~254_combout\);

-- Location: LCCOMB_X76_Y43_N16
\conversor|Div0|auto_generated|divider|divider|StageOut[127]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[127]~253_combout\ = (tempo(5) & \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(5),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[127]~253_combout\);

-- Location: LCCOMB_X76_Y43_N26
\conversor|Div0|auto_generated|divider|divider|StageOut[126]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[126]~256_combout\ = (tempo(4) & !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(4),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[126]~256_combout\);

-- Location: LCCOMB_X76_Y43_N12
\conversor|Div0|auto_generated|divider|divider|StageOut[126]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[126]~255_combout\ = (tempo(4) & \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(4),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[126]~255_combout\);

-- Location: LCCOMB_X75_Y43_N10
\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\conversor|Div0|auto_generated|divider|divider|StageOut[126]~256_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[126]~255_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[126]~256_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[126]~255_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[126]~256_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[126]~255_combout\,
	datad => VCC,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X75_Y43_N12
\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[127]~254_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[127]~253_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[127]~254_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[127]~253_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[127]~254_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[127]~253_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[127]~254_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[127]~253_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X75_Y43_N14
\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[128]~252_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[128]~358_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[128]~252_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[128]~358_combout\)))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[128]~252_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[128]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[128]~252_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[128]~358_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X75_Y43_N16
\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[129]~251_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[129]~323_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[129]~251_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[129]~323_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[129]~251_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[129]~323_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[129]~251_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[129]~323_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X75_Y43_N18
\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[130]~322_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[130]~250_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[130]~322_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[130]~250_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[130]~322_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[130]~250_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[130]~322_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[130]~250_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X75_Y43_N20
\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[131]~249_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[131]~321_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[131]~249_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[131]~321_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[131]~249_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[131]~321_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[131]~249_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[131]~321_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X75_Y43_N22
\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[132]~248_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[132]~320_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[132]~248_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[132]~320_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[132]~248_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[132]~320_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[132]~248_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[132]~320_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X75_Y43_N24
\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[133]~247_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[133]~319_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[133]~247_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[133]~319_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[133]~247_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[133]~319_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[133]~247_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[133]~319_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X75_Y43_N26
\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[134]~246_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[134]~318_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[134]~246_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[134]~318_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[134]~246_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[134]~318_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[134]~246_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[134]~318_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X75_Y43_N28
\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[135]~245_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[135]~317_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[135]~245_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[135]~317_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[135]~245_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[135]~317_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[135]~245_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[135]~317_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X75_Y43_N30
\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X79_Y42_N26
\conversor|Mod1|auto_generated|divider|divider|StageOut[50]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[50]~110_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[50]~110_combout\);

-- Location: LCCOMB_X79_Y42_N24
\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X79_Y42_N28
\conversor|Mod1|auto_generated|divider|divider|StageOut[50]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[50]~111_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[50]~111_combout\);

-- Location: LCCOMB_X79_Y42_N8
\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\conversor|Mod1|auto_generated|divider|divider|StageOut[50]~110_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[50]~111_combout\)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\conversor|Mod1|auto_generated|divider|divider|StageOut[50]~110_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[50]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[50]~110_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[50]~111_combout\,
	datad => VCC,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X79_Y42_N10
\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\conversor|Mod1|auto_generated|divider|divider|StageOut[51]~109_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[51]~141_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[51]~109_combout\ & 
-- (!\conversor|Mod1|auto_generated|divider|divider|StageOut[51]~141_combout\)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|StageOut[51]~109_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[51]~141_combout\ & 
-- !\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[51]~109_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[51]~141_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X79_Y42_N12
\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\conversor|Mod1|auto_generated|divider|divider|StageOut[52]~108_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[52]~131_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\conversor|Mod1|auto_generated|divider|divider|StageOut[52]~108_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[52]~131_combout\)))))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[52]~108_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[52]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[52]~108_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[52]~131_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X79_Y42_N14
\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|StageOut[53]~107_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[53]~130_combout\ & 
-- !\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[53]~107_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[53]~130_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X79_Y42_N16
\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y43_N8
\conversor|Div0|auto_generated|divider|divider|StageOut[150]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[150]~324_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[135]~317_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[135]~317_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[150]~324_combout\);

-- Location: LCCOMB_X72_Y43_N20
\conversor|Div0|auto_generated|divider|divider|StageOut[150]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[150]~257_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[150]~257_combout\);

-- Location: LCCOMB_X74_Y43_N16
\conversor|Div0|auto_generated|divider|divider|StageOut[149]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[149]~258_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[149]~258_combout\);

-- Location: LCCOMB_X74_Y43_N26
\conversor|Div0|auto_generated|divider|divider|StageOut[149]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[149]~325_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[134]~318_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[134]~318_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[149]~325_combout\);

-- Location: LCCOMB_X76_Y43_N18
\conversor|Div0|auto_generated|divider|divider|StageOut[148]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[148]~326_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[133]~319_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[133]~319_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[148]~326_combout\);

-- Location: LCCOMB_X72_Y43_N14
\conversor|Div0|auto_generated|divider|divider|StageOut[148]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[148]~259_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[148]~259_combout\);

-- Location: LCCOMB_X74_Y43_N4
\conversor|Div0|auto_generated|divider|divider|StageOut[147]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[147]~327_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[132]~320_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[132]~320_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[147]~327_combout\);

-- Location: LCCOMB_X74_Y43_N18
\conversor|Div0|auto_generated|divider|divider|StageOut[147]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[147]~260_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[147]~260_combout\);

-- Location: LCCOMB_X74_Y43_N20
\conversor|Div0|auto_generated|divider|divider|StageOut[146]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[146]~261_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[146]~261_combout\);

-- Location: LCCOMB_X76_Y43_N28
\conversor|Div0|auto_generated|divider|divider|StageOut[146]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[146]~328_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[131]~321_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[131]~321_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[146]~328_combout\);

-- Location: LCCOMB_X74_Y43_N30
\conversor|Div0|auto_generated|divider|divider|StageOut[145]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[145]~262_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[145]~262_combout\);

-- Location: LCCOMB_X75_Y43_N2
\conversor|Div0|auto_generated|divider|divider|StageOut[145]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[145]~329_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[130]~322_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|StageOut[130]~322_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[145]~329_combout\);

-- Location: LCCOMB_X74_Y43_N6
\conversor|Div0|auto_generated|divider|divider|StageOut[144]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[144]~330_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[129]~323_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|StageOut[129]~323_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[144]~330_combout\);

-- Location: LCCOMB_X74_Y43_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[144]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[144]~263_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[144]~263_combout\);

-- Location: LCCOMB_X73_Y43_N28
\conversor|Div0|auto_generated|divider|divider|StageOut[143]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[143]~264_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[143]~264_combout\);

-- Location: LCCOMB_X75_Y43_N4
\conversor|Div0|auto_generated|divider|divider|StageOut[143]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[143]~331_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[128]~358_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[128]~358_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[143]~331_combout\);

-- Location: LCCOMB_X72_Y43_N8
\conversor|Div0|auto_generated|divider|divider|StageOut[142]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[142]~265_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[142]~265_combout\);

-- Location: LCCOMB_X76_Y43_N22
\conversor|Div0|auto_generated|divider|divider|StageOut[142]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[142]~359_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((tempo(5)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => tempo(5),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[142]~359_combout\);

-- Location: LCCOMB_X72_Y43_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[141]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[141]~267_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[141]~267_combout\);

-- Location: LCCOMB_X72_Y43_N6
\conversor|Div0|auto_generated|divider|divider|StageOut[141]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[141]~266_combout\ = (tempo(4) & \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tempo(4),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[141]~266_combout\);

-- Location: LCCOMB_X73_Y43_N30
\conversor|Div0|auto_generated|divider|divider|StageOut[140]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[140]~268_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & tempo(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => tempo(3),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[140]~268_combout\);

-- Location: LCCOMB_X73_Y43_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[140]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[140]~269_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & tempo(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => tempo(3),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[140]~269_combout\);

-- Location: LCCOMB_X73_Y43_N2
\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\conversor|Div0|auto_generated|divider|divider|StageOut[140]~268_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[140]~269_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[140]~268_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[140]~269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[140]~268_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[140]~269_combout\,
	datad => VCC,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X73_Y43_N4
\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[141]~267_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[141]~266_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[141]~267_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[141]~266_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[141]~267_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[141]~266_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[141]~267_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[141]~266_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X73_Y43_N6
\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[142]~265_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[142]~359_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[142]~265_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[142]~359_combout\)))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[142]~265_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[142]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[142]~265_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[142]~359_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X73_Y43_N8
\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[143]~264_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[143]~331_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[143]~264_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[143]~331_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[143]~264_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[143]~331_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[143]~264_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[143]~331_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X73_Y43_N10
\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[144]~330_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[144]~263_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[144]~330_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[144]~263_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[144]~330_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[144]~263_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[144]~330_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[144]~263_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X73_Y43_N12
\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[145]~262_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[145]~329_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[145]~262_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[145]~329_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[145]~262_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[145]~329_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[145]~262_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[145]~329_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X73_Y43_N14
\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[146]~261_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[146]~328_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[146]~261_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[146]~328_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[146]~261_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[146]~328_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[146]~261_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[146]~328_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X73_Y43_N16
\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[147]~327_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[147]~260_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[147]~327_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[147]~260_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[147]~327_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[147]~260_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[147]~327_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[147]~260_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X73_Y43_N18
\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[148]~326_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[148]~259_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[148]~326_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[148]~259_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[148]~326_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[148]~259_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[148]~326_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[148]~259_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X73_Y43_N20
\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[149]~258_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[149]~325_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[149]~258_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[149]~325_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[149]~258_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[149]~325_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[149]~258_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[149]~325_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X73_Y43_N22
\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[150]~324_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[150]~257_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[150]~324_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[150]~257_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[150]~324_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[150]~257_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[150]~324_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[150]~257_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X73_Y43_N24
\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X80_Y42_N30
\conversor|Mod1|auto_generated|divider|divider|StageOut[55]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[55]~115_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[55]~115_combout\);

-- Location: LCCOMB_X80_Y42_N24
\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X80_Y42_N28
\conversor|Mod1|auto_generated|divider|divider|StageOut[55]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[55]~116_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[55]~116_combout\);

-- Location: LCCOMB_X80_Y42_N14
\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\conversor|Mod1|auto_generated|divider|divider|StageOut[55]~115_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[55]~116_combout\)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\conversor|Mod1|auto_generated|divider|divider|StageOut[55]~115_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[55]~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[55]~115_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[55]~116_combout\,
	datad => VCC,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X79_Y42_N0
\conversor|Mod1|auto_generated|divider|divider|StageOut[58]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[58]~132_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[52]~131_combout\) # 
-- ((!\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[52]~131_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[58]~132_combout\);

-- Location: LCCOMB_X79_Y42_N6
\conversor|Mod1|auto_generated|divider|divider|StageOut[58]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[58]~112_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[58]~112_combout\);

-- Location: LCCOMB_X80_Y42_N26
\conversor|Mod1|auto_generated|divider|divider|StageOut[57]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[57]~113_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[57]~113_combout\);

-- Location: LCCOMB_X79_Y42_N18
\conversor|Mod1|auto_generated|divider|divider|StageOut[57]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[57]~133_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[51]~141_combout\) # 
-- ((!\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[51]~141_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[57]~133_combout\);

-- Location: LCCOMB_X80_Y42_N12
\conversor|Mod1|auto_generated|divider|divider|StageOut[56]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[56]~114_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[56]~114_combout\);

-- Location: LCCOMB_X79_Y42_N20
\conversor|Mod1|auto_generated|divider|divider|StageOut[56]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[56]~142_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (\conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[56]~142_combout\);

-- Location: LCCOMB_X80_Y42_N16
\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\conversor|Mod1|auto_generated|divider|divider|StageOut[56]~114_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[56]~142_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[56]~114_combout\ & 
-- (!\conversor|Mod1|auto_generated|divider|divider|StageOut[56]~142_combout\)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|StageOut[56]~114_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[56]~142_combout\ & 
-- !\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[56]~114_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[56]~142_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X80_Y42_N18
\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\conversor|Mod1|auto_generated|divider|divider|StageOut[57]~113_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[57]~133_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\conversor|Mod1|auto_generated|divider|divider|StageOut[57]~113_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[57]~133_combout\)))))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[57]~113_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[57]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[57]~113_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[57]~133_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X80_Y42_N20
\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|StageOut[58]~132_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[58]~112_combout\ & 
-- !\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[58]~132_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[58]~112_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y42_N22
\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y42_N10
\conversor|Mod1|auto_generated|divider|divider|StageOut[61]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[61]~119_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[61]~119_combout\);

-- Location: LCCOMB_X80_Y42_N6
\conversor|Mod1|auto_generated|divider|divider|StageOut[61]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout\);

-- Location: LCCOMB_X72_Y43_N28
\conversor|Div0|auto_generated|divider|divider|StageOut[165]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[165]~332_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[150]~324_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|StageOut[150]~324_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[165]~332_combout\);

-- Location: LCCOMB_X72_Y43_N18
\conversor|Div0|auto_generated|divider|divider|StageOut[165]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[165]~270_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[165]~270_combout\);

-- Location: LCCOMB_X74_Y43_N24
\conversor|Div0|auto_generated|divider|divider|StageOut[164]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[164]~333_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[149]~325_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[149]~325_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[164]~333_combout\);

-- Location: LCCOMB_X70_Y43_N8
\conversor|Div0|auto_generated|divider|divider|StageOut[164]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[164]~271_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[164]~271_combout\);

-- Location: LCCOMB_X72_Y43_N2
\conversor|Div0|auto_generated|divider|divider|StageOut[163]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[163]~334_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[148]~326_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[148]~326_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[163]~334_combout\);

-- Location: LCCOMB_X72_Y43_N4
\conversor|Div0|auto_generated|divider|divider|StageOut[163]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[163]~272_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[163]~272_combout\);

-- Location: LCCOMB_X70_Y43_N2
\conversor|Div0|auto_generated|divider|divider|StageOut[162]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[162]~273_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[162]~273_combout\);

-- Location: LCCOMB_X74_Y43_N2
\conversor|Div0|auto_generated|divider|divider|StageOut[162]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[162]~335_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[147]~327_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|StageOut[147]~327_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[162]~335_combout\);

-- Location: LCCOMB_X70_Y43_N20
\conversor|Div0|auto_generated|divider|divider|StageOut[161]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[161]~274_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[161]~274_combout\);

-- Location: LCCOMB_X72_Y43_N24
\conversor|Div0|auto_generated|divider|divider|StageOut[161]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[161]~336_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[146]~328_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|StageOut[146]~328_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[161]~336_combout\);

-- Location: LCCOMB_X74_Y43_N28
\conversor|Div0|auto_generated|divider|divider|StageOut[160]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[160]~337_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[145]~329_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[145]~329_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[160]~337_combout\);

-- Location: LCCOMB_X68_Y43_N20
\conversor|Div0|auto_generated|divider|divider|StageOut[160]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[160]~275_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[160]~275_combout\);

-- Location: LCCOMB_X68_Y43_N2
\conversor|Div0|auto_generated|divider|divider|StageOut[159]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[159]~276_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[159]~276_combout\);

-- Location: LCCOMB_X74_Y43_N22
\conversor|Div0|auto_generated|divider|divider|StageOut[159]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[159]~338_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[144]~330_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[144]~330_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[159]~338_combout\);

-- Location: LCCOMB_X70_Y43_N30
\conversor|Div0|auto_generated|divider|divider|StageOut[158]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[158]~277_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[158]~277_combout\);

-- Location: LCCOMB_X73_Y43_N26
\conversor|Div0|auto_generated|divider|divider|StageOut[158]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[158]~339_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[143]~331_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|StageOut[143]~331_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[158]~339_combout\);

-- Location: LCCOMB_X70_Y43_N4
\conversor|Div0|auto_generated|divider|divider|StageOut[157]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[157]~278_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[157]~278_combout\);

-- Location: LCCOMB_X70_Y43_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[157]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[157]~340_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[142]~359_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|StageOut[142]~359_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[157]~340_combout\);

-- Location: LCCOMB_X72_Y43_N22
\conversor|Div0|auto_generated|divider|divider|StageOut[156]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[156]~279_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[156]~279_combout\);

-- Location: LCCOMB_X72_Y43_N12
\conversor|Div0|auto_generated|divider|divider|StageOut[156]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[156]~360_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((tempo(4)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => tempo(4),
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[156]~360_combout\);

-- Location: LCCOMB_X70_Y43_N6
\conversor|Div0|auto_generated|divider|divider|StageOut[155]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[155]~280_combout\ = (tempo(3) & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(3),
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[155]~280_combout\);

-- Location: LCCOMB_X70_Y43_N12
\conversor|Div0|auto_generated|divider|divider|StageOut[155]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[155]~281_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[155]~281_combout\);

-- Location: LCCOMB_X68_Y43_N12
\conversor|Div0|auto_generated|divider|divider|StageOut[154]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[154]~282_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & tempo(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => tempo(2),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[154]~282_combout\);

-- Location: LCCOMB_X68_Y43_N18
\conversor|Div0|auto_generated|divider|divider|StageOut[154]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[154]~283_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & tempo(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => tempo(2),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[154]~283_combout\);

-- Location: LCCOMB_X69_Y43_N4
\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\conversor|Div0|auto_generated|divider|divider|StageOut[154]~282_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[154]~283_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[154]~282_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[154]~283_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[154]~282_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[154]~283_combout\,
	datad => VCC,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X69_Y43_N6
\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[155]~280_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[155]~281_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[155]~280_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[155]~281_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[155]~280_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[155]~281_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[155]~280_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[155]~281_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X69_Y43_N8
\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[156]~279_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[156]~360_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[156]~279_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[156]~360_combout\)))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[156]~279_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[156]~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[156]~279_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[156]~360_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X69_Y43_N10
\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[157]~278_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[157]~340_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[157]~278_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[157]~340_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[157]~278_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[157]~340_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[157]~278_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[157]~340_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X69_Y43_N12
\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[158]~277_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[158]~339_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[158]~277_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[158]~339_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[158]~277_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[158]~339_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[158]~277_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[158]~339_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X69_Y43_N14
\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[159]~276_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[159]~338_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[159]~276_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[159]~338_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[159]~276_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[159]~338_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[159]~276_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[159]~338_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X69_Y43_N16
\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[160]~337_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[160]~275_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[160]~337_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[160]~275_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[160]~337_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[160]~275_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[160]~337_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[160]~275_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X69_Y43_N18
\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[161]~274_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[161]~336_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[161]~274_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[161]~336_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[161]~274_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[161]~336_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[161]~274_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[161]~336_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X69_Y43_N20
\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[162]~273_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[162]~335_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[162]~273_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[162]~335_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[162]~273_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[162]~335_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[162]~273_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[162]~335_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X69_Y43_N22
\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[163]~334_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[163]~272_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[163]~334_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[163]~272_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[163]~334_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[163]~272_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[163]~334_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[163]~272_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X69_Y43_N24
\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\conversor|Div0|auto_generated|divider|divider|StageOut[164]~333_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[164]~271_combout\))))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[164]~333_combout\) # 
-- ((\conversor|Div0|auto_generated|divider|divider|StageOut[164]~271_combout\) # (GND))))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[164]~333_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[164]~271_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[164]~333_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[164]~271_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X69_Y43_N26
\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\conversor|Div0|auto_generated|divider|divider|StageOut[165]~332_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[165]~270_combout\)))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[165]~332_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|StageOut[165]~270_combout\)))
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[165]~332_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[165]~270_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[165]~332_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[165]~270_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X69_Y43_N28
\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X81_Y42_N12
\conversor|Mod1|auto_generated|divider|divider|StageOut[60]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\);

-- Location: LCCOMB_X81_Y42_N6
\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X81_Y42_N18
\conversor|Mod1|auto_generated|divider|divider|StageOut[60]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[60]~121_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[60]~121_combout\);

-- Location: LCCOMB_X81_Y42_N20
\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (((\conversor|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[60]~121_combout\)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\conversor|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[60]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[60]~121_combout\,
	datad => VCC,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X81_Y42_N22
\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (((\conversor|Mod1|auto_generated|divider|divider|StageOut[61]~119_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[61]~119_combout\ & 
-- (!\conversor|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout\)))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|StageOut[61]~119_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout\ & 
-- !\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[61]~119_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X80_Y42_N0
\conversor|Mod1|auto_generated|divider|divider|StageOut[63]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[63]~134_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[57]~133_combout\) # 
-- ((!\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[57]~133_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[63]~134_combout\);

-- Location: LCCOMB_X81_Y42_N16
\conversor|Mod1|auto_generated|divider|divider|StageOut[63]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[63]~117_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[63]~117_combout\);

-- Location: LCCOMB_X80_Y42_N10
\conversor|Mod1|auto_generated|divider|divider|StageOut[62]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[62]~118_combout\ = (!\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[62]~118_combout\);

-- Location: LCCOMB_X80_Y42_N4
\conversor|Mod1|auto_generated|divider|divider|StageOut[62]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[62]~135_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[56]~142_combout\) # 
-- ((!\conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[56]~142_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[62]~135_combout\);

-- Location: LCCOMB_X81_Y42_N24
\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & (((\conversor|Mod1|auto_generated|divider|divider|StageOut[62]~118_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[62]~135_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((((\conversor|Mod1|auto_generated|divider|divider|StageOut[62]~118_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[62]~135_combout\)))))
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[62]~118_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[62]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[62]~118_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[62]~135_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X81_Y42_N26
\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ = CARRY((!\conversor|Mod1|auto_generated|divider|divider|StageOut[63]~134_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[63]~117_combout\ & 
-- !\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[63]~134_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[63]~117_combout\,
	datad => VCC,
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	cout => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\);

-- Location: LCCOMB_X81_Y42_N28
\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\);

-- Location: LCCOMB_X81_Y42_N4
\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[61]~119_combout\) # 
-- ((\conversor|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- (((\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[61]~119_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[61]~143_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\);

-- Location: LCCOMB_X81_Y42_N14
\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\) # 
-- ((\conversor|Mod1|auto_generated|divider|divider|StageOut[60]~121_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- (((\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[60]~120_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[60]~121_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\);

-- Location: LCCOMB_X81_Y42_N2
\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[62]~118_combout\) # 
-- ((\conversor|Mod1|auto_generated|divider|divider|StageOut[62]~135_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- (((\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[62]~118_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|StageOut[62]~135_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\);

-- Location: LCCOMB_X72_Y43_N30
\conversor|Div0|auto_generated|divider|divider|StageOut[180]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[180]~341_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[165]~332_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[165]~332_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[180]~341_combout\);

-- Location: LCCOMB_X67_Y43_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[180]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[180]~284_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[180]~284_combout\);

-- Location: LCCOMB_X70_Y43_N26
\conversor|Div0|auto_generated|divider|divider|StageOut[179]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[179]~342_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[164]~333_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|StageOut[164]~333_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[179]~342_combout\);

-- Location: LCCOMB_X68_Y43_N24
\conversor|Div0|auto_generated|divider|divider|StageOut[179]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[179]~285_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[179]~285_combout\);

-- Location: LCCOMB_X72_Y43_N16
\conversor|Div0|auto_generated|divider|divider|StageOut[178]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[178]~343_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[163]~334_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[163]~334_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[178]~343_combout\);

-- Location: LCCOMB_X68_Y43_N10
\conversor|Div0|auto_generated|divider|divider|StageOut[178]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[178]~286_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[178]~286_combout\);

-- Location: LCCOMB_X68_Y43_N16
\conversor|Div0|auto_generated|divider|divider|StageOut[177]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[177]~287_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[177]~287_combout\);

-- Location: LCCOMB_X70_Y43_N28
\conversor|Div0|auto_generated|divider|divider|StageOut[177]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[177]~344_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[162]~335_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|StageOut[162]~335_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[177]~344_combout\);

-- Location: LCCOMB_X68_Y43_N6
\conversor|Div0|auto_generated|divider|divider|StageOut[176]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[176]~288_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[176]~288_combout\);

-- Location: LCCOMB_X70_Y43_N22
\conversor|Div0|auto_generated|divider|divider|StageOut[176]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[176]~345_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[161]~336_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[161]~336_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[176]~345_combout\);

-- Location: LCCOMB_X70_Y43_N16
\conversor|Div0|auto_generated|divider|divider|StageOut[175]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[175]~346_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[160]~337_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|StageOut[160]~337_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[175]~346_combout\);

-- Location: LCCOMB_X69_Y43_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[175]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[175]~289_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[175]~289_combout\);

-- Location: LCCOMB_X68_Y43_N30
\conversor|Div0|auto_generated|divider|divider|StageOut[174]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[174]~347_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[159]~338_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|StageOut[159]~338_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[174]~347_combout\);

-- Location: LCCOMB_X68_Y43_N28
\conversor|Div0|auto_generated|divider|divider|StageOut[174]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[174]~290_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[174]~290_combout\);

-- Location: LCCOMB_X70_Y43_N10
\conversor|Div0|auto_generated|divider|divider|StageOut[173]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[173]~348_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[158]~339_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|StageOut[158]~339_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[173]~348_combout\);

-- Location: LCCOMB_X68_Y43_N22
\conversor|Div0|auto_generated|divider|divider|StageOut[173]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[173]~291_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[173]~291_combout\);

-- Location: LCCOMB_X70_Y43_N24
\conversor|Div0|auto_generated|divider|divider|StageOut[172]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[172]~349_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[157]~340_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[157]~340_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[172]~349_combout\);

-- Location: LCCOMB_X68_Y43_N8
\conversor|Div0|auto_generated|divider|divider|StageOut[172]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[172]~292_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[172]~292_combout\);

-- Location: LCCOMB_X72_Y43_N26
\conversor|Div0|auto_generated|divider|divider|StageOut[171]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[171]~350_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[156]~360_combout\) # 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[156]~360_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[171]~350_combout\);

-- Location: LCCOMB_X67_Y43_N2
\conversor|Div0|auto_generated|divider|divider|StageOut[171]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[171]~293_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[171]~293_combout\);

-- Location: LCCOMB_X70_Y43_N14
\conversor|Div0|auto_generated|divider|divider|StageOut[170]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[170]~361_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (tempo(3))) # (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tempo(3),
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[170]~361_combout\);

-- Location: LCCOMB_X68_Y43_N26
\conversor|Div0|auto_generated|divider|divider|StageOut[170]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[170]~294_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[170]~294_combout\);

-- Location: LCCOMB_X68_Y43_N4
\conversor|Div0|auto_generated|divider|divider|StageOut[169]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[169]~295_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & tempo(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => tempo(2),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[169]~295_combout\);

-- Location: LCCOMB_X68_Y43_N14
\conversor|Div0|auto_generated|divider|divider|StageOut[169]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[169]~296_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[169]~296_combout\);

-- Location: LCCOMB_X70_Y43_N18
\conversor|Div0|auto_generated|divider|divider|StageOut[168]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[168]~297_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & tempo(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => tempo(1),
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[168]~297_combout\);

-- Location: LCCOMB_X68_Y43_N0
\conversor|Div0|auto_generated|divider|divider|StageOut[168]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|StageOut[168]~298_combout\ = (tempo(1) & !\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tempo(1),
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div0|auto_generated|divider|divider|StageOut[168]~298_combout\);

-- Location: LCCOMB_X67_Y43_N4
\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[168]~297_combout\) # (\conversor|Div0|auto_generated|divider|divider|StageOut[168]~298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[168]~297_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[168]~298_combout\,
	datad => VCC,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\);

-- Location: LCCOMB_X67_Y43_N6
\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[169]~295_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[169]~296_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[169]~295_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[169]~296_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\);

-- Location: LCCOMB_X67_Y43_N8
\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ & ((\conversor|Div0|auto_generated|divider|divider|StageOut[170]~361_combout\) # 
-- (\conversor|Div0|auto_generated|divider|divider|StageOut[170]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[170]~361_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[170]~294_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\);

-- Location: LCCOMB_X67_Y43_N10
\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[171]~350_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[171]~293_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[171]~350_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[171]~293_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X67_Y43_N12
\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[172]~349_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[172]~292_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[172]~349_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[172]~292_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\);

-- Location: LCCOMB_X67_Y43_N14
\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[173]~348_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[173]~291_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[173]~348_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[173]~291_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\);

-- Location: LCCOMB_X67_Y43_N16
\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[174]~347_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[174]~290_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[174]~347_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[174]~290_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\);

-- Location: LCCOMB_X67_Y43_N18
\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[175]~346_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[175]~289_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[175]~346_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[175]~289_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\);

-- Location: LCCOMB_X67_Y43_N20
\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[176]~288_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[176]~345_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[176]~288_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[176]~345_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\);

-- Location: LCCOMB_X67_Y43_N22
\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[177]~287_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[177]~344_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[177]~287_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[177]~344_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\);

-- Location: LCCOMB_X67_Y43_N24
\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[178]~343_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[178]~286_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[178]~343_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[178]~286_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\);

-- Location: LCCOMB_X67_Y43_N26
\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|StageOut[179]~342_combout\ & (!\conversor|Div0|auto_generated|divider|divider|StageOut[179]~285_combout\ & 
-- !\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[179]~342_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[179]~285_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\);

-- Location: LCCOMB_X67_Y43_N28
\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ = CARRY((\conversor|Div0|auto_generated|divider|divider|StageOut[180]~341_combout\) # ((\conversor|Div0|auto_generated|divider|divider|StageOut[180]~284_combout\) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|StageOut[180]~341_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|StageOut[180]~284_combout\,
	datad => VCC,
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\,
	cout => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\);

-- Location: LCCOMB_X67_Y43_N30
\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\,
	combout => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X81_Y42_N0
\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\);

-- Location: LCCOMB_X81_Y42_N8
\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\ = (\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & (!\conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)) # 
-- (!\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	combout => \conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\);

-- Location: LCCOMB_X109_Y30_N16
\dhex1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex1|Mux6~0_combout\ = (\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\ & (\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\ $ 
-- (!\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ & (\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\ & 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\ $ (!\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\,
	combout => \dhex1|Mux6~0_combout\);

-- Location: LCCOMB_X109_Y30_N10
\dhex1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex1|Mux5~0_combout\ = (\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\))) 
-- # (!\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\ & (\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\ & 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ & (\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\ $ (\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\,
	combout => \dhex1|Mux5~0_combout\);

-- Location: LCCOMB_X109_Y30_N4
\dhex1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex1|Mux4~0_combout\ = (\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ & (\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\) # 
-- (!\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ & (\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\ & 
-- (!\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\ & !\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\,
	combout => \dhex1|Mux4~0_combout\);

-- Location: LCCOMB_X109_Y30_N30
\dhex1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex1|Mux3~0_combout\ = (\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\))) 
-- # (!\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ & (\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\ & !\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\)))) # 
-- (!\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\ & (\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ $ 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\,
	combout => \dhex1|Mux3~0_combout\);

-- Location: LCCOMB_X109_Y30_N8
\dhex1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex1|Mux2~0_combout\ = (\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\ & (((!\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\ & 
-- \conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ & 
-- (!\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\)) # (!\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\,
	combout => \dhex1|Mux2~0_combout\);

-- Location: LCCOMB_X109_Y30_N26
\dhex1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex1|Mux1~0_combout\ = (\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ & (\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\ & (\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\ $ 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ & (!\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\ & 
-- ((\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\,
	combout => \dhex1|Mux1~0_combout\);

-- Location: LCCOMB_X109_Y30_N12
\dhex1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex1|Mux0~0_combout\ = (\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\) # (\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ $ 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\)))) # (!\conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\ & ((\conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\) # 
-- (\conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\ $ (\conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod1|auto_generated|divider|divider|StageOut[67]~124_combout\,
	datab => \conversor|Mod1|auto_generated|divider|divider|StageOut[66]~123_combout\,
	datac => \conversor|Mod1|auto_generated|divider|divider|StageOut[68]~125_combout\,
	datad => \conversor|Mod1|auto_generated|divider|divider|StageOut[65]~122_combout\,
	combout => \dhex1|Mux0~0_combout\);

-- Location: LCCOMB_X73_Y41_N14
\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ $ (GND)
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY(!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => VCC,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X73_Y41_N16
\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & VCC))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X73_Y41_N18
\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & VCC)) # 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ $ (GND)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X73_Y41_N20
\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X73_Y41_N22
\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ $ (GND)
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY(!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X73_Y41_N24
\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY(!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X73_Y41_N26
\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X74_Y41_N4
\conversor|Div1|auto_generated|divider|divider|StageOut[90]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[90]~168_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[90]~168_combout\);

-- Location: LCCOMB_X73_Y41_N0
\conversor|Div1|auto_generated|divider|divider|StageOut[89]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[89]~169_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[89]~169_combout\);

-- Location: LCCOMB_X73_Y41_N2
\conversor|Div1|auto_generated|divider|divider|StageOut[88]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[88]~170_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[88]~170_combout\);

-- Location: LCCOMB_X73_Y41_N12
\conversor|Div1|auto_generated|divider|divider|StageOut[87]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[87]~171_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[87]~171_combout\);

-- Location: LCCOMB_X73_Y41_N6
\conversor|Div1|auto_generated|divider|divider|StageOut[87]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[87]~172_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[87]~172_combout\);

-- Location: LCCOMB_X73_Y41_N8
\conversor|Div1|auto_generated|divider|divider|StageOut[86]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[86]~173_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[86]~173_combout\);

-- Location: LCCOMB_X74_Y41_N2
\conversor|Div1|auto_generated|divider|divider|StageOut[86]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[86]~174_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[86]~174_combout\);

-- Location: LCCOMB_X73_Y41_N10
\conversor|Div1|auto_generated|divider|divider|StageOut[85]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[85]~175_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[85]~175_combout\);

-- Location: LCCOMB_X74_Y41_N24
\conversor|Div1|auto_generated|divider|divider|StageOut[85]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[85]~176_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[85]~176_combout\);

-- Location: LCCOMB_X74_Y41_N26
\conversor|Div1|auto_generated|divider|divider|StageOut[84]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[84]~177_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[84]~177_combout\);

-- Location: LCCOMB_X77_Y41_N12
\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X74_Y41_N0
\conversor|Div1|auto_generated|divider|divider|StageOut[84]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[84]~178_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[84]~178_combout\);

-- Location: LCCOMB_X74_Y41_N8
\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\conversor|Div1|auto_generated|divider|divider|StageOut[84]~177_combout\) # (\conversor|Div1|auto_generated|divider|divider|StageOut[84]~178_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[84]~177_combout\) # (\conversor|Div1|auto_generated|divider|divider|StageOut[84]~178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[84]~177_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[84]~178_combout\,
	datad => VCC,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X74_Y41_N10
\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[85]~175_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[85]~176_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[85]~175_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[85]~176_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[85]~175_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[85]~176_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[85]~175_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[85]~176_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X74_Y41_N12
\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[86]~173_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[86]~174_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[86]~173_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[86]~174_combout\)))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[86]~173_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[86]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[86]~173_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[86]~174_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X74_Y41_N14
\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[87]~171_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[87]~172_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[87]~171_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[87]~172_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[87]~171_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[87]~172_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[87]~171_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[87]~172_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X74_Y41_N16
\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\conversor|Div1|auto_generated|divider|divider|StageOut[88]~170_combout\ & ((GND) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))) # 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[88]~170_combout\ & (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ $ (GND)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[88]~170_combout\) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[88]~170_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X74_Y41_N18
\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\conversor|Div1|auto_generated|divider|divider|StageOut[89]~169_combout\ & (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & VCC)) # 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[89]~169_combout\ & (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[89]~169_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[89]~169_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X74_Y41_N20
\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\conversor|Div1|auto_generated|divider|divider|StageOut[90]~168_combout\ & ((GND) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))) # 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[90]~168_combout\ & (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ $ (GND)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[90]~168_combout\) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[90]~168_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X74_Y41_N22
\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X77_Y41_N2
\conversor|Div1|auto_generated|divider|divider|StageOut[105]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[105]~179_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[105]~179_combout\);

-- Location: LCCOMB_X74_Y41_N6
\conversor|Div1|auto_generated|divider|divider|StageOut[105]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[105]~248_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[105]~248_combout\);

-- Location: LCCOMB_X77_Y41_N6
\conversor|Div1|auto_generated|divider|divider|StageOut[104]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[104]~249_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[104]~249_combout\);

-- Location: LCCOMB_X76_Y41_N8
\conversor|Div1|auto_generated|divider|divider|StageOut[104]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[104]~180_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[104]~180_combout\);

-- Location: LCCOMB_X77_Y41_N20
\conversor|Div1|auto_generated|divider|divider|StageOut[103]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[103]~181_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[103]~181_combout\);

-- Location: LCCOMB_X74_Y41_N28
\conversor|Div1|auto_generated|divider|divider|StageOut[103]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[103]~250_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[103]~250_combout\);

-- Location: LCCOMB_X73_Y41_N4
\conversor|Div1|auto_generated|divider|divider|StageOut[102]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[102]~296_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[102]~296_combout\);

-- Location: LCCOMB_X76_Y41_N2
\conversor|Div1|auto_generated|divider|divider|StageOut[102]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[102]~182_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[102]~182_combout\);

-- Location: LCCOMB_X77_Y41_N4
\conversor|Div1|auto_generated|divider|divider|StageOut[101]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[101]~297_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[101]~297_combout\);

-- Location: LCCOMB_X79_Y41_N6
\conversor|Div1|auto_generated|divider|divider|StageOut[101]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[101]~183_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[101]~183_combout\);

-- Location: LCCOMB_X73_Y41_N28
\conversor|Div1|auto_generated|divider|divider|StageOut[100]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[100]~298_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \conversor|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[100]~298_combout\);

-- Location: LCCOMB_X76_Y41_N28
\conversor|Div1|auto_generated|divider|divider|StageOut[100]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[100]~184_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[100]~184_combout\);

-- Location: LCCOMB_X76_Y41_N30
\conversor|Div1|auto_generated|divider|divider|StageOut[99]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[99]~185_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[99]~185_combout\);

-- Location: LCCOMB_X77_Y41_N26
\conversor|Div1|auto_generated|divider|divider|StageOut[99]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[99]~299_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[99]~299_combout\);

-- Location: LCCOMB_X76_Y41_N0
\conversor|Div1|auto_generated|divider|divider|StageOut[98]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[98]~186_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[98]~186_combout\);

-- Location: LCCOMB_X76_Y40_N28
\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X76_Y40_N0
\conversor|Div1|auto_generated|divider|divider|StageOut[98]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[98]~187_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[98]~187_combout\);

-- Location: LCCOMB_X76_Y41_N10
\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\conversor|Div1|auto_generated|divider|divider|StageOut[98]~186_combout\) # (\conversor|Div1|auto_generated|divider|divider|StageOut[98]~187_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[98]~186_combout\) # (\conversor|Div1|auto_generated|divider|divider|StageOut[98]~187_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[98]~186_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[98]~187_combout\,
	datad => VCC,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X76_Y41_N12
\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[99]~185_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[99]~299_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[99]~185_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[99]~299_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[99]~185_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[99]~299_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[99]~185_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[99]~299_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X76_Y41_N14
\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[100]~298_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[100]~184_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[100]~298_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[100]~184_combout\)))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[100]~298_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[100]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[100]~298_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[100]~184_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X76_Y41_N16
\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[101]~297_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[101]~183_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[101]~297_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[101]~183_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[101]~297_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[101]~183_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[101]~297_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[101]~183_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X76_Y41_N18
\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[102]~296_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[102]~182_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[102]~296_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[102]~182_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[102]~296_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[102]~182_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[102]~296_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[102]~182_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X76_Y41_N20
\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[103]~181_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[103]~250_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[103]~181_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[103]~250_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[103]~181_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[103]~250_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[103]~181_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[103]~250_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X76_Y41_N22
\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[104]~249_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[104]~180_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[104]~249_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[104]~180_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[104]~249_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[104]~180_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[104]~249_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[104]~180_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X76_Y41_N24
\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[105]~179_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[105]~248_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[105]~179_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[105]~248_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[105]~179_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[105]~248_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[105]~179_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[105]~248_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X76_Y41_N26
\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X80_Y38_N20
\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ $ (GND)
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY(!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => VCC,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X80_Y38_N22
\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (!\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & VCC))
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & !\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X80_Y38_N24
\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (!\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & VCC)) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ $ (GND)))
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X80_Y38_N26
\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY(!\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y38_N28
\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y37_N22
\conversor|Mod2|auto_generated|divider|divider|StageOut[48]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[48]~49_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[48]~49_combout\);

-- Location: LCCOMB_X80_Y38_N12
\conversor|Mod2|auto_generated|divider|divider|StageOut[48]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[48]~48_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[48]~48_combout\);

-- Location: LCCOMB_X80_Y37_N30
\conversor|Mod2|auto_generated|divider|divider|StageOut[47]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[47]~51_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[47]~51_combout\);

-- Location: LCCOMB_X80_Y37_N4
\conversor|Mod2|auto_generated|divider|divider|StageOut[47]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[47]~50_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[47]~50_combout\);

-- Location: LCCOMB_X80_Y37_N8
\conversor|Mod2|auto_generated|divider|divider|StageOut[46]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[46]~53_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[46]~53_combout\);

-- Location: LCCOMB_X80_Y37_N20
\conversor|Mod2|auto_generated|divider|divider|StageOut[46]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[46]~52_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[46]~52_combout\);

-- Location: LCCOMB_X77_Y41_N14
\conversor|Div1|auto_generated|divider|divider|StageOut[120]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[120]~188_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[120]~188_combout\);

-- Location: LCCOMB_X77_Y41_N28
\conversor|Div1|auto_generated|divider|divider|StageOut[120]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[105]~248_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[105]~248_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\);

-- Location: LCCOMB_X77_Y41_N30
\conversor|Div1|auto_generated|divider|divider|StageOut[119]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[119]~252_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[104]~249_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[104]~249_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[119]~252_combout\);

-- Location: LCCOMB_X77_Y41_N0
\conversor|Div1|auto_generated|divider|divider|StageOut[119]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[119]~189_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[119]~189_combout\);

-- Location: LCCOMB_X79_Y40_N24
\conversor|Div1|auto_generated|divider|divider|StageOut[118]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[118]~190_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[118]~190_combout\);

-- Location: LCCOMB_X77_Y41_N8
\conversor|Div1|auto_generated|divider|divider|StageOut[118]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[118]~253_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[103]~250_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[103]~250_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[118]~253_combout\);

-- Location: LCCOMB_X76_Y41_N4
\conversor|Div1|auto_generated|divider|divider|StageOut[117]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[117]~254_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[102]~296_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[102]~296_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[117]~254_combout\);

-- Location: LCCOMB_X77_Y40_N24
\conversor|Div1|auto_generated|divider|divider|StageOut[117]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[117]~191_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[117]~191_combout\);

-- Location: LCCOMB_X76_Y40_N10
\conversor|Div1|auto_generated|divider|divider|StageOut[116]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[116]~192_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[116]~192_combout\);

-- Location: LCCOMB_X77_Y41_N22
\conversor|Div1|auto_generated|divider|divider|StageOut[116]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[116]~255_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[101]~297_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|StageOut[101]~297_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[116]~255_combout\);

-- Location: LCCOMB_X76_Y40_N16
\conversor|Div1|auto_generated|divider|divider|StageOut[115]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[115]~193_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[115]~193_combout\);

-- Location: LCCOMB_X79_Y41_N30
\conversor|Div1|auto_generated|divider|divider|StageOut[115]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[115]~256_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[100]~298_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|StageOut[100]~298_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[115]~256_combout\);

-- Location: LCCOMB_X77_Y41_N24
\conversor|Div1|auto_generated|divider|divider|StageOut[114]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[114]~257_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[99]~299_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|StageOut[99]~299_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[114]~257_combout\);

-- Location: LCCOMB_X76_Y40_N22
\conversor|Div1|auto_generated|divider|divider|StageOut[114]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[114]~194_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[114]~194_combout\);

-- Location: LCCOMB_X76_Y40_N2
\conversor|Div1|auto_generated|divider|divider|StageOut[113]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[113]~300_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[113]~300_combout\);

-- Location: LCCOMB_X77_Y40_N2
\conversor|Div1|auto_generated|divider|divider|StageOut[113]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[113]~195_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[113]~195_combout\);

-- Location: LCCOMB_X76_Y40_N26
\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X76_Y40_N14
\conversor|Div1|auto_generated|divider|divider|StageOut[112]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[112]~197_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[112]~197_combout\);

-- Location: LCCOMB_X76_Y40_N4
\conversor|Div1|auto_generated|divider|divider|StageOut[112]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[112]~196_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[112]~196_combout\);

-- Location: LCCOMB_X77_Y40_N4
\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\conversor|Div1|auto_generated|divider|divider|StageOut[112]~197_combout\) # (\conversor|Div1|auto_generated|divider|divider|StageOut[112]~196_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[112]~197_combout\) # (\conversor|Div1|auto_generated|divider|divider|StageOut[112]~196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[112]~197_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[112]~196_combout\,
	datad => VCC,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X77_Y40_N6
\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[113]~300_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[113]~195_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[113]~300_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[113]~195_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[113]~300_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[113]~195_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[113]~300_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[113]~195_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X77_Y40_N8
\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[114]~257_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[114]~194_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[114]~257_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[114]~194_combout\)))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[114]~257_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[114]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[114]~257_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[114]~194_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X77_Y40_N10
\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[115]~193_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[115]~256_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[115]~193_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[115]~256_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[115]~193_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[115]~256_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[115]~193_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[115]~256_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X77_Y40_N12
\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[116]~192_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[116]~255_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[116]~192_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[116]~255_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[116]~192_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[116]~255_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[116]~192_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[116]~255_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X77_Y40_N14
\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[117]~254_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[117]~191_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[117]~254_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[117]~191_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[117]~254_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[117]~191_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[117]~254_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[117]~191_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X77_Y40_N16
\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[118]~190_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[118]~253_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[118]~190_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[118]~253_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[118]~190_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[118]~253_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[118]~190_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[118]~253_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X77_Y40_N18
\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[119]~252_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[119]~189_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[119]~252_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[119]~189_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[119]~252_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[119]~189_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[119]~252_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[119]~189_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X77_Y40_N20
\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[120]~188_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[120]~188_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[120]~188_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[120]~188_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X77_Y40_N22
\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X80_Y37_N6
\conversor|Mod2|auto_generated|divider|divider|StageOut[45]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[45]~54_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[45]~54_combout\);

-- Location: LCCOMB_X80_Y37_N0
\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X80_Y37_N28
\conversor|Mod2|auto_generated|divider|divider|StageOut[45]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[45]~55_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ & !\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[45]~55_combout\);

-- Location: LCCOMB_X80_Y37_N10
\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\conversor|Mod2|auto_generated|divider|divider|StageOut[45]~54_combout\) # (\conversor|Mod2|auto_generated|divider|divider|StageOut[45]~55_combout\)))
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\conversor|Mod2|auto_generated|divider|divider|StageOut[45]~54_combout\) # (\conversor|Mod2|auto_generated|divider|divider|StageOut[45]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[45]~54_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[45]~55_combout\,
	datad => VCC,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X80_Y37_N12
\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\conversor|Mod2|auto_generated|divider|divider|StageOut[46]~53_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[46]~52_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[46]~53_combout\ & 
-- (!\conversor|Mod2|auto_generated|divider|divider|StageOut[46]~52_combout\)))
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\conversor|Mod2|auto_generated|divider|divider|StageOut[46]~53_combout\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[46]~52_combout\ & 
-- !\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[46]~53_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[46]~52_combout\,
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X80_Y37_N14
\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\conversor|Mod2|auto_generated|divider|divider|StageOut[47]~51_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[47]~50_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\conversor|Mod2|auto_generated|divider|divider|StageOut[47]~51_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[47]~50_combout\)))))
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[47]~51_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[47]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[47]~51_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[47]~50_combout\,
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X80_Y37_N16
\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\conversor|Mod2|auto_generated|divider|divider|StageOut[48]~49_combout\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[48]~48_combout\ & 
-- !\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[48]~49_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[48]~48_combout\,
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y37_N18
\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y37_N12
\conversor|Mod2|auto_generated|divider|divider|StageOut[52]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[52]~57_combout\ = (!\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[52]~57_combout\);

-- Location: LCCOMB_X80_Y37_N24
\conversor|Mod2|auto_generated|divider|divider|StageOut[52]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[52]~80_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[52]~80_combout\);

-- Location: LCCOMB_X80_Y37_N2
\conversor|Mod2|auto_generated|divider|divider|StageOut[51]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[51]~81_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[51]~81_combout\);

-- Location: LCCOMB_X81_Y37_N2
\conversor|Mod2|auto_generated|divider|divider|StageOut[51]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[51]~58_combout\ = (!\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[51]~58_combout\);

-- Location: LCCOMB_X77_Y40_N0
\conversor|Div1|auto_generated|divider|divider|StageOut[135]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[135]~198_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[135]~198_combout\);

-- Location: LCCOMB_X77_Y41_N18
\conversor|Div1|auto_generated|divider|divider|StageOut[135]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[135]~258_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[120]~251_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[135]~258_combout\);

-- Location: LCCOMB_X77_Y41_N16
\conversor|Div1|auto_generated|divider|divider|StageOut[134]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[134]~259_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[119]~252_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[119]~252_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[134]~259_combout\);

-- Location: LCCOMB_X77_Y39_N4
\conversor|Div1|auto_generated|divider|divider|StageOut[134]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[134]~199_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[134]~199_combout\);

-- Location: LCCOMB_X79_Y40_N0
\conversor|Div1|auto_generated|divider|divider|StageOut[133]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[133]~260_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[118]~253_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[118]~253_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[133]~260_combout\);

-- Location: LCCOMB_X79_Y39_N8
\conversor|Div1|auto_generated|divider|divider|StageOut[133]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[133]~200_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[133]~200_combout\);

-- Location: LCCOMB_X76_Y39_N14
\conversor|Div1|auto_generated|divider|divider|StageOut[132]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[132]~201_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[132]~201_combout\);

-- Location: LCCOMB_X76_Y41_N6
\conversor|Div1|auto_generated|divider|divider|StageOut[132]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[117]~254_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[117]~254_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\);

-- Location: LCCOMB_X77_Y40_N30
\conversor|Div1|auto_generated|divider|divider|StageOut[131]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[131]~202_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[131]~202_combout\);

-- Location: LCCOMB_X76_Y40_N24
\conversor|Div1|auto_generated|divider|divider|StageOut[131]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[116]~255_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[116]~255_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\);

-- Location: LCCOMB_X79_Y40_N30
\conversor|Div1|auto_generated|divider|divider|StageOut[130]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[130]~263_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[115]~256_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|StageOut[115]~256_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[130]~263_combout\);

-- Location: LCCOMB_X77_Y39_N2
\conversor|Div1|auto_generated|divider|divider|StageOut[130]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[130]~203_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[130]~203_combout\);

-- Location: LCCOMB_X77_Y40_N28
\conversor|Div1|auto_generated|divider|divider|StageOut[129]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[129]~204_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[129]~204_combout\);

-- Location: LCCOMB_X77_Y41_N10
\conversor|Div1|auto_generated|divider|divider|StageOut[129]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[129]~264_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[114]~257_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[114]~257_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[129]~264_combout\);

-- Location: LCCOMB_X79_Y40_N16
\conversor|Div1|auto_generated|divider|divider|StageOut[128]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[128]~265_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[113]~300_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[113]~300_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[128]~265_combout\);

-- Location: LCCOMB_X81_Y39_N16
\conversor|Div1|auto_generated|divider|divider|StageOut[128]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[128]~205_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[128]~205_combout\);

-- Location: LCCOMB_X76_Y40_N12
\conversor|Div1|auto_generated|divider|divider|StageOut[127]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[127]~301_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[127]~301_combout\);

-- Location: LCCOMB_X79_Y39_N22
\conversor|Div1|auto_generated|divider|divider|StageOut[127]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[127]~206_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[127]~206_combout\);

-- Location: LCCOMB_X76_Y39_N4
\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X76_Y39_N12
\conversor|Div1|auto_generated|divider|divider|StageOut[126]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[126]~208_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[126]~208_combout\);

-- Location: LCCOMB_X77_Y39_N0
\conversor|Div1|auto_generated|divider|divider|StageOut[126]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[126]~207_combout\ = (!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[126]~207_combout\);

-- Location: LCCOMB_X77_Y39_N10
\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\conversor|Div1|auto_generated|divider|divider|StageOut[126]~208_combout\) # (\conversor|Div1|auto_generated|divider|divider|StageOut[126]~207_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[126]~208_combout\) # (\conversor|Div1|auto_generated|divider|divider|StageOut[126]~207_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[126]~208_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[126]~207_combout\,
	datad => VCC,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X77_Y39_N12
\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[127]~301_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[127]~206_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[127]~301_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[127]~206_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[127]~301_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[127]~206_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[127]~301_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[127]~206_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X77_Y39_N14
\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[128]~265_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[128]~205_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[128]~265_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[128]~205_combout\)))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[128]~265_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[128]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[128]~265_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[128]~205_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X77_Y39_N16
\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[129]~204_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[129]~264_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[129]~204_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[129]~264_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[129]~204_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[129]~264_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[129]~204_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[129]~264_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X77_Y39_N18
\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[130]~263_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[130]~203_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[130]~263_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[130]~203_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[130]~263_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[130]~203_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[130]~263_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[130]~203_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X77_Y39_N20
\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[131]~202_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[131]~202_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[131]~202_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[131]~202_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X77_Y39_N22
\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[132]~201_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[132]~201_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[132]~201_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[132]~201_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X77_Y39_N24
\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[133]~260_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[133]~200_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[133]~260_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[133]~200_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[133]~260_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[133]~200_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[133]~260_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[133]~200_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X77_Y39_N26
\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[134]~259_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[134]~199_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[134]~259_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[134]~199_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[134]~259_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[134]~199_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[134]~259_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[134]~199_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X77_Y39_N28
\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[135]~198_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[135]~258_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[135]~198_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[135]~258_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[135]~198_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[135]~258_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[135]~198_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[135]~258_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X77_Y39_N30
\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X81_Y37_N20
\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X81_Y37_N10
\conversor|Mod2|auto_generated|divider|divider|StageOut[50]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[50]~60_combout\ = (!\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[50]~60_combout\);

-- Location: LCCOMB_X81_Y37_N4
\conversor|Mod2|auto_generated|divider|divider|StageOut[50]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[50]~59_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[50]~59_combout\);

-- Location: LCCOMB_X81_Y37_N22
\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\conversor|Mod2|auto_generated|divider|divider|StageOut[50]~60_combout\) # (\conversor|Mod2|auto_generated|divider|divider|StageOut[50]~59_combout\)))
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\conversor|Mod2|auto_generated|divider|divider|StageOut[50]~60_combout\) # (\conversor|Mod2|auto_generated|divider|divider|StageOut[50]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[50]~60_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[50]~59_combout\,
	datad => VCC,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X81_Y37_N24
\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\conversor|Mod2|auto_generated|divider|divider|StageOut[51]~81_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[51]~58_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[51]~81_combout\ & 
-- (!\conversor|Mod2|auto_generated|divider|divider|StageOut[51]~58_combout\)))
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\conversor|Mod2|auto_generated|divider|divider|StageOut[51]~81_combout\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[51]~58_combout\ & 
-- !\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[51]~81_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[51]~58_combout\,
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X81_Y37_N26
\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\conversor|Mod2|auto_generated|divider|divider|StageOut[52]~57_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[52]~80_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\conversor|Mod2|auto_generated|divider|divider|StageOut[52]~57_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[52]~80_combout\)))))
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[52]~57_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[52]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[52]~57_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[52]~80_combout\,
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X80_Y37_N26
\conversor|Mod2|auto_generated|divider|divider|StageOut[53]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[53]~79_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[53]~79_combout\);

-- Location: LCCOMB_X81_Y37_N18
\conversor|Mod2|auto_generated|divider|divider|StageOut[53]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[53]~56_combout\ = (!\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[53]~56_combout\);

-- Location: LCCOMB_X81_Y37_N28
\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\conversor|Mod2|auto_generated|divider|divider|StageOut[53]~79_combout\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[53]~56_combout\ & 
-- !\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[53]~79_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[53]~56_combout\,
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y37_N30
\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y37_N0
\conversor|Mod2|auto_generated|divider|divider|StageOut[58]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[58]~61_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[58]~61_combout\);

-- Location: LCCOMB_X81_Y37_N6
\conversor|Mod2|auto_generated|divider|divider|StageOut[58]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[58]~75_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[52]~80_combout\) # 
-- ((\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[52]~80_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[58]~75_combout\);

-- Location: LCCOMB_X81_Y37_N16
\conversor|Mod2|auto_generated|divider|divider|StageOut[57]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[57]~76_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[51]~81_combout\) # 
-- ((\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|StageOut[51]~81_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[57]~76_combout\);

-- Location: LCCOMB_X82_Y37_N14
\conversor|Mod2|auto_generated|divider|divider|StageOut[57]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[57]~62_combout\ = (!\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[57]~62_combout\);

-- Location: LCCOMB_X81_Y37_N14
\conversor|Mod2|auto_generated|divider|divider|StageOut[56]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[56]~82_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[56]~82_combout\);

-- Location: LCCOMB_X82_Y37_N2
\conversor|Mod2|auto_generated|divider|divider|StageOut[56]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[56]~63_combout\ = (!\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[56]~63_combout\);

-- Location: LCCOMB_X79_Y39_N12
\conversor|Div1|auto_generated|divider|divider|StageOut[150]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[150]~209_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[150]~209_combout\);

-- Location: LCCOMB_X77_Y40_N26
\conversor|Div1|auto_generated|divider|divider|StageOut[150]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[150]~266_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[135]~258_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[135]~258_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[150]~266_combout\);

-- Location: LCCOMB_X77_Y39_N6
\conversor|Div1|auto_generated|divider|divider|StageOut[149]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[149]~267_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[134]~259_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[134]~259_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[149]~267_combout\);

-- Location: LCCOMB_X80_Y39_N28
\conversor|Div1|auto_generated|divider|divider|StageOut[149]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[149]~210_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[149]~210_combout\);

-- Location: LCCOMB_X79_Y39_N16
\conversor|Div1|auto_generated|divider|divider|StageOut[148]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[148]~268_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[133]~260_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[133]~260_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[148]~268_combout\);

-- Location: LCCOMB_X79_Y39_N30
\conversor|Div1|auto_generated|divider|divider|StageOut[148]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[148]~211_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[148]~211_combout\);

-- Location: LCCOMB_X76_Y39_N6
\conversor|Div1|auto_generated|divider|divider|StageOut[147]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[147]~269_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[132]~261_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[147]~269_combout\);

-- Location: LCCOMB_X76_Y39_N2
\conversor|Div1|auto_generated|divider|divider|StageOut[147]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[147]~212_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[147]~212_combout\);

-- Location: LCCOMB_X79_Y40_N14
\conversor|Div1|auto_generated|divider|divider|StageOut[146]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[146]~270_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[131]~262_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[146]~270_combout\);

-- Location: LCCOMB_X79_Y39_N4
\conversor|Div1|auto_generated|divider|divider|StageOut[146]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[146]~213_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[146]~213_combout\);

-- Location: LCCOMB_X81_Y39_N30
\conversor|Div1|auto_generated|divider|divider|StageOut[145]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[145]~271_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[130]~263_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|StageOut[130]~263_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[145]~271_combout\);

-- Location: LCCOMB_X81_Y39_N10
\conversor|Div1|auto_generated|divider|divider|StageOut[145]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[145]~214_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[145]~214_combout\);

-- Location: LCCOMB_X81_Y39_N4
\conversor|Div1|auto_generated|divider|divider|StageOut[144]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[144]~215_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[144]~215_combout\);

-- Location: LCCOMB_X77_Y39_N8
\conversor|Div1|auto_generated|divider|divider|StageOut[144]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[144]~272_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[129]~264_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[129]~264_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[144]~272_combout\);

-- Location: LCCOMB_X81_Y39_N20
\conversor|Div1|auto_generated|divider|divider|StageOut[143]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[143]~273_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[128]~265_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[128]~265_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[143]~273_combout\);

-- Location: LCCOMB_X81_Y39_N26
\conversor|Div1|auto_generated|divider|divider|StageOut[143]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[143]~216_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[143]~216_combout\);

-- Location: LCCOMB_X79_Y39_N14
\conversor|Div1|auto_generated|divider|divider|StageOut[142]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[142]~217_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[142]~217_combout\);

-- Location: LCCOMB_X79_Y39_N18
\conversor|Div1|auto_generated|divider|divider|StageOut[142]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[127]~301_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[127]~301_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\);

-- Location: LCCOMB_X76_Y39_N24
\conversor|Div1|auto_generated|divider|divider|StageOut[141]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[141]~218_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[141]~218_combout\);

-- Location: LCCOMB_X76_Y39_N10
\conversor|Div1|auto_generated|divider|divider|StageOut[141]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[141]~302_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((!\conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[141]~302_combout\);

-- Location: LCCOMB_X80_Y40_N24
\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X80_Y40_N30
\conversor|Div1|auto_generated|divider|divider|StageOut[140]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[140]~220_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[140]~220_combout\);

-- Location: LCCOMB_X80_Y40_N12
\conversor|Div1|auto_generated|divider|divider|StageOut[140]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[140]~219_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[140]~219_combout\);

-- Location: LCCOMB_X80_Y39_N0
\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\conversor|Div1|auto_generated|divider|divider|StageOut[140]~220_combout\) # (\conversor|Div1|auto_generated|divider|divider|StageOut[140]~219_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[140]~220_combout\) # (\conversor|Div1|auto_generated|divider|divider|StageOut[140]~219_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[140]~220_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[140]~219_combout\,
	datad => VCC,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X80_Y39_N2
\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[141]~218_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[141]~302_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[141]~218_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[141]~302_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[141]~218_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[141]~302_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[141]~218_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[141]~302_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X80_Y39_N4
\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[142]~217_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[142]~217_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\)))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[142]~217_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[142]~217_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X80_Y39_N6
\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[143]~273_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[143]~216_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[143]~273_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[143]~216_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[143]~273_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[143]~216_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[143]~273_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[143]~216_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X80_Y39_N8
\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[144]~215_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[144]~272_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[144]~215_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[144]~272_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[144]~215_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[144]~272_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[144]~215_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[144]~272_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X80_Y39_N10
\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[145]~271_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[145]~214_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[145]~271_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[145]~214_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[145]~271_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[145]~214_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[145]~271_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[145]~214_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X80_Y39_N12
\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[146]~270_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[146]~213_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[146]~270_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[146]~213_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[146]~270_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[146]~213_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[146]~270_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[146]~213_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X80_Y39_N14
\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[147]~269_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[147]~212_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[147]~269_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[147]~212_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[147]~269_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[147]~212_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[147]~269_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[147]~212_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X80_Y39_N16
\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[148]~268_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[148]~211_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[148]~268_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[148]~211_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[148]~268_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[148]~211_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[148]~268_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[148]~211_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X80_Y39_N18
\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[149]~267_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[149]~210_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[149]~267_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[149]~210_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[149]~267_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[149]~210_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[149]~267_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[149]~210_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X80_Y39_N20
\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[150]~209_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[150]~266_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[150]~209_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[150]~266_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[150]~209_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[150]~266_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[150]~209_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[150]~266_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X80_Y39_N22
\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X82_Y37_N16
\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X82_Y37_N30
\conversor|Mod2|auto_generated|divider|divider|StageOut[55]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[55]~65_combout\ = (!\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[55]~65_combout\);

-- Location: LCCOMB_X82_Y37_N24
\conversor|Mod2|auto_generated|divider|divider|StageOut[55]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[55]~64_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[55]~64_combout\);

-- Location: LCCOMB_X82_Y37_N4
\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\conversor|Mod2|auto_generated|divider|divider|StageOut[55]~65_combout\) # (\conversor|Mod2|auto_generated|divider|divider|StageOut[55]~64_combout\)))
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\conversor|Mod2|auto_generated|divider|divider|StageOut[55]~65_combout\) # (\conversor|Mod2|auto_generated|divider|divider|StageOut[55]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[55]~65_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[55]~64_combout\,
	datad => VCC,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X82_Y37_N6
\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\conversor|Mod2|auto_generated|divider|divider|StageOut[56]~82_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[56]~63_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[56]~82_combout\ & 
-- (!\conversor|Mod2|auto_generated|divider|divider|StageOut[56]~63_combout\)))
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\conversor|Mod2|auto_generated|divider|divider|StageOut[56]~82_combout\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[56]~63_combout\ & 
-- !\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[56]~82_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[56]~63_combout\,
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X82_Y37_N8
\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\conversor|Mod2|auto_generated|divider|divider|StageOut[57]~76_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[57]~62_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\conversor|Mod2|auto_generated|divider|divider|StageOut[57]~76_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[57]~62_combout\)))))
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[57]~76_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[57]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[57]~76_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X82_Y37_N10
\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\conversor|Mod2|auto_generated|divider|divider|StageOut[58]~61_combout\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[58]~75_combout\ & 
-- !\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[58]~61_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[58]~75_combout\,
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X82_Y37_N12
\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X82_Y37_N26
\conversor|Mod2|auto_generated|divider|divider|StageOut[61]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[61]~83_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[61]~83_combout\);

-- Location: LCCOMB_X82_Y36_N2
\conversor|Mod2|auto_generated|divider|divider|StageOut[61]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[61]~68_combout\ = (!\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[61]~68_combout\);

-- Location: LCCOMB_X79_Y39_N28
\conversor|Div1|auto_generated|divider|divider|StageOut[165]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[165]~275_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[150]~266_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[150]~266_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[165]~275_combout\);

-- Location: LCCOMB_X80_Y39_N26
\conversor|Div1|auto_generated|divider|divider|StageOut[165]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[165]~221_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[165]~221_combout\);

-- Location: LCCOMB_X80_Y39_N30
\conversor|Div1|auto_generated|divider|divider|StageOut[164]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[164]~276_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[149]~267_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|StageOut[149]~267_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[164]~276_combout\);

-- Location: LCCOMB_X79_Y40_N6
\conversor|Div1|auto_generated|divider|divider|StageOut[164]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[164]~222_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[164]~222_combout\);

-- Location: LCCOMB_X79_Y39_N10
\conversor|Div1|auto_generated|divider|divider|StageOut[163]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[163]~277_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[148]~268_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[148]~268_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[163]~277_combout\);

-- Location: LCCOMB_X79_Y39_N0
\conversor|Div1|auto_generated|divider|divider|StageOut[163]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[163]~223_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[163]~223_combout\);

-- Location: LCCOMB_X81_Y41_N30
\conversor|Div1|auto_generated|divider|divider|StageOut[162]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[162]~224_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[162]~224_combout\);

-- Location: LCCOMB_X76_Y39_N0
\conversor|Div1|auto_generated|divider|divider|StageOut[162]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[162]~278_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[147]~269_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[147]~269_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[162]~278_combout\);

-- Location: LCCOMB_X80_Y40_N28
\conversor|Div1|auto_generated|divider|divider|StageOut[161]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[161]~225_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[161]~225_combout\);

-- Location: LCCOMB_X80_Y40_N0
\conversor|Div1|auto_generated|divider|divider|StageOut[161]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[161]~279_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[146]~270_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[146]~270_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[161]~279_combout\);

-- Location: LCCOMB_X81_Y39_N28
\conversor|Div1|auto_generated|divider|divider|StageOut[160]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[160]~226_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[160]~226_combout\);

-- Location: LCCOMB_X81_Y39_N2
\conversor|Div1|auto_generated|divider|divider|StageOut[160]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[160]~280_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[145]~271_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[145]~271_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[160]~280_combout\);

-- Location: LCCOMB_X81_Y39_N12
\conversor|Div1|auto_generated|divider|divider|StageOut[159]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[159]~281_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[144]~272_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[144]~272_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[159]~281_combout\);

-- Location: LCCOMB_X81_Y39_N22
\conversor|Div1|auto_generated|divider|divider|StageOut[159]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[159]~227_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[159]~227_combout\);

-- Location: LCCOMB_X81_Y39_N8
\conversor|Div1|auto_generated|divider|divider|StageOut[158]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[158]~228_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[158]~228_combout\);

-- Location: LCCOMB_X81_Y39_N18
\conversor|Div1|auto_generated|divider|divider|StageOut[158]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[158]~282_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[143]~273_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[143]~273_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[158]~282_combout\);

-- Location: LCCOMB_X80_Y39_N24
\conversor|Div1|auto_generated|divider|divider|StageOut[157]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[157]~229_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[157]~229_combout\);

-- Location: LCCOMB_X79_Y39_N24
\conversor|Div1|auto_generated|divider|divider|StageOut[157]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[157]~283_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[142]~274_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[157]~283_combout\);

-- Location: LCCOMB_X79_Y39_N2
\conversor|Div1|auto_generated|divider|divider|StageOut[156]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[156]~230_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[156]~230_combout\);

-- Location: LCCOMB_X76_Y39_N22
\conversor|Div1|auto_generated|divider|divider|StageOut[156]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[156]~284_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[141]~302_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[141]~302_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[156]~284_combout\);

-- Location: LCCOMB_X80_Y40_N6
\conversor|Div1|auto_generated|divider|divider|StageOut[155]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[155]~303_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[155]~303_combout\);

-- Location: LCCOMB_X80_Y40_N22
\conversor|Div1|auto_generated|divider|divider|StageOut[155]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[155]~231_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[155]~231_combout\);

-- Location: LCCOMB_X80_Y41_N0
\conversor|Div1|auto_generated|divider|divider|StageOut[154]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[154]~232_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[154]~232_combout\);

-- Location: LCCOMB_X81_Y41_N20
\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X81_Y41_N24
\conversor|Div1|auto_generated|divider|divider|StageOut[154]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[154]~233_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[154]~233_combout\);

-- Location: LCCOMB_X80_Y41_N2
\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\conversor|Div1|auto_generated|divider|divider|StageOut[154]~232_combout\) # (\conversor|Div1|auto_generated|divider|divider|StageOut[154]~233_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[154]~232_combout\) # (\conversor|Div1|auto_generated|divider|divider|StageOut[154]~233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[154]~232_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[154]~233_combout\,
	datad => VCC,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X80_Y41_N4
\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[155]~303_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[155]~231_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[155]~303_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[155]~231_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[155]~303_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[155]~231_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[155]~303_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[155]~231_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X80_Y41_N6
\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[156]~230_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[156]~284_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[156]~230_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[156]~284_combout\)))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[156]~230_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[156]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[156]~230_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[156]~284_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X80_Y41_N8
\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[157]~229_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[157]~283_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[157]~229_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[157]~283_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[157]~229_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[157]~283_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[157]~229_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[157]~283_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X80_Y41_N10
\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[158]~228_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[158]~282_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[158]~228_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[158]~282_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[158]~228_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[158]~282_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[158]~228_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[158]~282_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X80_Y41_N12
\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[159]~281_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[159]~227_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[159]~281_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[159]~227_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[159]~281_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[159]~227_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[159]~281_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[159]~227_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X80_Y41_N14
\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[160]~226_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[160]~280_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[160]~226_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[160]~280_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[160]~226_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[160]~280_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[160]~226_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[160]~280_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X80_Y41_N16
\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[161]~225_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[161]~279_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[161]~225_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[161]~279_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[161]~225_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[161]~279_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[161]~225_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[161]~279_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X80_Y41_N18
\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[162]~224_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[162]~278_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[162]~224_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[162]~278_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[162]~224_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[162]~278_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[162]~224_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[162]~278_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X80_Y41_N20
\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[163]~277_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[163]~223_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[163]~277_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[163]~223_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[163]~277_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[163]~223_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[163]~277_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[163]~223_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X80_Y41_N22
\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\conversor|Div1|auto_generated|divider|divider|StageOut[164]~276_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[164]~222_combout\))))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[164]~276_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|StageOut[164]~222_combout\) # (GND))))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[164]~276_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[164]~222_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[164]~276_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[164]~222_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X80_Y41_N24
\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\conversor|Div1|auto_generated|divider|divider|StageOut[165]~275_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[165]~221_combout\)))) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[165]~275_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|StageOut[165]~221_combout\)))
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[165]~275_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[165]~221_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[165]~275_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[165]~221_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X80_Y41_N26
\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X82_Y36_N30
\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X82_Y36_N10
\conversor|Mod2|auto_generated|divider|divider|StageOut[60]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[60]~70_combout\ = (!\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[60]~70_combout\);

-- Location: LCCOMB_X82_Y36_N28
\conversor|Mod2|auto_generated|divider|divider|StageOut[60]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[60]~69_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[60]~69_combout\);

-- Location: LCCOMB_X82_Y36_N18
\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (((\conversor|Mod2|auto_generated|divider|divider|StageOut[60]~70_combout\) # (\conversor|Mod2|auto_generated|divider|divider|StageOut[60]~69_combout\)))
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\conversor|Mod2|auto_generated|divider|divider|StageOut[60]~70_combout\) # (\conversor|Mod2|auto_generated|divider|divider|StageOut[60]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[60]~70_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[60]~69_combout\,
	datad => VCC,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X82_Y36_N20
\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (((\conversor|Mod2|auto_generated|divider|divider|StageOut[61]~83_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[61]~68_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[61]~83_combout\ & 
-- (!\conversor|Mod2|auto_generated|divider|divider|StageOut[61]~68_combout\)))
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((!\conversor|Mod2|auto_generated|divider|divider|StageOut[61]~83_combout\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[61]~68_combout\ & 
-- !\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[61]~83_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[61]~68_combout\,
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X82_Y37_N22
\conversor|Mod2|auto_generated|divider|divider|StageOut[63]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[63]~77_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[57]~76_combout\) # 
-- ((!\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[57]~76_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[63]~77_combout\);

-- Location: LCCOMB_X82_Y37_N28
\conversor|Mod2|auto_generated|divider|divider|StageOut[63]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[63]~66_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[63]~66_combout\);

-- Location: LCCOMB_X82_Y37_N20
\conversor|Mod2|auto_generated|divider|divider|StageOut[62]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[62]~78_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[56]~82_combout\) # 
-- ((\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|StageOut[56]~82_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[62]~78_combout\);

-- Location: LCCOMB_X82_Y36_N16
\conversor|Mod2|auto_generated|divider|divider|StageOut[62]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[62]~67_combout\ = (!\conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[62]~67_combout\);

-- Location: LCCOMB_X82_Y36_N22
\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & (((\conversor|Mod2|auto_generated|divider|divider|StageOut[62]~78_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[62]~67_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((((\conversor|Mod2|auto_generated|divider|divider|StageOut[62]~78_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[62]~67_combout\)))))
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((!\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[62]~78_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[62]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[62]~78_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[62]~67_combout\,
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X82_Y36_N24
\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ = CARRY((!\conversor|Mod2|auto_generated|divider|divider|StageOut[63]~77_combout\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[63]~66_combout\ & 
-- !\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[63]~77_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[63]~66_combout\,
	datad => VCC,
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	cout => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\);

-- Location: LCCOMB_X82_Y36_N26
\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\);

-- Location: LCCOMB_X82_Y36_N4
\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[61]~83_combout\) # 
-- ((\conversor|Mod2|auto_generated|divider|divider|StageOut[61]~68_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- (((\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[61]~83_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|StageOut[61]~68_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\);

-- Location: LCCOMB_X82_Y36_N6
\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[60]~70_combout\) # 
-- ((\conversor|Mod2|auto_generated|divider|divider|StageOut[60]~69_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- (((\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[60]~70_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[60]~69_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\);

-- Location: LCCOMB_X79_Y39_N26
\conversor|Div1|auto_generated|divider|divider|StageOut[180]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[180]~285_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[165]~275_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[165]~275_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[180]~285_combout\);

-- Location: LCCOMB_X81_Y41_N6
\conversor|Div1|auto_generated|divider|divider|StageOut[180]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[180]~234_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[180]~234_combout\);

-- Location: LCCOMB_X81_Y41_N16
\conversor|Div1|auto_generated|divider|divider|StageOut[179]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[179]~235_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[179]~235_combout\);

-- Location: LCCOMB_X81_Y41_N4
\conversor|Div1|auto_generated|divider|divider|StageOut[179]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[179]~286_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[164]~276_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[164]~276_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[179]~286_combout\);

-- Location: LCCOMB_X79_Y39_N20
\conversor|Div1|auto_generated|divider|divider|StageOut[178]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[178]~287_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[163]~277_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[163]~277_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[178]~287_combout\);

-- Location: LCCOMB_X81_Y41_N18
\conversor|Div1|auto_generated|divider|divider|StageOut[178]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[178]~236_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[178]~236_combout\);

-- Location: LCCOMB_X80_Y41_N28
\conversor|Div1|auto_generated|divider|divider|StageOut[177]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[177]~288_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[162]~278_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[162]~278_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[177]~288_combout\);

-- Location: LCCOMB_X81_Y41_N28
\conversor|Div1|auto_generated|divider|divider|StageOut[177]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[177]~237_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[177]~237_combout\);

-- Location: LCCOMB_X80_Y40_N10
\conversor|Div1|auto_generated|divider|divider|StageOut[176]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[176]~289_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[161]~279_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[161]~279_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[176]~289_combout\);

-- Location: LCCOMB_X82_Y41_N28
\conversor|Div1|auto_generated|divider|divider|StageOut[176]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[176]~238_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[176]~238_combout\);

-- Location: LCCOMB_X81_Y41_N2
\conversor|Div1|auto_generated|divider|divider|StageOut[175]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[175]~239_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[175]~239_combout\);

-- Location: LCCOMB_X81_Y39_N24
\conversor|Div1|auto_generated|divider|divider|StageOut[175]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[175]~290_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[160]~280_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[160]~280_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[175]~290_combout\);

-- Location: LCCOMB_X81_Y41_N12
\conversor|Div1|auto_generated|divider|divider|StageOut[174]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[174]~240_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[174]~240_combout\);

-- Location: LCCOMB_X81_Y39_N14
\conversor|Div1|auto_generated|divider|divider|StageOut[174]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[174]~291_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[159]~281_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[159]~281_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[174]~291_combout\);

-- Location: LCCOMB_X81_Y41_N14
\conversor|Div1|auto_generated|divider|divider|StageOut[173]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[173]~241_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[173]~241_combout\);

-- Location: LCCOMB_X81_Y39_N0
\conversor|Div1|auto_generated|divider|divider|StageOut[173]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[173]~292_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[158]~282_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[158]~282_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[173]~292_combout\);

-- Location: LCCOMB_X81_Y41_N8
\conversor|Div1|auto_generated|divider|divider|StageOut[172]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[172]~242_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[172]~242_combout\);

-- Location: LCCOMB_X80_Y41_N30
\conversor|Div1|auto_generated|divider|divider|StageOut[172]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[172]~293_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[157]~283_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|StageOut[157]~283_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[172]~293_combout\);

-- Location: LCCOMB_X81_Y41_N26
\conversor|Div1|auto_generated|divider|divider|StageOut[171]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[171]~243_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[171]~243_combout\);

-- Location: LCCOMB_X76_Y39_N16
\conversor|Div1|auto_generated|divider|divider|StageOut[171]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[171]~294_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[156]~284_combout\) # 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[156]~284_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[171]~294_combout\);

-- Location: LCCOMB_X81_Y41_N0
\conversor|Div1|auto_generated|divider|divider|StageOut[170]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[170]~244_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[170]~244_combout\);

-- Location: LCCOMB_X80_Y40_N4
\conversor|Div1|auto_generated|divider|divider|StageOut[170]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[170]~295_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[155]~303_combout\) # 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[155]~303_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[170]~295_combout\);

-- Location: LCCOMB_X82_Y41_N30
\conversor|Div1|auto_generated|divider|divider|StageOut[169]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[169]~245_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[169]~245_combout\);

-- Location: LCCOMB_X81_Y41_N22
\conversor|Div1|auto_generated|divider|divider|StageOut[169]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[169]~304_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (!\conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)) # (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[169]~304_combout\);

-- Location: LCCOMB_X81_Y41_N10
\conversor|Div1|auto_generated|divider|divider|StageOut[168]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[168]~246_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & !\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[168]~246_combout\);

-- Location: LCCOMB_X80_Y40_N14
\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X81_Y40_N4
\conversor|Div1|auto_generated|divider|divider|StageOut[168]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|StageOut[168]~247_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \conversor|Div1|auto_generated|divider|divider|StageOut[168]~247_combout\);

-- Location: LCCOMB_X82_Y41_N0
\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[168]~246_combout\) # (\conversor|Div1|auto_generated|divider|divider|StageOut[168]~247_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[168]~246_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[168]~247_combout\,
	datad => VCC,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\);

-- Location: LCCOMB_X82_Y41_N2
\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[169]~245_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[169]~304_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[169]~245_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[169]~304_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\);

-- Location: LCCOMB_X82_Y41_N4
\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ & ((\conversor|Div1|auto_generated|divider|divider|StageOut[170]~244_combout\) # 
-- (\conversor|Div1|auto_generated|divider|divider|StageOut[170]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[170]~244_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[170]~295_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\);

-- Location: LCCOMB_X82_Y41_N6
\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[171]~243_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[171]~294_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[171]~243_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[171]~294_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X82_Y41_N8
\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[172]~242_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[172]~293_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[172]~242_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[172]~293_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\);

-- Location: LCCOMB_X82_Y41_N10
\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[173]~241_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[173]~292_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[173]~241_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[173]~292_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\);

-- Location: LCCOMB_X82_Y41_N12
\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[174]~240_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[174]~291_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[174]~240_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[174]~291_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\);

-- Location: LCCOMB_X82_Y41_N14
\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[175]~239_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[175]~290_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[175]~239_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[175]~290_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\);

-- Location: LCCOMB_X82_Y41_N16
\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[176]~289_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[176]~238_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[176]~289_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[176]~238_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\);

-- Location: LCCOMB_X82_Y41_N18
\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[177]~288_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[177]~237_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[177]~288_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[177]~237_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\);

-- Location: LCCOMB_X82_Y41_N20
\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[178]~287_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[178]~236_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[178]~287_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[178]~236_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\);

-- Location: LCCOMB_X82_Y41_N22
\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|StageOut[179]~235_combout\ & (!\conversor|Div1|auto_generated|divider|divider|StageOut[179]~286_combout\ & 
-- !\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[179]~235_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[179]~286_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\);

-- Location: LCCOMB_X82_Y41_N24
\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ = CARRY((\conversor|Div1|auto_generated|divider|divider|StageOut[180]~285_combout\) # ((\conversor|Div1|auto_generated|divider|divider|StageOut[180]~234_combout\) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|StageOut[180]~285_combout\,
	datab => \conversor|Div1|auto_generated|divider|divider|StageOut[180]~234_combout\,
	datad => VCC,
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\,
	cout => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\);

-- Location: LCCOMB_X82_Y41_N26
\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\,
	combout => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X82_Y36_N0
\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\);

-- Location: LCCOMB_X82_Y36_N12
\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & ((!\conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))) # 
-- (!\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & (\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\);

-- Location: LCCOMB_X82_Y36_N8
\conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\ = (\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[62]~67_combout\) # 
-- ((\conversor|Mod2|auto_generated|divider|divider|StageOut[62]~78_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- (((\conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[62]~67_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|StageOut[62]~78_combout\,
	combout => \conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\);

-- Location: LCCOMB_X111_Y20_N16
\dhex2|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex2|Mux6~0_combout\ = (\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\ & (\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\ $ 
-- (!\conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ & (\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\ & 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\ $ (!\conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\,
	combout => \dhex2|Mux6~0_combout\);

-- Location: LCCOMB_X111_Y20_N14
\dhex2|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex2|Mux5~0_combout\ = (\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\))) # 
-- (!\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\ & (\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\ & 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ & (\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\ $ (\conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\,
	combout => \dhex2|Mux5~0_combout\);

-- Location: LCCOMB_X111_Y20_N4
\dhex2|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex2|Mux4~0_combout\ = (\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ & (\conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\) # 
-- (!\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ & (\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\ & 
-- (!\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\ & !\conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\,
	combout => \dhex2|Mux4~0_combout\);

-- Location: LCCOMB_X111_Y20_N30
\dhex2|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex2|Mux3~0_combout\ = (\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ & (\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\)) # 
-- (!\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\ & \conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\)))) # 
-- (!\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\ & (\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ $ 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\,
	combout => \dhex2|Mux3~0_combout\);

-- Location: LCCOMB_X111_Y20_N12
\dhex2|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex2|Mux2~0_combout\ = (\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\ & (((\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\ & !\conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\)))) # 
-- (!\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ & ((!\conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\))) # 
-- (!\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ & (\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\,
	combout => \dhex2|Mux2~0_combout\);

-- Location: LCCOMB_X111_Y20_N22
\dhex2|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex2|Mux1~0_combout\ = (\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ & (\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\ & (\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\ $ 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ & (!\conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\ & 
-- ((\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\) # (\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\,
	combout => \dhex2|Mux1~0_combout\);

-- Location: LCCOMB_X111_Y20_N0
\dhex2|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex2|Mux0~0_combout\ = (\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\) # (\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ $ 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\)))) # (!\conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\ & ((\conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\) # 
-- (\conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\ $ (\conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod2|auto_generated|divider|divider|StageOut[67]~73_combout\,
	datab => \conversor|Mod2|auto_generated|divider|divider|StageOut[66]~72_combout\,
	datac => \conversor|Mod2|auto_generated|divider|divider|StageOut[65]~71_combout\,
	datad => \conversor|Mod2|auto_generated|divider|divider|StageOut[68]~74_combout\,
	combout => \dhex2|Mux0~0_combout\);

-- Location: LCCOMB_X73_Y38_N10
\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ $ (GND)
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY(!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => VCC,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X73_Y38_N12
\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & VCC))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X73_Y38_N14
\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & VCC)) # 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ $ (GND)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X73_Y38_N16
\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = !\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY(!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X73_Y38_N18
\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ $ (GND)
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY(!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X73_Y38_N20
\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY(!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X73_Y38_N22
\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ $ (GND)
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY(!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X73_Y38_N24
\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = !\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY(!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X73_Y38_N26
\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ $ (GND)
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY(!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X73_Y38_N28
\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X74_Y38_N0
\conversor|Div2|auto_generated|divider|divider|StageOut[135]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[135]~102_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[135]~102_combout\);

-- Location: LCCOMB_X73_Y38_N0
\conversor|Div2|auto_generated|divider|divider|StageOut[134]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[134]~103_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[134]~103_combout\);

-- Location: LCCOMB_X74_Y38_N10
\conversor|Div2|auto_generated|divider|divider|StageOut[133]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[133]~104_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[133]~104_combout\);

-- Location: LCCOMB_X74_Y38_N4
\conversor|Div2|auto_generated|divider|divider|StageOut[132]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[132]~105_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[132]~105_combout\);

-- Location: LCCOMB_X74_Y38_N2
\conversor|Div2|auto_generated|divider|divider|StageOut[131]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[131]~106_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[131]~106_combout\);

-- Location: LCCOMB_X74_Y38_N20
\conversor|Div2|auto_generated|divider|divider|StageOut[130]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[130]~107_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[130]~107_combout\);

-- Location: LCCOMB_X73_Y38_N2
\conversor|Div2|auto_generated|divider|divider|StageOut[129]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[129]~109_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[129]~109_combout\);

-- Location: LCCOMB_X75_Y38_N24
\conversor|Div2|auto_generated|divider|divider|StageOut[129]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[129]~108_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[129]~108_combout\);

-- Location: LCCOMB_X75_Y39_N20
\conversor|Div2|auto_generated|divider|divider|StageOut[128]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[128]~110_combout\ = (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[128]~110_combout\);

-- Location: LCCOMB_X74_Y38_N6
\conversor|Div2|auto_generated|divider|divider|StageOut[128]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[128]~111_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[128]~111_combout\);

-- Location: LCCOMB_X74_Y38_N12
\conversor|Div2|auto_generated|divider|divider|StageOut[127]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[127]~113_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[127]~113_combout\);

-- Location: LCCOMB_X75_Y38_N0
\conversor|Div2|auto_generated|divider|divider|StageOut[127]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[127]~112_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[127]~112_combout\);

-- Location: LCCOMB_X75_Y38_N26
\conversor|Div2|auto_generated|divider|divider|StageOut[126]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[126]~114_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[126]~114_combout\);

-- Location: LCCOMB_X75_Y36_N4
\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X75_Y36_N10
\conversor|Div2|auto_generated|divider|divider|StageOut[126]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[126]~115_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[126]~115_combout\);

-- Location: LCCOMB_X75_Y38_N2
\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\conversor|Div2|auto_generated|divider|divider|StageOut[126]~114_combout\) # (\conversor|Div2|auto_generated|divider|divider|StageOut[126]~115_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[126]~114_combout\) # (\conversor|Div2|auto_generated|divider|divider|StageOut[126]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[126]~114_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[126]~115_combout\,
	datad => VCC,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X75_Y38_N4
\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[127]~113_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[127]~112_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[127]~113_combout\ & 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[127]~112_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[127]~113_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[127]~112_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[127]~113_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[127]~112_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X75_Y38_N6
\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[128]~110_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[128]~111_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\conversor|Div2|auto_generated|divider|divider|StageOut[128]~110_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[128]~111_combout\)))))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[128]~110_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[128]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[128]~110_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[128]~111_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X75_Y38_N8
\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[129]~109_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[129]~108_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[129]~109_combout\ & 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[129]~108_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[129]~109_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[129]~108_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[129]~109_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[129]~108_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X75_Y38_N10
\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\conversor|Div2|auto_generated|divider|divider|StageOut[130]~107_combout\ & ((GND) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\))) # 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[130]~107_combout\ & (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ $ (GND)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[130]~107_combout\) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[130]~107_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X75_Y38_N12
\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\conversor|Div2|auto_generated|divider|divider|StageOut[131]~106_combout\ & (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & VCC)) # 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[131]~106_combout\ & (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[131]~106_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[131]~106_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X75_Y38_N14
\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\conversor|Div2|auto_generated|divider|divider|StageOut[132]~105_combout\ & ((GND) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\))) # 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[132]~105_combout\ & (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ $ (GND)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[132]~105_combout\) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[132]~105_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X75_Y38_N16
\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\conversor|Div2|auto_generated|divider|divider|StageOut[133]~104_combout\ & (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & VCC)) # 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[133]~104_combout\ & (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[133]~104_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[133]~104_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X75_Y38_N18
\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\conversor|Div2|auto_generated|divider|divider|StageOut[134]~103_combout\ & ((GND) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\))) # 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[134]~103_combout\ & (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ $ (GND)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[134]~103_combout\) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[134]~103_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X75_Y38_N20
\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\conversor|Div2|auto_generated|divider|divider|StageOut[135]~102_combout\ & (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & VCC)) # 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[135]~102_combout\ & (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[135]~102_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[135]~102_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X75_Y38_N22
\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X74_Y38_N14
\conversor|Div2|auto_generated|divider|divider|StageOut[150]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[150]~155_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & 
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[150]~155_combout\);

-- Location: LCCOMB_X75_Y37_N16
\conversor|Div2|auto_generated|divider|divider|StageOut[150]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[150]~116_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[150]~116_combout\);

-- Location: LCCOMB_X73_Y38_N8
\conversor|Div2|auto_generated|divider|divider|StageOut[149]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[149]~156_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[149]~156_combout\);

-- Location: LCCOMB_X75_Y37_N10
\conversor|Div2|auto_generated|divider|divider|StageOut[149]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[149]~117_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[149]~117_combout\);

-- Location: LCCOMB_X74_Y38_N16
\conversor|Div2|auto_generated|divider|divider|StageOut[148]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[148]~157_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[148]~157_combout\);

-- Location: LCCOMB_X76_Y37_N28
\conversor|Div2|auto_generated|divider|divider|StageOut[148]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[148]~118_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[148]~118_combout\);

-- Location: LCCOMB_X74_Y38_N30
\conversor|Div2|auto_generated|divider|divider|StageOut[147]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[147]~119_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[147]~119_combout\);

-- Location: LCCOMB_X74_Y38_N18
\conversor|Div2|auto_generated|divider|divider|StageOut[147]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[147]~158_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[147]~158_combout\);

-- Location: LCCOMB_X74_Y38_N24
\conversor|Div2|auto_generated|divider|divider|StageOut[146]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[146]~159_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[146]~159_combout\);

-- Location: LCCOMB_X74_Y37_N4
\conversor|Div2|auto_generated|divider|divider|StageOut[146]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[146]~120_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[146]~120_combout\);

-- Location: LCCOMB_X74_Y38_N8
\conversor|Div2|auto_generated|divider|divider|StageOut[145]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[145]~121_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[145]~121_combout\);

-- Location: LCCOMB_X74_Y38_N26
\conversor|Div2|auto_generated|divider|divider|StageOut[145]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[145]~160_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & 
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[145]~160_combout\);

-- Location: LCCOMB_X73_Y38_N6
\conversor|Div2|auto_generated|divider|divider|StageOut[144]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[144]~182_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[144]~182_combout\);

-- Location: LCCOMB_X75_Y37_N8
\conversor|Div2|auto_generated|divider|divider|StageOut[144]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[144]~122_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[144]~122_combout\);

-- Location: LCCOMB_X75_Y37_N30
\conversor|Div2|auto_generated|divider|divider|StageOut[143]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[143]~123_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[143]~123_combout\);

-- Location: LCCOMB_X73_Y38_N4
\conversor|Div2|auto_generated|divider|divider|StageOut[143]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[143]~183_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[143]~183_combout\);

-- Location: LCCOMB_X73_Y38_N30
\conversor|Div2|auto_generated|divider|divider|StageOut[142]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[142]~184_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[142]~184_combout\);

-- Location: LCCOMB_X75_Y37_N12
\conversor|Div2|auto_generated|divider|divider|StageOut[142]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[142]~124_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[142]~124_combout\);

-- Location: LCCOMB_X75_Y36_N8
\conversor|Div2|auto_generated|divider|divider|StageOut[141]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[141]~185_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((!\conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[141]~185_combout\);

-- Location: LCCOMB_X75_Y36_N0
\conversor|Div2|auto_generated|divider|divider|StageOut[141]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[141]~125_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[141]~125_combout\);

-- Location: LCCOMB_X77_Y38_N24
\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X77_Y38_N14
\conversor|Div2|auto_generated|divider|divider|StageOut[140]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[140]~127_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[140]~127_combout\);

-- Location: LCCOMB_X75_Y36_N2
\conversor|Div2|auto_generated|divider|divider|StageOut[140]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[140]~126_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[140]~126_combout\);

-- Location: LCCOMB_X74_Y37_N6
\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\conversor|Div2|auto_generated|divider|divider|StageOut[140]~127_combout\) # (\conversor|Div2|auto_generated|divider|divider|StageOut[140]~126_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[140]~127_combout\) # (\conversor|Div2|auto_generated|divider|divider|StageOut[140]~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[140]~127_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[140]~126_combout\,
	datad => VCC,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X74_Y37_N8
\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[141]~185_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[141]~125_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[141]~185_combout\ & 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[141]~125_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[141]~185_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[141]~125_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[141]~185_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[141]~125_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X74_Y37_N10
\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[142]~184_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[142]~124_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\conversor|Div2|auto_generated|divider|divider|StageOut[142]~184_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[142]~124_combout\)))))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[142]~184_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[142]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[142]~184_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[142]~124_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X74_Y37_N12
\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[143]~123_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[143]~183_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[143]~123_combout\ & 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[143]~183_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[143]~123_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[143]~183_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[143]~123_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[143]~183_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X74_Y37_N14
\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\conversor|Div2|auto_generated|divider|divider|StageOut[144]~182_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[144]~122_combout\))))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[144]~182_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|StageOut[144]~122_combout\) # (GND))))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[144]~182_combout\) # ((\conversor|Div2|auto_generated|divider|divider|StageOut[144]~122_combout\) # 
-- (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[144]~182_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[144]~122_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X74_Y37_N16
\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[145]~121_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[145]~160_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[145]~121_combout\ & 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[145]~160_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[145]~121_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[145]~160_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[145]~121_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[145]~160_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X74_Y37_N18
\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\conversor|Div2|auto_generated|divider|divider|StageOut[146]~159_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[146]~120_combout\))))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[146]~159_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|StageOut[146]~120_combout\) # (GND))))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[146]~159_combout\) # ((\conversor|Div2|auto_generated|divider|divider|StageOut[146]~120_combout\) # 
-- (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[146]~159_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[146]~120_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X74_Y37_N20
\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[147]~119_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[147]~158_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[147]~119_combout\ & 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[147]~158_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[147]~119_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[147]~158_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[147]~119_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[147]~158_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X74_Y37_N22
\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\conversor|Div2|auto_generated|divider|divider|StageOut[148]~157_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[148]~118_combout\))))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[148]~157_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|StageOut[148]~118_combout\) # (GND))))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[148]~157_combout\) # ((\conversor|Div2|auto_generated|divider|divider|StageOut[148]~118_combout\) # 
-- (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[148]~157_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[148]~118_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X74_Y37_N24
\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[149]~156_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[149]~117_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[149]~156_combout\ & 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[149]~117_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[149]~156_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[149]~117_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[149]~156_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[149]~117_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X74_Y37_N26
\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\conversor|Div2|auto_generated|divider|divider|StageOut[150]~155_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[150]~116_combout\))))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[150]~155_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|StageOut[150]~116_combout\) # (GND))))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[150]~155_combout\) # ((\conversor|Div2|auto_generated|divider|divider|StageOut[150]~116_combout\) # 
-- (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[150]~155_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[150]~116_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X74_Y37_N28
\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X75_Y36_N12
\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ $ (GND)
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY(!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => VCC,
	combout => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X75_Y36_N14
\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (!\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)) # 
-- (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & VCC))
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & !\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => VCC,
	cin => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X75_Y36_N16
\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (!\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & 
-- VCC)) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ $ (GND)))
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & !\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => VCC,
	cin => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X75_Y36_N18
\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY(!\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y36_N20
\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y36_N26
\conversor|Mod3|auto_generated|divider|divider|StageOut[63]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|StageOut[63]~1_combout\ = (\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|StageOut[63]~1_combout\);

-- Location: LCCOMB_X75_Y36_N24
\conversor|Mod3|auto_generated|divider|divider|StageOut[63]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|StageOut[63]~0_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|StageOut[63]~0_combout\);

-- Location: LCCOMB_X75_Y36_N6
\conversor|Mod3|auto_generated|divider|divider|StageOut[62]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|StageOut[62]~3_combout\ = (\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|StageOut[62]~3_combout\);

-- Location: LCCOMB_X76_Y36_N24
\conversor|Mod3|auto_generated|divider|divider|StageOut[62]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|StageOut[62]~2_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|StageOut[62]~2_combout\);

-- Location: LCCOMB_X75_Y36_N28
\conversor|Mod3|auto_generated|divider|divider|StageOut[61]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|StageOut[61]~5_combout\ = (\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|StageOut[61]~5_combout\);

-- Location: LCCOMB_X75_Y36_N30
\conversor|Mod3|auto_generated|divider|divider|StageOut[61]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|StageOut[61]~4_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|StageOut[61]~4_combout\);

-- Location: LCCOMB_X75_Y37_N22
\conversor|Div2|auto_generated|divider|divider|StageOut[165]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[165]~161_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[150]~155_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[150]~155_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[165]~161_combout\);

-- Location: LCCOMB_X75_Y37_N2
\conversor|Div2|auto_generated|divider|divider|StageOut[165]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[165]~128_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[165]~128_combout\);

-- Location: LCCOMB_X76_Y37_N2
\conversor|Div2|auto_generated|divider|divider|StageOut[164]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[164]~162_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[149]~156_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|StageOut[149]~156_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[164]~162_combout\);

-- Location: LCCOMB_X76_Y37_N14
\conversor|Div2|auto_generated|divider|divider|StageOut[164]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[164]~129_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[164]~129_combout\);

-- Location: LCCOMB_X76_Y37_N16
\conversor|Div2|auto_generated|divider|divider|StageOut[163]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[163]~130_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[163]~130_combout\);

-- Location: LCCOMB_X76_Y37_N0
\conversor|Div2|auto_generated|divider|divider|StageOut[163]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[163]~163_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[148]~157_combout\) # 
-- ((!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|StageOut[148]~157_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[163]~163_combout\);

-- Location: LCCOMB_X74_Y38_N28
\conversor|Div2|auto_generated|divider|divider|StageOut[162]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[162]~164_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[147]~158_combout\) # 
-- ((!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|StageOut[147]~158_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[162]~164_combout\);

-- Location: LCCOMB_X76_Y37_N6
\conversor|Div2|auto_generated|divider|divider|StageOut[162]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[162]~131_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[162]~131_combout\);

-- Location: LCCOMB_X74_Y37_N30
\conversor|Div2|auto_generated|divider|divider|StageOut[161]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[161]~132_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[161]~132_combout\);

-- Location: LCCOMB_X75_Y38_N30
\conversor|Div2|auto_generated|divider|divider|StageOut[161]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[161]~165_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[146]~159_combout\) # 
-- ((!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[146]~159_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[161]~165_combout\);

-- Location: LCCOMB_X74_Y38_N22
\conversor|Div2|auto_generated|divider|divider|StageOut[160]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[160]~166_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[145]~160_combout\) # 
-- ((!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|StageOut[145]~160_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[160]~166_combout\);

-- Location: LCCOMB_X75_Y37_N28
\conversor|Div2|auto_generated|divider|divider|StageOut[160]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[160]~133_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[160]~133_combout\);

-- Location: LCCOMB_X75_Y37_N18
\conversor|Div2|auto_generated|divider|divider|StageOut[159]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[159]~134_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[159]~134_combout\);

-- Location: LCCOMB_X75_Y37_N20
\conversor|Div2|auto_generated|divider|divider|StageOut[159]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[159]~167_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[144]~182_combout\) # 
-- ((!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[144]~182_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[159]~167_combout\);

-- Location: LCCOMB_X75_Y37_N14
\conversor|Div2|auto_generated|divider|divider|StageOut[158]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[158]~168_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[143]~183_combout\) # 
-- ((!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[143]~183_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[158]~168_combout\);

-- Location: LCCOMB_X75_Y37_N0
\conversor|Div2|auto_generated|divider|divider|StageOut[158]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[158]~135_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[158]~135_combout\);

-- Location: LCCOMB_X75_Y37_N4
\conversor|Div2|auto_generated|divider|divider|StageOut[157]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[157]~169_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[142]~184_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|StageOut[142]~184_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[157]~169_combout\);

-- Location: LCCOMB_X76_Y37_N8
\conversor|Div2|auto_generated|divider|divider|StageOut[157]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[157]~136_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[157]~136_combout\);

-- Location: LCCOMB_X75_Y36_N22
\conversor|Div2|auto_generated|divider|divider|StageOut[156]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[156]~170_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[141]~185_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[141]~185_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[156]~170_combout\);

-- Location: LCCOMB_X76_Y37_N10
\conversor|Div2|auto_generated|divider|divider|StageOut[156]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[156]~137_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[156]~137_combout\);

-- Location: LCCOMB_X77_Y38_N4
\conversor|Div2|auto_generated|divider|divider|StageOut[155]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[155]~186_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[155]~186_combout\);

-- Location: LCCOMB_X77_Y38_N8
\conversor|Div2|auto_generated|divider|divider|StageOut[155]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[155]~138_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[155]~138_combout\);

-- Location: LCCOMB_X77_Y38_N2
\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X77_Y38_N6
\conversor|Div2|auto_generated|divider|divider|StageOut[154]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[154]~140_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[154]~140_combout\);

-- Location: LCCOMB_X75_Y38_N28
\conversor|Div2|auto_generated|divider|divider|StageOut[154]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[154]~139_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[154]~139_combout\);

-- Location: LCCOMB_X76_Y38_N0
\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\conversor|Div2|auto_generated|divider|divider|StageOut[154]~140_combout\) # (\conversor|Div2|auto_generated|divider|divider|StageOut[154]~139_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[154]~140_combout\) # (\conversor|Div2|auto_generated|divider|divider|StageOut[154]~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[154]~140_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[154]~139_combout\,
	datad => VCC,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X76_Y38_N2
\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[155]~186_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[155]~138_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[155]~186_combout\ & 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[155]~138_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[155]~186_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[155]~138_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[155]~186_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[155]~138_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X76_Y38_N4
\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[156]~170_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[156]~137_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\conversor|Div2|auto_generated|divider|divider|StageOut[156]~170_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[156]~137_combout\)))))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[156]~170_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[156]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[156]~170_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[156]~137_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X76_Y38_N6
\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[157]~169_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[157]~136_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[157]~169_combout\ & 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[157]~136_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[157]~169_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[157]~136_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[157]~169_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[157]~136_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X76_Y38_N8
\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\conversor|Div2|auto_generated|divider|divider|StageOut[158]~168_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[158]~135_combout\))))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[158]~168_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|StageOut[158]~135_combout\) # (GND))))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[158]~168_combout\) # ((\conversor|Div2|auto_generated|divider|divider|StageOut[158]~135_combout\) # 
-- (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[158]~168_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[158]~135_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X76_Y38_N10
\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[159]~134_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[159]~167_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[159]~134_combout\ & 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[159]~167_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[159]~134_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[159]~167_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[159]~134_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[159]~167_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X76_Y38_N12
\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\conversor|Div2|auto_generated|divider|divider|StageOut[160]~166_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[160]~133_combout\))))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[160]~166_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|StageOut[160]~133_combout\) # (GND))))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[160]~166_combout\) # ((\conversor|Div2|auto_generated|divider|divider|StageOut[160]~133_combout\) # 
-- (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[160]~166_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[160]~133_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X76_Y38_N14
\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[161]~132_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[161]~165_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[161]~132_combout\ & 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[161]~165_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[161]~132_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[161]~165_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[161]~132_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[161]~165_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X76_Y38_N16
\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\conversor|Div2|auto_generated|divider|divider|StageOut[162]~164_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[162]~131_combout\))))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[162]~164_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|StageOut[162]~131_combout\) # (GND))))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[162]~164_combout\) # ((\conversor|Div2|auto_generated|divider|divider|StageOut[162]~131_combout\) # 
-- (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[162]~164_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[162]~131_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X76_Y38_N18
\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[163]~130_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[163]~163_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[163]~130_combout\ & 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[163]~163_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[163]~130_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[163]~163_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[163]~130_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[163]~163_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X76_Y38_N20
\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\conversor|Div2|auto_generated|divider|divider|StageOut[164]~162_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[164]~129_combout\))))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[164]~162_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|StageOut[164]~129_combout\) # (GND))))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[164]~162_combout\) # ((\conversor|Div2|auto_generated|divider|divider|StageOut[164]~129_combout\) # 
-- (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[164]~162_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[164]~129_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X76_Y38_N22
\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\conversor|Div2|auto_generated|divider|divider|StageOut[165]~161_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[165]~128_combout\)))) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[165]~161_combout\ & 
-- (!\conversor|Div2|auto_generated|divider|divider|StageOut[165]~128_combout\)))
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[165]~161_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[165]~128_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[165]~161_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[165]~128_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X76_Y38_N24
\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X76_Y36_N30
\conversor|Mod3|auto_generated|divider|divider|StageOut[60]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|StageOut[60]~6_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|StageOut[60]~6_combout\);

-- Location: LCCOMB_X76_Y36_N0
\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = !\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X76_Y36_N28
\conversor|Mod3|auto_generated|divider|divider|StageOut[60]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|StageOut[60]~7_combout\ = (!\conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|StageOut[60]~7_combout\);

-- Location: LCCOMB_X76_Y36_N2
\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (((\conversor|Mod3|auto_generated|divider|divider|StageOut[60]~6_combout\) # (\conversor|Mod3|auto_generated|divider|divider|StageOut[60]~7_combout\)))
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\conversor|Mod3|auto_generated|divider|divider|StageOut[60]~6_combout\) # (\conversor|Mod3|auto_generated|divider|divider|StageOut[60]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|StageOut[60]~6_combout\,
	datab => \conversor|Mod3|auto_generated|divider|divider|StageOut[60]~7_combout\,
	datad => VCC,
	combout => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X76_Y36_N4
\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = (\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (((\conversor|Mod3|auto_generated|divider|divider|StageOut[61]~5_combout\) # 
-- (\conversor|Mod3|auto_generated|divider|divider|StageOut[61]~4_combout\)))) # (!\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (!\conversor|Mod3|auto_generated|divider|divider|StageOut[61]~5_combout\ & 
-- (!\conversor|Mod3|auto_generated|divider|divider|StageOut[61]~4_combout\)))
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((!\conversor|Mod3|auto_generated|divider|divider|StageOut[61]~5_combout\ & (!\conversor|Mod3|auto_generated|divider|divider|StageOut[61]~4_combout\ & 
-- !\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|StageOut[61]~5_combout\,
	datab => \conversor|Mod3|auto_generated|divider|divider|StageOut[61]~4_combout\,
	datad => VCC,
	cin => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X76_Y36_N6
\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & (((\conversor|Mod3|auto_generated|divider|divider|StageOut[62]~3_combout\) # 
-- (\conversor|Mod3|auto_generated|divider|divider|StageOut[62]~2_combout\)))) # (!\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((((\conversor|Mod3|auto_generated|divider|divider|StageOut[62]~3_combout\) # 
-- (\conversor|Mod3|auto_generated|divider|divider|StageOut[62]~2_combout\)))))
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((!\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((\conversor|Mod3|auto_generated|divider|divider|StageOut[62]~3_combout\) # 
-- (\conversor|Mod3|auto_generated|divider|divider|StageOut[62]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|StageOut[62]~3_combout\,
	datab => \conversor|Mod3|auto_generated|divider|divider|StageOut[62]~2_combout\,
	datad => VCC,
	cin => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X76_Y36_N8
\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ = CARRY((!\conversor|Mod3|auto_generated|divider|divider|StageOut[63]~1_combout\ & (!\conversor|Mod3|auto_generated|divider|divider|StageOut[63]~0_combout\ & 
-- !\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|StageOut[63]~1_combout\,
	datab => \conversor|Mod3|auto_generated|divider|divider|StageOut[63]~0_combout\,
	datad => VCC,
	cin => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	cout => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\);

-- Location: LCCOMB_X76_Y36_N10
\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\);

-- Location: LCCOMB_X76_Y36_N14
\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ = (\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & (((\conversor|Mod3|auto_generated|divider|divider|StageOut[60]~6_combout\) # 
-- (\conversor|Mod3|auto_generated|divider|divider|StageOut[60]~7_combout\)))) # (!\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & (\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datab => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datac => \conversor|Mod3|auto_generated|divider|divider|StageOut[60]~6_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|StageOut[60]~7_combout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\);

-- Location: LCCOMB_X76_Y36_N20
\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\ = (\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & ((\conversor|Mod3|auto_generated|divider|divider|StageOut[61]~4_combout\) # 
-- ((\conversor|Mod3|auto_generated|divider|divider|StageOut[61]~5_combout\)))) # (!\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & 
-- (((\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datab => \conversor|Mod3|auto_generated|divider|divider|StageOut[61]~4_combout\,
	datac => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|StageOut[61]~5_combout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\);

-- Location: LCCOMB_X75_Y37_N6
\conversor|Div2|auto_generated|divider|divider|StageOut[180]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[180]~171_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[165]~161_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[165]~161_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[180]~171_combout\);

-- Location: LCCOMB_X76_Y36_N12
\conversor|Div2|auto_generated|divider|divider|StageOut[180]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[180]~141_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[180]~141_combout\);

-- Location: LCCOMB_X76_Y37_N12
\conversor|Div2|auto_generated|divider|divider|StageOut[179]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[179]~142_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[179]~142_combout\);

-- Location: LCCOMB_X76_Y37_N30
\conversor|Div2|auto_generated|divider|divider|StageOut[179]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[179]~172_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[164]~162_combout\) # 
-- ((!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|StageOut[164]~162_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[179]~172_combout\);

-- Location: LCCOMB_X77_Y38_N0
\conversor|Div2|auto_generated|divider|divider|StageOut[178]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[178]~143_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[178]~143_combout\);

-- Location: LCCOMB_X76_Y37_N20
\conversor|Div2|auto_generated|divider|divider|StageOut[178]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[178]~173_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[163]~163_combout\) # 
-- ((!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|StageOut[163]~163_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[178]~173_combout\);

-- Location: LCCOMB_X76_Y38_N30
\conversor|Div2|auto_generated|divider|divider|StageOut[177]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[177]~144_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[177]~144_combout\);

-- Location: LCCOMB_X76_Y37_N18
\conversor|Div2|auto_generated|divider|divider|StageOut[177]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[177]~174_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[162]~164_combout\) # 
-- ((!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|StageOut[162]~164_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[177]~174_combout\);

-- Location: LCCOMB_X74_Y37_N0
\conversor|Div2|auto_generated|divider|divider|StageOut[176]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[176]~175_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[161]~165_combout\) # 
-- ((!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|StageOut[161]~165_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[176]~175_combout\);

-- Location: LCCOMB_X76_Y37_N22
\conversor|Div2|auto_generated|divider|divider|StageOut[176]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[176]~145_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[176]~145_combout\);

-- Location: LCCOMB_X77_Y38_N10
\conversor|Div2|auto_generated|divider|divider|StageOut[175]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[175]~146_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[175]~146_combout\);

-- Location: LCCOMB_X74_Y37_N2
\conversor|Div2|auto_generated|divider|divider|StageOut[175]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[175]~176_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[160]~166_combout\) # 
-- ((!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|StageOut[160]~166_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[175]~176_combout\);

-- Location: LCCOMB_X75_Y37_N24
\conversor|Div2|auto_generated|divider|divider|StageOut[174]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[174]~177_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[159]~167_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|StageOut[159]~167_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[174]~177_combout\);

-- Location: LCCOMB_X76_Y37_N4
\conversor|Div2|auto_generated|divider|divider|StageOut[174]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[174]~147_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[174]~147_combout\);

-- Location: LCCOMB_X76_Y38_N28
\conversor|Div2|auto_generated|divider|divider|StageOut[173]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[173]~148_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[173]~148_combout\);

-- Location: LCCOMB_X75_Y37_N26
\conversor|Div2|auto_generated|divider|divider|StageOut[173]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[173]~178_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[158]~168_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[158]~168_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[173]~178_combout\);

-- Location: LCCOMB_X76_Y37_N24
\conversor|Div2|auto_generated|divider|divider|StageOut[172]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[172]~179_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[157]~169_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|StageOut[157]~169_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[172]~179_combout\);

-- Location: LCCOMB_X77_Y38_N28
\conversor|Div2|auto_generated|divider|divider|StageOut[172]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[172]~149_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[172]~149_combout\);

-- Location: LCCOMB_X76_Y37_N26
\conversor|Div2|auto_generated|divider|divider|StageOut[171]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[171]~180_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[156]~170_combout\) # 
-- ((!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|StageOut[156]~170_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[171]~180_combout\);

-- Location: LCCOMB_X77_Y38_N26
\conversor|Div2|auto_generated|divider|divider|StageOut[171]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[171]~150_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[171]~150_combout\);

-- Location: LCCOMB_X77_Y38_N30
\conversor|Div2|auto_generated|divider|divider|StageOut[170]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[170]~181_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[155]~186_combout\) # 
-- ((\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|StageOut[155]~186_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[170]~181_combout\);

-- Location: LCCOMB_X77_Y38_N12
\conversor|Div2|auto_generated|divider|divider|StageOut[170]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[170]~151_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[170]~151_combout\);

-- Location: LCCOMB_X77_Y38_N22
\conversor|Div2|auto_generated|divider|divider|StageOut[169]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[169]~187_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (!\conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)) # (!\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \conversor|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[169]~187_combout\);

-- Location: LCCOMB_X76_Y38_N26
\conversor|Div2|auto_generated|divider|divider|StageOut[169]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[169]~152_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[169]~152_combout\);

-- Location: LCCOMB_X77_Y38_N16
\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X77_Y38_N20
\conversor|Div2|auto_generated|divider|divider|StageOut[168]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[168]~154_combout\ = (!\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[168]~154_combout\);

-- Location: LCCOMB_X77_Y38_N18
\conversor|Div2|auto_generated|divider|divider|StageOut[168]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|StageOut[168]~153_combout\ = (\conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & !\conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \conversor|Div2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \conversor|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \conversor|Div2|auto_generated|divider|divider|StageOut[168]~153_combout\);

-- Location: LCCOMB_X77_Y37_N0
\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[168]~154_combout\) # (\conversor|Div2|auto_generated|divider|divider|StageOut[168]~153_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[168]~154_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[168]~153_combout\,
	datad => VCC,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\);

-- Location: LCCOMB_X77_Y37_N2
\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[169]~187_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[169]~152_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[169]~187_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[169]~152_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\);

-- Location: LCCOMB_X77_Y37_N4
\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ & ((\conversor|Div2|auto_generated|divider|divider|StageOut[170]~181_combout\) # 
-- (\conversor|Div2|auto_generated|divider|divider|StageOut[170]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[170]~181_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[170]~151_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\);

-- Location: LCCOMB_X77_Y37_N6
\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[171]~180_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[171]~150_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[171]~180_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[171]~150_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y37_N8
\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[172]~179_combout\) # ((\conversor|Div2|auto_generated|divider|divider|StageOut[172]~149_combout\) # 
-- (!\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[172]~179_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[172]~149_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\);

-- Location: LCCOMB_X77_Y37_N10
\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[173]~148_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[173]~178_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[173]~148_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[173]~178_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\);

-- Location: LCCOMB_X77_Y37_N12
\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[174]~177_combout\) # ((\conversor|Div2|auto_generated|divider|divider|StageOut[174]~147_combout\) # 
-- (!\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[174]~177_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[174]~147_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~11_cout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\);

-- Location: LCCOMB_X77_Y37_N14
\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[175]~146_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[175]~176_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[175]~146_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[175]~176_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~13_cout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\);

-- Location: LCCOMB_X77_Y37_N16
\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[176]~175_combout\) # ((\conversor|Div2|auto_generated|divider|divider|StageOut[176]~145_combout\) # 
-- (!\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[176]~175_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[176]~145_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~15_cout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\);

-- Location: LCCOMB_X77_Y37_N18
\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[177]~144_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[177]~174_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[177]~144_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[177]~174_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[9]~17_cout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\);

-- Location: LCCOMB_X77_Y37_N20
\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[178]~143_combout\) # ((\conversor|Div2|auto_generated|divider|divider|StageOut[178]~173_combout\) # 
-- (!\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[178]~143_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[178]~173_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[10]~19_cout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\);

-- Location: LCCOMB_X77_Y37_N22
\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\ = CARRY((!\conversor|Div2|auto_generated|divider|divider|StageOut[179]~142_combout\ & (!\conversor|Div2|auto_generated|divider|divider|StageOut[179]~172_combout\ & 
-- !\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[179]~142_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[179]~172_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[11]~21_cout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\);

-- Location: LCCOMB_X77_Y37_N24
\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\ = CARRY((\conversor|Div2|auto_generated|divider|divider|StageOut[180]~171_combout\) # ((\conversor|Div2|auto_generated|divider|divider|StageOut[180]~141_combout\) # 
-- (!\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Div2|auto_generated|divider|divider|StageOut[180]~171_combout\,
	datab => \conversor|Div2|auto_generated|divider|divider|StageOut[180]~141_combout\,
	datad => VCC,
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[12]~23_cout\,
	cout => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\);

-- Location: LCCOMB_X77_Y37_N26
\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[13]~25_cout\,
	combout => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X77_Y37_N28
\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = !\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\);

-- Location: LCCOMB_X77_Y37_N30
\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\ = (\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & (!\conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)) # 
-- (!\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & ((\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datac => \conversor|Div2|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\);

-- Location: LCCOMB_X76_Y36_N22
\conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\ = (\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & (((\conversor|Mod3|auto_generated|divider|divider|StageOut[62]~2_combout\) # 
-- (\conversor|Mod3|auto_generated|divider|divider|StageOut[62]~3_combout\)))) # (!\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ & (\conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datab => \conversor|Mod3|auto_generated|divider|divider|StageOut[62]~2_combout\,
	datac => \conversor|Mod3|auto_generated|divider|divider|StageOut[62]~3_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	combout => \conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\);

-- Location: LCCOMB_X106_Y20_N0
\dhex3|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex3|Mux6~0_combout\ = (\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\ & (!\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ & (\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\ $ 
-- (!\conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\)))) # (!\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\ & (\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\ & 
-- (\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ $ (!\conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\,
	datab => \conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\,
	datac => \conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\,
	combout => \dhex3|Mux6~0_combout\);

-- Location: LCCOMB_X106_Y20_N22
\dhex3|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex3|Mux5~0_combout\ = (\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ & ((\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\ & ((\conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\))) # 
-- (!\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\ & (\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\)))) # (!\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ & 
-- (\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\ & (\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\ $ (\conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\,
	datab => \conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\,
	datac => \conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\,
	combout => \dhex3|Mux5~0_combout\);

-- Location: LCCOMB_X106_Y20_N4
\dhex3|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex3|Mux4~0_combout\ = (\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\ & (\conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\ & ((\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\) # 
-- (!\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\)))) # (!\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\ & (\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ & 
-- (!\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\ & !\conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\,
	datab => \conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\,
	datac => \conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\,
	combout => \dhex3|Mux4~0_combout\);

-- Location: LCCOMB_X106_Y20_N6
\dhex3|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex3|Mux3~0_combout\ = (\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ & ((\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\ & (\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\)) # 
-- (!\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\ & (!\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\ & \conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\)))) # 
-- (!\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ & (!\conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\ & (\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\ $ 
-- (\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\,
	datab => \conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\,
	datac => \conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\,
	combout => \dhex3|Mux3~0_combout\);

-- Location: LCCOMB_X106_Y20_N24
\dhex3|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex3|Mux2~0_combout\ = (\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ & (((\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\ & !\conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\)))) # 
-- (!\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ & ((\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\ & ((!\conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\))) # 
-- (!\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\ & (\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\,
	datab => \conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\,
	datac => \conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\,
	combout => \dhex3|Mux2~0_combout\);

-- Location: LCCOMB_X106_Y20_N18
\dhex3|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex3|Mux1~0_combout\ = (\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ & (!\conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\ & ((\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\) # 
-- (!\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\)))) # (!\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ & (\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\ & 
-- (\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\ $ (!\conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\,
	datab => \conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\,
	datac => \conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\,
	combout => \dhex3|Mux1~0_combout\);

-- Location: LCCOMB_X106_Y20_N12
\dhex3|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \dhex3|Mux0~0_combout\ = (\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\ & ((\conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\) # (\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ $ 
-- (\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\)))) # (!\conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\ & ((\conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\) # 
-- (\conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\ $ (\conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conversor|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\,
	datab => \conversor|Mod3|auto_generated|divider|divider|StageOut[67]~10_combout\,
	datac => \conversor|Mod3|auto_generated|divider|divider|StageOut[65]~8_combout\,
	datad => \conversor|Mod3|auto_generated|divider|divider|StageOut[68]~11_combout\,
	combout => \dhex3|Mux0~0_combout\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDG(1) <= \LEDG[1]~output_o\;

ww_LEDG(2) <= \LEDG[2]~output_o\;

ww_LEDG(3) <= \LEDG[3]~output_o\;

ww_LEDG(4) <= \LEDG[4]~output_o\;

ww_LEDG(5) <= \LEDG[5]~output_o\;

ww_LEDG(6) <= \LEDG[6]~output_o\;

ww_LEDG(7) <= \LEDG[7]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;
END structure;


