*******************************************************************

  Operator    [gopIOMDDR]

  Abstract  []

  Revision History:

********************************************************************************/
gate
operator gopIOMDDR
{
    parameter
    (
        string IN_MUX_SEL         = "DIN",       // "DIN"     : IN_FROM_PAD
                                                 // "DIN_CDR" : IN_PAD_FOR_CDR
        bit    GRS_EN           = 1'b0,
        bit    DPI_EN           = 1'b0,

        string OCLK_SRC         = "WCLK",            // "WCLK", "WCLK_DEL"   

        bit    IDDR_LRS_EN      = 1'b0,
        bit    ODDR_LRS_EN      = 1'b0,
        bit    CLK_I_INV        = 1'b0,
        bit    CLK_O_INV        = 1'b0,
        bit    LRS_INV          = 1'b0
    );
    port
    (
        input   D[1:0],        
        input   T,
        output  Q[1:0],
        output  OUT,

        input   IFIFO_WADDR[2:0],
        input   IFIFO_RADDR[2:0],

        input   DPI_CTRL[1:0],
        input   DPI_STS_CLR,
        output  DPI_STS[1:0],
       
        input   ICLK,
        input   TCLK,
        
        input   SYSCLK /* pragma PAP_ARC_GOP_CTRL_PIN = "GCLK|RCLK"*/,

        input   RESET /* pragma PAP_ARC_GOP_CTRL_PIN = RST*/,
        input   SLIP,
        input   PADI,
        output  PADO,
        output  PADT,

        output  DO_OUT,
        output  TO_OUT
    );
};

implementation impl of gopIOMDDR
{
    string ODDR_OCLK      = "WCLK";      // "WCLK", "WCLKDEL"

    if((OCLK_SRC != "WCLK") && (OCLK_SRC != "WCLK_DEL"))
    {
        error("Error config OCLK_SRC = %s in gopOMSER8A", OCLK_SRC);
    }
    
    device devIOMDDRIOL gate_iomddriol
        parameter map
        (
            IN_MUX_SEL      => IN_MUX_SEL,
            GRS_EN       =>   GRS_EN,
            ODDR_OCLK    =>   OCLK_SRC,
            DPI_EN       =>   DPI_EN,
            IDDR_LRS_EN  =>   IDDR_LRS_EN,
            ODDR_LRS_EN  =>   ODDR_LRS_EN,
                                    
            CLK_I_INV    =>   CLK_I_INV,
            CLK_O_INV    =>   CLK_O_INV,
            LRS_INV      =>   LRS_INV
        )

        port map 
        (
            RX_DATA      =>   Q,
            RX_DATA_DD   =>  OUT,

            TX_DATA      =>   D,
            TS_CTRL[0]   =>   T,

            IFIFO_WADDR  =>   IFIFO_WADDR,
            IFIFO_RADDR  =>   IFIFO_RADDR,

            DPI_CTRL     =>   DPI_CTRL,
            DPI_STS_CLR  =>   DPI_STS_CLR,
            DPI_STS      =>   DPI_STS,

            WCLK         =>   (OCLK_SRC == "WCLK") ? TCLK : 1'bx,
            WCLK_DEL     =>   (OCLK_SRC == "WCLK_DEL") ? TCLK : 1'bx,
        
            DQSI_DEL     =>   ICLK,

            SYSCLK       =>   SYSCLK,
            LRS          =>   RESET,
            SLIP         =>   SLIP,
            
            DIN          =>   IN_MUX_SEL == "DIN"     ? PADI : 1'bx,
            DIN_CDR      =>   IN_MUX_SEL == "DIN_CDR" ? PADI : 1'bx,

            
            DO           =>   PADO, 
            TO           =>   PADT,

            DO_OUT       =>  DO_OUT,
            TO_OUT       =>  TO_OUT

        );
};


