

================================================================
== Vitis HLS Report for 'encrypt'
================================================================
* Date:           Sat Mar 29 15:36:27 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AES
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.942 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1059|     1059|  8.472 us|  8.472 us|  1059|  1059|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_KeySchedule_fu_52            |KeySchedule            |      562|      562|  4.496 us|  4.496 us|  562|  562|       no|
        |grp_AddRoundKey_fu_64            |AddRoundKey            |       17|       17|  0.136 us|  0.136 us|   17|   17|       no|
        |grp_ByteSub_ShiftRow_fu_75       |ByteSub_ShiftRow       |       15|       15|  0.120 us|  0.120 us|   15|   15|       no|
        |grp_MixColumn_AddRoundKey_fu_83  |MixColumn_AddRoundKey  |       30|       30|  0.240 us|  0.240 us|   30|   30|       no|
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- encrypt_label1  |      441|      441|        49|          -|          -|     9|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 9 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/aes/aes_enc.c:67]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln72 = call void @KeySchedule, i32 %key, i32 %word, i8 %Sbox, i8 %Rcon0" [data/benchmarks/aes/aes_enc.c:72]   --->   Operation 13 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln67 = store i4 1, i4 %i" [data/benchmarks/aes/aes_enc.c:67]   --->   Operation 14 'store' 'store_ln67' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln72 = call void @KeySchedule, i32 %key, i32 %word, i8 %Sbox, i8 %Rcon0" [data/benchmarks/aes/aes_enc.c:72]   --->   Operation 15 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln106 = call void @AddRoundKey, i32 %statemt, i4 0, i32 %word" [data/benchmarks/aes/aes_enc.c:106]   --->   Operation 16 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %key, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %statemt, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [data/benchmarks/aes/aes_enc.c:72]   --->   Operation 19 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln106 = call void @AddRoundKey, i32 %statemt, i4 0, i32 %word" [data/benchmarks/aes/aes_enc.c:106]   --->   Operation 20 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [data/benchmarks/aes/aes_enc.c:110]   --->   Operation 21 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.09>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [data/benchmarks/aes/aes_enc.c:110]   --->   Operation 22 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.70ns)   --->   "%icmp_ln110 = icmp_eq  i4 %i_2, i4 10" [data/benchmarks/aes/aes_enc.c:110]   --->   Operation 23 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.inc.split, void %for.end" [data/benchmarks/aes/aes_enc.c:110]   --->   Operation 24 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln112 = call void @ByteSub_ShiftRow, i32 %statemt, i8 %Sbox_1" [data/benchmarks/aes/aes_enc.c:112]   --->   Operation 25 'call' 'call_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 26 [1/1] (0.70ns)   --->   "%i_3 = add i4 %i_2, i4 1" [data/benchmarks/aes/aes_enc.c:110]   --->   Operation 26 'add' 'i_3' <Predicate = (!icmp_ln110)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln67 = store i4 %i_3, i4 %i" [data/benchmarks/aes/aes_enc.c:67]   --->   Operation 27 'store' 'store_ln67' <Predicate = (!icmp_ln110)> <Delay = 0.38>
ST_5 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln117 = call void @ByteSub_ShiftRow, i32 %statemt, i8 %Sbox_1" [data/benchmarks/aes/aes_enc.c:117]   --->   Operation 28 'call' 'call_ln117' <Predicate = (icmp_ln110)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln112 = call void @ByteSub_ShiftRow, i32 %statemt, i8 %Sbox_1" [data/benchmarks/aes/aes_enc.c:112]   --->   Operation 29 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln113 = call void @MixColumn_AddRoundKey, i32 %statemt, i4 %i_2, i32 %word" [data/benchmarks/aes/aes_enc.c:113]   --->   Operation 30 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [data/benchmarks/aes/aes_enc.c:67]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [data/benchmarks/aes/aes_enc.c:114]   --->   Operation 32 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln113 = call void @MixColumn_AddRoundKey, i32 %statemt, i4 %i_2, i32 %word" [data/benchmarks/aes/aes_enc.c:113]   --->   Operation 33 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [data/benchmarks/aes/aes_enc.c:110]   --->   Operation 34 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln117 = call void @ByteSub_ShiftRow, i32 %statemt, i8 %Sbox_1" [data/benchmarks/aes/aes_enc.c:117]   --->   Operation 35 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln118 = call void @AddRoundKey, i32 %statemt, i4 10, i32 %word" [data/benchmarks/aes/aes_enc.c:118]   --->   Operation 36 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln118 = call void @AddRoundKey, i32 %statemt, i4 10, i32 %word" [data/benchmarks/aes/aes_enc.c:118]   --->   Operation 37 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ statemt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ word]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ Sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Rcon0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Sbox_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011111111000]
store_ln67             (store            ) [ 000000000000]
call_ln72              (call             ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specpipeline_ln72      (specpipeline     ) [ 000000000000]
call_ln106             (call             ) [ 000000000000]
br_ln110               (br               ) [ 000000000000]
i_2                    (load             ) [ 000000111000]
icmp_ln110             (icmp             ) [ 000001111000]
br_ln110               (br               ) [ 000000000000]
i_3                    (add              ) [ 000000000000]
store_ln67             (store            ) [ 000000000000]
call_ln112             (call             ) [ 000000000000]
speclooptripcount_ln67 (speclooptripcount) [ 000000000000]
specloopname_ln114     (specloopname     ) [ 000000000000]
call_ln113             (call             ) [ 000000000000]
br_ln110               (br               ) [ 000000000000]
call_ln117             (call             ) [ 000000000000]
call_ln118             (call             ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="statemt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="statemt"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="word">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Sbox">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Rcon0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Sbox_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sbox_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeySchedule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AddRoundKey"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ByteSub_ShiftRow"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MixColumn_AddRoundKey"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_KeySchedule_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="0" index="3" bw="8" slack="0"/>
<pin id="57" dir="0" index="4" bw="8" slack="0"/>
<pin id="58" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_AddRoundKey_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="4" slack="0"/>
<pin id="68" dir="0" index="3" bw="32" slack="0"/>
<pin id="69" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln106/3 call_ln118/10 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_ByteSub_ShiftRow_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/5 call_ln117/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_MixColumn_AddRoundKey_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="2"/>
<pin id="87" dir="0" index="3" bw="32" slack="0"/>
<pin id="88" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/7 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln67_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_2_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="4"/>
<pin id="99" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln110_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln67_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="4"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/5 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_2_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="2"/>
<pin id="126" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="52" pin=4"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="97" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="48" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="127"><net_src comp="97" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="83" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: statemt | {3 4 5 6 7 8 9 10 11 }
	Port: word | {1 2 }
 - Input state : 
	Port: encrypt : statemt | {3 4 5 6 7 8 9 10 11 }
	Port: encrypt : key | {1 2 }
	Port: encrypt : word | {1 2 3 4 7 8 10 11 }
	Port: encrypt : Sbox | {1 2 }
	Port: encrypt : Rcon0 | {1 2 }
	Port: encrypt : Sbox_1 | {5 6 9 }
  - Chain level:
	State 1
		store_ln67 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln110 : 1
		br_ln110 : 2
		i_3 : 1
		store_ln67 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |      grp_KeySchedule_fu_52      |    0    | 3.87729 |   385   |   896   |    0    |
|   call   |      grp_AddRoundKey_fu_64      |    0    | 1.81086 |   139   |   224   |    0    |
|          |    grp_ByteSub_ShiftRow_fu_75   |    0    | 3.14029 |   336   |   346   |    0    |
|          | grp_MixColumn_AddRoundKey_fu_83 |    0    | 3.75314 |   840   |   1779  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   icmp   |        icmp_ln110_fu_100        |    0    |    0    |    0    |    12   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    add   |            i_3_fu_106           |    0    |    0    |    0    |    12   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    | 12.5816 |   1700  |   3269  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_2_reg_124|    4   |
| i_reg_117 |    4   |
+-----------+--------+
|   Total   |    8   |
+-----------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------------|------|------|------|--------||---------|
| grp_AddRoundKey_fu_64 |  p2  |   2  |   4  |    8   |
|-----------------------|------|------|------|--------||---------|
|         Total         |      |      |      |    8   ||  0.387  |
|-----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   12   |  1700  |  3269  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    -   |    -   |
|  Register |    -   |    -   |    8   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   12   |  1708  |  3269  |    0   |
+-----------+--------+--------+--------+--------+--------+
