# 5 Stage Pipelined ARM CPU
### Originally designed for EE469 by Shaunak Bhide and Gerin George

Please open CPU_pipeline.sv for the full implementation of the pipelined CPU.
