

================================================================
== Vitis HLS Report for 'cnn'
================================================================
* Date:           Tue Jun  8 16:37:12 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.898 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    42670|    52670|  1.280 ms|  1.580 ms|  42671|  52671|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-------+-------+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_pool_layer1_fu_287  |pool_layer1  |     6732|     6732|  0.202 ms|  0.202 ms|   6732|   6732|     none|
        |grp_conv_layer1_fu_293  |conv_layer1  |    27232|    37232|  0.817 ms|  1.117 ms|  27232|  37232|     none|
        |grp_fc_layer1_fu_300    |fc_layer1    |     8441|     8441|  0.253 ms|  0.253 ms|   8441|   8441|     none|
        +------------------------+-------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |      200|      200|         1|          1|          1|   200|       yes|
        |- VITIS_LOOP_239_1  |        3|        3|         3|          1|          1|     2|       yes|
        |- fc_layer2_label1  |       45|       45|         5|          5|         64|     9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     201|    -|
|FIFO             |        -|     -|     297|     201|    -|
|Instance         |       40|    22|   32162|   54482|    -|
|Memory           |        2|     -|      32|      10|    -|
|Multiplexer      |        -|     -|       -|     561|    -|
|Register         |        -|     -|     212|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       42|    22|   32703|   55455|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        6|     1|       7|      24|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |grp_conv_layer1_fu_293              |conv_layer1                     |        0|   0|  20001|  13180|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U36  |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|    177|    194|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U39  |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|    177|    194|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U40  |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|    177|    194|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U41  |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|    177|    194|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U42  |fadd_32ns_32ns_32_2_full_dsp_1  |        0|   2|    177|    194|    0|
    |grp_fc_layer1_fu_300                |fc_layer1                       |       40|   0|   3296|   2400|    0|
    |fcmp_32ns_32ns_1_1_no_dsp_1_U38     |fcmp_32ns_32ns_1_1_no_dsp_1     |        0|   0|      0|      0|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U37   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|    128|    135|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U43   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|    128|    135|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U44   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|    128|    135|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U45   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|    128|    135|    0|
    |grp_pool_layer1_fu_287              |pool_layer1                     |        0|   0|   7468|  37392|    0|
    +------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                               |                                |       40|  22|  32162|  54482|    0|
    +------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |fc_layer2_weights_U  |fc_layer2_weights  |        0|  32|  10|    0|    20|   32|     1|          640|
    |output_U             |output             |        2|   0|   0|    0|   200|   32|     1|         6400|
    +---------------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                   |        2|  32|  10|    0|   220|   64|     2|         7040|
    +---------------------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +------------------+---------+----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+----+----+-----+------+-----+---------+
    |conv1_out_fifo_U  |        0|  99|   0|    -|     2|   32|       64|
    |fc1_out_fifo_U    |        0|  99|   0|    -|     2|   32|       64|
    |pool1_out_fifo_U  |        0|  99|   0|    -|     2|   32|       64|
    +------------------+---------+----+----+-----+------+-----+---------+
    |Total             |        0| 297|   0|    0|     6|   96|      192|
    +------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln239_fu_383_p2        |         +|   0|  0|   9|           2|           1|
    |add_ln242_fu_438_p2        |         +|   0|  0|  12|           4|           1|
    |empty_98_fu_362_p2         |         +|   0|  0|  15|           8|           1|
    |and_ln34_17_fu_531_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln34_fu_480_p2         |       and|   0|  0|   2|           1|           1|
    |exitcond94_fu_368_p2       |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln239_fu_389_p2       |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln242_fu_400_p2       |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln34_35_fu_468_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_36_fu_513_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln34_37_fu_519_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln34_fu_462_p2        |      icmp|   0|  0|  11|           8|           2|
    |ap_block_state24           |        or|   0|  0|   2|           1|           1|
    |or_ln247_fu_419_p2         |        or|   0|  0|   5|           5|           1|
    |or_ln34_17_fu_525_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln34_fu_474_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln174_17_fu_537_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln174_fu_486_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 201|         105|          96|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |add12_i_reg_277                  |    9|          2|   32|         64|
    |add_113_i_reg_267                |    9|          2|   32|         64|
    |ap_NS_fsm                        |  116|         23|    1|         23|
    |ap_enable_reg_pp1_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2          |    9|          2|    1|          2|
    |conv1_out_read                   |    9|          2|    1|          2|
    |conv1_out_write                  |    9|          2|    1|          2|
    |empty_97_reg_233                 |    9|          2|    8|         16|
    |fc1_out_write                    |    9|          2|    1|          2|
    |fc_layer2_weights_address0       |   20|          4|    5|         20|
    |grp_fu_326_ce                    |   20|          4|    1|          4|
    |grp_fu_326_p0                    |   26|          5|   32|        160|
    |grp_fu_326_p1                    |   31|          6|   32|        192|
    |grp_fu_334_ce                    |   20|          4|    1|          4|
    |grp_fu_334_p0                    |   14|          3|   32|         96|
    |grp_fu_334_p1                    |   31|          6|   32|        192|
    |grp_fu_659_ce                    |   14|          3|    1|          3|
    |grp_fu_659_p0                    |    9|          2|   32|         64|
    |grp_fu_659_p1                    |    9|          2|   32|         64|
    |grp_fu_663_ce                    |    9|          2|    1|          2|
    |grp_fu_667_ce                    |    9|          2|    1|          2|
    |grp_fu_671_ce                    |    9|          2|    1|          2|
    |grp_fu_675_ce                    |   14|          3|    1|          3|
    |grp_fu_675_p0                    |    9|          2|   32|         64|
    |grp_fu_675_p1                    |    9|          2|   32|         64|
    |grp_fu_679_ce                    |    9|          2|    1|          2|
    |grp_fu_683_ce                    |    9|          2|    1|          2|
    |i_reg_244                        |    9|          2|    2|          4|
    |in_stream_V_TREADY_int_regslice  |    9|          2|    1|          2|
    |j_reg_255                        |    9|          2|    4|          8|
    |out_stream_V_TDATA_blk_n         |    9|          2|    1|          2|
    |out_stream_V_TDATA_int_regslice  |   14|          3|   32|         96|
    |output_address0                  |   20|          4|    8|         32|
    |output_d0                        |   14|          3|   32|         96|
    |pool1_out_read                   |    9|          2|    1|          2|
    |pool1_out_write                  |    9|          2|    1|          2|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  561|        117|  430|       1361|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add12_i_reg_277                      |  32|   0|   32|          0|
    |add_113_i_reg_267                    |  32|   0|   32|          0|
    |ap_CS_fsm                            |  22|   0|   22|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |empty_97_reg_233                     |   8|   0|    8|          0|
    |grp_conv_layer1_fu_293_ap_start_reg  |   1|   0|    1|          0|
    |grp_fc_layer1_fu_300_ap_start_reg    |   1|   0|    1|          0|
    |grp_pool_layer1_fu_287_ap_start_reg  |   1|   0|    1|          0|
    |i_cast_reg_586                       |   2|   0|   64|         62|
    |i_cast_reg_586_pp1_iter1_reg         |   2|   0|   64|         62|
    |i_reg_244                            |   2|   0|    2|          0|
    |icmp_ln239_reg_582                   |   1|   0|    1|          0|
    |icmp_ln239_reg_582_pp1_iter1_reg     |   1|   0|    1|          0|
    |j_reg_255                            |   4|   0|    4|          0|
    |read_273_reg_634                     |  32|   0|   32|          0|
    |read_reg_572                         |  32|   0|   32|          0|
    |reg_356                              |  32|   0|   32|          0|
    |tmp_1_reg_619                        |   4|   0|    5|          1|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 212|   0|  337|        125|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|   Protocol   | Source Object|    C Type    |
+---------------------+-----+-----+--------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_none|           cnn|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_none|           cnn|  return value|
|in_stream_V_TDATA    |   in|   32|          axis|   in_stream_V|       pointer|
|in_stream_V_TVALID   |   in|    1|          axis|   in_stream_V|       pointer|
|in_stream_V_TREADY   |  out|    1|          axis|   in_stream_V|       pointer|
|out_stream_V_TDATA   |  out|   32|          axis|  out_stream_V|       pointer|
|out_stream_V_TVALID  |  out|    1|          axis|  out_stream_V|       pointer|
|out_stream_V_TREADY  |   in|    1|          axis|  out_stream_V|       pointer|
+---------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 8 }
  Pipeline-1 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-2 : II = 5, D = 5, States = { 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 8 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 15 
15 --> 20 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_out = alloca i64 1" [cnn.cpp:268]   --->   Operation 25 'alloca' 'conv1_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pool1_out = alloca i64 1" [cnn.cpp:269]   --->   Operation 26 'alloca' 'pool1_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%fc1_out = alloca i64 1" [cnn.cpp:270]   --->   Operation 27 'alloca' 'fc1_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%output = alloca i64 1" [cnn.cpp:236]   --->   Operation 28 'alloca' 'output' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 2 <SV = 1> <Delay = 0.52>
ST_2 : Operation 29 [2/2] (0.52ns)   --->   "%call_ln273 = call void @conv_layer1, i32 %conv1_out, i32 %in_stream_V" [cnn.cpp:273]   --->   Operation 29 'call' 'call_ln273' <Predicate = true> <Delay = 0.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln273 = call void @conv_layer1, i32 %conv1_out, i32 %in_stream_V" [cnn.cpp:273]   --->   Operation 30 'call' 'call_ln273' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln275 = call void @pool_layer1, i32 %pool1_out, i32 %conv1_out" [cnn.cpp:275]   --->   Operation 31 'call' 'call_ln275' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln275 = call void @pool_layer1, i32 %pool1_out, i32 %conv1_out" [cnn.cpp:275]   --->   Operation 32 'call' 'call_ln275' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln277 = call void @fc_layer1, i32 %fc1_out, i32 %pool1_out, i32 %fc_layer1_weights_0, i32 %fc_layer1_weights_1, i32 %fc_layer1_weights_2, i32 %fc_layer1_weights_3, i32 %fc_layer1_weights_4, i32 %fc_layer1_weights_5, i32 %fc_layer1_weights_6, i32 %fc_layer1_weights_7, i32 %fc_layer1_weights_8, i32 %fc_layer1_weights_9" [cnn.cpp:277]   --->   Operation 33 'call' 'call_ln277' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.42>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 34 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @conv1_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %conv1_out, i32 %conv1_out"   --->   Operation 40 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%empty_95 = specchannel i32 @_ssdm_op_SpecChannel, void @pool1_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %pool1_out, i32 %pool1_out"   --->   Operation 42 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool1_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%empty_96 = specchannel i32 @_ssdm_op_SpecChannel, void @fc1_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fc1_out, i32 %fc1_out"   --->   Operation 44 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fc1_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln277 = call void @fc_layer1, i32 %fc1_out, i32 %pool1_out, i32 %fc_layer1_weights_0, i32 %fc_layer1_weights_1, i32 %fc_layer1_weights_2, i32 %fc_layer1_weights_3, i32 %fc_layer1_weights_4, i32 %fc_layer1_weights_5, i32 %fc_layer1_weights_6, i32 %fc_layer1_weights_7, i32 %fc_layer1_weights_8, i32 %fc_layer1_weights_9" [cnn.cpp:277]   --->   Operation 46 'call' 'call_ln277' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 47 [1/1] (0.42ns)   --->   "%br_ln236 = br void %memset.loop" [cnn.cpp:236]   --->   Operation 47 'br' 'br_ln236' <Predicate = true> <Delay = 0.42>

State 8 <SV = 7> <Delay = 2.08>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%empty_97 = phi i8 0, void, i8 %empty_98, void %memset.loop.split"   --->   Operation 48 'phi' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.76ns)   --->   "%empty_98 = add i8 %empty_97, i8 1"   --->   Operation 49 'add' 'empty_98' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.84ns)   --->   "%exitcond94 = icmp_eq  i8 %empty_97, i8 200"   --->   Operation 51 'icmp' 'exitcond94' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%empty_99 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 200, i64 200, i64 200"   --->   Operation 52 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond94, void %memset.loop.split, void %split"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_97"   --->   Operation 54 'zext' 'p_cast' <Predicate = (!exitcond94)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output, i64 0, i64 %p_cast"   --->   Operation 55 'getelementptr' 'output_addr' <Predicate = (!exitcond94)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i8 %output_addr"   --->   Operation 56 'store' 'store_ln0' <Predicate = (!exitcond94)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!exitcond94)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.83>
ST_9 : Operation 58 [1/1] (1.83ns)   --->   "%fc1_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fc1_out" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'fc1_out_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%read = bitcast i32 %fc1_out_read" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'bitcast' 'read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln239 = br void" [cnn.cpp:239]   --->   Operation 60 'br' 'br_ln239' <Predicate = true> <Delay = 0.42>

State 10 <SV = 9> <Delay = 0.67>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln239, void %.split2, i2 0, void %split" [cnn.cpp:239]   --->   Operation 61 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.54ns)   --->   "%add_ln239 = add i2 %i, i2 1" [cnn.cpp:239]   --->   Operation 62 'add' 'add_ln239' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.44ns)   --->   "%icmp_ln239 = icmp_eq  i2 %i, i2 2" [cnn.cpp:239]   --->   Operation 64 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 65 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %.split2, void" [cnn.cpp:239]   --->   Operation 66 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i" [cnn.cpp:239]   --->   Operation 67 'zext' 'i_cast' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%fc_layer2_weights_addr = getelementptr i32 %fc_layer2_weights, i64 0, i64 %i_cast" [cnn.cpp:240]   --->   Operation 68 'getelementptr' 'fc_layer2_weights_addr' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_10 : Operation 69 [2/2] (0.67ns)   --->   "%fc_layer2_weights_load = load i5 %fc_layer2_weights_addr" [cnn.cpp:240]   --->   Operation 69 'load' 'fc_layer2_weights_load' <Predicate = (!icmp_ln239)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>

State 11 <SV = 10> <Delay = 9.09>
ST_11 : Operation 70 [1/2] (0.67ns)   --->   "%fc_layer2_weights_load = load i5 %fc_layer2_weights_addr" [cnn.cpp:240]   --->   Operation 70 'load' 'fc_layer2_weights_load' <Predicate = (!icmp_ln239)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_11 : Operation 71 [2/2] (8.41ns)   --->   "%mul_i = fmul i32 %fc_layer2_weights_load, i32 %read" [cnn.cpp:240]   --->   Operation 71 'fmul' 'mul_i' <Predicate = (!icmp_ln239)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 9.65>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln239 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [cnn.cpp:239]   --->   Operation 72 'specloopname' 'specloopname_ln239' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_12 : Operation 73 [1/2] (8.41ns)   --->   "%mul_i = fmul i32 %fc_layer2_weights_load, i32 %read" [cnn.cpp:240]   --->   Operation 73 'fmul' 'mul_i' <Predicate = (!icmp_ln239)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr i32 %output, i64 0, i64 %i_cast" [cnn.cpp:240]   --->   Operation 74 'getelementptr' 'output_addr_3' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln240 = store i32 %mul_i, i8 %output_addr_3" [cnn.cpp:240]   --->   Operation 75 'store' 'store_ln240' <Predicate = (!icmp_ln239)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln239)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 1.23>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr i32 %output, i64 0, i64 0"   --->   Operation 77 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr i32 %output, i64 0, i64 1"   --->   Operation 78 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [2/2] (1.23ns)   --->   "%output_load = load i8 %output_addr_1" [cnn.cpp:247]   --->   Operation 79 'load' 'output_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_13 : Operation 80 [2/2] (1.23ns)   --->   "%output_load_1 = load i8 %output_addr_2" [cnn.cpp:247]   --->   Operation 80 'load' 'output_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 14 <SV = 11> <Delay = 1.23>
ST_14 : Operation 81 [1/2] (1.23ns)   --->   "%output_load = load i8 %output_addr_1" [cnn.cpp:247]   --->   Operation 81 'load' 'output_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_14 : Operation 82 [1/2] (1.23ns)   --->   "%output_load_1 = load i8 %output_addr_2" [cnn.cpp:247]   --->   Operation 82 'load' 'output_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_14 : Operation 83 [1/1] (0.42ns)   --->   "%br_ln242 = br void" [cnn.cpp:242]   --->   Operation 83 'br' 'br_ln242' <Predicate = true> <Delay = 0.42>

State 15 <SV = 12> <Delay = 0.72>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%j = phi i4 %add_ln242, void %.split, i4 1, void" [cnn.cpp:242]   --->   Operation 84 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%add_113_i = phi i32 %add_1_i, void %.split, i32 %output_load_1, void" [cnn.cpp:247]   --->   Operation 85 'phi' 'add_113_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%add12_i = phi i32 %add_i, void %.split, i32 %output_load, void" [cnn.cpp:247]   --->   Operation 86 'phi' 'add12_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.72ns)   --->   "%icmp_ln242 = icmp_eq  i4 %j, i4 10" [cnn.cpp:242]   --->   Operation 87 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%empty_101 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 88 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %.split, void %_Z9fc_layer2RN3hls6streamIfLi0EEES2_PA2_fPf.exit" [cnn.cpp:242]   --->   Operation 89 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %j, i1 0" [cnn.cpp:247]   --->   Operation 90 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %tmp_1" [cnn.cpp:247]   --->   Operation 91 'zext' 'zext_ln247' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%fc_layer2_weights_addr_1 = getelementptr i32 %fc_layer2_weights, i64 0, i64 %zext_ln247" [cnn.cpp:247]   --->   Operation 92 'getelementptr' 'fc_layer2_weights_addr_1' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_15 : Operation 93 [2/2] (0.67ns)   --->   "%fc_layer2_weights_load_1 = load i5 %fc_layer2_weights_addr_1" [cnn.cpp:247]   --->   Operation 93 'load' 'fc_layer2_weights_load_1' <Predicate = (!icmp_ln242)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>

State 16 <SV = 13> <Delay = 10.2>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln247 = or i5 %tmp_1, i5 1" [cnn.cpp:247]   --->   Operation 94 'or' 'or_ln247' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 0, i5 %or_ln247" [cnn.cpp:247]   --->   Operation 95 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%fc_layer2_weights_addr_2 = getelementptr i32 %fc_layer2_weights, i64 0, i64 %tmp_2" [cnn.cpp:247]   --->   Operation 96 'getelementptr' 'fc_layer2_weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (1.83ns)   --->   "%fc1_out_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fc1_out" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'fc1_out_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%read_273 = bitcast i32 %fc1_out_read_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'bitcast' 'read_273' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/2] (0.67ns)   --->   "%fc_layer2_weights_load_1 = load i5 %fc_layer2_weights_addr_1" [cnn.cpp:247]   --->   Operation 99 'load' 'fc_layer2_weights_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_16 : Operation 100 [2/2] (8.41ns)   --->   "%mul11_i = fmul i32 %fc_layer2_weights_load_1, i32 %read_273" [cnn.cpp:247]   --->   Operation 100 'fmul' 'mul11_i' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [2/2] (0.67ns)   --->   "%fc_layer2_weights_load_2 = load i5 %fc_layer2_weights_addr_2" [cnn.cpp:247]   --->   Operation 101 'load' 'fc_layer2_weights_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>

State 17 <SV = 14> <Delay = 21.0>
ST_17 : Operation 102 [1/2] (8.41ns)   --->   "%mul11_i = fmul i32 %fc_layer2_weights_load_1, i32 %read_273" [cnn.cpp:247]   --->   Operation 102 'fmul' 'mul11_i' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [2/2] (12.6ns)   --->   "%add_i = fadd i32 %add12_i, i32 %mul11_i" [cnn.cpp:247]   --->   Operation 103 'fadd' 'add_i' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 104 [1/2] (0.67ns)   --->   "%fc_layer2_weights_load_2 = load i5 %fc_layer2_weights_addr_2" [cnn.cpp:247]   --->   Operation 104 'load' 'fc_layer2_weights_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_17 : Operation 105 [2/2] (8.41ns)   --->   "%mul11_1_i = fmul i32 %fc_layer2_weights_load_2, i32 %read_273" [cnn.cpp:247]   --->   Operation 105 'fmul' 'mul11_1_i' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 21.0>
ST_18 : Operation 106 [1/2] (12.6ns)   --->   "%add_i = fadd i32 %add12_i, i32 %mul11_i" [cnn.cpp:247]   --->   Operation 106 'fadd' 'add_i' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 107 [1/2] (8.41ns)   --->   "%mul11_1_i = fmul i32 %fc_layer2_weights_load_2, i32 %read_273" [cnn.cpp:247]   --->   Operation 107 'fmul' 'mul11_1_i' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 108 [2/2] (12.6ns)   --->   "%add_1_i = fadd i32 %add_113_i, i32 %mul11_1_i" [cnn.cpp:247]   --->   Operation 108 'fadd' 'add_1_i' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 12.6>
ST_19 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln242 = add i4 %j, i4 1" [cnn.cpp:242]   --->   Operation 109 'add' 'add_ln242' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 64, i32 0, i32 0, i32 0, void @empty_2" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 111 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 112 [1/2] (12.6ns)   --->   "%add_1_i = fadd i32 %add_113_i, i32 %mul11_1_i" [cnn.cpp:247]   --->   Operation 112 'fadd' 'add_1_i' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 13> <Delay = 12.6>
ST_20 : Operation 114 [2/2] (12.6ns)   --->   "%a_assign = fadd i32 %add12_i, i32 0.5222" [cnn.cpp:253]   --->   Operation 114 'fadd' 'a_assign' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 12.6>
ST_21 : Operation 115 [1/2] (12.6ns)   --->   "%a_assign = fadd i32 %add12_i, i32 0.5222" [cnn.cpp:253]   --->   Operation 115 'fadd' 'a_assign' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 116 [2/2] (12.6ns)   --->   "%a_assign_s = fadd i32 %add_113_i, i32 0.3447" [cnn.cpp:253]   --->   Operation 116 'fadd' 'a_assign_s' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 12.6>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %a_assign" [./headers/activations.h:34]   --->   Operation 117 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34, i32 23, i32 30" [./headers/activations.h:34]   --->   Operation 118 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34" [./headers/activations.h:34]   --->   Operation 119 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.84ns)   --->   "%icmp_ln34 = icmp_ne  i8 %tmp, i8 255" [./headers/activations.h:34]   --->   Operation 120 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 121 [1/1] (1.05ns)   --->   "%icmp_ln34_35 = icmp_eq  i23 %trunc_ln34, i23 0" [./headers/activations.h:34]   --->   Operation 121 'icmp' 'icmp_ln34_35' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln34 = or i1 %icmp_ln34_35, i1 %icmp_ln34" [./headers/activations.h:34]   --->   Operation 122 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 123 [1/1] (11.5ns)   --->   "%tmp_s = fcmp_ogt  i32 %a_assign, i32 0" [./headers/activations.h:34]   --->   Operation 123 'fcmp' 'tmp_s' <Predicate = true> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%and_ln34 = and i1 %or_ln34, i1 %tmp_s" [./headers/activations.h:34]   --->   Operation 124 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %and_ln34, i32 %bitcast_ln34, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'select' 'select_ln174' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 126 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream_V, i32 %select_ln174" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 127 [1/2] (12.6ns)   --->   "%a_assign_s = fadd i32 %add_113_i, i32 0.3447" [cnn.cpp:253]   --->   Operation 127 'fadd' 'a_assign_s' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 16> <Delay = 12.0>
ST_23 : Operation 128 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream_V, i32 %select_ln174" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln34_17 = bitcast i32 %a_assign_s" [./headers/activations.h:34]   --->   Operation 129 'bitcast' 'bitcast_ln34_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_999 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_17, i32 23, i32 30" [./headers/activations.h:34]   --->   Operation 130 'partselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln34_17 = trunc i32 %bitcast_ln34_17" [./headers/activations.h:34]   --->   Operation 131 'trunc' 'trunc_ln34_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (0.84ns)   --->   "%icmp_ln34_36 = icmp_ne  i8 %tmp_999, i8 255" [./headers/activations.h:34]   --->   Operation 132 'icmp' 'icmp_ln34_36' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 133 [1/1] (1.05ns)   --->   "%icmp_ln34_37 = icmp_eq  i23 %trunc_ln34_17, i23 0" [./headers/activations.h:34]   --->   Operation 133 'icmp' 'icmp_ln34_37' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_17)   --->   "%or_ln34_17 = or i1 %icmp_ln34_37, i1 %icmp_ln34_36" [./headers/activations.h:34]   --->   Operation 134 'or' 'or_ln34_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 135 [1/1] (11.5ns)   --->   "%tmp_1000 = fcmp_ogt  i32 %a_assign_s, i32 0" [./headers/activations.h:34]   --->   Operation 135 'fcmp' 'tmp_1000' <Predicate = true> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_17)   --->   "%and_ln34_17 = and i1 %or_ln34_17, i1 %tmp_1000" [./headers/activations.h:34]   --->   Operation 136 'and' 'and_ln34_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_17 = select i1 %and_ln34_17, i32 %bitcast_ln34_17, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'select' 'select_ln174_17' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 138 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream_V, i32 %select_ln174_17" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 138 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 17> <Delay = 0.00>
ST_24 : Operation 139 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream_V, i32 %select_ln174_17" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 139 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln279 = ret" [cnn.cpp:279]   --->   Operation 140 'ret' 'ret_ln279' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fc_layer1_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv1_out                (alloca           ) [ 0011111100000000000000000]
pool1_out                (alloca           ) [ 0011111100000000000000000]
fc1_out                  (alloca           ) [ 0011111111111111111100000]
output                   (alloca           ) [ 0011111111111100000000000]
call_ln273               (call             ) [ 0000000000000000000000000]
call_ln275               (call             ) [ 0000000000000000000000000]
spectopmodule_ln0        (spectopmodule    ) [ 0000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 0000000000000000000000000]
empty                    (specchannel      ) [ 0000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000]
empty_95                 (specchannel      ) [ 0000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000]
empty_96                 (specchannel      ) [ 0000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000000000000]
call_ln277               (call             ) [ 0000000000000000000000000]
br_ln236                 (br               ) [ 0000000110000000000000000]
empty_97                 (phi              ) [ 0000000010000000000000000]
empty_98                 (add              ) [ 0000000110000000000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000000000000000000]
exitcond94               (icmp             ) [ 0000000010000000000000000]
empty_99                 (speclooptripcount) [ 0000000000000000000000000]
br_ln0                   (br               ) [ 0000000000000000000000000]
p_cast                   (zext             ) [ 0000000000000000000000000]
output_addr              (getelementptr    ) [ 0000000000000000000000000]
store_ln0                (store            ) [ 0000000000000000000000000]
br_ln0                   (br               ) [ 0000000110000000000000000]
fc1_out_read             (read             ) [ 0000000000000000000000000]
read                     (bitcast          ) [ 0000000000111000000000000]
br_ln239                 (br               ) [ 0000000001111000000000000]
i                        (phi              ) [ 0000000000100000000000000]
add_ln239                (add              ) [ 0000000001111000000000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000000000000000000]
icmp_ln239               (icmp             ) [ 0000000000111000000000000]
empty_100                (speclooptripcount) [ 0000000000000000000000000]
br_ln239                 (br               ) [ 0000000000000000000000000]
i_cast                   (zext             ) [ 0000000000111000000000000]
fc_layer2_weights_addr   (getelementptr    ) [ 0000000000110000000000000]
fc_layer2_weights_load   (load             ) [ 0000000000101000000000000]
specloopname_ln239       (specloopname     ) [ 0000000000000000000000000]
mul_i                    (fmul             ) [ 0000000000000000000000000]
output_addr_3            (getelementptr    ) [ 0000000000000000000000000]
store_ln240              (store            ) [ 0000000000000000000000000]
br_ln0                   (br               ) [ 0000000001111000000000000]
output_addr_1            (getelementptr    ) [ 0000000000000010000000000]
output_addr_2            (getelementptr    ) [ 0000000000000010000000000]
output_load              (load             ) [ 0000000000000011111100000]
output_load_1            (load             ) [ 0000000000000011111100000]
br_ln242                 (br               ) [ 0000000000000011111100000]
j                        (phi              ) [ 0000000000000001111100000]
add_113_i                (phi              ) [ 0000000000000001111111100]
add12_i                  (phi              ) [ 0000000000000001111011000]
icmp_ln242               (icmp             ) [ 0000000000000001111100000]
empty_101                (speclooptripcount) [ 0000000000000000000000000]
br_ln242                 (br               ) [ 0000000000000000000000000]
tmp_1                    (bitconcatenate   ) [ 0000000000000000100000000]
zext_ln247               (zext             ) [ 0000000000000000000000000]
fc_layer2_weights_addr_1 (getelementptr    ) [ 0000000000000000100000000]
or_ln247                 (or               ) [ 0000000000000000000000000]
tmp_2                    (bitconcatenate   ) [ 0000000000000000000000000]
fc_layer2_weights_addr_2 (getelementptr    ) [ 0000000000000000010000000]
fc1_out_read_1           (read             ) [ 0000000000000000000000000]
read_273                 (bitcast          ) [ 0000000000000000011000000]
fc_layer2_weights_load_1 (load             ) [ 0000000000000000010000000]
mul11_i                  (fmul             ) [ 0000000000000000001000000]
fc_layer2_weights_load_2 (load             ) [ 0000000000000000001000000]
add_i                    (fadd             ) [ 0000000000000011000100000]
mul11_1_i                (fmul             ) [ 0000000000000000000100000]
add_ln242                (add              ) [ 0000000000000011111100000]
specpipeline_ln0         (specpipeline     ) [ 0000000000000000000000000]
specloopname_ln0         (specloopname     ) [ 0000000000000000000000000]
add_1_i                  (fadd             ) [ 0000000000000011111100000]
br_ln0                   (br               ) [ 0000000000000011111100000]
a_assign                 (fadd             ) [ 0000000000000000000000100]
bitcast_ln34             (bitcast          ) [ 0000000000000000000000000]
tmp                      (partselect       ) [ 0000000000000000000000000]
trunc_ln34               (trunc            ) [ 0000000000000000000000000]
icmp_ln34                (icmp             ) [ 0000000000000000000000000]
icmp_ln34_35             (icmp             ) [ 0000000000000000000000000]
or_ln34                  (or               ) [ 0000000000000000000000000]
tmp_s                    (fcmp             ) [ 0000000000000000000000000]
and_ln34                 (and              ) [ 0000000000000000000000000]
select_ln174             (select           ) [ 0000000000000000000000010]
a_assign_s               (fadd             ) [ 0000000000000000000000010]
write_ln174              (write            ) [ 0000000000000000000000000]
bitcast_ln34_17          (bitcast          ) [ 0000000000000000000000000]
tmp_999                  (partselect       ) [ 0000000000000000000000000]
trunc_ln34_17            (trunc            ) [ 0000000000000000000000000]
icmp_ln34_36             (icmp             ) [ 0000000000000000000000000]
icmp_ln34_37             (icmp             ) [ 0000000000000000000000000]
or_ln34_17               (or               ) [ 0000000000000000000000000]
tmp_1000                 (fcmp             ) [ 0000000000000000000000000]
and_ln34_17              (and              ) [ 0000000000000000000000000]
select_ln174_17          (select           ) [ 0000000000000000000000001]
write_ln174              (write            ) [ 0000000000000000000000000]
ret_ln279                (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fc_layer1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fc_layer1_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fc_layer1_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fc_layer1_weights_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fc_layer1_weights_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fc_layer1_weights_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fc_layer1_weights_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fc_layer1_weights_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fc_layer1_weights_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fc_layer1_weights_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fc_layer2_weights">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_out_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_out_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_out_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="conv1_out_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_out/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="pool1_out_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool1_out/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="fc1_out_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fc1_out/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="output_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="8"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc1_out_read/9 fc1_out_read_1/16 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/22 write_ln174/23 "/>
</bind>
</comp>

<comp id="164" class="1004" name="output_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="0"/>
<pin id="211" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="212" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="1"/>
<pin id="214" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/8 store_ln240/12 output_load/13 output_load_1/13 "/>
</bind>
</comp>

<comp id="177" class="1004" name="fc_layer2_weights_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="2" slack="0"/>
<pin id="181" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_addr/10 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_layer2_weights_load/10 fc_layer2_weights_load_1/15 fc_layer2_weights_load_2/16 "/>
</bind>
</comp>

<comp id="190" class="1004" name="output_addr_3_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="2" slack="2"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/12 "/>
</bind>
</comp>

<comp id="197" class="1004" name="output_addr_1_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/13 "/>
</bind>
</comp>

<comp id="204" class="1004" name="output_addr_2_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/13 "/>
</bind>
</comp>

<comp id="217" class="1004" name="fc_layer2_weights_addr_1_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_addr_1/15 "/>
</bind>
</comp>

<comp id="225" class="1004" name="fc_layer2_weights_addr_2_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="64" slack="0"/>
<pin id="229" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_addr_2/16 "/>
</bind>
</comp>

<comp id="233" class="1005" name="empty_97_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="1"/>
<pin id="235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_97 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="empty_97_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_97/8 "/>
</bind>
</comp>

<comp id="244" class="1005" name="i_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="1"/>
<pin id="246" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="i_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="255" class="1005" name="j_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/15 "/>
</bind>
</comp>

<comp id="267" class="1005" name="add_113_i_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="2"/>
<pin id="269" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_113_i (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_113_i_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="32" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_113_i/15 "/>
</bind>
</comp>

<comp id="277" class="1005" name="add12_i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add12_i (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="add12_i_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="32" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add12_i/15 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_pool_layer1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="3"/>
<pin id="290" dir="0" index="2" bw="32" slack="3"/>
<pin id="291" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln275/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_conv_layer1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln273/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fc_layer1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="5"/>
<pin id="303" dir="0" index="2" bw="32" slack="5"/>
<pin id="304" dir="0" index="3" bw="32" slack="0"/>
<pin id="305" dir="0" index="4" bw="32" slack="0"/>
<pin id="306" dir="0" index="5" bw="32" slack="0"/>
<pin id="307" dir="0" index="6" bw="32" slack="0"/>
<pin id="308" dir="0" index="7" bw="32" slack="0"/>
<pin id="309" dir="0" index="8" bw="32" slack="0"/>
<pin id="310" dir="0" index="9" bw="32" slack="0"/>
<pin id="311" dir="0" index="10" bw="32" slack="0"/>
<pin id="312" dir="0" index="11" bw="32" slack="0"/>
<pin id="313" dir="0" index="12" bw="32" slack="0"/>
<pin id="314" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln277/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/17 add_1_i/18 a_assign/20 a_assign_s/21 sum/9 sum_48/10 sum_1/11 sum_49/12 sum_2/13 sum_50/14 sum_3/15 sum_51/16 sum_4/17 sum_52/18 sum_5/19 sum_53/20 sum_6/21 sum_54/22 sum_7/23 sum_55/24 sum_8/25 sum_56/26 sum_9/27 sum_57/28 sum_10/29 sum_58/30 sum_11/31 sum_59/32 sum_12/33 sum_60/34 sum_13/35 sum_61/36 sum_14/37 sum_62/38 sum_15/39 sum_63/40 output_10/4 output_12/5 output_14/6 output_16/7 output_18/8 output_20/9 output_22/10 output_24/11 output_26/12 output_28/13 output_30/14 output_32/15 output_34/16 output_36/17 output_38/18 output_40/19 output_42/20 output_44/21 output_46/22 output_48/23 output_50/24 output_52/25 output_54/26 output_56/27 output_58/28 output_60/29 output_62/30 output_64/31 output_66/32 output_68/33 output_70/34 output_72/35 output_74/36 output_76/37 output_78/38 output_80/39 output_82/40 output_84/41 output_86/42 output_88/43 a_assign/45 a_assign_1/46 a_assign_2/47 a_assign_4/48 a_assign_6/49 a_assign_8/50 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/11 mul11_i/16 mul11_1_i/17 mul/8 mul18_8/9 mul18_1_4/10 mul18_9/11 mul18_1_5/12 mul18_10/13 mul18_1_1/14 mul18_188_1/15 mul18_1_1_1/16 mul18_188_2/17 mul18_1_1_2/18 mul18_188_3/19 mul18_1_1_3/20 mul18_11/21 mul18_1_2/22 mul18_291_1/23 mul18_1_2_1/24 mul18_291_2/25 mul18_1_2_2/26 mul18_291_3/27 mul18_1_2_3/28 mul18_12/29 mul18_1_3/30 mul18_394_1/31 mul18_1_3_1/32 mul18_394_2/33 mul18_1_3_2/34 mul18_394_3/35 mul18_1_3_3/36 mul18_2_3_3/37 mul18_4_3_3/38 mul18_5_3_3/39 mul5/3 mul5_10/4 mul5_12/5 mul5_14/6 mul5_8/7 mul5_1/8 mul5_1_2/9 mul5_1_4/10 mul5_1_6/11 mul5_1_8/12 mul5_2/13 mul5_2_2/14 mul5_2_4/15 mul5_2_6/16 mul5_2_8/17 mul5_3/18 mul5_3_2/19 mul5_3_4/20 mul5_3_6/21 mul5_3_8/22 mul5_4/23 mul5_4_2/24 mul5_4_4/25 mul5_4_6/26 mul5_4_8/27 mul5_5/28 mul5_5_2/29 mul5_5_4/30 mul5_5_6/31 mul5_5_8/32 mul5_6/33 mul5_6_2/34 mul5_6_4/35 mul5_6_6/36 mul5_6_8/37 mul5_7/38 mul5_7_2/39 mul5_7_4/40 mul5_7_6/41 mul5_7_8/42 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/22 tmp_1000/23 "/>
</bind>
</comp>

<comp id="346" class="1005" name="reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_load fc_layer2_weights_load_1 fc_layer2_weights_load_2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul11_i mul11_1_i "/>
</bind>
</comp>

<comp id="356" class="1005" name="reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i a_assign a_assign_s "/>
</bind>
</comp>

<comp id="362" class="1004" name="empty_98_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_98/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="exitcond94_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond94/8 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="read_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="read/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln239_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln239/10 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln239_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="2" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln239/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="i_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/10 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln242_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="0" index="1" bw="4" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/15 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln247_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/15 "/>
</bind>
</comp>

<comp id="419" class="1004" name="or_ln247_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="1"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln247/16 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/16 "/>
</bind>
</comp>

<comp id="433" class="1004" name="read_273_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="read_273/16 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln242_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="4"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln242/19 "/>
</bind>
</comp>

<comp id="444" class="1004" name="bitcast_ln34_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/22 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="0" index="3" bw="6" slack="0"/>
<pin id="453" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/22 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln34_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/22 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln34_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/22 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln34_35_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="23" slack="0"/>
<pin id="470" dir="0" index="1" bw="23" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_35/22 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln34_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/22 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln34_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/22 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln174_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="32" slack="0"/>
<pin id="490" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174/22 "/>
</bind>
</comp>

<comp id="495" class="1004" name="bitcast_ln34_17_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_17/23 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_999_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="6" slack="0"/>
<pin id="503" dir="0" index="3" bw="6" slack="0"/>
<pin id="504" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_999/23 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln34_17_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_17/23 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln34_36_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_36/23 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln34_37_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="23" slack="0"/>
<pin id="521" dir="0" index="1" bw="23" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_37/23 "/>
</bind>
</comp>

<comp id="525" class="1004" name="or_ln34_17_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34_17/23 "/>
</bind>
</comp>

<comp id="531" class="1004" name="and_ln34_17_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_17/23 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln174_17_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_17/23 "/>
</bind>
</comp>

<comp id="546" class="1005" name="conv1_out_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_out "/>
</bind>
</comp>

<comp id="552" class="1005" name="pool1_out_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="3"/>
<pin id="554" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="pool1_out "/>
</bind>
</comp>

<comp id="558" class="1005" name="fc1_out_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="5"/>
<pin id="560" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="fc1_out "/>
</bind>
</comp>

<comp id="564" class="1005" name="empty_98_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_98 "/>
</bind>
</comp>

<comp id="572" class="1005" name="read_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="2"/>
<pin id="574" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="read "/>
</bind>
</comp>

<comp id="577" class="1005" name="add_ln239_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln239 "/>
</bind>
</comp>

<comp id="582" class="1005" name="icmp_ln239_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln239 "/>
</bind>
</comp>

<comp id="586" class="1005" name="i_cast_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="2"/>
<pin id="588" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="591" class="1005" name="fc_layer2_weights_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="1"/>
<pin id="593" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="output_addr_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="1"/>
<pin id="598" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="output_addr_2_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="1"/>
<pin id="603" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_2 "/>
</bind>
</comp>

<comp id="606" class="1005" name="output_load_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_load "/>
</bind>
</comp>

<comp id="611" class="1005" name="output_load_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_load_1 "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="1"/>
<pin id="621" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="fc_layer2_weights_addr_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="1"/>
<pin id="626" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_addr_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="fc_layer2_weights_addr_2_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="1"/>
<pin id="631" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_addr_2 "/>
</bind>
</comp>

<comp id="634" class="1005" name="read_273_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="read_273 "/>
</bind>
</comp>

<comp id="639" class="1005" name="add_ln242_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="4" slack="1"/>
<pin id="641" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln242 "/>
</bind>
</comp>

<comp id="644" class="1005" name="add_1_i_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_1_i "/>
</bind>
</comp>

<comp id="649" class="1005" name="select_ln174_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174 "/>
</bind>
</comp>

<comp id="654" class="1005" name="select_ln174_17_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln174_17 "/>
</bind>
</comp>

<comp id="659" class="1004" name="grp_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="661" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="662" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_16/9 sum_17/11 sum_96/12 sum_18/13 sum_81/14 sum_19/15 sum_82/16 sum_20/17 sum_83/18 sum_21/19 sum_84/20 sum_22/21 sum_85/22 sum_23/23 sum_86/24 sum_24/25 sum_87/26 sum_25/27 sum_88/28 sum_26/29 sum_89/30 sum_27/31 sum_90/32 sum_28/33 sum_91/34 sum_29/35 sum_92/36 sum_30/37 sum_93/38 sum_31/39 sum_94/40 a_assign_1/42 output_11/4 output_13/5 output_15/6 output_17/7 output_19/8 output_21/9 output_23/10 output_25/11 output_27/12 output_29/13 output_31/14 output_33/15 output_35/16 output_37/17 output_39/18 output_41/19 output_43/20 output_45/21 output_47/22 output_49/23 output_51/24 output_53/25 output_55/26 output_57/27 output_59/28 output_61/29 output_63/30 output_65/31 output_67/32 output_69/33 output_71/34 output_73/35 output_75/36 output_77/37 output_79/38 output_81/39 output_83/40 output_85/41 output_87/42 output_89/43 a_assign_3/47 a_assign_5/48 a_assign_7/49 a_assign_9/50 "/>
</bind>
</comp>

<comp id="663" class="1004" name="grp_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="665" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="666" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_32/9 sum_33/11 sum_34/13 sum_97/14 sum_35/15 sum_98/16 sum_36/17 sum_99/18 sum_37/19 sum_100/20 sum_38/21 sum_101/22 sum_39/23 sum_102/24 sum_40/25 sum_103/26 sum_41/27 sum_104/28 sum_42/29 sum_105/30 sum_43/31 sum_106/32 sum_44/33 sum_107/34 sum_45/35 sum_108/36 sum_46/37 sum_109/38 sum_47/39 sum_110/40 sum_79/42 a_assign_2/44 "/>
</bind>
</comp>

<comp id="667" class="1004" name="grp_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="669" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="670" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_64/11 sum_65/13 sum_66/15 sum_67/17 sum_68/19 sum_69/21 sum_70/23 sum_71/25 sum_72/27 sum_73/29 sum_74/31 sum_75/33 sum_76/35 sum_77/37 sum_78/39 a_assign/41 sum_95/42 a_assign_3/44 a_assign_4/46 a_assign_5/48 "/>
</bind>
</comp>

<comp id="671" class="1004" name="grp_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="673" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="674" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_80/11 sum_112/13 sum_113/15 sum_114/17 sum_115/19 sum_116/21 sum_117/23 sum_118/25 sum_119/27 sum_120/29 sum_121/31 sum_122/33 sum_123/35 sum_124/37 sum_125/39 a_assign_s/41 sum_126/42 sum_111/44 sum_127/46 a_assign_6/48 "/>
</bind>
</comp>

<comp id="675" class="1004" name="grp_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="677" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="678" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul18_s/8 mul18_1_s/9 mul18_3_s/10 mul18_2_4/11 mul18_3_4/12 mul18_2_5/13 mul18_3_5/14 mul18_2_1/15 mul18_3_1/16 mul18_2_1_1/17 mul18_3_1_1/18 mul18_2_1_2/19 mul18_3_1_2/20 mul18_2_1_3/21 mul18_3_1_3/22 mul18_2_2/23 mul18_3_2/24 mul18_2_2_1/25 mul18_3_2_1/26 mul18_2_2_2/27 mul18_3_2_2/28 mul18_2_2_3/29 mul18_3_2_3/30 mul18_2_3/31 mul18_3_3/32 mul18_2_3_1/33 mul18_3_3_1/34 mul18_2_3_2/35 mul18_3_3_2/36 mul18_3_3_3/37 mul18_5_3_2/38 mul18_6_3_3/39 mul5_s/3 mul5_11/4 mul5_13/5 mul5_15/6 mul5_9/7 mul5_1_1/8 mul5_1_3/9 mul5_1_5/10 mul5_1_7/11 mul5_1_9/12 mul5_2_1/13 mul5_2_3/14 mul5_2_5/15 mul5_2_7/16 mul5_2_9/17 mul5_3_1/18 mul5_3_3/19 mul5_3_5/20 mul5_3_7/21 mul5_3_9/22 mul5_4_1/23 mul5_4_3/24 mul5_4_5/25 mul5_4_7/26 mul5_4_9/27 mul5_5_1/28 mul5_5_3/29 mul5_5_5/30 mul5_5_7/31 mul5_5_9/32 mul5_6_1/33 mul5_6_3/34 mul5_6_5/35 mul5_6_7/36 mul5_6_9/37 mul5_7_1/38 mul5_7_3/39 mul5_7_5/40 mul5_7_7/41 mul5_7_9/42 "/>
</bind>
</comp>

<comp id="679" class="1004" name="grp_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="681" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="682" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul18_1/8 mul18_2_s/9 mul18_4/10 mul18_4_s/11 mul18_5_s/12 mul18_4_4/13 mul18_5_4/14 mul18_4_5/15 mul18_5_5/16 mul18_4_1/17 mul18_5_1/18 mul18_4_1_1/19 mul18_5_1_1/20 mul18_4_1_2/21 mul18_5_1_2/22 mul18_4_1_3/23 mul18_5_1_3/24 mul18_4_2/25 mul18_5_2/26 mul18_4_2_1/27 mul18_5_2_1/28 mul18_4_2_2/29 mul18_5_2_2/30 mul18_4_2_3/31 mul18_5_2_3/32 mul18_4_3/33 mul18_5_3/34 mul18_4_3_1/35 mul18_5_3_1/36 mul18_4_3_2/37 mul18_6_3_2/38 mul18_7_3_2/39 "/>
</bind>
</comp>

<comp id="683" class="1004" name="grp_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="685" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="686" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul18_2/8 mul18_3/9 mul18_5/10 mul18_6/11 mul18_7/12 mul18_6_s/13 mul18_7_s/14 mul18_6_4/15 mul18_7_4/16 mul18_6_5/17 mul18_7_5/18 mul18_6_1/19 mul18_7_1/20 mul18_6_1_1/21 mul18_7_1_1/22 mul18_6_1_2/23 mul18_7_1_2/24 mul18_6_1_3/25 mul18_7_1_3/26 mul18_6_2/27 mul18_7_2/28 mul18_6_2_1/29 mul18_7_2_1/30 mul18_6_2_2/31 mul18_7_2_2/32 mul18_6_2_3/33 mul18_7_2_3/34 mul18_6_3/35 mul18_7_3/36 mul18_6_3_1/37 mul18_7_3_1/38 mul18_7_3_3/39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="86" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="134" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="82" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="84" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="82" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="82" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="190" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="202"><net_src comp="82" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="82" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="82" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="197" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="82" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="82" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="236"><net_src comp="68" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="88" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="100" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="276"><net_src comp="270" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="286"><net_src comp="280" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="0" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="315"><net_src comp="32" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="317"><net_src comp="6" pin="0"/><net_sink comp="300" pin=4"/></net>

<net id="318"><net_src comp="8" pin="0"/><net_sink comp="300" pin=5"/></net>

<net id="319"><net_src comp="10" pin="0"/><net_sink comp="300" pin=6"/></net>

<net id="320"><net_src comp="12" pin="0"/><net_sink comp="300" pin=7"/></net>

<net id="321"><net_src comp="14" pin="0"/><net_sink comp="300" pin=8"/></net>

<net id="322"><net_src comp="16" pin="0"/><net_sink comp="300" pin=9"/></net>

<net id="323"><net_src comp="18" pin="0"/><net_sink comp="300" pin=10"/></net>

<net id="324"><net_src comp="20" pin="0"/><net_sink comp="300" pin=11"/></net>

<net id="325"><net_src comp="22" pin="0"/><net_sink comp="300" pin=12"/></net>

<net id="330"><net_src comp="277" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="267" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="120" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="122" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="334" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="339"><net_src comp="184" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="334" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="345"><net_src comp="84" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="184" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="354"><net_src comp="334" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="359"><net_src comp="326" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="366"><net_src comp="237" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="70" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="237" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="76" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="237" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="382"><net_src comp="152" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="248" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="90" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="248" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="92" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="248" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="404"><net_src comp="259" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="102" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="106" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="259" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="108" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="423"><net_src comp="110" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="112" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="114" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="419" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="432"><net_src comp="424" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="436"><net_src comp="152" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="442"><net_src comp="255" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="100" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="356" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="124" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="126" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="128" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="461"><net_src comp="444" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="448" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="130" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="458" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="132" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="462" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="341" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="444" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="40" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="494"><net_src comp="486" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="498"><net_src comp="356" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="124" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="126" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="128" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="512"><net_src comp="495" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="499" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="130" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="509" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="132" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="513" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="341" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="495" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="40" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="545"><net_src comp="537" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="549"><net_src comp="136" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="555"><net_src comp="140" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="561"><net_src comp="144" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="567"><net_src comp="362" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="575"><net_src comp="379" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="580"><net_src comp="383" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="585"><net_src comp="389" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="395" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="594"><net_src comp="177" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="599"><net_src comp="197" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="604"><net_src comp="204" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="609"><net_src comp="170" pin="7"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="614"><net_src comp="170" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="622"><net_src comp="406" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="627"><net_src comp="217" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="632"><net_src comp="225" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="637"><net_src comp="433" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="642"><net_src comp="438" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="647"><net_src comp="326" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="652"><net_src comp="486" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="657"><net_src comp="537" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="157" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V | {23 24 }
 - Input state : 
	Port: cnn : in_stream_V | {2 3 }
	Port: cnn : fc_layer1_weights_0 | {6 7 }
	Port: cnn : fc_layer1_weights_1 | {6 7 }
	Port: cnn : fc_layer1_weights_2 | {6 7 }
	Port: cnn : fc_layer1_weights_3 | {6 7 }
	Port: cnn : fc_layer1_weights_4 | {6 7 }
	Port: cnn : fc_layer1_weights_5 | {6 7 }
	Port: cnn : fc_layer1_weights_6 | {6 7 }
	Port: cnn : fc_layer1_weights_7 | {6 7 }
	Port: cnn : fc_layer1_weights_8 | {6 7 }
	Port: cnn : fc_layer1_weights_9 | {6 7 }
	Port: cnn : fc_layer2_weights | {10 11 15 16 17 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		empty_98 : 1
		exitcond94 : 1
		br_ln0 : 2
		p_cast : 1
		output_addr : 2
		store_ln0 : 3
	State 9
	State 10
		add_ln239 : 1
		icmp_ln239 : 1
		br_ln239 : 2
		i_cast : 1
		fc_layer2_weights_addr : 2
		fc_layer2_weights_load : 3
	State 11
		mul_i : 1
	State 12
		store_ln240 : 1
	State 13
		output_load : 1
		output_load_1 : 1
	State 14
	State 15
		icmp_ln242 : 1
		br_ln242 : 2
		tmp_1 : 1
		zext_ln247 : 2
		fc_layer2_weights_addr_1 : 3
		fc_layer2_weights_load_1 : 4
	State 16
		fc_layer2_weights_addr_2 : 1
		mul11_i : 1
		fc_layer2_weights_load_2 : 2
	State 17
		add_i : 1
		mul11_1_i : 1
	State 18
		add_1_i : 1
	State 19
	State 20
	State 21
	State 22
		tmp : 1
		trunc_ln34 : 1
		icmp_ln34 : 2
		icmp_ln34_35 : 2
		or_ln34 : 3
		and_ln34 : 3
		select_ln174 : 3
		write_ln174 : 4
	State 23
		tmp_999 : 1
		trunc_ln34_17 : 1
		icmp_ln34_36 : 2
		icmp_ln34_37 : 2
		or_ln34_17 : 3
		and_ln34_17 : 3
		select_ln174_17 : 3
		write_ln174 : 4
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          | grp_pool_layer1_fu_287 |    0    | 4.51772 |  10820  |  33872  |
|   call   | grp_conv_layer1_fu_293 |    22   | 14.4391 |  32018  |   7295  |
|          |  grp_fc_layer1_fu_300  |    10   | 16.3357 |   4864  |   2856  |
|----------|------------------------|---------|---------|---------|---------|
|          |       grp_fu_326       |    2    |    0    |   177   |   194   |
|          |       grp_fu_659       |    2    |    0    |   177   |   194   |
|   fadd   |       grp_fu_663       |    2    |    0    |   177   |   194   |
|          |       grp_fu_667       |    2    |    0    |   177   |   194   |
|          |       grp_fu_671       |    2    |    0    |   177   |   194   |
|----------|------------------------|---------|---------|---------|---------|
|          |       grp_fu_334       |    3    |    0    |   128   |   135   |
|   fmul   |       grp_fu_675       |    3    |    0    |   128   |   135   |
|          |       grp_fu_679       |    3    |    0    |   128   |   135   |
|          |       grp_fu_683       |    3    |    0    |   128   |   135   |
|----------|------------------------|---------|---------|---------|---------|
|          |    exitcond94_fu_368   |    0    |    0    |    0    |    11   |
|          |    icmp_ln239_fu_389   |    0    |    0    |    0    |    8    |
|          |    icmp_ln242_fu_400   |    0    |    0    |    0    |    9    |
|   icmp   |    icmp_ln34_fu_462    |    0    |    0    |    0    |    11   |
|          |   icmp_ln34_35_fu_468  |    0    |    0    |    0    |    16   |
|          |   icmp_ln34_36_fu_513  |    0    |    0    |    0    |    11   |
|          |   icmp_ln34_37_fu_519  |    0    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|---------|
|  select  |   select_ln174_fu_486  |    0    |    0    |    0    |    32   |
|          | select_ln174_17_fu_537 |    0    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|---------|
|          |     empty_98_fu_362    |    0    |    0    |    0    |    15   |
|    add   |    add_ln239_fu_383    |    0    |    0    |    0    |    9    |
|          |    add_ln242_fu_438    |    0    |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|---------|
|          |     or_ln247_fu_419    |    0    |    0    |    0    |    0    |
|    or    |     or_ln34_fu_474     |    0    |    0    |    0    |    2    |
|          |    or_ln34_17_fu_525   |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|    and   |     and_ln34_fu_480    |    0    |    0    |    0    |    2    |
|          |   and_ln34_17_fu_531   |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|   read   |     grp_read_fu_152    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   write  |    grp_write_fu_157    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   fcmp   |       grp_fu_341       |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      p_cast_fu_374     |    0    |    0    |    0    |    0    |
|   zext   |      i_cast_fu_395     |    0    |    0    |    0    |    0    |
|          |    zext_ln247_fu_414   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|bitconcatenate|      tmp_1_fu_406      |    0    |    0    |    0    |    0    |
|          |      tmp_2_fu_424      |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|partselect|       tmp_fu_448       |    0    |    0    |    0    |    0    |
|          |     tmp_999_fu_499     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   trunc  |    trunc_ln34_fu_458   |    0    |    0    |    0    |    0    |
|          |  trunc_ln34_17_fu_509  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    54   | 35.2924 |  49099  |  45723  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |
+-------------------+--------+--------+--------+
|fc_layer1_weights_0|    4   |    0   |    0   |
|fc_layer1_weights_1|    4   |    0   |    0   |
|fc_layer1_weights_2|    4   |    0   |    0   |
|fc_layer1_weights_3|    4   |    0   |    0   |
|fc_layer1_weights_4|    4   |    0   |    0   |
|fc_layer1_weights_5|    4   |    0   |    0   |
|fc_layer1_weights_6|    4   |    0   |    0   |
|fc_layer1_weights_7|    4   |    0   |    0   |
|fc_layer1_weights_8|    4   |    0   |    0   |
|fc_layer1_weights_9|    4   |    0   |    0   |
| fc_layer2_weights |    0   |   32   |   10   |
|       output      |    2   |    0   |    0   |
+-------------------+--------+--------+--------+
|       Total       |   42   |   32   |   10   |
+-------------------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|         add12_i_reg_277        |   32   |
|        add_113_i_reg_267       |   32   |
|         add_1_i_reg_644        |   32   |
|        add_ln239_reg_577       |    2   |
|        add_ln242_reg_639       |    4   |
|        conv1_out_reg_546       |   32   |
|        empty_97_reg_233        |    8   |
|        empty_98_reg_564        |    8   |
|         fc1_out_reg_558        |   32   |
|fc_layer2_weights_addr_1_reg_624|    5   |
|fc_layer2_weights_addr_2_reg_629|    5   |
| fc_layer2_weights_addr_reg_591 |    5   |
|         i_cast_reg_586         |   64   |
|            i_reg_244           |    2   |
|       icmp_ln239_reg_582       |    1   |
|            j_reg_255           |    4   |
|      output_addr_1_reg_596     |    8   |
|      output_addr_2_reg_601     |    8   |
|      output_load_1_reg_611     |   32   |
|       output_load_reg_606      |   32   |
|        pool1_out_reg_552       |   32   |
|        read_273_reg_634        |   32   |
|          read_reg_572          |   32   |
|             reg_346            |   32   |
|             reg_351            |   32   |
|             reg_356            |   32   |
|     select_ln174_17_reg_654    |   32   |
|      select_ln174_reg_649      |   32   |
|          tmp_1_reg_619         |    5   |
+--------------------------------+--------+
|              Total             |   609  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_157 |  p2  |   4  |  32  |   128  ||    20   |
| grp_access_fu_170 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_170 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_170 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_184 |  p0  |   6  |   5  |   30   ||    31   |
|     j_reg_255     |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_326    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_326    |  p1  |   4  |  32  |   128  ||    14   |
|     grp_fu_334    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_334    |  p1  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   614  ||  4.809  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   54   |   35   |  49099 |  45723 |
|   Memory  |   42   |    -   |    -   |   32   |   10   |
|Multiplexer|    -   |    -   |    4   |    -   |   144  |
|  Register |    -   |    -   |    -   |   609  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   42   |   54   |   40   |  49740 |  45877 |
+-----------+--------+--------+--------+--------+--------+
