# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../soc/core" \
"../../../../../soc/core/alu.sv" \
"../../../../../sim_vivado/core/alu_tf.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
