/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 20 00:05:23 2015
 *                 Full Compile MD5 Checksum  f4a546a20d0bd1f244e0d6a139e85ce0
 *                     (minus title and desc)
 *                 MD5 Checksum               a9d9eeea3a1c30a122d08de69d07786c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15715
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_BSC_H__
#define BCHP_MOCA_BSC_H__

/***************************************************************************
 *MOCA_BSC - MOCA_BSC registers
 ***************************************************************************/
#define BCHP_MOCA_BSC_CHIP_ADDRESS_REG           0x00fff000 /* [RW] BSC Chip Address And Read/Write Control */
#define BCHP_MOCA_BSC_DATA_IN_REG_0              0x00fff004 /* [RW] BSC Write Data Register , register set index 0. */
#define BCHP_MOCA_BSC_DATA_IN_REG_1              0x00fff008 /* [RW] BSC Write Data Register , register set index 1. */
#define BCHP_MOCA_BSC_DATA_IN_REG_2              0x00fff00c /* [RW] BSC Write Data Register , register set index 2. */
#define BCHP_MOCA_BSC_DATA_IN_REG_3              0x00fff010 /* [RW] BSC Write Data Register , register set index 3. */
#define BCHP_MOCA_BSC_DATA_IN_REG_4              0x00fff014 /* [RW] BSC Write Data Register , register set index 4. */
#define BCHP_MOCA_BSC_DATA_IN_REG_5              0x00fff018 /* [RW] BSC Write Data Register , register set index 5. */
#define BCHP_MOCA_BSC_DATA_IN_REG_6              0x00fff01c /* [RW] BSC Write Data Register , register set index 6. */
#define BCHP_MOCA_BSC_DATA_IN_REG_7              0x00fff020 /* [RW] BSC Write Data Register , register set index 7. */
#define BCHP_MOCA_BSC_CNT_REG                    0x00fff024 /* [RW] BSC Transfer Count Register */
#define BCHP_MOCA_BSC_CTL_REG                    0x00fff028 /* [RW] BSC Control Register */
#define BCHP_MOCA_BSC_IIC_ENABLE                 0x00fff02c /* [RW] BSC Read/Write Enable And Interrupt */
#define BCHP_MOCA_BSC_IIC_ENABLE_RO              0x00fff030 /* [RO] BSC Enable And Interrupt read only fields */
#define BCHP_MOCA_BSC_DATA_OUT_REG_0             0x00fff034 /* [RO] BSC Read Data Register , register set index 0. */
#define BCHP_MOCA_BSC_DATA_OUT_REG_1             0x00fff038 /* [RO] BSC Read Data Register , register set index 1. */
#define BCHP_MOCA_BSC_DATA_OUT_REG_2             0x00fff03c /* [RO] BSC Read Data Register , register set index 2. */
#define BCHP_MOCA_BSC_DATA_OUT_REG_3             0x00fff040 /* [RO] BSC Read Data Register , register set index 3. */
#define BCHP_MOCA_BSC_DATA_OUT_REG_4             0x00fff044 /* [RO] BSC Read Data Register , register set index 4. */
#define BCHP_MOCA_BSC_DATA_OUT_REG_5             0x00fff048 /* [RO] BSC Read Data Register , register set index 5. */
#define BCHP_MOCA_BSC_DATA_OUT_REG_6             0x00fff04c /* [RO] BSC Read Data Register , register set index 6. */
#define BCHP_MOCA_BSC_DATA_OUT_REG_7             0x00fff050 /* [RO] BSC Read Data Register , register set index 7. */
#define BCHP_MOCA_BSC_CTLHI_REG                  0x00fff054 /* [RW] BSC Control Register */
#define BCHP_MOCA_BSC_SCL_PARAM                  0x00fff058 /* [RW] BSC SCL Parameter Register */

/***************************************************************************
 *CHIP_ADDRESS_REG - BSC Chip Address And Read/Write Control
 ***************************************************************************/
/* MOCA_BSC :: CHIP_ADDRESS_REG :: reserved0 [31:08] */
#define BCHP_MOCA_BSC_CHIP_ADDRESS_REG_reserved0_MASK              0xffffff00
#define BCHP_MOCA_BSC_CHIP_ADDRESS_REG_reserved0_SHIFT             8

/* MOCA_BSC :: CHIP_ADDRESS_REG :: CHIP_ADDRESS [07:01] */
#define BCHP_MOCA_BSC_CHIP_ADDRESS_REG_CHIP_ADDRESS_MASK           0x000000fe
#define BCHP_MOCA_BSC_CHIP_ADDRESS_REG_CHIP_ADDRESS_SHIFT          1
#define BCHP_MOCA_BSC_CHIP_ADDRESS_REG_CHIP_ADDRESS_DEFAULT        0x00000000

/* MOCA_BSC :: CHIP_ADDRESS_REG :: SPARE [00:00] */
#define BCHP_MOCA_BSC_CHIP_ADDRESS_REG_SPARE_MASK                  0x00000001
#define BCHP_MOCA_BSC_CHIP_ADDRESS_REG_SPARE_SHIFT                 0
#define BCHP_MOCA_BSC_CHIP_ADDRESS_REG_SPARE_DEFAULT               0x00000000

/***************************************************************************
 *DATA_IN_REG_0 - BSC Write Data Register , register set index 0.
 ***************************************************************************/
/* MOCA_BSC :: DATA_IN_REG_0 :: DATA_IN [31:00] */
#define BCHP_MOCA_BSC_DATA_IN_REG_0_DATA_IN_MASK                   0xffffffff
#define BCHP_MOCA_BSC_DATA_IN_REG_0_DATA_IN_SHIFT                  0
#define BCHP_MOCA_BSC_DATA_IN_REG_0_DATA_IN_DEFAULT                0x00000000

/***************************************************************************
 *DATA_IN_REG_1 - BSC Write Data Register , register set index 1.
 ***************************************************************************/
/* MOCA_BSC :: DATA_IN_REG_1 :: DATA_IN [31:00] */
#define BCHP_MOCA_BSC_DATA_IN_REG_1_DATA_IN_MASK                   0xffffffff
#define BCHP_MOCA_BSC_DATA_IN_REG_1_DATA_IN_SHIFT                  0
#define BCHP_MOCA_BSC_DATA_IN_REG_1_DATA_IN_DEFAULT                0x00000000

/***************************************************************************
 *DATA_IN_REG_2 - BSC Write Data Register , register set index 2.
 ***************************************************************************/
/* MOCA_BSC :: DATA_IN_REG_2 :: DATA_IN [31:00] */
#define BCHP_MOCA_BSC_DATA_IN_REG_2_DATA_IN_MASK                   0xffffffff
#define BCHP_MOCA_BSC_DATA_IN_REG_2_DATA_IN_SHIFT                  0
#define BCHP_MOCA_BSC_DATA_IN_REG_2_DATA_IN_DEFAULT                0x00000000

/***************************************************************************
 *DATA_IN_REG_3 - BSC Write Data Register , register set index 3.
 ***************************************************************************/
/* MOCA_BSC :: DATA_IN_REG_3 :: DATA_IN [31:00] */
#define BCHP_MOCA_BSC_DATA_IN_REG_3_DATA_IN_MASK                   0xffffffff
#define BCHP_MOCA_BSC_DATA_IN_REG_3_DATA_IN_SHIFT                  0
#define BCHP_MOCA_BSC_DATA_IN_REG_3_DATA_IN_DEFAULT                0x00000000

/***************************************************************************
 *DATA_IN_REG_4 - BSC Write Data Register , register set index 4.
 ***************************************************************************/
/* MOCA_BSC :: DATA_IN_REG_4 :: DATA_IN [31:00] */
#define BCHP_MOCA_BSC_DATA_IN_REG_4_DATA_IN_MASK                   0xffffffff
#define BCHP_MOCA_BSC_DATA_IN_REG_4_DATA_IN_SHIFT                  0
#define BCHP_MOCA_BSC_DATA_IN_REG_4_DATA_IN_DEFAULT                0x00000000

/***************************************************************************
 *DATA_IN_REG_5 - BSC Write Data Register , register set index 5.
 ***************************************************************************/
/* MOCA_BSC :: DATA_IN_REG_5 :: DATA_IN [31:00] */
#define BCHP_MOCA_BSC_DATA_IN_REG_5_DATA_IN_MASK                   0xffffffff
#define BCHP_MOCA_BSC_DATA_IN_REG_5_DATA_IN_SHIFT                  0
#define BCHP_MOCA_BSC_DATA_IN_REG_5_DATA_IN_DEFAULT                0x00000000

/***************************************************************************
 *DATA_IN_REG_6 - BSC Write Data Register , register set index 6.
 ***************************************************************************/
/* MOCA_BSC :: DATA_IN_REG_6 :: DATA_IN [31:00] */
#define BCHP_MOCA_BSC_DATA_IN_REG_6_DATA_IN_MASK                   0xffffffff
#define BCHP_MOCA_BSC_DATA_IN_REG_6_DATA_IN_SHIFT                  0
#define BCHP_MOCA_BSC_DATA_IN_REG_6_DATA_IN_DEFAULT                0x00000000

/***************************************************************************
 *DATA_IN_REG_7 - BSC Write Data Register , register set index 7.
 ***************************************************************************/
/* MOCA_BSC :: DATA_IN_REG_7 :: DATA_IN [31:00] */
#define BCHP_MOCA_BSC_DATA_IN_REG_7_DATA_IN_MASK                   0xffffffff
#define BCHP_MOCA_BSC_DATA_IN_REG_7_DATA_IN_SHIFT                  0
#define BCHP_MOCA_BSC_DATA_IN_REG_7_DATA_IN_DEFAULT                0x00000000

/***************************************************************************
 *CNT_REG - BSC Transfer Count Register
 ***************************************************************************/
/* MOCA_BSC :: CNT_REG :: reserved0 [31:12] */
#define BCHP_MOCA_BSC_CNT_REG_reserved0_MASK                       0xfffff000
#define BCHP_MOCA_BSC_CNT_REG_reserved0_SHIFT                      12

/* MOCA_BSC :: CNT_REG :: CNT_REG2 [11:06] */
#define BCHP_MOCA_BSC_CNT_REG_CNT_REG2_MASK                        0x00000fc0
#define BCHP_MOCA_BSC_CNT_REG_CNT_REG2_SHIFT                       6
#define BCHP_MOCA_BSC_CNT_REG_CNT_REG2_DEFAULT                     0x00000000

/* MOCA_BSC :: CNT_REG :: CNT_REG1 [05:00] */
#define BCHP_MOCA_BSC_CNT_REG_CNT_REG1_MASK                        0x0000003f
#define BCHP_MOCA_BSC_CNT_REG_CNT_REG1_SHIFT                       0
#define BCHP_MOCA_BSC_CNT_REG_CNT_REG1_DEFAULT                     0x00000000

/***************************************************************************
 *CTL_REG - BSC Control Register
 ***************************************************************************/
/* MOCA_BSC :: CTL_REG :: reserved0 [31:11] */
#define BCHP_MOCA_BSC_CTL_REG_reserved0_MASK                       0xfffff800
#define BCHP_MOCA_BSC_CTL_REG_reserved0_SHIFT                      11

/* MOCA_BSC :: CTL_REG :: SDA_DELAY_SEL [10:08] */
#define BCHP_MOCA_BSC_CTL_REG_SDA_DELAY_SEL_MASK                   0x00000700
#define BCHP_MOCA_BSC_CTL_REG_SDA_DELAY_SEL_SHIFT                  8
#define BCHP_MOCA_BSC_CTL_REG_SDA_DELAY_SEL_DEFAULT                0x00000000

/* MOCA_BSC :: CTL_REG :: DIV_CLK [07:07] */
#define BCHP_MOCA_BSC_CTL_REG_DIV_CLK_MASK                         0x00000080
#define BCHP_MOCA_BSC_CTL_REG_DIV_CLK_SHIFT                        7
#define BCHP_MOCA_BSC_CTL_REG_DIV_CLK_DEFAULT                      0x00000000

/* MOCA_BSC :: CTL_REG :: INT_EN [06:06] */
#define BCHP_MOCA_BSC_CTL_REG_INT_EN_MASK                          0x00000040
#define BCHP_MOCA_BSC_CTL_REG_INT_EN_SHIFT                         6
#define BCHP_MOCA_BSC_CTL_REG_INT_EN_DEFAULT                       0x00000000

/* MOCA_BSC :: CTL_REG :: SCL_SEL [05:04] */
#define BCHP_MOCA_BSC_CTL_REG_SCL_SEL_MASK                         0x00000030
#define BCHP_MOCA_BSC_CTL_REG_SCL_SEL_SHIFT                        4
#define BCHP_MOCA_BSC_CTL_REG_SCL_SEL_DEFAULT                      0x00000000

/* MOCA_BSC :: CTL_REG :: DELAY_DIS [03:03] */
#define BCHP_MOCA_BSC_CTL_REG_DELAY_DIS_MASK                       0x00000008
#define BCHP_MOCA_BSC_CTL_REG_DELAY_DIS_SHIFT                      3
#define BCHP_MOCA_BSC_CTL_REG_DELAY_DIS_DEFAULT                    0x00000000

/* MOCA_BSC :: CTL_REG :: DEGLITCH_DIS [02:02] */
#define BCHP_MOCA_BSC_CTL_REG_DEGLITCH_DIS_MASK                    0x00000004
#define BCHP_MOCA_BSC_CTL_REG_DEGLITCH_DIS_SHIFT                   2
#define BCHP_MOCA_BSC_CTL_REG_DEGLITCH_DIS_DEFAULT                 0x00000000

/* MOCA_BSC :: CTL_REG :: DTF [01:00] */
#define BCHP_MOCA_BSC_CTL_REG_DTF_MASK                             0x00000003
#define BCHP_MOCA_BSC_CTL_REG_DTF_SHIFT                            0
#define BCHP_MOCA_BSC_CTL_REG_DTF_DEFAULT                          0x00000000

/***************************************************************************
 *IIC_ENABLE - BSC Read/Write Enable And Interrupt
 ***************************************************************************/
/* MOCA_BSC :: IIC_ENABLE :: reserved0 [31:07] */
#define BCHP_MOCA_BSC_IIC_ENABLE_reserved0_MASK                    0xffffff80
#define BCHP_MOCA_BSC_IIC_ENABLE_reserved0_SHIFT                   7

/* MOCA_BSC :: IIC_ENABLE :: RESTART [06:06] */
#define BCHP_MOCA_BSC_IIC_ENABLE_RESTART_MASK                      0x00000040
#define BCHP_MOCA_BSC_IIC_ENABLE_RESTART_SHIFT                     6
#define BCHP_MOCA_BSC_IIC_ENABLE_RESTART_DEFAULT                   0x00000000

/* MOCA_BSC :: IIC_ENABLE :: NO_START [05:05] */
#define BCHP_MOCA_BSC_IIC_ENABLE_NO_START_MASK                     0x00000020
#define BCHP_MOCA_BSC_IIC_ENABLE_NO_START_SHIFT                    5
#define BCHP_MOCA_BSC_IIC_ENABLE_NO_START_DEFAULT                  0x00000000

/* MOCA_BSC :: IIC_ENABLE :: NO_STOP [04:04] */
#define BCHP_MOCA_BSC_IIC_ENABLE_NO_STOP_MASK                      0x00000010
#define BCHP_MOCA_BSC_IIC_ENABLE_NO_STOP_SHIFT                     4
#define BCHP_MOCA_BSC_IIC_ENABLE_NO_STOP_DEFAULT                   0x00000000

/* MOCA_BSC :: IIC_ENABLE :: reserved1 [03:01] */
#define BCHP_MOCA_BSC_IIC_ENABLE_reserved1_MASK                    0x0000000e
#define BCHP_MOCA_BSC_IIC_ENABLE_reserved1_SHIFT                   1

/* MOCA_BSC :: IIC_ENABLE :: ENABLE [00:00] */
#define BCHP_MOCA_BSC_IIC_ENABLE_ENABLE_MASK                       0x00000001
#define BCHP_MOCA_BSC_IIC_ENABLE_ENABLE_SHIFT                      0
#define BCHP_MOCA_BSC_IIC_ENABLE_ENABLE_DEFAULT                    0x00000000

/***************************************************************************
 *IIC_ENABLE_RO - BSC Enable And Interrupt read only fields
 ***************************************************************************/
/* MOCA_BSC :: IIC_ENABLE_RO :: reserved0 [31:02] */
#define BCHP_MOCA_BSC_IIC_ENABLE_RO_reserved0_MASK                 0xfffffffc
#define BCHP_MOCA_BSC_IIC_ENABLE_RO_reserved0_SHIFT                2

/* MOCA_BSC :: IIC_ENABLE_RO :: NO_ACK [01:01] */
#define BCHP_MOCA_BSC_IIC_ENABLE_RO_NO_ACK_MASK                    0x00000002
#define BCHP_MOCA_BSC_IIC_ENABLE_RO_NO_ACK_SHIFT                   1
#define BCHP_MOCA_BSC_IIC_ENABLE_RO_NO_ACK_DEFAULT                 0x00000000

/* MOCA_BSC :: IIC_ENABLE_RO :: INTRP [00:00] */
#define BCHP_MOCA_BSC_IIC_ENABLE_RO_INTRP_MASK                     0x00000001
#define BCHP_MOCA_BSC_IIC_ENABLE_RO_INTRP_SHIFT                    0
#define BCHP_MOCA_BSC_IIC_ENABLE_RO_INTRP_DEFAULT                  0x00000000

/***************************************************************************
 *DATA_OUT_REG_0 - BSC Read Data Register , register set index 0.
 ***************************************************************************/
/* MOCA_BSC :: DATA_OUT_REG_0 :: DATA_OUT [31:00] */
#define BCHP_MOCA_BSC_DATA_OUT_REG_0_DATA_OUT_MASK                 0xffffffff
#define BCHP_MOCA_BSC_DATA_OUT_REG_0_DATA_OUT_SHIFT                0
#define BCHP_MOCA_BSC_DATA_OUT_REG_0_DATA_OUT_DEFAULT              0x00000000

/***************************************************************************
 *DATA_OUT_REG_1 - BSC Read Data Register , register set index 1.
 ***************************************************************************/
/* MOCA_BSC :: DATA_OUT_REG_1 :: DATA_OUT [31:00] */
#define BCHP_MOCA_BSC_DATA_OUT_REG_1_DATA_OUT_MASK                 0xffffffff
#define BCHP_MOCA_BSC_DATA_OUT_REG_1_DATA_OUT_SHIFT                0
#define BCHP_MOCA_BSC_DATA_OUT_REG_1_DATA_OUT_DEFAULT              0x00000000

/***************************************************************************
 *DATA_OUT_REG_2 - BSC Read Data Register , register set index 2.
 ***************************************************************************/
/* MOCA_BSC :: DATA_OUT_REG_2 :: DATA_OUT [31:00] */
#define BCHP_MOCA_BSC_DATA_OUT_REG_2_DATA_OUT_MASK                 0xffffffff
#define BCHP_MOCA_BSC_DATA_OUT_REG_2_DATA_OUT_SHIFT                0
#define BCHP_MOCA_BSC_DATA_OUT_REG_2_DATA_OUT_DEFAULT              0x00000000

/***************************************************************************
 *DATA_OUT_REG_3 - BSC Read Data Register , register set index 3.
 ***************************************************************************/
/* MOCA_BSC :: DATA_OUT_REG_3 :: DATA_OUT [31:00] */
#define BCHP_MOCA_BSC_DATA_OUT_REG_3_DATA_OUT_MASK                 0xffffffff
#define BCHP_MOCA_BSC_DATA_OUT_REG_3_DATA_OUT_SHIFT                0
#define BCHP_MOCA_BSC_DATA_OUT_REG_3_DATA_OUT_DEFAULT              0x00000000

/***************************************************************************
 *DATA_OUT_REG_4 - BSC Read Data Register , register set index 4.
 ***************************************************************************/
/* MOCA_BSC :: DATA_OUT_REG_4 :: DATA_OUT [31:00] */
#define BCHP_MOCA_BSC_DATA_OUT_REG_4_DATA_OUT_MASK                 0xffffffff
#define BCHP_MOCA_BSC_DATA_OUT_REG_4_DATA_OUT_SHIFT                0
#define BCHP_MOCA_BSC_DATA_OUT_REG_4_DATA_OUT_DEFAULT              0x00000000

/***************************************************************************
 *DATA_OUT_REG_5 - BSC Read Data Register , register set index 5.
 ***************************************************************************/
/* MOCA_BSC :: DATA_OUT_REG_5 :: DATA_OUT [31:00] */
#define BCHP_MOCA_BSC_DATA_OUT_REG_5_DATA_OUT_MASK                 0xffffffff
#define BCHP_MOCA_BSC_DATA_OUT_REG_5_DATA_OUT_SHIFT                0
#define BCHP_MOCA_BSC_DATA_OUT_REG_5_DATA_OUT_DEFAULT              0x00000000

/***************************************************************************
 *DATA_OUT_REG_6 - BSC Read Data Register , register set index 6.
 ***************************************************************************/
/* MOCA_BSC :: DATA_OUT_REG_6 :: DATA_OUT [31:00] */
#define BCHP_MOCA_BSC_DATA_OUT_REG_6_DATA_OUT_MASK                 0xffffffff
#define BCHP_MOCA_BSC_DATA_OUT_REG_6_DATA_OUT_SHIFT                0
#define BCHP_MOCA_BSC_DATA_OUT_REG_6_DATA_OUT_DEFAULT              0x00000000

/***************************************************************************
 *DATA_OUT_REG_7 - BSC Read Data Register , register set index 7.
 ***************************************************************************/
/* MOCA_BSC :: DATA_OUT_REG_7 :: DATA_OUT [31:00] */
#define BCHP_MOCA_BSC_DATA_OUT_REG_7_DATA_OUT_MASK                 0xffffffff
#define BCHP_MOCA_BSC_DATA_OUT_REG_7_DATA_OUT_SHIFT                0
#define BCHP_MOCA_BSC_DATA_OUT_REG_7_DATA_OUT_DEFAULT              0x00000000

/***************************************************************************
 *CTLHI_REG - BSC Control Register
 ***************************************************************************/
/* MOCA_BSC :: CTLHI_REG :: reserved0 [31:08] */
#define BCHP_MOCA_BSC_CTLHI_REG_reserved0_MASK                     0xffffff00
#define BCHP_MOCA_BSC_CTLHI_REG_reserved0_SHIFT                    8

/* MOCA_BSC :: CTLHI_REG :: INPUT_SWITCHING_LEVEL [07:07] */
#define BCHP_MOCA_BSC_CTLHI_REG_INPUT_SWITCHING_LEVEL_MASK         0x00000080
#define BCHP_MOCA_BSC_CTLHI_REG_INPUT_SWITCHING_LEVEL_SHIFT        7
#define BCHP_MOCA_BSC_CTLHI_REG_INPUT_SWITCHING_LEVEL_DEFAULT      0x00000000

/* MOCA_BSC :: CTLHI_REG :: DATA_REG_SIZE [06:06] */
#define BCHP_MOCA_BSC_CTLHI_REG_DATA_REG_SIZE_MASK                 0x00000040
#define BCHP_MOCA_BSC_CTLHI_REG_DATA_REG_SIZE_SHIFT                6
#define BCHP_MOCA_BSC_CTLHI_REG_DATA_REG_SIZE_DEFAULT              0x00000000

/* MOCA_BSC :: CTLHI_REG :: FIX_WAIT_RESTART_N [05:05] */
#define BCHP_MOCA_BSC_CTLHI_REG_FIX_WAIT_RESTART_N_MASK            0x00000020
#define BCHP_MOCA_BSC_CTLHI_REG_FIX_WAIT_RESTART_N_SHIFT           5
#define BCHP_MOCA_BSC_CTLHI_REG_FIX_WAIT_RESTART_N_DEFAULT         0x00000000

/* MOCA_BSC :: CTLHI_REG :: FIX_WAIT_STOP_N [04:04] */
#define BCHP_MOCA_BSC_CTLHI_REG_FIX_WAIT_STOP_N_MASK               0x00000010
#define BCHP_MOCA_BSC_CTLHI_REG_FIX_WAIT_STOP_N_SHIFT              4
#define BCHP_MOCA_BSC_CTLHI_REG_FIX_WAIT_STOP_N_DEFAULT            0x00000000

/* MOCA_BSC :: CTLHI_REG :: FIX_XSCL_N [03:03] */
#define BCHP_MOCA_BSC_CTLHI_REG_FIX_XSCL_N_MASK                    0x00000008
#define BCHP_MOCA_BSC_CTLHI_REG_FIX_XSCL_N_SHIFT                   3
#define BCHP_MOCA_BSC_CTLHI_REG_FIX_XSCL_N_DEFAULT                 0x00000000

/* MOCA_BSC :: CTLHI_REG :: FIX_ACK_N [02:02] */
#define BCHP_MOCA_BSC_CTLHI_REG_FIX_ACK_N_MASK                     0x00000004
#define BCHP_MOCA_BSC_CTLHI_REG_FIX_ACK_N_SHIFT                    2
#define BCHP_MOCA_BSC_CTLHI_REG_FIX_ACK_N_DEFAULT                  0x00000000

/* MOCA_BSC :: CTLHI_REG :: IGNORE_ACK [01:01] */
#define BCHP_MOCA_BSC_CTLHI_REG_IGNORE_ACK_MASK                    0x00000002
#define BCHP_MOCA_BSC_CTLHI_REG_IGNORE_ACK_SHIFT                   1
#define BCHP_MOCA_BSC_CTLHI_REG_IGNORE_ACK_DEFAULT                 0x00000000

/* MOCA_BSC :: CTLHI_REG :: WAIT_DIS [00:00] */
#define BCHP_MOCA_BSC_CTLHI_REG_WAIT_DIS_MASK                      0x00000001
#define BCHP_MOCA_BSC_CTLHI_REG_WAIT_DIS_SHIFT                     0
#define BCHP_MOCA_BSC_CTLHI_REG_WAIT_DIS_DEFAULT                   0x00000000

/***************************************************************************
 *SCL_PARAM - BSC SCL Parameter Register
 ***************************************************************************/
/* MOCA_BSC :: SCL_PARAM :: USE_REG_SCL_PARAMS [31:31] */
#define BCHP_MOCA_BSC_SCL_PARAM_USE_REG_SCL_PARAMS_MASK            0x80000000
#define BCHP_MOCA_BSC_SCL_PARAM_USE_REG_SCL_PARAMS_SHIFT           31
#define BCHP_MOCA_BSC_SCL_PARAM_USE_REG_SCL_PARAMS_DEFAULT         0x00000000

/* MOCA_BSC :: SCL_PARAM :: reserved0 [30:30] */
#define BCHP_MOCA_BSC_SCL_PARAM_reserved0_MASK                     0x40000000
#define BCHP_MOCA_BSC_SCL_PARAM_reserved0_SHIFT                    30

/* MOCA_BSC :: SCL_PARAM :: SCL_WAIT_COUNT_PARAM [29:20] */
#define BCHP_MOCA_BSC_SCL_PARAM_SCL_WAIT_COUNT_PARAM_MASK          0x3ff00000
#define BCHP_MOCA_BSC_SCL_PARAM_SCL_WAIT_COUNT_PARAM_SHIFT         20
#define BCHP_MOCA_BSC_SCL_PARAM_SCL_WAIT_COUNT_PARAM_DEFAULT       0x00000000

/* MOCA_BSC :: SCL_PARAM :: SCL_HIGH_MAX_PARAM [19:10] */
#define BCHP_MOCA_BSC_SCL_PARAM_SCL_HIGH_MAX_PARAM_MASK            0x000ffc00
#define BCHP_MOCA_BSC_SCL_PARAM_SCL_HIGH_MAX_PARAM_SHIFT           10
#define BCHP_MOCA_BSC_SCL_PARAM_SCL_HIGH_MAX_PARAM_DEFAULT         0x00000000

/* MOCA_BSC :: SCL_PARAM :: SCL_MAX_COUNT_PARAM [09:00] */
#define BCHP_MOCA_BSC_SCL_PARAM_SCL_MAX_COUNT_PARAM_MASK           0x000003ff
#define BCHP_MOCA_BSC_SCL_PARAM_SCL_MAX_COUNT_PARAM_SHIFT          0
#define BCHP_MOCA_BSC_SCL_PARAM_SCL_MAX_COUNT_PARAM_DEFAULT        0x00000000

#endif /* #ifndef BCHP_MOCA_BSC_H__ */

/* End of File */
