// Seed: 1251167565
module module_0;
  wand [-1 : -1] id_1;
  assign id_1 = id_1;
  assign id_1 = id_1 || 1'b0 || id_1 != id_1 || -1 == 1 || id_1 <= -1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wand id_1,
    input  tri1 id_2,
    output tri0 id_3,
    input  tri0 id_4,
    input  wor  id_5,
    output tri  id_6,
    output tri0 id_7
);
  assign id_6 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout reg id_1;
  always @(negedge id_1 + -1'b0) begin : LABEL_0
    assert ((""));
    id_1 <= -1;
  end
endmodule
