<annotationInfo>
<item  id="9" filename="../layers_c/padding2d.cpp" linenumber="5" name="sext_ln5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="sext_ln5_fu_372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="../layers_c/padding2d.cpp" linenumber="5" name="sext_ln5_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="sext_ln5_1_fu_318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/padding2d.cpp" linenumber="13" name="trunc_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln13_fu_308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_fu_375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_329_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_2_fu_378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_fu_385_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/padding2d.cpp" linenumber="13" name="mul_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_fu_385_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_329_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/padding2d.cpp" linenumber="13" name="mul_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_329_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_5_fu_391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_fu_335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty_35" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_35_fu_347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast9_fu_394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast8_fu_397_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast7_fu_400_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast6_fu_403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty_36" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_36_fu_357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast5_fu_406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast4_fu_409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_1_fu_412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_2_fu_417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_6_fu_423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_3_fu_427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_7_fu_432_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/padding2d.cpp" linenumber="13" name="trunc_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln13_1_fu_339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_4_fu_352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_5_fu_362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_8_fu_366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_9_fu_436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/padding2d.cpp" linenumber="13" name="trunc_ln13_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln13_2_fu_440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/padding2d.cpp" linenumber="23" name="trunc_ln23" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln23_fu_343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/padding2d.cpp" linenumber="13" name="icmp_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln13_fu_444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/padding2d.cpp" linenumber="13" name="depth" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="depth_fu_449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/padding2d.cpp" linenumber="15" name="trunc_ln15" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln15_fu_455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/padding2d.cpp" linenumber="15" name="icmp_ln15" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln15_fu_459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/padding2d.cpp" linenumber="19" name="zext_ln19" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln19_fu_465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_fu_470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/padding2d.cpp" linenumber="31" name="i_count" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="i_count_fu_476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_fu_481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_1_fu_486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/padding2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln23_fu_491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="../layers_c/padding2d.cpp" linenumber="23" name="height" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="height_fu_496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/padding2d.cpp" linenumber="31" name="add_ln31" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln31_fu_502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/padding2d.cpp" linenumber="26" name="icmp_ln26" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln26_fu_511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/padding2d.cpp" linenumber="30" name="zext_ln30" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln30_fu_517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/padding2d.cpp" linenumber="30" name="zext_ln30_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln30_1_fu_534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="../layers_c/padding2d.cpp" linenumber="31" name="add_ln31_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln31_1_fu_522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/padding2d.cpp" linenumber="32" name="o_count_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_6_fu_528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_2_fu_539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/padding2d.cpp" linenumber="39" name="zext_ln39" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln39_fu_544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/padding2d.cpp" linenumber="40" name="add_ln40" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln40_fu_549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/padding2d.cpp" linenumber="39" name="zext_ln39_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln39_1_fu_560_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_3_fu_555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_1_fu_507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/padding2d.cpp" linenumber="44" name="trunc_ln44" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln44_fu_564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/padding2d.cpp" linenumber="44" name="icmp_ln44" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln44_fu_568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="../layers_c/padding2d.cpp" linenumber="48" name="zext_ln48" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln48_fu_574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/padding2d.cpp" linenumber="49" name="o_count_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_4_fu_579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_6_fu_585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_7_fu_590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_11" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_11_fu_595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_12" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_12_fu_600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln27_1_fu_334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="out_d" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_d_fu_338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln27_2_fu_344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="select_ln27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln27_fu_348_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="zext_ln48_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln48_1_fu_356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl_fu_360_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl19_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl19_cast_fu_368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl1_fu_372_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl20_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl20_cast_fu_380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp10_0_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp10_0_0_fu_384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp_1_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_1_0_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl2_fu_396_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl17_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl17_cast_fu_404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl3_fu_408_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl18_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl18_cast_fu_416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp10_1_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp10_1_0_fu_420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp_2_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_2_0_fu_426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl4_fu_432_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl5_fu_440_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl16_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl16_cast_fu_448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp10_2_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp10_2_0_fu_452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp11_fu_458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl6_fu_464_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl13_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl13_cast_fu_472_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl7_fu_476_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl14_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl14_cast_fu_484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp12_fu_488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="icmp_ln24_fu_494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln24_fu_500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="icmp_ln32" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="icmp_ln32_fu_506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_fu_512_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_15_fu_519_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_16_fu_525_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="or_ln27_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="or_ln27_mid1_fu_578_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="or_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="or_ln_fu_585_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_17_fu_593_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln24_fu_600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="xor_ln24_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="xor_ln24_1_fu_531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="xor_ln24_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="xor_ln24_2_fu_536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_18_fu_605_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="or_ln27_1_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="or_ln27_1_mid1_fu_741_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="or_ln27_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="or_ln27_s_fu_748_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_19_fu_756_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln24_19_fu_763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="select_ln27_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln27_1_fu_768_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_20_fu_776_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln24_22_fu_782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="sext_ln24_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln24_20_fu_908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln24_20_fu_911_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_21_fu_916_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="or_ln27_3_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="or_ln27_3_mid1_fu_1008_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="or_ln27_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="or_ln27_1_fu_1015_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_22_fu_1023_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln24_21_fu_1030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_23_fu_613_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln24_23_fu_619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_24_fu_623_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_25" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_25_fu_629_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_26" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_26_fu_924_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="tmp" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_fu_787_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="p_shl13_cast_mid170_c" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl13_cast_mid170_c_fu_794_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="tmp_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_3_fu_798_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="p_shl14_cast_mid174_c" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl14_cast_mid174_c_fu_805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="tmp12_mid176" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp12_mid176_fu_809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="tmp12_mid176_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp12_mid176_cast_fu_815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln24_27_fu_819_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="xor_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="xor_ln24_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/depthwise_conv2d.cpp" linenumber="33" name="icmp_ln33" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="icmp_ln33_fu_547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="and_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="and_ln24_fu_553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_h_fu_559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="empty_63" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="empty_63_fu_565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="out_w_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_w_0_mid2_fu_570_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl19_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl19_mid1_fu_635_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl19_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl19_cast_mid1_fu_642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl20_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl20_mid1_fu_646_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl20_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl20_cast_mid1_fu_653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp10_0_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp10_0_0_mid1_fu_657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_0_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp10_0_0_mid2_fu_663_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp_1_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_1_0_mid1_fu_670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="p_shl17_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl17_mid1_fu_675_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="p_shl17_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl17_cast_mid1_fu_683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="p_shl18_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl18_mid1_fu_687_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="p_shl18_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl18_cast_mid1_fu_695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_1_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp10_1_0_mid1_fu_699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_1_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp10_1_0_mid2_fu_705_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp_2_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_2_0_mid1_fu_930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="p_shl15_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl15_mid1_fu_935_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="p_shl16_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl16_mid1_fu_943_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="p_shl16_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl16_cast_mid1_fu_951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_2_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp10_2_0_mid1_fu_955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_2_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp10_2_0_mid2_fu_961_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp11_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp11_mid1_fu_712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl13_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl13_mid1_fu_825_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl13_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl13_cast_mid1_fu_832_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl14_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl14_mid1_fu_836_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="p_shl14_cast_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl14_cast_mid1_fu_843_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp12_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp12_mid1_fu_847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp12_mid2_fu_853_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln32_fu_968_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_fu_1035_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_1_fu_717_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_fu_720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="sext_ln40_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln40_1_fu_860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_2_fu_863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln_fu_1089_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_w_fu_726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_11_fu_1042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_12_fu_731_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_3_fu_735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="sext_ln40_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln40_3_fu_868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_3_fu_871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln48_1_fu_1098_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_4_fu_876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_13_fu_1049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_14_fu_881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_5_fu_885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="sext_ln40_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln40_5_fu_973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_4_fu_976_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln48_2_fu_1135_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_6_fu_890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="178" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="sext_ln40_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln40_7_fu_981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="179" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_5_fu_984_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln48_3_fu_1144_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="185" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_7_fu_894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="186" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="sext_ln40_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln40_9_fu_1052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="187" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_6_fu_1055_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="191" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="192" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln48_4_fu_1182_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="193" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_8_fu_898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="194" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="sext_ln40_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln40_11_fu_1060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="195" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_7_fu_1063_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="199" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="200" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln48_5_fu_1191_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="201" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_9_fu_1068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="202" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_8_fu_1115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="206" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="207" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln48_6_reg_1750" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="208" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_10_fu_1073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="209" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_9_fu_1119_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="213" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="214" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln48_7_reg_1755" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="215" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln40_11_fu_1078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="216" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln40_10_fu_1161_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="220" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U14" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="221" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln48_8_fu_1239_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="222" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln48_1_fu_1123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="223" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln48_2_fu_1165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="224" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln48_3_fu_1171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="225" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln48_4_fu_1208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="226" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln48_5_fu_1248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="227" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln48_6_fu_1253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="228" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln48_7_fu_1258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="229" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln48_8_fu_1262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="230" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln48_fu_903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="231" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="sext_ln48" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln48_fu_1267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="232" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="zext_ln48" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln48_fu_1270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="236" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="add_ln32_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln32_3_fu_989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="237" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="select_ln32_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="select_ln32_15_fu_995_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="8" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln24_fu_244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="add_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln24_fu_248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln24_fu_254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_d_fu_260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/pointwise_conv2d.cpp" linenumber="25" name="trunc_ln25" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln25_fu_266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/pointwise_conv2d.cpp" linenumber="25" name="tmp_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="network_mux_164_16_1_1_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln34_fu_308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="tmp_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="network_mux_164_16_1_1_U20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="kernel_buffer_0" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="kernel_buffer_0_fu_350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln_fu_359_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln39_2_fu_367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln39_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln39_1_fu_371_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln39_4_fu_379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sub_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sub_ln39_fu_383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="icmp_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln31_fu_389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="add_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln31_fu_395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_h_fu_401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="icmp_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln33_fu_407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln32_fu_421_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln39_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln39_mid1_fu_428_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln39_fu_435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln39_1_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln39_1_mid1_fu_439_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_16" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln39_16_fu_446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sub_ln39_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sub_ln39_5_fu_450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_12" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln32_12_fu_456_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="select_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln31_fu_413_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="zext_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln36_fu_462_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="add_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln39_fu_466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sext_ln39_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln39_1_fu_472_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln39_3_fu_476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="mul_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="network_mul_32s_16s_32_5_1_U21" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="trunc_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln_reg_655" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sext_ln39_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln39_2_fu_503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="buffer_fu_506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="tmp" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="tmp_fu_525_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="trunc_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln46_fu_533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="xor_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="xor_ln46_fu_537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="select_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln46_fu_543_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="and_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="sext_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln47_fu_512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="add_ln47_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln47_1_fu_515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="sext_ln47_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln47_1_fu_558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="zext_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln47_fu_561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_w_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_fu_266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_1_fu_269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_2_fu_272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln26_fu_276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln26_1_cast4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln26_1_cast4_fu_280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="zext_ln34" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln34_fu_284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln34_1_cast" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln34_1_cast_fu_288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_fu_244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty_51" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_51_fu_248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty_52" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_52_fu_292_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_fu_260_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln9_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_fu_260_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="mul_ln9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_fu_260_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln9_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_1_fu_303_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln9_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_1_fu_303_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="mul_ln9_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln9_1_fu_303_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/max_pooling2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln22_fu_309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="zext_ln34_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln34_fu_588_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln26_fu_318_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="mul_ln26" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln26_fu_318_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="mul_ln34" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln34_fu_588_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln26_2_fu_593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="shl_ln" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="shl_ln_fu_366_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln26_3_fu_374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="tmp_0_0" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp_0_0_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="tmp4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp4_fu_597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln19_fu_323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="add_ln19" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln19_fu_430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="out_d" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_d_fu_328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/max_pooling2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln21_fu_334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="select_ln20" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln20_fu_339_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="zext_ln34_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln34_1_fu_605_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln26_1_fu_350_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="mul_ln26_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln26_1_fu_350_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="select_ln20_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln20_1_fu_383_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="mul_ln34_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln34_1_fu_605_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="select_ln20_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln20_2_fu_621_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="select_ln20_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln20_3_fu_388_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="select_ln20_4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln20_4_fu_626_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/max_pooling2d.cpp" linenumber="22" name="icmp_ln22_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln22_1_fu_355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="select_ln20_5" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln20_5_fu_394_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="select_ln19" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln19_fu_436_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/max_pooling2d.cpp" linenumber="21" name="out_h" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_h_fu_360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="or_ln26_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="or_ln26_1_fu_458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="select_ln26" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln26_fu_462_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_6" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln26_6_fu_631_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="shl_ln26_mid1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="shl_ln26_mid1_fu_399_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_13" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln26_13_fu_406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="tmp_0_0_mid1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp_0_0_mid1_fu_410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="select_ln26_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln26_1_fu_416_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_14" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln26_2_fu_445_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="mul_ln26_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln26_2_fu_445_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="add_ln26_4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln26_4_fu_424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_15" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln26_3_fu_453_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="mul_ln26_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="mul_ln26_3_fu_453_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="tmp4_mid1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp4_mid1_fu_634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="select_ln26_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln26_2_fu_640_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_16" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="grp_fu_661_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="mul_ln26_4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="network_mac_muladd_6ns_8ns_4ns_12_1_1_U27" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/max_pooling2d.cpp" linenumber="21" name="select_ln21" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln21_fu_470_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="grp_fu_661_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="shl_ln26_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="shl_ln26_1_fu_475_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_7" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln26_7_fu_483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="add_ln26" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln26_fu_487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_8" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln26_8_fu_536_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="or_ln26" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="or_ln26_fu_492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln26_9_fu_498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="add_ln26_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln26_1_fu_502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_10" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln26_10_fu_540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="icmp_ln29" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln29_fu_548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="select_ln29" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln29_fu_554_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln29_fu_560_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="add_ln26_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln26_2_fu_507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_11" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln26_11_fu_544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="icmp_ln29_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln29_1_fu_564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="select_ln29_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln29_1_fu_570_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="zext_ln29_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln29_1_fu_580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="add_ln26_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln26_3_fu_512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="zext_ln26_12" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln26_12_fu_576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="icmp_ln29_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln29_2_fu_610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="select_ln29_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln29_2_fu_615_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/max_pooling2d.cpp" linenumber="29" name="zext_ln29_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln29_2_fu_653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="add_ln34" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="network_mac_muladd_6ns_8ns_4ns_12_1_1_U27" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="../layers_c/max_pooling2d.cpp" linenumber="34" name="zext_ln34_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln34_2_fu_657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/max_pooling2d.cpp" linenumber="22" name="out_w" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_w_fu_517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/max_pooling2d.cpp" linenumber="21" name="add_ln21_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln21_1_fu_523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/max_pooling2d.cpp" linenumber="21" name="select_ln21_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="select_ln21_1_fu_529_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="sext_ln4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln4_fu_370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_fu_374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln40_1_cast14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_1_cast14_fu_378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="zext_ln48" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln48_fu_382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln48_1_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln48_1_cast_fu_386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="empty" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="empty_fu_390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="empty_55" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="empty_55_fu_394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln4_fu_406_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln4_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln4_fu_406_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="mul_ln4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln4_fu_406_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_1_fu_412_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/depthwise_conv2d.cpp" linenumber="33" name="icmp_ln33" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln33_fu_420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="zext_ln48_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln48_1_fu_426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln27_fu_430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="trunc_ln27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln27_fu_434_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="shl_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="shl_ln_fu_438_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln27_1_fu_446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="add_ln27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln27_fu_450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln40_fu_456_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="mul_ln48" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln48_fu_461_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="zext_ln40_2_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_2_cast_fu_508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp_0_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_0_0_fu_512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp11_fu_517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln23_fu_466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="add_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln23_fu_522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="out_d" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_d_fu_471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="icmp_ln32" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln32_fu_477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_fu_528_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="zext_ln48_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln48_2_fu_535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln27_2_fu_482_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="trunc_ln27_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln27_1_fu_486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="shl_ln27_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="shl_ln27_mid1_fu_490_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln27_3_fu_498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="add_ln27_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln27_1_fu_502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_1_fu_538_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_fu_543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_fu_606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_1_fu_679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_1_fu_548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_2_fu_611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_2_fu_554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_3_fu_615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_3_fu_619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_4_fu_683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_4_fu_687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_5_fu_718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_5_fu_692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_6_fu_722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_6_fu_726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_7_fu_778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln24_7_fu_731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_8_fu_782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_2_fu_736_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln24_9_fu_817_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln40_1_fu_560_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_3_fu_624_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="mul_ln48_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln48_1_fu_565_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_4_fu_629_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_5_fu_634_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_6_fu_639_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="33" name="icmp_ln33_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln33_1_fu_570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln24_7_fu_575_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_h_fu_581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="empty_57" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="empty_57_fu_587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="out_w_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_w_0_mid2_fu_592_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="zext_ln40_2_cast_mid" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_2_cast_mid_fu_644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp_0_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_0_0_mid1_fu_647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_0_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp10_0_0_mid2_v_v_fu_653_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_0_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp10_0_0_mid2_fu_700_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp10_0_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp10_0_0_mid2_fu_700_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_1_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp10_1_0_mid2_v_v_fu_660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_1_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp10_1_0_mid2_fu_708_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp10_1_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp10_1_0_mid2_fu_708_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_2_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp10_2_0_mid2_v_v_fu_713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_2_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp10_2_0_mid2_fu_745_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp10_2_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp10_2_0_mid2_fu_745_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp11_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp11_mid1_fu_666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp12_mid2_v_v_fu_672_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="grp_fu_1064_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp12_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mac_muladd_6ns_9ns_5ns_14_1_1_U36" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln32_fu_786_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_1_fu_750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_fu_753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_2_fu_791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U37" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln_fu_880_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_w_fu_795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_3_fu_800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_2_fu_804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_4_fu_824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln48_s_reg_1623" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_3_fu_758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_5_fu_763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_4_fu_767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_6_fu_809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln48_1_reg_1598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_5_fu_813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_7_fu_828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln48_2_fu_934_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_6_fu_832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_8_fu_866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U41" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln48_3_fu_966_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="178" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_7_fu_836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="179" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_9_fu_870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U42" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln48_4_fu_975_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="185" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_8_fu_840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="186" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_10_fu_906_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="190" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U43" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="191" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln48_5_reg_1668" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="192" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_9_fu_844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="193" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_11_fu_910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="197" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U44" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="198" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln48_6_reg_1673" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="199" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln40_10_fu_848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="200" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln40_12_fu_951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="204" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U45" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="205" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln48_7_fu_1032_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="206" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln48_1_fu_914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="207" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln48_2_fu_955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="208" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln48_3_fu_992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="209" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln48_4_fu_996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="210" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln48_5_fu_1001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="211" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln48_6_fu_1041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="212" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln48_7_fu_1046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="213" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln48_8_fu_1051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="214" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln48_9_fu_1055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="215" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mac_muladd_6ns_9ns_5ns_14_1_1_U36" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="216" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="zext_ln48_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln48_3_fu_1060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="220" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="add_ln32_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln32_1_fu_600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="221" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="select_ln32_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="select_ln32_13_fu_772_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln24_fu_576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="add_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln24_fu_580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln24_fu_586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_d_fu_592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="25" name="trunc_ln25" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln25_fu_598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="25" name="tmp_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mux_83_16_1_1_U56" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln34_fu_624_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln_fu_628_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="icmp_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln26_fu_636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="i" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="i_fu_642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="zext_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln28_fu_648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="add_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln28_fu_652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="tmp_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mux_1287_16_1_1_U57" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="kernel_buffer_0" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="kernel_buffer_0_fu_922_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="trunc_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln28_fu_657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln3_fu_1006_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln39_7_fu_1014_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln39_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln39_2_fu_1018_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln39_8_fu_1026_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sub_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sub_ln39_fu_1030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="zext_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln36_fu_1112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="add_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln39_fu_1116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="icmp_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln31_fu_1036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="add_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln31_fu_1042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_h_fu_1048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="icmp_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln33_fu_1054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln32_fu_1121_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln32_9_fu_1329_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln39_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln39_mid1_fu_1060_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln39_fu_1068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln39_2_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln39_2_mid1_fu_1072_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_15" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln39_15_fu_1080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sub_ln39_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sub_ln39_4_fu_1084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln32_10_fu_1128_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln32_11_fu_1191_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="xor_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="xor_ln32_fu_1133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="icmp_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln36_fu_1138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="and_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="and_ln32_fu_1144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="select_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln31_fu_1090_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_w_fu_1150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln36_fu_1335_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="or_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="or_ln36_fu_1156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln36_10_fu_1161_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="zext_ln36_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln36_4_fu_1169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln36_11_fu_1173_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="zext_ln36_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln36_5_fu_1196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="add_ln39_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln39_8_fu_1181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36_12" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln36_12_fu_1199_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="grp_fu_1407_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="mul_ln39_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mac_muladd_9ns_5ns_9s_13_1_1_U60" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="add_ln39_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mac_muladd_9ns_5ns_9s_13_1_1_U60" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sext_ln39_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln39_3_fu_1228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln39_4_fu_1231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="trunc_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln39_fu_1187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="tmp" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mux_164_32_1_1_U58" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="178" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="mul_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mul_16s_32s_32_5_1_U59" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="179" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="trunc_ln39_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln39_1_fu_1341_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="180" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sext_ln39_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln39_4_fu_1350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="buffer_fu_1354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="in_d_fu_1212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="icmp_ln36_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln36_4_fu_1217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="187" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="tmp_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="tmp_6_fu_1368_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="188" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="trunc_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln46_fu_1375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="189" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="xor_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="xor_ln46_fu_1378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="190" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="select_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln46_fu_1384_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="191" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="and_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="192" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="add_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln47_fu_1223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="193" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="sext_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln47_fu_1360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="194" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="add_ln47_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln47_1_fu_1363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="195" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="sext_ln47_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln47_2_fu_1399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="196" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="zext_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln47_fu_1402_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="201" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="add_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln33_fu_1098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="202" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="select_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln33_fu_1104_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_fu_364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln40_1_cast14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_1_cast14_fu_368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="zext_ln48" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln48_fu_372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln48_1_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln48_1_cast_fu_376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="empty" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="empty_fu_380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="empty_59" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="empty_59_fu_384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln4_fu_396_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="zext_ln4_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln4_fu_396_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="mul_ln4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln4_fu_396_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_2_fu_402_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="33" name="icmp_ln33" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln33_fu_410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="zext_ln48_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln48_2_fu_416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln27_fu_420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="trunc_ln27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln27_fu_424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="shl_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="shl_ln_fu_428_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="add_ln27" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln27_fu_436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln40_fu_442_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="mul_ln48" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln48_fu_447_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="zext_ln40_2_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_2_cast_fu_490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp_0_0" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_0_0_fu_494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp11_fu_499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln23_fu_452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="add_ln23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln23_fu_504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/depthwise_conv2d.cpp" linenumber="23" name="out_d" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_d_fu_457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="icmp_ln32" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln32_fu_463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_fu_510_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="zext_ln48_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln48_4_fu_517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="zext_ln27_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln27_4_fu_468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="trunc_ln27_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln27_2_fu_472_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="shl_ln27_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="shl_ln27_mid1_fu_476_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="27" name="add_ln27_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln27_2_fu_484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_8_fu_520_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_fu_525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_19_fu_530_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_fu_586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_10_fu_659_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_8_fu_534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_11_fu_591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_9_fu_540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_12_fu_595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_10_fu_599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_13_fu_663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_11_fu_667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_14_fu_695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_12_fu_672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_15_fu_699_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_13_fu_703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_16_fu_763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="add_ln24_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln24_14_fu_708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_17_fu_767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_9_fu_713_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="zext_ln24_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln24_18_fu_802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln40_18_fu_546_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_10_fu_604_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="mul_ln48_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln48_2_fu_551_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_11_fu_609_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_12_fu_614_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_13_fu_619_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/depthwise_conv2d.cpp" linenumber="33" name="icmp_ln33_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln33_2_fu_556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="select_ln24_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln24_14_fu_561_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_h_fu_624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="empty_61" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="empty_61_fu_567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="out_w_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_w_0_mid2_fu_572_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="zext_ln40_2_cast_mid" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_2_cast_mid_fu_629_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp_0_0_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_0_0_mid1_fu_633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_0_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp10_0_0_mid2_v_v_fu_639_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_0_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp10_0_0_mid2_fu_680_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp10_0_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp10_0_0_mid2_fu_680_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_1_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp10_1_0_mid2_v_v_fu_685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_1_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp10_1_0_mid2_fu_722_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp10_1_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp10_1_0_mid2_fu_722_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_2_0_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp10_2_0_mid2_v_v_fu_690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp10_2_0_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp10_2_0_mid2_fu_730_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp10_2_0_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp10_2_0_mid2_fu_730_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="tmp11_mid1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp11_mid1_fu_646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_mid2_v_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp12_mid2_v_v_fu_652_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/depthwise_conv2d.cpp" linenumber="24" name="tmp12_mid2_v" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="grp_fu_1049_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/depthwise_conv2d.cpp" linenumber="4" name="tmp12_mid2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mac_muladd_5ns_7ns_4ns_11_1_1_U68" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln32_fu_771_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_13_fu_735_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_fu_738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_14_fu_776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U69" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln_fu_865_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_w_fu_780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_15_fu_785_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_12_fu_789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_16_fu_809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U71" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln48_9_reg_1609" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_13_fu_743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_17_fu_748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_14_fu_752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_18_fu_794_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U70" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln48_s_reg_1584" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_15_fu_798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_19_fu_813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U72" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln48_8_fu_919_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_16_fu_817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_20_fu_851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U73" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln48_1_fu_951_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_17_fu_821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_21_fu_855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U74" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln48_2_fu_960_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_18" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_18_fu_825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_22_fu_891_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="188" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U75" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="189" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln48_3_reg_1654" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="190" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_19" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_19_fu_829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="191" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_23" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_23_fu_895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="195" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U76" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="196" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln48_4_reg_1659" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="197" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="add_ln40_20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln40_20_fu_833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="198" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="zext_ln40_24" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln40_24_fu_936_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="202" filename="../layers_c/depthwise_conv2d.cpp" linenumber="40" name="mul_ln40_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U77" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="203" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="trunc_ln48_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln48_5_fu_1017_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="204" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln48_9_fu_899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="205" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln48_10_fu_940_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="206" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln48_11_fu_977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="207" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln48_12_fu_981_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="208" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln48_13_fu_986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="209" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln48_14_fu_1026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="210" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln48_15_fu_1031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="211" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_16" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln48_16_fu_1036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="212" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48_17" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln48_17_fu_1040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="213" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="add_ln48" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mac_muladd_5ns_7ns_4ns_11_1_1_U68" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="214" filename="../layers_c/depthwise_conv2d.cpp" linenumber="48" name="zext_ln48_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln48_3_fu_1045_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="218" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="add_ln32_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln32_2_fu_580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="219" filename="../layers_c/depthwise_conv2d.cpp" linenumber="32" name="select_ln32_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="select_ln32_14_fu_757_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln24_fu_435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="add_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln24_fu_439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln24_fu_445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_d_fu_451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/pointwise_conv2d.cpp" linenumber="25" name="trunc_ln25" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln25_fu_457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="25" name="tmp_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mux_83_16_1_1_x_U87" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln34_fu_483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="shl_ln_fu_487_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="icmp_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln26_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="i" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="i_fu_501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="zext_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln28_fu_507_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="add_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln28_fu_511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="merge_i" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mux_646_16_1_1_U88" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="kernel_buffer_0" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="kernel_buffer_0_fu_649_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln39_fu_728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="shl_ln2_fu_732_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_11" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln39_11_fu_740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sub_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sub_ln39_fu_744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="zext_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln36_fu_818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="add_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln39_fu_822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="icmp_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln31_fu_750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="add_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln31_fu_756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_h_fu_762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="icmp_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln33_fu_768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln32_fu_827_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln32_6_fu_1028_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_13" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln39_13_fu_774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln39_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="shl_ln39_mid1_fu_778_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_14" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln39_14_fu_786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sub_ln39_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sub_ln39_3_fu_790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln32_7_fu_834_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln32_8_fu_893_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="xor_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="xor_ln32_fu_839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="icmp_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln36_fu_844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="and_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="and_ln32_fu_850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="select_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln31_fu_796_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_w_fu_856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln36_fu_1034_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="or_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="or_ln36_fu_862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln36_7_fu_867_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="zext_ln36_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln36_3_fu_875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln36_8_fu_879_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="zext_ln36_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln36_4_fu_898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="add_ln39_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln39_6_fu_887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln36_9_fu_901_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_12" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="grp_fu_1106_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="mul_ln39_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mac_muladd_4ns_7ns_7s_10_1_1_U91" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="add_ln39_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mac_muladd_4ns_7ns_7s_10_1_1_U91" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sext_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln39_fu_930_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln39_5_fu_933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="tmp" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mux_164_32_1_1_U89" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="mul_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mul_32s_16s_32_5_1_U90" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="trunc_ln5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln5_fu_1040_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sext_ln39_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln39_4_fu_1049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="buffer_fu_1053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="in_d_fu_914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="icmp_ln36_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln36_3_fu_919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="178" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="tmp_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="tmp_5_fu_1067_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="179" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="trunc_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln46_fu_1074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="180" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="xor_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="xor_ln46_fu_1077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="select_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln46_fu_1083_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="and_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="add_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln47_fu_925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="sext_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln47_fu_1059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="185" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="add_ln47_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln47_1_fu_1062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="186" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="sext_ln47_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln47_2_fu_1098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="187" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="zext_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln47_fu_1101_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="192" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="add_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln33_fu_804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="193" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="select_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln33_fu_810_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="zext_ln18" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln18_fu_196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="zext_ln18_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln18_1_fu_200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln18_3_cast" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln18_3_cast_fu_203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_fu_174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_9" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_9_fu_178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_10" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_10_fu_206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_11" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_11_fu_210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_190_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_190_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="mul_ln6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_190_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_1_fu_472_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_1_fu_472_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="mul_ln6_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mul_mul_10ns_5ns_15_1_1_U97" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/up_sampling2d.cpp" linenumber="16" name="icmp_ln16" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln16_fu_221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="zext_ln18_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln18_1_fu_319_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="zext_ln18_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln18_fu_230_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="mul_ln18" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln18_fu_230_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="mul_ln18_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln18_1_fu_319_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="lshr_ln" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln_reg_576" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="zext_ln18_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln18_4_fu_324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="zext_ln18_6_cast" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln18_6_cast_fu_387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="tmp" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp_fu_327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="tmp2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp2_fu_391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="icmp_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln14_fu_235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="add_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="add_ln14_fu_261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="out_d" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_d_fu_240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="icmp_ln15" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln15_fu_246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="select_ln18" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln18_fu_267_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="zext_ln18_9" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln18_3_fu_285_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="zext_ln18_10" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln18_2_fu_280_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="mul_ln18_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln18_2_fu_280_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="select_ln18_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln18_1_fu_332_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="mul_ln18_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln18_3_fu_285_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="select_ln18_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln18_2_fu_396_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="select_ln18_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln18_3_fu_337_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="select_ln18_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln18_4_fu_401_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/up_sampling2d.cpp" linenumber="16" name="icmp_ln16_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln16_1_fu_343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="select_ln18_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln18_5_fu_348_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="select_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln14_fu_290_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="out_h" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_h_fu_296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="or_ln18" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="or_ln18_fu_407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="select_ln18_6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln18_6_fu_411_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="lshr_ln18_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln18_mid1_fu_354_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="zext_ln18_11" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln18_11_fu_363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="zext_ln18_6_cast_mid" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln18_6_cast_mid_fu_419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="tmp_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp_mid1_fu_367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="select_ln18_7" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln18_7_fu_373_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="zext_ln18_12" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_478_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="mul_ln18_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_8ns_5ns_4ns_12_1_1_U98" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="tmp2_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp2_mid1_fu_425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="select_ln18_8" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln18_8_fu_431_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="zext_ln18_13" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_485_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="mul_ln18_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_9ns_6ns_5ns_14_1_1_U99" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="select_ln15" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln15_fu_381_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="lshr_ln18_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln18_1_fu_438_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="zext_ln18_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_478_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="add_ln18" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_8ns_5ns_4ns_12_1_1_U98" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="zext_ln18_6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln18_6_fu_461_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="zext_ln18_7" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_485_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="add_ln18_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_9ns_6ns_5ns_14_1_1_U99" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/up_sampling2d.cpp" linenumber="18" name="zext_ln18_8" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln18_8_fu_468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/up_sampling2d.cpp" linenumber="16" name="out_w" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_w_fu_452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="add_ln15_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="add_ln15_1_fu_302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="select_ln15_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln15_1_fu_308_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="zext_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln24_fu_587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="add_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln24_fu_591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln24_fu_597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/pointwise_conv2d.cpp" linenumber="24" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_d_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/pointwise_conv2d.cpp" linenumber="25" name="trunc_ln25" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln25_fu_609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="25" name="tmp_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mux_164_16_1_1_x_U110" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="34" name="sext_ln34" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln34_fu_651_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln_fu_655_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="icmp_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln26_fu_663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="i" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="i_fu_669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="zext_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln28_fu_675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="add_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln28_fu_679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="tmp_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mux_1287_16_1_1_x_U111" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="kernel_buffer_0" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="kernel_buffer_0_fu_945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln1_fu_1024_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln39_fu_1032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln39_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln39_3_fu_1036_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln39_7_fu_1044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sub_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sub_ln39_fu_1048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="zext_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln36_fu_1130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="add_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln39_fu_1134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="icmp_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln31_fu_1054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="add_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln31_fu_1060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_h_fu_1066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="icmp_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln33_fu_1072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln32_fu_1139_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln32_3_fu_1340_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln39_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln39_mid1_fu_1078_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln39_8_fu_1086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln39_3_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln39_3_mid1_fu_1090_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln39_9_fu_1098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sub_ln39_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sub_ln39_2_fu_1102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln32_4_fu_1146_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln32_5_fu_1205_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="xor_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="xor_ln32_fu_1151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="icmp_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln36_fu_1156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="and_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="and_ln32_fu_1162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="select_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln31_fu_1108_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_w_fu_1168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln36_fu_1346_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="or_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="or_ln36_fu_1174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln36_4_fu_1179_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="zext_ln36_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln36_2_fu_1187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln36_5_fu_1191_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="zext_ln36_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln36_3_fu_1210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="add_ln39_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln39_4_fu_1199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln36_6_fu_1213_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="grp_fu_1418_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="mul_ln39_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mac_muladd_4ns_9ns_9s_12_1_1_U114" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="add_ln39_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mac_muladd_4ns_9ns_9s_12_1_1_U114" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sext_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln39_fu_1242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln39_6_fu_1245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="tmp" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mux_164_32_1_1_U112" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="mul_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mul_32s_16s_32_5_1_U113" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="trunc_ln3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln3_fu_1352_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sext_ln39_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln39_3_fu_1361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="buffer_fu_1365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="in_d_fu_1226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="icmp_ln36_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln36_2_fu_1231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="180" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="tmp_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="tmp_4_fu_1379_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="trunc_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln46_fu_1386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="xor_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="xor_ln46_fu_1389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="select_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln46_fu_1395_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="and_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="185" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="add_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln47_fu_1237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="186" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="sext_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln47_fu_1371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="187" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="add_ln47_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln47_1_fu_1374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="188" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="sext_ln47_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln47_1_fu_1410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="189" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="zext_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln47_fu_1413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="194" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="add_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln33_fu_1116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="195" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="select_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln33_fu_1122_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="icmp_ln26" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln26_fu_310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/pointwise_conv2d.cpp" linenumber="26" name="i" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="i_fu_316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="trunc_ln28" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln28_fu_322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="tmp_s" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mux_164_16_1_1_x0_U120" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="28" name="kernel_buffer_0" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="kernel_buffer_0_fu_364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln_fu_480_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln39_fu_488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln39_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln39_4_fu_492_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln39_1_fu_500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sub_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sub_ln39_fu_504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="zext_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln36_fu_510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="add_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln39_fu_514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="icmp_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln31_fu_448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="add_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln31_fu_454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="out_h_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="icmp_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln33_fu_460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln32_fu_526_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln39_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln39_mid1_fu_533_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln39_2_fu_541_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="shl_ln39_4_mid1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln39_4_mid1_fu_545_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln39_3_fu_553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sub_ln39_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sub_ln39_1_fu_557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln32_1_fu_563_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="select_ln32_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln32_2_fu_625_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="xor_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="xor_ln32_fu_570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="icmp_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln36_fu_575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="and_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="and_ln32_fu_581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="select_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln31_fu_587_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="out_w_fu_594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="or_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="or_ln36_fu_600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln36_fu_772_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln36_1_fu_605_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="zext_ln36_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln36_1_fu_630_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln36_2_fu_613_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="zext_ln36_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln36_2_fu_633_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="add_ln39_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln39_2_fu_636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="select_ln36_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln36_3_fu_641_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="grp_fu_837_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="mul_ln39_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mac_muladd_11ns_5ns_11s_15_1_1_U123" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="add_ln39_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mac_muladd_11ns_5ns_11s_15_1_1_U123" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sext_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln39_fu_671_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="zext_ln39_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln39_5_fu_674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="trunc_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln39_fu_621_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="tmp_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mux_164_32_1_1_U121" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="mul_ln39" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mul_16s_32s_32_5_1_U122" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="trunc_ln39_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln39_2_fu_779_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="sext_ln39_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln39_2_fu_788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="../layers_c/pointwise_conv2d.cpp" linenumber="39" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="buffer_fu_792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="in_d_fu_655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="../layers_c/pointwise_conv2d.cpp" linenumber="36" name="icmp_ln36_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln36_1_fu_660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="tmp_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="tmp_3_fu_798_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="trunc_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln46_fu_805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="xor_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="xor_ln46_fu_808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="../layers_c/pointwise_conv2d.cpp" linenumber="46" name="select_ln46" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln46_fu_814_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="and_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="output_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="add_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln47_fu_666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="sext_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln47_fu_829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="../layers_c/pointwise_conv2d.cpp" linenumber="47" name="zext_ln47" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln47_fu_832_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="add_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln33_fu_466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="../layers_c/pointwise_conv2d.cpp" linenumber="33" name="select_ln33" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln33_fu_472_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../mnist_AXI_Stream.cpp" linenumber="59" name="MemBank_A" contextFuncName="network" moduleName="network" rtlName="MemBank_A_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="41" filename="../mnist_AXI_Stream.cpp" linenumber="59" name="MemBank_B" contextFuncName="network" moduleName="network" rtlName="MemBank_B_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="42" filename="../mnist_AXI_Stream.cpp" linenumber="63" name="MemBank_Out" contextFuncName="network" moduleName="network" rtlName="MemBank_Out_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="43" filename="../mnist_AXI_Stream.cpp" linenumber="64" name="sig_buffer_keep_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_keep_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="44" filename="../mnist_AXI_Stream.cpp" linenumber="64" name="sig_buffer_strb_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_strb_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="45" filename="../mnist_AXI_Stream.cpp" linenumber="64" name="sig_buffer_user_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_user_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="46" filename="../mnist_AXI_Stream.cpp" linenumber="64" name="sig_buffer_last_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_last_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="47" filename="../mnist_AXI_Stream.cpp" linenumber="64" name="sig_buffer_id_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_id_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="48" filename="../mnist_AXI_Stream.cpp" linenumber="64" name="sig_buffer_dest_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_dest_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="57" filename="../mnist_AXI_Stream.cpp" linenumber="71" name="sext_ln71" contextFuncName="network" moduleName="network" rtlName="sext_ln71_fu_572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="80" filename="../mnist_AXI_Stream.cpp" linenumber="79" name="i" contextFuncName="network" moduleName="network" rtlName="i_fu_618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="84" filename="../mnist_AXI_Stream.cpp" linenumber="87" name="_ln87" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_527" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="85" filename="../mnist_AXI_Stream.cpp" linenumber="91" name="_ln91" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_fu_474" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="86" filename="../mnist_AXI_Stream.cpp" linenumber="96" name="_ln96" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_fu_545" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="87" filename="../mnist_AXI_Stream.cpp" linenumber="101" name="_ln101" contextFuncName="network" moduleName="network" rtlName="grp_max_pooling2d_fix16_fu_506" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="88" filename="../mnist_AXI_Stream.cpp" linenumber="105" name="_ln105" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_527" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="89" filename="../mnist_AXI_Stream.cpp" linenumber="109" name="_ln109" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_2_fu_426" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="90" filename="../mnist_AXI_Stream.cpp" linenumber="114" name="_ln114" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_1_fu_482" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="91" filename="../mnist_AXI_Stream.cpp" linenumber="119" name="_ln119" contextFuncName="network" moduleName="network" rtlName="grp_max_pooling2d_fix16_fu_506" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="92" filename="../mnist_AXI_Stream.cpp" linenumber="123" name="_ln123" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_527" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="93" filename="../mnist_AXI_Stream.cpp" linenumber="127" name="_ln127" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_1_fu_450" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="94" filename="../mnist_AXI_Stream.cpp" linenumber="132" name="_ln132" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_2_fu_494" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="95" filename="../mnist_AXI_Stream.cpp" linenumber="137" name="_ln137" contextFuncName="network" moduleName="network" rtlName="grp_up_sampling2d_fix16_fu_551" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="96" filename="../mnist_AXI_Stream.cpp" linenumber="141" name="_ln141" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_527" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="97" filename="../mnist_AXI_Stream.cpp" linenumber="145" name="_ln145" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_1_fu_450" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="98" filename="../mnist_AXI_Stream.cpp" linenumber="150" name="_ln150" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_3_fu_488" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="99" filename="../mnist_AXI_Stream.cpp" linenumber="155" name="_ln155" contextFuncName="network" moduleName="network" rtlName="grp_up_sampling2d_fix16_fu_551" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="100" filename="../mnist_AXI_Stream.cpp" linenumber="159" name="_ln159" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_527" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="101" filename="../mnist_AXI_Stream.cpp" linenumber="163" name="_ln163" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_2_fu_426" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="102" filename="../mnist_AXI_Stream.cpp" linenumber="168" name="_ln168" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_4_fu_500" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="106" filename="../mnist_AXI_Stream.cpp" linenumber="173" name="icmp_ln173" contextFuncName="network" moduleName="network" rtlName="icmp_ln173_fu_624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="108" filename="../mnist_AXI_Stream.cpp" linenumber="173" name="i_3" contextFuncName="network" moduleName="network" rtlName="i_3_fu_630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="113" filename="../mnist_AXI_Stream.cpp" linenumber="176" name="zext_ln176" contextFuncName="network" moduleName="network" rtlName="zext_ln176_fu_636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="124" filename="../mnist_AXI_Stream.cpp" linenumber="197" name="icmp_ln197" contextFuncName="network" moduleName="network" rtlName="icmp_ln197_fu_641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="126" filename="../mnist_AXI_Stream.cpp" linenumber="197" name="i_4" contextFuncName="network" moduleName="network" rtlName="i_4_fu_647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="131" filename="../mnist_AXI_Stream.cpp" linenumber="200" name="zext_ln200" contextFuncName="network" moduleName="network" rtlName="zext_ln200_fu_653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
</annotationInfo>
