#! /opt/brew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/brew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/brew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/brew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/brew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/brew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/brew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fb84eb225a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb84eb22710 .scope module, "final_comprehensive_test" "final_comprehensive_test" 3 3;
 .timescale -9 -12;
v0x7fb84eb863a0_0 .net "busy", 0 0, v0x7fb84eb83f00_0;  1 drivers
v0x7fb84eb86450_0 .net "ciphertext", 511 0, v0x7fb84eb83f90_0;  1 drivers
v0x7fb84eb864e0_0 .var "clk", 0 0;
v0x7fb84eb86590_0 .var "counter", 31 0;
v0x7fb84eb86640_0 .var "cycle_count", 31 0;
v0x7fb84eb86710_0 .net "done", 0 0, v0x7fb84eb85a60_0;  1 drivers
v0x7fb84eb867a0_0 .var "key", 255 0;
v0x7fb84eb86850_0 .var "nonce", 95 0;
v0x7fb84eb86900_0 .var/i "pass_count", 31 0;
v0x7fb84eb86a10_0 .var "plaintext", 511 0;
v0x7fb84eb86ac0_0 .var "rst_n", 0 0;
v0x7fb84eb86b50_0 .var "start", 0 0;
v0x7fb84eb86be0_0 .var "temp_cipher", 511 0;
v0x7fb84eb86c70_0 .var "temp_plain", 511 0;
v0x7fb84eb86d00_0 .var/i "test_count", 31 0;
E_0x7fb84eb4ca80 .event posedge, v0x7fb84eb84030_0;
E_0x7fb84eb49dc0 .event anyedge, v0x7fb84eb85a60_0;
S_0x7fb84eb1d330 .scope module, "dut" "ChaCha20" 3 16, 4 1 0, S_0x7fb84eb22710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 256 "key";
    .port_info 4 /INPUT 96 "nonce";
    .port_info 5 /INPUT 32 "counter";
    .port_info 6 /INPUT 512 "plaintext";
    .port_info 7 /OUTPUT 512 "ciphertext";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 1 "busy";
P_0x7fb84eb70210 .param/l "C0" 1 4 15, C4<01100001011100000111100001100101>;
P_0x7fb84eb70250 .param/l "C1" 1 4 16, C4<00110011001000000110010001101110>;
P_0x7fb84eb70290 .param/l "C2" 1 4 17, C4<01111001011000100010110100110010>;
P_0x7fb84eb702d0 .param/l "C3" 1 4 18, C4<01101011001000000110010101110100>;
P_0x7fb84eb70310 .param/l "COMPLETE" 1 4 33, C4<100>;
P_0x7fb84eb70350 .param/l "IDLE" 1 4 29, C4<000>;
P_0x7fb84eb70390 .param/l "INIT" 1 4 30, C4<001>;
P_0x7fb84eb703d0 .param/l "OUTPUT" 1 4 32, C4<011>;
P_0x7fb84eb70410 .param/l "ROUND" 1 4 31, C4<010>;
v0x7fb84eb83f00_0 .var "busy", 0 0;
v0x7fb84eb83f90_0 .var "ciphertext", 511 0;
v0x7fb84eb84030_0 .net "clk", 0 0, v0x7fb84eb864e0_0;  1 drivers
v0x7fb84eb840c0_0 .net "col_out_s0", 31 0, v0x7fb84eb7d720_0;  1 drivers
v0x7fb84eb84190_0 .net "col_out_s1", 31 0, v0x7fb84eb7e560_0;  1 drivers
v0x7fb84eb842a0_0 .net "col_out_s10", 31 0, v0x7fb84eb7f560_0;  1 drivers
v0x7fb84eb84370_0 .net "col_out_s11", 31 0, v0x7fb84eb803a0_0;  1 drivers
v0x7fb84eb84440_0 .net "col_out_s12", 31 0, v0x7fb84eb7d970_0;  1 drivers
v0x7fb84eb84510_0 .net "col_out_s13", 31 0, v0x7fb84eb7e7b0_0;  1 drivers
v0x7fb84eb84620_0 .net "col_out_s14", 31 0, v0x7fb84eb7f610_0;  1 drivers
v0x7fb84eb846f0_0 .net "col_out_s15", 31 0, v0x7fb84eb80450_0;  1 drivers
v0x7fb84eb847c0_0 .net "col_out_s2", 31 0, v0x7fb84eb7f3c0_0;  1 drivers
v0x7fb84eb84890_0 .net "col_out_s3", 31 0, v0x7fb84eb80200_0;  1 drivers
v0x7fb84eb84960_0 .net "col_out_s4", 31 0, v0x7fb84eb7d810_0;  1 drivers
v0x7fb84eb84a30_0 .net "col_out_s5", 31 0, v0x7fb84eb7e650_0;  1 drivers
v0x7fb84eb84b00_0 .net "col_out_s6", 31 0, v0x7fb84eb7f4b0_0;  1 drivers
v0x7fb84eb84bd0_0 .net "col_out_s7", 31 0, v0x7fb84eb802f0_0;  1 drivers
v0x7fb84eb84da0_0 .net "col_out_s8", 31 0, v0x7fb84eb7d8c0_0;  1 drivers
v0x7fb84eb84e30_0 .net "col_out_s9", 31 0, v0x7fb84eb7e700_0;  1 drivers
v0x7fb84eb84ec0_0 .net "counter", 31 0, v0x7fb84eb86590_0;  1 drivers
v0x7fb84eb84f50_0 .net "diag_out_s0", 31 0, v0x7fb84eb81060_0;  1 drivers
v0x7fb84eb84fe0_0 .net "diag_out_s1", 31 0, v0x7fb84eb81ea0_0;  1 drivers
v0x7fb84eb85070_0 .net "diag_out_s10", 31 0, v0x7fb84eb811e0_0;  1 drivers
v0x7fb84eb85100_0 .net "diag_out_s11", 31 0, v0x7fb84eb82020_0;  1 drivers
v0x7fb84eb85190_0 .net "diag_out_s12", 31 0, v0x7fb84eb820d0_0;  1 drivers
v0x7fb84eb85220_0 .net "diag_out_s13", 31 0, v0x7fb84eb82f50_0;  1 drivers
v0x7fb84eb852b0_0 .net "diag_out_s14", 31 0, v0x7fb84eb83d90_0;  1 drivers
v0x7fb84eb85340_0 .net "diag_out_s15", 31 0, v0x7fb84eb81290_0;  1 drivers
v0x7fb84eb853d0_0 .net "diag_out_s2", 31 0, v0x7fb84eb82d20_0;  1 drivers
v0x7fb84eb85480_0 .net "diag_out_s3", 31 0, v0x7fb84eb83b60_0;  1 drivers
v0x7fb84eb85530_0 .net "diag_out_s4", 31 0, v0x7fb84eb83c30_0;  1 drivers
v0x7fb84eb855e0_0 .net "diag_out_s5", 31 0, v0x7fb84eb81130_0;  1 drivers
v0x7fb84eb85690_0 .net "diag_out_s6", 31 0, v0x7fb84eb81f70_0;  1 drivers
v0x7fb84eb84c80_0 .net "diag_out_s7", 31 0, v0x7fb84eb82df0_0;  1 drivers
v0x7fb84eb85920_0 .net "diag_out_s8", 31 0, v0x7fb84eb82ea0_0;  1 drivers
v0x7fb84eb859b0_0 .net "diag_out_s9", 31 0, v0x7fb84eb83ce0_0;  1 drivers
v0x7fb84eb85a60_0 .var "done", 0 0;
v0x7fb84eb85af0_0 .var "fsm_state", 2 0;
v0x7fb84eb85b90_0 .net "key", 255 0, v0x7fb84eb867a0_0;  1 drivers
v0x7fb84eb85c40_0 .net "nonce", 95 0, v0x7fb84eb86850_0;  1 drivers
v0x7fb84eb85cf0 .array "original", 15 0, 31 0;
v0x7fb84eb85d90_0 .net "plaintext", 511 0, v0x7fb84eb86a10_0;  1 drivers
v0x7fb84eb85e40_0 .var "round_count", 4 0;
v0x7fb84eb85ef0_0 .net "rst_n", 0 0, v0x7fb84eb86ac0_0;  1 drivers
v0x7fb84eb85f90_0 .net "start", 0 0, v0x7fb84eb86b50_0;  1 drivers
v0x7fb84eb86030 .array "state", 15 0, 31 0;
E_0x7fb84eb0b720/0 .event negedge, v0x7fb84eb85ef0_0;
E_0x7fb84eb0b720/1 .event posedge, v0x7fb84eb84030_0;
E_0x7fb84eb0b720 .event/or E_0x7fb84eb0b720/0, E_0x7fb84eb0b720/1;
S_0x7fb84eb1d4a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 69, 4 69 0, S_0x7fb84eb1d330;
 .timescale 0 0;
v0x7fb84eb69350_0 .var/2s "i", 31 0;
S_0x7fb84eb7c9b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 109, 4 109 0, S_0x7fb84eb1d330;
 .timescale 0 0;
v0x7fb84eb7cb80_0 .var/2s "i", 31 0;
S_0x7fb84eb7cc30 .scope module, "U_QR_COL_0" "QR" 4 49, 4 183 0, S_0x7fb84eb1d330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x7fb84eb86030_0 .array/port v0x7fb84eb86030, 0;
v0x7fb84eb7d440_0 .net "in_a", 31 0, v0x7fb84eb86030_0;  1 drivers
v0x7fb84eb86030_4 .array/port v0x7fb84eb86030, 4;
v0x7fb84eb7d500_0 .net "in_b", 31 0, v0x7fb84eb86030_4;  1 drivers
v0x7fb84eb86030_8 .array/port v0x7fb84eb86030, 8;
v0x7fb84eb7d5b0_0 .net "in_c", 31 0, v0x7fb84eb86030_8;  1 drivers
v0x7fb84eb86030_12 .array/port v0x7fb84eb86030, 12;
v0x7fb84eb7d670_0 .net "in_d", 31 0, v0x7fb84eb86030_12;  1 drivers
v0x7fb84eb7d720_0 .var "out_a", 31 0;
v0x7fb84eb7d810_0 .var "out_b", 31 0;
v0x7fb84eb7d8c0_0 .var "out_c", 31 0;
v0x7fb84eb7d970_0 .var "out_d", 31 0;
E_0x7fb84eb7cf10/0 .event anyedge, v0x7fb84eb7d440_0, v0x7fb84eb7d500_0, v0x7fb84eb7d5b0_0, v0x7fb84eb7d670_0;
E_0x7fb84eb7cf10/1 .event anyedge, v0x7fb84eb7d160_0, v0x7fb84eb7d220_0, v0x7fb84eb7d390_0, v0x7fb84eb7d2d0_0;
E_0x7fb84eb7cf10 .event/or E_0x7fb84eb7cf10/0, E_0x7fb84eb7cf10/1;
S_0x7fb84eb7cf90 .scope begin, "$unm_blk_15" "$unm_blk_15" 4 194, 4 194 0, S_0x7fb84eb7cc30;
 .timescale 0 0;
v0x7fb84eb7d160_0 .var "a", 31 0;
v0x7fb84eb7d220_0 .var "b", 31 0;
v0x7fb84eb7d2d0_0 .var "c", 31 0;
v0x7fb84eb7d390_0 .var "d", 31 0;
S_0x7fb84eb7dae0 .scope module, "U_QR_COL_1" "QR" 4 50, 4 183 0, S_0x7fb84eb1d330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x7fb84eb86030_1 .array/port v0x7fb84eb86030, 1;
v0x7fb84eb7e280_0 .net "in_a", 31 0, v0x7fb84eb86030_1;  1 drivers
v0x7fb84eb86030_5 .array/port v0x7fb84eb86030, 5;
v0x7fb84eb7e340_0 .net "in_b", 31 0, v0x7fb84eb86030_5;  1 drivers
v0x7fb84eb86030_9 .array/port v0x7fb84eb86030, 9;
v0x7fb84eb7e3f0_0 .net "in_c", 31 0, v0x7fb84eb86030_9;  1 drivers
v0x7fb84eb86030_13 .array/port v0x7fb84eb86030, 13;
v0x7fb84eb7e4b0_0 .net "in_d", 31 0, v0x7fb84eb86030_13;  1 drivers
v0x7fb84eb7e560_0 .var "out_a", 31 0;
v0x7fb84eb7e650_0 .var "out_b", 31 0;
v0x7fb84eb7e700_0 .var "out_c", 31 0;
v0x7fb84eb7e7b0_0 .var "out_d", 31 0;
E_0x7fb84eb7dd60/0 .event anyedge, v0x7fb84eb7e280_0, v0x7fb84eb7e340_0, v0x7fb84eb7e3f0_0, v0x7fb84eb7e4b0_0;
E_0x7fb84eb7dd60/1 .event anyedge, v0x7fb84eb7dfa0_0, v0x7fb84eb7e060_0, v0x7fb84eb7e1d0_0, v0x7fb84eb7e110_0;
E_0x7fb84eb7dd60 .event/or E_0x7fb84eb7dd60/0, E_0x7fb84eb7dd60/1;
S_0x7fb84eb7dde0 .scope begin, "$unm_blk_15" "$unm_blk_15" 4 194, 4 194 0, S_0x7fb84eb7dae0;
 .timescale 0 0;
v0x7fb84eb7dfa0_0 .var "a", 31 0;
v0x7fb84eb7e060_0 .var "b", 31 0;
v0x7fb84eb7e110_0 .var "c", 31 0;
v0x7fb84eb7e1d0_0 .var "d", 31 0;
S_0x7fb84eb7e920 .scope module, "U_QR_COL_2" "QR" 4 51, 4 183 0, S_0x7fb84eb1d330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x7fb84eb86030_2 .array/port v0x7fb84eb86030, 2;
v0x7fb84eb7f0e0_0 .net "in_a", 31 0, v0x7fb84eb86030_2;  1 drivers
v0x7fb84eb86030_6 .array/port v0x7fb84eb86030, 6;
v0x7fb84eb7f1a0_0 .net "in_b", 31 0, v0x7fb84eb86030_6;  1 drivers
v0x7fb84eb86030_10 .array/port v0x7fb84eb86030, 10;
v0x7fb84eb7f250_0 .net "in_c", 31 0, v0x7fb84eb86030_10;  1 drivers
v0x7fb84eb86030_14 .array/port v0x7fb84eb86030, 14;
v0x7fb84eb7f310_0 .net "in_d", 31 0, v0x7fb84eb86030_14;  1 drivers
v0x7fb84eb7f3c0_0 .var "out_a", 31 0;
v0x7fb84eb7f4b0_0 .var "out_b", 31 0;
v0x7fb84eb7f560_0 .var "out_c", 31 0;
v0x7fb84eb7f610_0 .var "out_d", 31 0;
E_0x7fb84eb7ebe0/0 .event anyedge, v0x7fb84eb7f0e0_0, v0x7fb84eb7f1a0_0, v0x7fb84eb7f250_0, v0x7fb84eb7f310_0;
E_0x7fb84eb7ebe0/1 .event anyedge, v0x7fb84eb7ee20_0, v0x7fb84eb7eee0_0, v0x7fb84eb7f030_0, v0x7fb84eb7ef80_0;
E_0x7fb84eb7ebe0 .event/or E_0x7fb84eb7ebe0/0, E_0x7fb84eb7ebe0/1;
S_0x7fb84eb7ec60 .scope begin, "$unm_blk_15" "$unm_blk_15" 4 194, 4 194 0, S_0x7fb84eb7e920;
 .timescale 0 0;
v0x7fb84eb7ee20_0 .var "a", 31 0;
v0x7fb84eb7eee0_0 .var "b", 31 0;
v0x7fb84eb7ef80_0 .var "c", 31 0;
v0x7fb84eb7f030_0 .var "d", 31 0;
S_0x7fb84eb7f780 .scope module, "U_QR_COL_3" "QR" 4 52, 4 183 0, S_0x7fb84eb1d330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x7fb84eb86030_3 .array/port v0x7fb84eb86030, 3;
v0x7fb84eb7ff20_0 .net "in_a", 31 0, v0x7fb84eb86030_3;  1 drivers
v0x7fb84eb86030_7 .array/port v0x7fb84eb86030, 7;
v0x7fb84eb7ffe0_0 .net "in_b", 31 0, v0x7fb84eb86030_7;  1 drivers
v0x7fb84eb86030_11 .array/port v0x7fb84eb86030, 11;
v0x7fb84eb80090_0 .net "in_c", 31 0, v0x7fb84eb86030_11;  1 drivers
v0x7fb84eb86030_15 .array/port v0x7fb84eb86030, 15;
v0x7fb84eb80150_0 .net "in_d", 31 0, v0x7fb84eb86030_15;  1 drivers
v0x7fb84eb80200_0 .var "out_a", 31 0;
v0x7fb84eb802f0_0 .var "out_b", 31 0;
v0x7fb84eb803a0_0 .var "out_c", 31 0;
v0x7fb84eb80450_0 .var "out_d", 31 0;
E_0x7fb84eb7fa00/0 .event anyedge, v0x7fb84eb7ff20_0, v0x7fb84eb7ffe0_0, v0x7fb84eb80090_0, v0x7fb84eb80150_0;
E_0x7fb84eb7fa00/1 .event anyedge, v0x7fb84eb7fc40_0, v0x7fb84eb7fd00_0, v0x7fb84eb7fe70_0, v0x7fb84eb7fdb0_0;
E_0x7fb84eb7fa00 .event/or E_0x7fb84eb7fa00/0, E_0x7fb84eb7fa00/1;
S_0x7fb84eb7fa80 .scope begin, "$unm_blk_15" "$unm_blk_15" 4 194, 4 194 0, S_0x7fb84eb7f780;
 .timescale 0 0;
v0x7fb84eb7fc40_0 .var "a", 31 0;
v0x7fb84eb7fd00_0 .var "b", 31 0;
v0x7fb84eb7fdb0_0 .var "c", 31 0;
v0x7fb84eb7fe70_0 .var "d", 31 0;
S_0x7fb84eb805c0 .scope module, "U_QR_DIAG_0" "QR" 4 55, 4 183 0, S_0x7fb84eb1d330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x7fb84eb80d60_0 .net "in_a", 31 0, v0x7fb84eb7d720_0;  alias, 1 drivers
v0x7fb84eb80e30_0 .net "in_b", 31 0, v0x7fb84eb7e650_0;  alias, 1 drivers
v0x7fb84eb80ee0_0 .net "in_c", 31 0, v0x7fb84eb7f560_0;  alias, 1 drivers
v0x7fb84eb80fb0_0 .net "in_d", 31 0, v0x7fb84eb80450_0;  alias, 1 drivers
v0x7fb84eb81060_0 .var "out_a", 31 0;
v0x7fb84eb81130_0 .var "out_b", 31 0;
v0x7fb84eb811e0_0 .var "out_c", 31 0;
v0x7fb84eb81290_0 .var "out_d", 31 0;
E_0x7fb84eb80840/0 .event anyedge, v0x7fb84eb7d720_0, v0x7fb84eb7e650_0, v0x7fb84eb7f560_0, v0x7fb84eb80450_0;
E_0x7fb84eb80840/1 .event anyedge, v0x7fb84eb80a80_0, v0x7fb84eb80b40_0, v0x7fb84eb80cb0_0, v0x7fb84eb80bf0_0;
E_0x7fb84eb80840 .event/or E_0x7fb84eb80840/0, E_0x7fb84eb80840/1;
S_0x7fb84eb808c0 .scope begin, "$unm_blk_15" "$unm_blk_15" 4 194, 4 194 0, S_0x7fb84eb805c0;
 .timescale 0 0;
v0x7fb84eb80a80_0 .var "a", 31 0;
v0x7fb84eb80b40_0 .var "b", 31 0;
v0x7fb84eb80bf0_0 .var "c", 31 0;
v0x7fb84eb80cb0_0 .var "d", 31 0;
S_0x7fb84eb81400 .scope module, "U_QR_DIAG_1" "QR" 4 56, 4 183 0, S_0x7fb84eb1d330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x7fb84eb81ba0_0 .net "in_a", 31 0, v0x7fb84eb7e560_0;  alias, 1 drivers
v0x7fb84eb81c70_0 .net "in_b", 31 0, v0x7fb84eb7f4b0_0;  alias, 1 drivers
v0x7fb84eb81d20_0 .net "in_c", 31 0, v0x7fb84eb803a0_0;  alias, 1 drivers
v0x7fb84eb81df0_0 .net "in_d", 31 0, v0x7fb84eb7d970_0;  alias, 1 drivers
v0x7fb84eb81ea0_0 .var "out_a", 31 0;
v0x7fb84eb81f70_0 .var "out_b", 31 0;
v0x7fb84eb82020_0 .var "out_c", 31 0;
v0x7fb84eb820d0_0 .var "out_d", 31 0;
E_0x7fb84eb81680/0 .event anyedge, v0x7fb84eb7e560_0, v0x7fb84eb7f4b0_0, v0x7fb84eb803a0_0, v0x7fb84eb7d970_0;
E_0x7fb84eb81680/1 .event anyedge, v0x7fb84eb818c0_0, v0x7fb84eb81980_0, v0x7fb84eb81af0_0, v0x7fb84eb81a30_0;
E_0x7fb84eb81680 .event/or E_0x7fb84eb81680/0, E_0x7fb84eb81680/1;
S_0x7fb84eb81700 .scope begin, "$unm_blk_15" "$unm_blk_15" 4 194, 4 194 0, S_0x7fb84eb81400;
 .timescale 0 0;
v0x7fb84eb818c0_0 .var "a", 31 0;
v0x7fb84eb81980_0 .var "b", 31 0;
v0x7fb84eb81a30_0 .var "c", 31 0;
v0x7fb84eb81af0_0 .var "d", 31 0;
S_0x7fb84eb82240 .scope module, "U_QR_DIAG_2" "QR" 4 57, 4 183 0, S_0x7fb84eb1d330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x7fb84eb82a20_0 .net "in_a", 31 0, v0x7fb84eb7f3c0_0;  alias, 1 drivers
v0x7fb84eb82af0_0 .net "in_b", 31 0, v0x7fb84eb802f0_0;  alias, 1 drivers
v0x7fb84eb82ba0_0 .net "in_c", 31 0, v0x7fb84eb7d8c0_0;  alias, 1 drivers
v0x7fb84eb82c70_0 .net "in_d", 31 0, v0x7fb84eb7e7b0_0;  alias, 1 drivers
v0x7fb84eb82d20_0 .var "out_a", 31 0;
v0x7fb84eb82df0_0 .var "out_b", 31 0;
v0x7fb84eb82ea0_0 .var "out_c", 31 0;
v0x7fb84eb82f50_0 .var "out_d", 31 0;
E_0x7fb84eb7eae0/0 .event anyedge, v0x7fb84eb7f3c0_0, v0x7fb84eb802f0_0, v0x7fb84eb7d8c0_0, v0x7fb84eb7e7b0_0;
E_0x7fb84eb7eae0/1 .event anyedge, v0x7fb84eb82740_0, v0x7fb84eb82800_0, v0x7fb84eb82970_0, v0x7fb84eb828b0_0;
E_0x7fb84eb7eae0 .event/or E_0x7fb84eb7eae0/0, E_0x7fb84eb7eae0/1;
S_0x7fb84eb82580 .scope begin, "$unm_blk_15" "$unm_blk_15" 4 194, 4 194 0, S_0x7fb84eb82240;
 .timescale 0 0;
v0x7fb84eb82740_0 .var "a", 31 0;
v0x7fb84eb82800_0 .var "b", 31 0;
v0x7fb84eb828b0_0 .var "c", 31 0;
v0x7fb84eb82970_0 .var "d", 31 0;
S_0x7fb84eb830c0 .scope module, "U_QR_DIAG_3" "QR" 4 58, 4 183 0, S_0x7fb84eb1d330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x7fb84eb83860_0 .net "in_a", 31 0, v0x7fb84eb80200_0;  alias, 1 drivers
v0x7fb84eb83930_0 .net "in_b", 31 0, v0x7fb84eb7d810_0;  alias, 1 drivers
v0x7fb84eb839e0_0 .net "in_c", 31 0, v0x7fb84eb7e700_0;  alias, 1 drivers
v0x7fb84eb83ab0_0 .net "in_d", 31 0, v0x7fb84eb7f610_0;  alias, 1 drivers
v0x7fb84eb83b60_0 .var "out_a", 31 0;
v0x7fb84eb83c30_0 .var "out_b", 31 0;
v0x7fb84eb83ce0_0 .var "out_c", 31 0;
v0x7fb84eb83d90_0 .var "out_d", 31 0;
E_0x7fb84eb83340/0 .event anyedge, v0x7fb84eb80200_0, v0x7fb84eb7d810_0, v0x7fb84eb7e700_0, v0x7fb84eb7f610_0;
E_0x7fb84eb83340/1 .event anyedge, v0x7fb84eb83580_0, v0x7fb84eb83640_0, v0x7fb84eb837b0_0, v0x7fb84eb836f0_0;
E_0x7fb84eb83340 .event/or E_0x7fb84eb83340/0, E_0x7fb84eb83340/1;
S_0x7fb84eb833c0 .scope begin, "$unm_blk_15" "$unm_blk_15" 4 194, 4 194 0, S_0x7fb84eb830c0;
 .timescale 0 0;
v0x7fb84eb83580_0 .var "a", 31 0;
v0x7fb84eb83640_0 .var "b", 31 0;
v0x7fb84eb836f0_0 .var "c", 31 0;
v0x7fb84eb837b0_0 .var "d", 31 0;
    .scope S_0x7fb84eb7cc30;
T_0 ;
    %wait E_0x7fb84eb7cf10;
    %fork t_1, S_0x7fb84eb7cf90;
    %jmp t_0;
    .scope S_0x7fb84eb7cf90;
t_1 ;
    %load/vec4 v0x7fb84eb7d440_0;
    %store/vec4 v0x7fb84eb7d160_0, 0, 32;
    %load/vec4 v0x7fb84eb7d500_0;
    %store/vec4 v0x7fb84eb7d220_0, 0, 32;
    %load/vec4 v0x7fb84eb7d5b0_0;
    %store/vec4 v0x7fb84eb7d2d0_0, 0, 32;
    %load/vec4 v0x7fb84eb7d670_0;
    %store/vec4 v0x7fb84eb7d390_0, 0, 32;
    %load/vec4 v0x7fb84eb7d160_0;
    %load/vec4 v0x7fb84eb7d220_0;
    %add;
    %store/vec4 v0x7fb84eb7d160_0, 0, 32;
    %load/vec4 v0x7fb84eb7d390_0;
    %load/vec4 v0x7fb84eb7d160_0;
    %xor;
    %store/vec4 v0x7fb84eb7d390_0, 0, 32;
    %load/vec4 v0x7fb84eb7d390_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7d390_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7d390_0, 0, 32;
    %load/vec4 v0x7fb84eb7d2d0_0;
    %load/vec4 v0x7fb84eb7d390_0;
    %add;
    %store/vec4 v0x7fb84eb7d2d0_0, 0, 32;
    %load/vec4 v0x7fb84eb7d220_0;
    %load/vec4 v0x7fb84eb7d2d0_0;
    %xor;
    %store/vec4 v0x7fb84eb7d220_0, 0, 32;
    %load/vec4 v0x7fb84eb7d220_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7d220_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7d220_0, 0, 32;
    %load/vec4 v0x7fb84eb7d160_0;
    %load/vec4 v0x7fb84eb7d220_0;
    %add;
    %store/vec4 v0x7fb84eb7d160_0, 0, 32;
    %load/vec4 v0x7fb84eb7d390_0;
    %load/vec4 v0x7fb84eb7d160_0;
    %xor;
    %store/vec4 v0x7fb84eb7d390_0, 0, 32;
    %load/vec4 v0x7fb84eb7d390_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7d390_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7d390_0, 0, 32;
    %load/vec4 v0x7fb84eb7d2d0_0;
    %load/vec4 v0x7fb84eb7d390_0;
    %add;
    %store/vec4 v0x7fb84eb7d2d0_0, 0, 32;
    %load/vec4 v0x7fb84eb7d220_0;
    %load/vec4 v0x7fb84eb7d2d0_0;
    %xor;
    %store/vec4 v0x7fb84eb7d220_0, 0, 32;
    %load/vec4 v0x7fb84eb7d220_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7d220_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7d220_0, 0, 32;
    %load/vec4 v0x7fb84eb7d160_0;
    %store/vec4 v0x7fb84eb7d720_0, 0, 32;
    %load/vec4 v0x7fb84eb7d220_0;
    %store/vec4 v0x7fb84eb7d810_0, 0, 32;
    %load/vec4 v0x7fb84eb7d2d0_0;
    %store/vec4 v0x7fb84eb7d8c0_0, 0, 32;
    %load/vec4 v0x7fb84eb7d390_0;
    %store/vec4 v0x7fb84eb7d970_0, 0, 32;
    %end;
    .scope S_0x7fb84eb7cc30;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fb84eb7dae0;
T_1 ;
    %wait E_0x7fb84eb7dd60;
    %fork t_3, S_0x7fb84eb7dde0;
    %jmp t_2;
    .scope S_0x7fb84eb7dde0;
t_3 ;
    %load/vec4 v0x7fb84eb7e280_0;
    %store/vec4 v0x7fb84eb7dfa0_0, 0, 32;
    %load/vec4 v0x7fb84eb7e340_0;
    %store/vec4 v0x7fb84eb7e060_0, 0, 32;
    %load/vec4 v0x7fb84eb7e3f0_0;
    %store/vec4 v0x7fb84eb7e110_0, 0, 32;
    %load/vec4 v0x7fb84eb7e4b0_0;
    %store/vec4 v0x7fb84eb7e1d0_0, 0, 32;
    %load/vec4 v0x7fb84eb7dfa0_0;
    %load/vec4 v0x7fb84eb7e060_0;
    %add;
    %store/vec4 v0x7fb84eb7dfa0_0, 0, 32;
    %load/vec4 v0x7fb84eb7e1d0_0;
    %load/vec4 v0x7fb84eb7dfa0_0;
    %xor;
    %store/vec4 v0x7fb84eb7e1d0_0, 0, 32;
    %load/vec4 v0x7fb84eb7e1d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7e1d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7e1d0_0, 0, 32;
    %load/vec4 v0x7fb84eb7e110_0;
    %load/vec4 v0x7fb84eb7e1d0_0;
    %add;
    %store/vec4 v0x7fb84eb7e110_0, 0, 32;
    %load/vec4 v0x7fb84eb7e060_0;
    %load/vec4 v0x7fb84eb7e110_0;
    %xor;
    %store/vec4 v0x7fb84eb7e060_0, 0, 32;
    %load/vec4 v0x7fb84eb7e060_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7e060_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7e060_0, 0, 32;
    %load/vec4 v0x7fb84eb7dfa0_0;
    %load/vec4 v0x7fb84eb7e060_0;
    %add;
    %store/vec4 v0x7fb84eb7dfa0_0, 0, 32;
    %load/vec4 v0x7fb84eb7e1d0_0;
    %load/vec4 v0x7fb84eb7dfa0_0;
    %xor;
    %store/vec4 v0x7fb84eb7e1d0_0, 0, 32;
    %load/vec4 v0x7fb84eb7e1d0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7e1d0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7e1d0_0, 0, 32;
    %load/vec4 v0x7fb84eb7e110_0;
    %load/vec4 v0x7fb84eb7e1d0_0;
    %add;
    %store/vec4 v0x7fb84eb7e110_0, 0, 32;
    %load/vec4 v0x7fb84eb7e060_0;
    %load/vec4 v0x7fb84eb7e110_0;
    %xor;
    %store/vec4 v0x7fb84eb7e060_0, 0, 32;
    %load/vec4 v0x7fb84eb7e060_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7e060_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7e060_0, 0, 32;
    %load/vec4 v0x7fb84eb7dfa0_0;
    %store/vec4 v0x7fb84eb7e560_0, 0, 32;
    %load/vec4 v0x7fb84eb7e060_0;
    %store/vec4 v0x7fb84eb7e650_0, 0, 32;
    %load/vec4 v0x7fb84eb7e110_0;
    %store/vec4 v0x7fb84eb7e700_0, 0, 32;
    %load/vec4 v0x7fb84eb7e1d0_0;
    %store/vec4 v0x7fb84eb7e7b0_0, 0, 32;
    %end;
    .scope S_0x7fb84eb7dae0;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb84eb7e920;
T_2 ;
    %wait E_0x7fb84eb7ebe0;
    %fork t_5, S_0x7fb84eb7ec60;
    %jmp t_4;
    .scope S_0x7fb84eb7ec60;
t_5 ;
    %load/vec4 v0x7fb84eb7f0e0_0;
    %store/vec4 v0x7fb84eb7ee20_0, 0, 32;
    %load/vec4 v0x7fb84eb7f1a0_0;
    %store/vec4 v0x7fb84eb7eee0_0, 0, 32;
    %load/vec4 v0x7fb84eb7f250_0;
    %store/vec4 v0x7fb84eb7ef80_0, 0, 32;
    %load/vec4 v0x7fb84eb7f310_0;
    %store/vec4 v0x7fb84eb7f030_0, 0, 32;
    %load/vec4 v0x7fb84eb7ee20_0;
    %load/vec4 v0x7fb84eb7eee0_0;
    %add;
    %store/vec4 v0x7fb84eb7ee20_0, 0, 32;
    %load/vec4 v0x7fb84eb7f030_0;
    %load/vec4 v0x7fb84eb7ee20_0;
    %xor;
    %store/vec4 v0x7fb84eb7f030_0, 0, 32;
    %load/vec4 v0x7fb84eb7f030_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7f030_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7f030_0, 0, 32;
    %load/vec4 v0x7fb84eb7ef80_0;
    %load/vec4 v0x7fb84eb7f030_0;
    %add;
    %store/vec4 v0x7fb84eb7ef80_0, 0, 32;
    %load/vec4 v0x7fb84eb7eee0_0;
    %load/vec4 v0x7fb84eb7ef80_0;
    %xor;
    %store/vec4 v0x7fb84eb7eee0_0, 0, 32;
    %load/vec4 v0x7fb84eb7eee0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7eee0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7eee0_0, 0, 32;
    %load/vec4 v0x7fb84eb7ee20_0;
    %load/vec4 v0x7fb84eb7eee0_0;
    %add;
    %store/vec4 v0x7fb84eb7ee20_0, 0, 32;
    %load/vec4 v0x7fb84eb7f030_0;
    %load/vec4 v0x7fb84eb7ee20_0;
    %xor;
    %store/vec4 v0x7fb84eb7f030_0, 0, 32;
    %load/vec4 v0x7fb84eb7f030_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7f030_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7f030_0, 0, 32;
    %load/vec4 v0x7fb84eb7ef80_0;
    %load/vec4 v0x7fb84eb7f030_0;
    %add;
    %store/vec4 v0x7fb84eb7ef80_0, 0, 32;
    %load/vec4 v0x7fb84eb7eee0_0;
    %load/vec4 v0x7fb84eb7ef80_0;
    %xor;
    %store/vec4 v0x7fb84eb7eee0_0, 0, 32;
    %load/vec4 v0x7fb84eb7eee0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7eee0_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7eee0_0, 0, 32;
    %load/vec4 v0x7fb84eb7ee20_0;
    %store/vec4 v0x7fb84eb7f3c0_0, 0, 32;
    %load/vec4 v0x7fb84eb7eee0_0;
    %store/vec4 v0x7fb84eb7f4b0_0, 0, 32;
    %load/vec4 v0x7fb84eb7ef80_0;
    %store/vec4 v0x7fb84eb7f560_0, 0, 32;
    %load/vec4 v0x7fb84eb7f030_0;
    %store/vec4 v0x7fb84eb7f610_0, 0, 32;
    %end;
    .scope S_0x7fb84eb7e920;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb84eb7f780;
T_3 ;
    %wait E_0x7fb84eb7fa00;
    %fork t_7, S_0x7fb84eb7fa80;
    %jmp t_6;
    .scope S_0x7fb84eb7fa80;
t_7 ;
    %load/vec4 v0x7fb84eb7ff20_0;
    %store/vec4 v0x7fb84eb7fc40_0, 0, 32;
    %load/vec4 v0x7fb84eb7ffe0_0;
    %store/vec4 v0x7fb84eb7fd00_0, 0, 32;
    %load/vec4 v0x7fb84eb80090_0;
    %store/vec4 v0x7fb84eb7fdb0_0, 0, 32;
    %load/vec4 v0x7fb84eb80150_0;
    %store/vec4 v0x7fb84eb7fe70_0, 0, 32;
    %load/vec4 v0x7fb84eb7fc40_0;
    %load/vec4 v0x7fb84eb7fd00_0;
    %add;
    %store/vec4 v0x7fb84eb7fc40_0, 0, 32;
    %load/vec4 v0x7fb84eb7fe70_0;
    %load/vec4 v0x7fb84eb7fc40_0;
    %xor;
    %store/vec4 v0x7fb84eb7fe70_0, 0, 32;
    %load/vec4 v0x7fb84eb7fe70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7fe70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7fe70_0, 0, 32;
    %load/vec4 v0x7fb84eb7fdb0_0;
    %load/vec4 v0x7fb84eb7fe70_0;
    %add;
    %store/vec4 v0x7fb84eb7fdb0_0, 0, 32;
    %load/vec4 v0x7fb84eb7fd00_0;
    %load/vec4 v0x7fb84eb7fdb0_0;
    %xor;
    %store/vec4 v0x7fb84eb7fd00_0, 0, 32;
    %load/vec4 v0x7fb84eb7fd00_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7fd00_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7fd00_0, 0, 32;
    %load/vec4 v0x7fb84eb7fc40_0;
    %load/vec4 v0x7fb84eb7fd00_0;
    %add;
    %store/vec4 v0x7fb84eb7fc40_0, 0, 32;
    %load/vec4 v0x7fb84eb7fe70_0;
    %load/vec4 v0x7fb84eb7fc40_0;
    %xor;
    %store/vec4 v0x7fb84eb7fe70_0, 0, 32;
    %load/vec4 v0x7fb84eb7fe70_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7fe70_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7fe70_0, 0, 32;
    %load/vec4 v0x7fb84eb7fdb0_0;
    %load/vec4 v0x7fb84eb7fe70_0;
    %add;
    %store/vec4 v0x7fb84eb7fdb0_0, 0, 32;
    %load/vec4 v0x7fb84eb7fd00_0;
    %load/vec4 v0x7fb84eb7fdb0_0;
    %xor;
    %store/vec4 v0x7fb84eb7fd00_0, 0, 32;
    %load/vec4 v0x7fb84eb7fd00_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb7fd00_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb7fd00_0, 0, 32;
    %load/vec4 v0x7fb84eb7fc40_0;
    %store/vec4 v0x7fb84eb80200_0, 0, 32;
    %load/vec4 v0x7fb84eb7fd00_0;
    %store/vec4 v0x7fb84eb802f0_0, 0, 32;
    %load/vec4 v0x7fb84eb7fdb0_0;
    %store/vec4 v0x7fb84eb803a0_0, 0, 32;
    %load/vec4 v0x7fb84eb7fe70_0;
    %store/vec4 v0x7fb84eb80450_0, 0, 32;
    %end;
    .scope S_0x7fb84eb7f780;
t_6 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb84eb805c0;
T_4 ;
    %wait E_0x7fb84eb80840;
    %fork t_9, S_0x7fb84eb808c0;
    %jmp t_8;
    .scope S_0x7fb84eb808c0;
t_9 ;
    %load/vec4 v0x7fb84eb80d60_0;
    %store/vec4 v0x7fb84eb80a80_0, 0, 32;
    %load/vec4 v0x7fb84eb80e30_0;
    %store/vec4 v0x7fb84eb80b40_0, 0, 32;
    %load/vec4 v0x7fb84eb80ee0_0;
    %store/vec4 v0x7fb84eb80bf0_0, 0, 32;
    %load/vec4 v0x7fb84eb80fb0_0;
    %store/vec4 v0x7fb84eb80cb0_0, 0, 32;
    %load/vec4 v0x7fb84eb80a80_0;
    %load/vec4 v0x7fb84eb80b40_0;
    %add;
    %store/vec4 v0x7fb84eb80a80_0, 0, 32;
    %load/vec4 v0x7fb84eb80cb0_0;
    %load/vec4 v0x7fb84eb80a80_0;
    %xor;
    %store/vec4 v0x7fb84eb80cb0_0, 0, 32;
    %load/vec4 v0x7fb84eb80cb0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb80cb0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb80cb0_0, 0, 32;
    %load/vec4 v0x7fb84eb80bf0_0;
    %load/vec4 v0x7fb84eb80cb0_0;
    %add;
    %store/vec4 v0x7fb84eb80bf0_0, 0, 32;
    %load/vec4 v0x7fb84eb80b40_0;
    %load/vec4 v0x7fb84eb80bf0_0;
    %xor;
    %store/vec4 v0x7fb84eb80b40_0, 0, 32;
    %load/vec4 v0x7fb84eb80b40_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb80b40_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb80b40_0, 0, 32;
    %load/vec4 v0x7fb84eb80a80_0;
    %load/vec4 v0x7fb84eb80b40_0;
    %add;
    %store/vec4 v0x7fb84eb80a80_0, 0, 32;
    %load/vec4 v0x7fb84eb80cb0_0;
    %load/vec4 v0x7fb84eb80a80_0;
    %xor;
    %store/vec4 v0x7fb84eb80cb0_0, 0, 32;
    %load/vec4 v0x7fb84eb80cb0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb80cb0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb80cb0_0, 0, 32;
    %load/vec4 v0x7fb84eb80bf0_0;
    %load/vec4 v0x7fb84eb80cb0_0;
    %add;
    %store/vec4 v0x7fb84eb80bf0_0, 0, 32;
    %load/vec4 v0x7fb84eb80b40_0;
    %load/vec4 v0x7fb84eb80bf0_0;
    %xor;
    %store/vec4 v0x7fb84eb80b40_0, 0, 32;
    %load/vec4 v0x7fb84eb80b40_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb80b40_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb80b40_0, 0, 32;
    %load/vec4 v0x7fb84eb80a80_0;
    %store/vec4 v0x7fb84eb81060_0, 0, 32;
    %load/vec4 v0x7fb84eb80b40_0;
    %store/vec4 v0x7fb84eb81130_0, 0, 32;
    %load/vec4 v0x7fb84eb80bf0_0;
    %store/vec4 v0x7fb84eb811e0_0, 0, 32;
    %load/vec4 v0x7fb84eb80cb0_0;
    %store/vec4 v0x7fb84eb81290_0, 0, 32;
    %end;
    .scope S_0x7fb84eb805c0;
t_8 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb84eb81400;
T_5 ;
    %wait E_0x7fb84eb81680;
    %fork t_11, S_0x7fb84eb81700;
    %jmp t_10;
    .scope S_0x7fb84eb81700;
t_11 ;
    %load/vec4 v0x7fb84eb81ba0_0;
    %store/vec4 v0x7fb84eb818c0_0, 0, 32;
    %load/vec4 v0x7fb84eb81c70_0;
    %store/vec4 v0x7fb84eb81980_0, 0, 32;
    %load/vec4 v0x7fb84eb81d20_0;
    %store/vec4 v0x7fb84eb81a30_0, 0, 32;
    %load/vec4 v0x7fb84eb81df0_0;
    %store/vec4 v0x7fb84eb81af0_0, 0, 32;
    %load/vec4 v0x7fb84eb818c0_0;
    %load/vec4 v0x7fb84eb81980_0;
    %add;
    %store/vec4 v0x7fb84eb818c0_0, 0, 32;
    %load/vec4 v0x7fb84eb81af0_0;
    %load/vec4 v0x7fb84eb818c0_0;
    %xor;
    %store/vec4 v0x7fb84eb81af0_0, 0, 32;
    %load/vec4 v0x7fb84eb81af0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb81af0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb81af0_0, 0, 32;
    %load/vec4 v0x7fb84eb81a30_0;
    %load/vec4 v0x7fb84eb81af0_0;
    %add;
    %store/vec4 v0x7fb84eb81a30_0, 0, 32;
    %load/vec4 v0x7fb84eb81980_0;
    %load/vec4 v0x7fb84eb81a30_0;
    %xor;
    %store/vec4 v0x7fb84eb81980_0, 0, 32;
    %load/vec4 v0x7fb84eb81980_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb81980_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb81980_0, 0, 32;
    %load/vec4 v0x7fb84eb818c0_0;
    %load/vec4 v0x7fb84eb81980_0;
    %add;
    %store/vec4 v0x7fb84eb818c0_0, 0, 32;
    %load/vec4 v0x7fb84eb81af0_0;
    %load/vec4 v0x7fb84eb818c0_0;
    %xor;
    %store/vec4 v0x7fb84eb81af0_0, 0, 32;
    %load/vec4 v0x7fb84eb81af0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb81af0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb81af0_0, 0, 32;
    %load/vec4 v0x7fb84eb81a30_0;
    %load/vec4 v0x7fb84eb81af0_0;
    %add;
    %store/vec4 v0x7fb84eb81a30_0, 0, 32;
    %load/vec4 v0x7fb84eb81980_0;
    %load/vec4 v0x7fb84eb81a30_0;
    %xor;
    %store/vec4 v0x7fb84eb81980_0, 0, 32;
    %load/vec4 v0x7fb84eb81980_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb81980_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb81980_0, 0, 32;
    %load/vec4 v0x7fb84eb818c0_0;
    %store/vec4 v0x7fb84eb81ea0_0, 0, 32;
    %load/vec4 v0x7fb84eb81980_0;
    %store/vec4 v0x7fb84eb81f70_0, 0, 32;
    %load/vec4 v0x7fb84eb81a30_0;
    %store/vec4 v0x7fb84eb82020_0, 0, 32;
    %load/vec4 v0x7fb84eb81af0_0;
    %store/vec4 v0x7fb84eb820d0_0, 0, 32;
    %end;
    .scope S_0x7fb84eb81400;
t_10 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fb84eb82240;
T_6 ;
    %wait E_0x7fb84eb7eae0;
    %fork t_13, S_0x7fb84eb82580;
    %jmp t_12;
    .scope S_0x7fb84eb82580;
t_13 ;
    %load/vec4 v0x7fb84eb82a20_0;
    %store/vec4 v0x7fb84eb82740_0, 0, 32;
    %load/vec4 v0x7fb84eb82af0_0;
    %store/vec4 v0x7fb84eb82800_0, 0, 32;
    %load/vec4 v0x7fb84eb82ba0_0;
    %store/vec4 v0x7fb84eb828b0_0, 0, 32;
    %load/vec4 v0x7fb84eb82c70_0;
    %store/vec4 v0x7fb84eb82970_0, 0, 32;
    %load/vec4 v0x7fb84eb82740_0;
    %load/vec4 v0x7fb84eb82800_0;
    %add;
    %store/vec4 v0x7fb84eb82740_0, 0, 32;
    %load/vec4 v0x7fb84eb82970_0;
    %load/vec4 v0x7fb84eb82740_0;
    %xor;
    %store/vec4 v0x7fb84eb82970_0, 0, 32;
    %load/vec4 v0x7fb84eb82970_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb82970_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb82970_0, 0, 32;
    %load/vec4 v0x7fb84eb828b0_0;
    %load/vec4 v0x7fb84eb82970_0;
    %add;
    %store/vec4 v0x7fb84eb828b0_0, 0, 32;
    %load/vec4 v0x7fb84eb82800_0;
    %load/vec4 v0x7fb84eb828b0_0;
    %xor;
    %store/vec4 v0x7fb84eb82800_0, 0, 32;
    %load/vec4 v0x7fb84eb82800_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb82800_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb82800_0, 0, 32;
    %load/vec4 v0x7fb84eb82740_0;
    %load/vec4 v0x7fb84eb82800_0;
    %add;
    %store/vec4 v0x7fb84eb82740_0, 0, 32;
    %load/vec4 v0x7fb84eb82970_0;
    %load/vec4 v0x7fb84eb82740_0;
    %xor;
    %store/vec4 v0x7fb84eb82970_0, 0, 32;
    %load/vec4 v0x7fb84eb82970_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb82970_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb82970_0, 0, 32;
    %load/vec4 v0x7fb84eb828b0_0;
    %load/vec4 v0x7fb84eb82970_0;
    %add;
    %store/vec4 v0x7fb84eb828b0_0, 0, 32;
    %load/vec4 v0x7fb84eb82800_0;
    %load/vec4 v0x7fb84eb828b0_0;
    %xor;
    %store/vec4 v0x7fb84eb82800_0, 0, 32;
    %load/vec4 v0x7fb84eb82800_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb82800_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb82800_0, 0, 32;
    %load/vec4 v0x7fb84eb82740_0;
    %store/vec4 v0x7fb84eb82d20_0, 0, 32;
    %load/vec4 v0x7fb84eb82800_0;
    %store/vec4 v0x7fb84eb82df0_0, 0, 32;
    %load/vec4 v0x7fb84eb828b0_0;
    %store/vec4 v0x7fb84eb82ea0_0, 0, 32;
    %load/vec4 v0x7fb84eb82970_0;
    %store/vec4 v0x7fb84eb82f50_0, 0, 32;
    %end;
    .scope S_0x7fb84eb82240;
t_12 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb84eb830c0;
T_7 ;
    %wait E_0x7fb84eb83340;
    %fork t_15, S_0x7fb84eb833c0;
    %jmp t_14;
    .scope S_0x7fb84eb833c0;
t_15 ;
    %load/vec4 v0x7fb84eb83860_0;
    %store/vec4 v0x7fb84eb83580_0, 0, 32;
    %load/vec4 v0x7fb84eb83930_0;
    %store/vec4 v0x7fb84eb83640_0, 0, 32;
    %load/vec4 v0x7fb84eb839e0_0;
    %store/vec4 v0x7fb84eb836f0_0, 0, 32;
    %load/vec4 v0x7fb84eb83ab0_0;
    %store/vec4 v0x7fb84eb837b0_0, 0, 32;
    %load/vec4 v0x7fb84eb83580_0;
    %load/vec4 v0x7fb84eb83640_0;
    %add;
    %store/vec4 v0x7fb84eb83580_0, 0, 32;
    %load/vec4 v0x7fb84eb837b0_0;
    %load/vec4 v0x7fb84eb83580_0;
    %xor;
    %store/vec4 v0x7fb84eb837b0_0, 0, 32;
    %load/vec4 v0x7fb84eb837b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb837b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb837b0_0, 0, 32;
    %load/vec4 v0x7fb84eb836f0_0;
    %load/vec4 v0x7fb84eb837b0_0;
    %add;
    %store/vec4 v0x7fb84eb836f0_0, 0, 32;
    %load/vec4 v0x7fb84eb83640_0;
    %load/vec4 v0x7fb84eb836f0_0;
    %xor;
    %store/vec4 v0x7fb84eb83640_0, 0, 32;
    %load/vec4 v0x7fb84eb83640_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb83640_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb83640_0, 0, 32;
    %load/vec4 v0x7fb84eb83580_0;
    %load/vec4 v0x7fb84eb83640_0;
    %add;
    %store/vec4 v0x7fb84eb83580_0, 0, 32;
    %load/vec4 v0x7fb84eb837b0_0;
    %load/vec4 v0x7fb84eb83580_0;
    %xor;
    %store/vec4 v0x7fb84eb837b0_0, 0, 32;
    %load/vec4 v0x7fb84eb837b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb837b0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb837b0_0, 0, 32;
    %load/vec4 v0x7fb84eb836f0_0;
    %load/vec4 v0x7fb84eb837b0_0;
    %add;
    %store/vec4 v0x7fb84eb836f0_0, 0, 32;
    %load/vec4 v0x7fb84eb83640_0;
    %load/vec4 v0x7fb84eb836f0_0;
    %xor;
    %store/vec4 v0x7fb84eb83640_0, 0, 32;
    %load/vec4 v0x7fb84eb83640_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb84eb83640_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x7fb84eb83640_0, 0, 32;
    %load/vec4 v0x7fb84eb83580_0;
    %store/vec4 v0x7fb84eb83b60_0, 0, 32;
    %load/vec4 v0x7fb84eb83640_0;
    %store/vec4 v0x7fb84eb83c30_0, 0, 32;
    %load/vec4 v0x7fb84eb836f0_0;
    %store/vec4 v0x7fb84eb83ce0_0, 0, 32;
    %load/vec4 v0x7fb84eb837b0_0;
    %store/vec4 v0x7fb84eb83d90_0, 0, 32;
    %end;
    .scope S_0x7fb84eb830c0;
t_14 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fb84eb1d330;
T_8 ;
    %wait E_0x7fb84eb0b720;
    %load/vec4 v0x7fb84eb85ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb84eb85af0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb84eb85e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb84eb85a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb84eb83f00_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x7fb84eb83f90_0, 0;
    %fork t_17, S_0x7fb84eb1d4a0;
    %jmp t_16;
    .scope S_0x7fb84eb1d4a0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb84eb69350_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x7fb84eb69350_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fb84eb69350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fb84eb69350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb85cf0, 0, 4;
    %load/vec4 v0x7fb84eb69350_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fb84eb69350_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_0x7fb84eb1d330;
t_16 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fb84eb85af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb84eb85af0_0, 0;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb84eb85a60_0, 0;
    %load/vec4 v0x7fb84eb85f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb84eb83f00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb84eb85af0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb84eb85e40_0, 0;
    %pushi/vec4 1634760805, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %pushi/vec4 857760878, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %pushi/vec4 2036477234, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %pushi/vec4 1797285236, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85b90_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85b90_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85b90_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85b90_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85b90_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85b90_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85b90_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85b90_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb84ec0_0;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85c40_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85c40_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85c40_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb84eb83f00_0, 0;
T_8.12 ;
    %jmp T_8.10;
T_8.5 ;
    %fork t_19, S_0x7fb84eb7c9b0;
    %jmp t_18;
    .scope S_0x7fb84eb7c9b0;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb84eb7cb80_0, 0, 32;
T_8.13 ;
    %load/vec4 v0x7fb84eb7cb80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.14, 5;
    %ix/getv/s 4, v0x7fb84eb7cb80_0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/getv/s 3, v0x7fb84eb7cb80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb85cf0, 0, 4;
    %load/vec4 v0x7fb84eb7cb80_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fb84eb7cb80_0, 0, 32;
    %jmp T_8.13;
T_8.14 ;
    %end;
    .scope S_0x7fb84eb1d330;
t_18 %join;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fb84eb85af0_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x7fb84eb85e40_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_8.15, 5;
    %load/vec4 v0x7fb84eb84f50_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb84fe0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb853d0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85480_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85530_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb855e0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85690_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb84c80_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85920_0;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb859b0_0;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85070_0;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85100_0;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85190_0;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85220_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb852b0_0;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85340_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb84eb86030, 0, 4;
    %load/vec4 v0x7fb84eb85e40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7fb84eb85e40_0, 0;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb84eb85af0_0, 0;
T_8.16 ;
    %jmp T_8.10;
T_8.7 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 480, 10;
    %xor;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 448, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 416, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 384, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 352, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 320, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 288, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 256, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 224, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 192, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 160, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 128, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 96, 8;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 64, 8;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 32, 7;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb86030, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb84eb85cf0, 4;
    %add;
    %load/vec4 v0x7fb84eb85d90_0;
    %parti/s 32, 0, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb84eb83f90_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fb84eb85af0_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb84eb85a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb84eb83f00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb84eb85af0_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb84eb22710;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb84eb86d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb84eb86900_0, 0, 32;
    %end;
    .thread T_9, $init;
    .scope S_0x7fb84eb22710;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0x7fb84eb864e0_0;
    %inv;
    %store/vec4 v0x7fb84eb864e0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb84eb22710;
T_11 ;
    %vpi_call/w 3 38 "$dumpfile", "final_test.vcd" {0 0 0};
    %vpi_call/w 3 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb84eb22710 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb84eb864e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb84eb86ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
    %vpi_call/w 3 45 "$display", "===========================================" {0 0 0};
    %vpi_call/w 3 46 "$display", "    ChaCha20 ASIC Final Verification      " {0 0 0};
    %vpi_call/w 3 47 "$display", "===========================================" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb84eb86ac0_0, 0, 1;
    %delay 20000, 0;
    %load/vec4 v0x7fb84eb86d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb84eb86d00_0, 0, 32;
    %vpi_call/w 3 54 "$display", "\012Test %0d: Basic ChaCha20 Operation", v0x7fb84eb86d00_0 {0 0 0};
    %pushi/vec4 2164359682, 0, 47;
    %concati/vec4 2198045700, 0, 32;
    %concati/vec4 2231731718, 0, 32;
    %concati/vec4 2265417736, 0, 32;
    %concati/vec4 2299103754, 0, 32;
    %concati/vec4 2332789772, 0, 32;
    %concati/vec4 2366475790, 0, 32;
    %concati/vec4 73247, 0, 17;
    %store/vec4 v0x7fb84eb867a0_0, 0, 256;
    %pushi/vec4 2415919108, 0, 60;
    %concati/vec4 2684354560, 0, 32;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x7fb84eb86850_0, 0, 96;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb84eb86590_0, 0, 32;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v0x7fb84eb86a10_0, 0, 512;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
T_11.0 ;
    %load/vec4 v0x7fb84eb86710_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.1, 6;
    %wait E_0x7fb84eb49dc0;
    %jmp T_11.0;
T_11.1 ;
    %delay 10000, 0;
    %vpi_call/w 3 66 "$display", "Key:       %h", v0x7fb84eb867a0_0 {0 0 0};
    %vpi_call/w 3 67 "$display", "Nonce:     %h", v0x7fb84eb86850_0 {0 0 0};
    %vpi_call/w 3 68 "$display", "Counter:   %h", v0x7fb84eb86590_0 {0 0 0};
    %vpi_call/w 3 69 "$display", "Keystream: %h", v0x7fb84eb86450_0 {0 0 0};
    %load/vec4 v0x7fb84eb86450_0;
    %cmpi/ne 0, 0, 512;
    %jmp/0xz  T_11.2, 4;
    %vpi_call/w 3 72 "$display", "PASS: ChaCha20 produced non-zero keystream" {0 0 0};
    %load/vec4 v0x7fb84eb86900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb84eb86900_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 75 "$display", "FAIL: ChaCha20 produced zero keystream" {0 0 0};
T_11.3 ;
    %load/vec4 v0x7fb84eb86d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb84eb86d00_0, 0, 32;
    %vpi_call/w 3 80 "$display", "\012Test %0d: Encrypt/Decrypt Round Trip", v0x7fb84eb86d00_0 {0 0 0};
    %pushi/vec4 3735928559, 0, 32;
    %concati/vec4 3405691582, 0, 32;
    %concati/vec4 2443359172, 0, 39;
    %concati/vec4 3588683655, 0, 32;
    %concati/vec4 4142257347, 0, 32;
    %concati/vec4 2996932736, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 3588683648, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 3588683655, 0, 32;
    %concati/vec4 4142257347, 0, 32;
    %concati/vec4 2996932847, 0, 32;
    %concati/vec4 2914971594, 0, 33;
    %concati/vec4 4273651201, 0, 32;
    %concati/vec4 2367004198, 0, 34;
    %concati/vec4 2870767, 0, 22;
    %store/vec4 v0x7fb84eb86a10_0, 0, 512;
    %pushi/vec4 2918732888, 0, 34;
    %concati/vec4 2730183322, 0, 32;
    %concati/vec4 2950452768, 0, 32;
    %concati/vec4 2633298887, 0, 34;
    %concati/vec4 3318623262, 0, 33;
    %concati/vec4 3805505882, 0, 33;
    %concati/vec4 2652070929, 0, 32;
    %concati/vec4 18418942, 0, 26;
    %store/vec4 v0x7fb84eb867a0_0, 0, 256;
    %pushi/vec4 2443359168, 0, 35;
    %concati/vec4 0, 0, 61;
    %store/vec4 v0x7fb84eb86850_0, 0, 96;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb84eb86590_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
T_11.4 ;
    %load/vec4 v0x7fb84eb86710_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.5, 6;
    %wait E_0x7fb84eb49dc0;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0x7fb84eb86450_0;
    %store/vec4 v0x7fb84eb86be0_0, 0, 512;
    %delay 10000, 0;
    %vpi_call/w 3 94 "$display", "Original:   %h", v0x7fb84eb86a10_0 {0 0 0};
    %vpi_call/w 3 95 "$display", "Encrypted:  %h", v0x7fb84eb86be0_0 {0 0 0};
    %load/vec4 v0x7fb84eb86be0_0;
    %store/vec4 v0x7fb84eb86a10_0, 0, 512;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
T_11.6 ;
    %load/vec4 v0x7fb84eb86710_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.7, 6;
    %wait E_0x7fb84eb49dc0;
    %jmp T_11.6;
T_11.7 ;
    %load/vec4 v0x7fb84eb86450_0;
    %store/vec4 v0x7fb84eb86c70_0, 0, 512;
    %delay 10000, 0;
    %vpi_call/w 3 105 "$display", "Decrypted:  %h", v0x7fb84eb86c70_0 {0 0 0};
    %load/vec4 v0x7fb84eb86c70_0;
    %pushi/vec4 3735928559, 0, 32;
    %concati/vec4 3405691582, 0, 32;
    %concati/vec4 2443359172, 0, 39;
    %concati/vec4 3588683655, 0, 32;
    %concati/vec4 4142257347, 0, 32;
    %concati/vec4 2996932736, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 3588683648, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 3588683655, 0, 32;
    %concati/vec4 4142257347, 0, 32;
    %concati/vec4 2996932847, 0, 32;
    %concati/vec4 2914971594, 0, 33;
    %concati/vec4 4273651201, 0, 32;
    %concati/vec4 2367004198, 0, 34;
    %concati/vec4 2870767, 0, 22;
    %cmp/e;
    %jmp/0xz  T_11.8, 4;
    %vpi_call/w 3 108 "$display", "PASS: Encrypt/Decrypt cycle successful" {0 0 0};
    %load/vec4 v0x7fb84eb86900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb84eb86900_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 3 111 "$display", "FAIL: Encrypt/Decrypt cycle failed" {0 0 0};
T_11.9 ;
    %load/vec4 v0x7fb84eb86d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb84eb86d00_0, 0, 32;
    %vpi_call/w 3 116 "$display", "\012Test %0d: Key Variation Test", v0x7fb84eb86d00_0 {0 0 0};
    %pushi/vec4 2863311530, 0, 33;
    %concati/vec4 2863311531, 0, 32;
    %concati/vec4 2863311530, 0, 33;
    %concati/vec4 2863311529, 0, 32;
    %concati/vec4 2863311530, 0, 33;
    %concati/vec4 2863311533, 0, 32;
    %concati/vec4 2863311530, 0, 33;
    %concati/vec4 2863311525, 0, 32;
    %concati/vec4 2863311530, 0, 33;
    %concati/vec4 2863311541, 0, 32;
    %concati/vec4 2863311530, 0, 33;
    %concati/vec4 2863311509, 0, 32;
    %concati/vec4 2863311530, 0, 33;
    %concati/vec4 2863311573, 0, 32;
    %concati/vec4 2863311530, 0, 33;
    %concati/vec4 11184810, 0, 24;
    %store/vec4 v0x7fb84eb86a10_0, 0, 512;
    %pushi/vec4 0, 0, 96;
    %store/vec4 v0x7fb84eb86850_0, 0, 96;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb84eb86590_0, 0, 32;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x7fb84eb867a0_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
T_11.10 ;
    %load/vec4 v0x7fb84eb86710_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.11, 6;
    %wait E_0x7fb84eb49dc0;
    %jmp T_11.10;
T_11.11 ;
    %load/vec4 v0x7fb84eb86450_0;
    %store/vec4 v0x7fb84eb86be0_0, 0, 512;
    %delay 10000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fb84eb867a0_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
T_11.12 ;
    %load/vec4 v0x7fb84eb86710_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.13, 6;
    %wait E_0x7fb84eb49dc0;
    %jmp T_11.12;
T_11.13 ;
    %delay 10000, 0;
    %load/vec4 v0x7fb84eb86450_0;
    %load/vec4 v0x7fb84eb86be0_0;
    %cmp/ne;
    %jmp/0xz  T_11.14, 4;
    %vpi_call/w 3 138 "$display", "PASS: Different keys produce different outputs" {0 0 0};
    %load/vec4 v0x7fb84eb86900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb84eb86900_0, 0, 32;
    %jmp T_11.15;
T_11.14 ;
    %vpi_call/w 3 141 "$display", "FAIL: Different keys produce same output" {0 0 0};
T_11.15 ;
    %load/vec4 v0x7fb84eb86d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb84eb86d00_0, 0, 32;
    %vpi_call/w 3 146 "$display", "\012Test %0d: Counter Variation Test", v0x7fb84eb86d00_0 {0 0 0};
    %pushi/vec4 2164359682, 0, 47;
    %concati/vec4 2198045700, 0, 32;
    %concati/vec4 2231731718, 0, 32;
    %concati/vec4 2265417736, 0, 32;
    %concati/vec4 2299103754, 0, 32;
    %concati/vec4 2332789772, 0, 32;
    %concati/vec4 2366475790, 0, 32;
    %concati/vec4 73247, 0, 17;
    %store/vec4 v0x7fb84eb867a0_0, 0, 256;
    %pushi/vec4 2415919108, 0, 60;
    %concati/vec4 2684354560, 0, 32;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x7fb84eb86850_0, 0, 96;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v0x7fb84eb86a10_0, 0, 512;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb84eb86590_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
T_11.16 ;
    %load/vec4 v0x7fb84eb86710_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.17, 6;
    %wait E_0x7fb84eb49dc0;
    %jmp T_11.16;
T_11.17 ;
    %load/vec4 v0x7fb84eb86450_0;
    %store/vec4 v0x7fb84eb86be0_0, 0, 512;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb84eb86590_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb84eb86b50_0, 0, 1;
T_11.18 ;
    %load/vec4 v0x7fb84eb86710_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.19, 6;
    %wait E_0x7fb84eb49dc0;
    %jmp T_11.18;
T_11.19 ;
    %delay 10000, 0;
    %load/vec4 v0x7fb84eb86450_0;
    %load/vec4 v0x7fb84eb86be0_0;
    %cmp/ne;
    %jmp/0xz  T_11.20, 4;
    %vpi_call/w 3 168 "$display", "PASS: Counter variation works correctly" {0 0 0};
    %load/vec4 v0x7fb84eb86900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb84eb86900_0, 0, 32;
    %jmp T_11.21;
T_11.20 ;
    %vpi_call/w 3 171 "$display", "FAIL: Counter variation not working" {0 0 0};
T_11.21 ;
    %vpi_call/w 3 175 "$display", "\012===========================================" {0 0 0};
    %vpi_call/w 3 176 "$display", "           FINAL TEST RESULTS              " {0 0 0};
    %vpi_call/w 3 177 "$display", "===========================================" {0 0 0};
    %vpi_call/w 3 178 "$display", "Total Tests: %0d", v0x7fb84eb86d00_0 {0 0 0};
    %vpi_call/w 3 179 "$display", "Passed:      %0d", v0x7fb84eb86900_0 {0 0 0};
    %load/vec4 v0x7fb84eb86d00_0;
    %load/vec4 v0x7fb84eb86900_0;
    %sub;
    %vpi_call/w 3 180 "$display", "Failed:      %0d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x7fb84eb86900_0;
    %muli 100, 0, 32;
    %load/vec4 v0x7fb84eb86d00_0;
    %div/s;
    %vpi_call/w 3 181 "$display", "Success Rate: %0d%%", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x7fb84eb86900_0;
    %load/vec4 v0x7fb84eb86d00_0;
    %cmp/e;
    %jmp/0xz  T_11.22, 4;
    %vpi_call/w 3 184 "$display", "\012*** ALL TESTS PASSED! ***" {0 0 0};
    %vpi_call/w 3 185 "$display", "ChaCha20 ASIC is working perfectly!" {0 0 0};
    %vpi_call/w 3 186 "$display", "Project Status: COMPLETE SUCCESS" {0 0 0};
    %jmp T_11.23;
T_11.22 ;
    %vpi_call/w 3 188 "$display", "\012Some tests failed - check implementation" {0 0 0};
T_11.23 ;
    %vpi_call/w 3 191 "$display", "===========================================" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 194 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fb84eb22710;
T_12 ;
    %wait E_0x7fb84eb4ca80;
    %load/vec4 v0x7fb84eb86b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb84eb86640_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fb84eb863a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x7fb84eb86710_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fb84eb86640_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fb84eb86640_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fb84eb86710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %vpi_call/w 3 205 "$display", "Operation completed in %0d cycles", v0x7fb84eb86640_0 {0 0 0};
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "main/tb/chacha20_core_rfc_tb.sv";
    "main/rtl/chacha20_core/chacha20_core.v";
