$date
	Mon Nov 18 23:07:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! o $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 % nsb $end
$var wire 1 ! o $end
$var wire 1 $ s $end
$var wire 1 & sa $end
$var wire 1 ' ns $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#5
0'
1$
#10
1!
1%
1'
0$
1#
#15
0!
0%
0'
1$
#20
1'
0$
0#
1"
#25
1!
1&
0'
1$
#30
0&
1%
1'
0$
1#
#35
1&
0%
0'
1$
