$date
	Sun Oct 23 04:09:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#500166
b1100 &
b1100 %
1$
b1100 !
1"
#500167
0"
#500170
b110 &
b110 %
#500174
b11 &
b11 %
#500178
b1010 &
b1010 %
#500182
b101 &
b101 %
#500186
b10000 &
b10000 %
#500190
b1000 &
b1000 %
#500194
b100 &
b100 %
#500198
b10 &
b10 %
#500202
b1 &
b1 %
1#
#500206
b0 &
0#
b0 %
0$
#1432313
b1101 !
1"
#1432314
b1101 &
b1101 %
1$
#1432315
0"
#1432318
b101000 &
b101000 %
#1432322
b10100 &
b10100 %
#1432326
b1010 &
b1010 %
#1432330
b101 &
b101 %
#1432334
b10000 &
b10000 %
#1432338
b1000 &
b1000 %
#1432342
b100 &
b100 %
#1432346
b10 &
b10 %
#1432350
b1 &
1#
b1 %
#1432354
b0 &
b0 %
0#
0$
#2511048
b10110 !
1"
#2511050
b10110 &
b10110 %
1$
#2511051
0"
#2511054
b1011 &
b1011 %
#2511058
b100010 &
b100010 %
#2511062
b10001 &
b10001 %
#2511066
b110100 &
b110100 %
#2511070
b11010 &
b11010 %
#2511074
b1101 &
b1101 %
#2511078
b101000 &
b101000 %
#2511082
b10100 &
b10100 %
#2511086
b1010 &
b1010 %
#2511090
b101 &
b101 %
#2511094
b10000 &
b10000 %
#2511098
b1000 &
b1000 %
#2511102
b100 &
b100 %
#2511106
b10 &
b10 %
#2511110
b1 &
1#
b1 %
#2511114
b0 &
b0 %
0#
0$
#4500012
