$date
	Sat Oct 22 18:41:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#792070
b10101 &
b10101 %
1$
b10101 !
1"
#792071
0"
#792074
b1000000 &
b1000000 %
#792078
b100000 &
b100000 %
#792082
b10000 &
b10000 %
#792086
b1000 &
b1000 %
#792090
b100 &
b100 %
#792094
b10 &
b10 %
#792098
b1 &
b1 %
1#
#792102
b0 &
0#
b0 %
0$
#1797406
b100 &
b100 %
1$
b100 !
1"
#1797407
0"
#1797410
b10 &
b10 %
#1797414
b1 &
1#
b1 %
#1797418
b0 &
b0 %
0#
0$
#2762013
b11000 !
1"
#2762014
b11000 &
b11000 %
1$
#2762015
0"
#2762018
b1100 &
b1100 %
#2762022
b110 &
b110 %
#2762026
b11 &
b11 %
#2762030
b1010 &
b1010 %
#2762034
b101 &
b101 %
#2762038
b10000 &
b10000 %
#2762042
b1000 &
b1000 %
#2762046
b100 &
b100 %
#2762050
b10 &
b10 %
#2762054
b1 &
1#
b1 %
#2762058
b0 &
b0 %
0#
0$
#4500012
