module top_module(
    input clk,
    input in,
    input reset,    // Synchronous reset
    output [7:0] out_byte,
    output done
); //

    parameter IDLE = 2'b00, WRONG = 2'b01, DATA= 2'b10, DONE = 2'b11;
    reg [1:0] state, next_state; 
    reg [7:0] data;
    reg [31:0] count;
    always@(*) begin
        case(state)
            IDLE: begin
                if(in == 0) begin
                    next_state = DATA;
                end
                else begin
                    next_state = IDLE;
                end
            end
            WRONG: begin
                if(in == 1)begin
                    next_state = IDLE;
                end
                else next_state = WRONG;
            end
            DATA: begin
                if(count < 9)begin
                    next_state = DATA;
                end
                else begin
                    if(in == 1) begin
                        next_state = DONE;
                    end
                    else begin
                        next_state = WRONG;
                    end
                end
            end
            DONE: begin
                if(in == 0) begin
                    next_state = DATA;
                end
                else begin
                    next_state = IDLE;
                end
            end
            default: next_state = IDLE;
        endcase
    end

    always@(posedge clk) begin
        if (reset) begin
            state <= IDLE;
            count <= 0;
            data <= 0;
        end 
        else begin
            state <= next_state;
            if(next_state == DATA) begin
                count <= count + 1'd1;
            end
            else begin
                count <= 0;
            end
            if(state == DATA && count <= 7) begin
                    data[count] <= in;
            end
        end
    end

    assign done = (state == DONE);
    assign out_byte = (state == DONE)? data : 8'b0;
endmodule