Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct  2 00:29:06 2023
| Host         : RaijinPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            8 |
| Yes          | No                    | No                     |              99 |           45 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             112 |           83 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------+------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |              Enable Signal             |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+----------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  SSG_DISP/CathMod/s_clk_500 |                                        | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0 |                1 |              2 |         2.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                        | SSG_DISP/CathMod/r_disp_digit[0]         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG              |                                        | BTNC_IBUF                                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG              | MCU/my_fsm/Q[1]                        |                                          |                4 |              4 |         1.00 |
|  MCU/my_fsm/NS              |                                        |                                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG              |                                        |                                          |                8 |              8 |         1.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                        |                                          |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG              | MCU/OTTER_MEMORY/D[0]                  | MCU/OTTER_MEMORY/ioBuffer[15]_i_1_n_0    |                4 |             16 |         4.00 |
|  sclk_BUFG                  | MCU/OTTER_MEMORY/E[0]                  |                                          |                5 |             16 |         3.20 |
|  sclk_BUFG                  | MCU/OTTER_MEMORY/ioBuffer[15]_i_3_0[0] |                                          |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG              |                                        | SSG_DISP/CathMod/clear                   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG              | MCU/OTTER_MEMORY/p_0_out[0]            |                                          |               14 |             31 |         2.21 |
|  clk_IBUF_BUFG              | MCU/my_fsm/E[0]                        | MCU/my_fsm/Q[0]                          |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG              | MCU/my_fsm/FSM_onehot_PS_reg[0]_0      | MCU/OTTER_MEMORY/FSM_onehot_PS_reg[0]_0  |               29 |             32 |         1.10 |
|  clk_IBUF_BUFG              | MCU/my_fsm/FSM_onehot_PS_reg[0]_1      | MCU/OTTER_MEMORY/FSM_onehot_PS_reg[0]    |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG              | reg_file_reg_r1_0_31_0_5_i_134_n_0     |                                          |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG              | MCU/OTTER_MEMORY/p_0_in                |                                          |               12 |             96 |         8.00 |
+-----------------------------+----------------------------------------+------------------------------------------+------------------+----------------+--------------+


