{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1698876467796 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"ElementAdditionCutBipolar_F\"" {  } {  } 0 0 "Elaborating from top-level entity \"ElementAdditionCutBipolar_F\"" 0 0 "0" 0 0 1698876468950 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "fp_add; altera_fp_functions_1917 " "Library search order is as follows: \"fp_add; altera_fp_functions_1917\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Design Software" 0 -1 1698876468957 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "fp_add_altera_fp_functions_1917_vbqzuli normal fp_add_altera_fp_functions_1917_vbqzuli.vhd(37) " "VHDL info at fp_add_altera_fp_functions_1917_vbqzuli.vhd(37): executing entity \"fp_add_altera_fp_functions_1917_vbqzuli\" with architecture \"normal\"" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 37 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1698876468981 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(387) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(387): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 387 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1698876468986 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(411) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(411): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 411 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1698876468986 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(562) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(562): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 562 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1698876468988 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(588) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(588): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 588 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1698876468988 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(605) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(605): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 605 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1698876468989 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(622) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(622): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 622 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1698876468989 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(645) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(645): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 645 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1698876468989 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "dspba_delay(width=1)(1,5) delay dspba_library.vhd(145) " "VHDL info at dspba_library.vhd(145): executing entity \"dspba_delay(width=1)(1,5)\" with architecture \"delay\"" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd" 145 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1698876468991 ""}
{ "Info" "IVRFX2_VHDL_ARCH_USED_FOR_ENTITY" "dspba_reg(width=1,init_value=\"0\")(0,0)(1,5) reg dspba_library.vhd(19) " "VHDL info at dspba_library.vhd(19): executing entity \"dspba_reg(width=1,init_value=\"0\")(0,0)(1,5)\" with architecture \"reg\"" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd" 19 0 0 0 } }  } 0 19337 "VHDL info at %3!s!: executing entity \"%1!s!\" with architecture \"%2!s!\"" 0 0 "Design Software" 0 -1 1698876468991 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(753) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(753): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 753 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1698876468992 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(771) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(771): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 771 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1698876468992 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(789) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(789): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 789 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1698876468992 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(807) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(807): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 807 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1698876468993 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(1108) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(1108): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 1108 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1698876468996 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(1121) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(1121): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" 1121 0 0 0 } }  } 0 13734 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 1 0 "Design Software" 0 -1 1698876468996 ""}
{ "Info" "IVRFX2_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "fp_add_altera_fp_functions_1917_vbqzuli.vhd(1140) " "VHDL Case Statement information at fp_add_altera_fp_functions_1917_vbqzuli.vhd(1140): OTHERS choice is never selected" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/fp_add_altera_fp_functions_1917_vbqzuli.vhd" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/floa