{"sha": "b4fca4fc70dc76cf18406fd2b046c834d976aa90", "node_id": "C_kwDOANBUbNoAKGI0ZmNhNGZjNzBkYzc2Y2YxODQwNmZkMmIwNDZjODM0ZDk3NmFhOTA", "commit": {"author": {"name": "Philipp Tomsich", "email": "philipp.tomsich@vrull.eu", "date": "2021-11-14T21:56:11Z"}, "committer": {"name": "Philipp Tomsich", "email": "philipp.tomsich@vrull.eu", "date": "2022-11-14T18:49:22Z"}, "message": "RISC-V: Add basic support for the Ventana-VT1 core\n\nThe Ventana-VT1 core is compatible with rv64gc, Zb[abcs], Zifenci and\nXVentanaCondOps.\nThis introduces a placeholder -mcpu=ventana-vt1, so tooling and\nscripts don't need to change once full support (pipeline, tuning,\netc.) will become public later.\n\ngcc/ChangeLog:\n\n\t* config/riscv/riscv-cores.def (RISCV_TUNE): Add ventana-vt1.\n\t(RISCV_CORE): Ditto.\n\t* config/riscv/riscv-opts.h (enum riscv_microarchitecture_type): Ditto.\n\t* config/riscv/riscv.cc: Add tune_info for ventana-vt1.\n\t* doc/invoke.texi: Document -mcpu= and -mtune with ventana-vt1.", "tree": {"sha": "67e8e1beeb95f3bf171e7fe86579bfbea93ecd22", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/67e8e1beeb95f3bf171e7fe86579bfbea93ecd22"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b4fca4fc70dc76cf18406fd2b046c834d976aa90", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b4fca4fc70dc76cf18406fd2b046c834d976aa90", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b4fca4fc70dc76cf18406fd2b046c834d976aa90", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b4fca4fc70dc76cf18406fd2b046c834d976aa90/comments", "author": {"login": "ptomsich", "id": 14983582, "node_id": "MDQ6VXNlcjE0OTgzNTgy", "avatar_url": "https://avatars.githubusercontent.com/u/14983582?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ptomsich", "html_url": "https://github.com/ptomsich", "followers_url": "https://api.github.com/users/ptomsich/followers", "following_url": "https://api.github.com/users/ptomsich/following{/other_user}", "gists_url": "https://api.github.com/users/ptomsich/gists{/gist_id}", "starred_url": "https://api.github.com/users/ptomsich/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ptomsich/subscriptions", "organizations_url": "https://api.github.com/users/ptomsich/orgs", "repos_url": "https://api.github.com/users/ptomsich/repos", "events_url": "https://api.github.com/users/ptomsich/events{/privacy}", "received_events_url": "https://api.github.com/users/ptomsich/received_events", "type": "User", "site_admin": false}, "committer": {"login": "ptomsich", "id": 14983582, "node_id": "MDQ6VXNlcjE0OTgzNTgy", "avatar_url": "https://avatars.githubusercontent.com/u/14983582?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ptomsich", "html_url": "https://github.com/ptomsich", "followers_url": "https://api.github.com/users/ptomsich/followers", "following_url": "https://api.github.com/users/ptomsich/following{/other_user}", "gists_url": "https://api.github.com/users/ptomsich/gists{/gist_id}", "starred_url": "https://api.github.com/users/ptomsich/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ptomsich/subscriptions", "organizations_url": "https://api.github.com/users/ptomsich/orgs", "repos_url": "https://api.github.com/users/ptomsich/repos", "events_url": "https://api.github.com/users/ptomsich/events{/privacy}", "received_events_url": "https://api.github.com/users/ptomsich/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "d758d1908899cf388638e1c1790c6f10e7441090", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d758d1908899cf388638e1c1790c6f10e7441090", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d758d1908899cf388638e1c1790c6f10e7441090"}], "stats": {"total": 24, "additions": 21, "deletions": 3}, "files": [{"sha": "aef1e92ae24ea4152115c940e2430d69e415ac22", "filename": "gcc/config/riscv/riscv-cores.def", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b4fca4fc70dc76cf18406fd2b046c834d976aa90/gcc%2Fconfig%2Friscv%2Friscv-cores.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b4fca4fc70dc76cf18406fd2b046c834d976aa90/gcc%2Fconfig%2Friscv%2Friscv-cores.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv-cores.def?ref=b4fca4fc70dc76cf18406fd2b046c834d976aa90", "patch": "@@ -38,6 +38,7 @@ RISCV_TUNE(\"sifive-3-series\", generic, rocket_tune_info)\n RISCV_TUNE(\"sifive-5-series\", generic, rocket_tune_info)\n RISCV_TUNE(\"sifive-7-series\", sifive_7, sifive_7_tune_info)\n RISCV_TUNE(\"thead-c906\", generic, thead_c906_tune_info)\n+RISCV_TUNE(\"ventana-vt1\", generic, ventana_vt1_tune_info)\n RISCV_TUNE(\"size\", generic, optimize_size_tune_info)\n \n #undef RISCV_TUNE\n@@ -73,4 +74,6 @@ RISCV_CORE(\"sifive-s76\",      \"rv64imafdc\", \"sifive-7-series\")\n RISCV_CORE(\"sifive-u54\",      \"rv64imafdc\", \"sifive-5-series\")\n RISCV_CORE(\"sifive-u74\",      \"rv64imafdc\", \"sifive-7-series\")\n \n+RISCV_CORE(\"ventana-vt1\",     \"rv64imafdc_zba_zbb_zbc_zbs_zifencei\",\t\"ventana-vt1\")\n+\n #undef RISCV_CORE"}, {"sha": "1be83b5107c6df24f1428d6654359ce5aa7b7e27", "filename": "gcc/config/riscv/riscv-opts.h", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b4fca4fc70dc76cf18406fd2b046c834d976aa90/gcc%2Fconfig%2Friscv%2Friscv-opts.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b4fca4fc70dc76cf18406fd2b046c834d976aa90/gcc%2Fconfig%2Friscv%2Friscv-opts.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv-opts.h?ref=b4fca4fc70dc76cf18406fd2b046c834d976aa90", "patch": "@@ -52,7 +52,7 @@ extern enum riscv_isa_spec_class riscv_isa_spec;\n /* Keep this list in sync with define_attr \"tune\" in riscv.md.  */\n enum riscv_microarchitecture_type {\n   generic,\n-  sifive_7\n+  sifive_7,\n };\n extern enum riscv_microarchitecture_type riscv_microarchitecture;\n "}, {"sha": "cceddd7053387e78dea13f77cf32be79162a655c", "filename": "gcc/config/riscv/riscv.cc", "status": "modified", "additions": 14, "deletions": 0, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b4fca4fc70dc76cf18406fd2b046c834d976aa90/gcc%2Fconfig%2Friscv%2Friscv.cc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b4fca4fc70dc76cf18406fd2b046c834d976aa90/gcc%2Fconfig%2Friscv%2Friscv.cc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv.cc?ref=b4fca4fc70dc76cf18406fd2b046c834d976aa90", "patch": "@@ -360,6 +360,20 @@ static const struct riscv_tune_param optimize_size_tune_info = {\n   false,\t\t\t\t\t/* slow_unaligned_access */\n };\n \n+/* Costs to use when optimizing for Ventana Micro VT1.  */\n+static const struct riscv_tune_param ventana_vt1_tune_info = {\n+  {COSTS_N_INSNS (4), COSTS_N_INSNS (5)},\t/* fp_add */\n+  {COSTS_N_INSNS (4), COSTS_N_INSNS (5)},\t/* fp_mul */\n+  {COSTS_N_INSNS (20), COSTS_N_INSNS (20)},\t/* fp_div */\n+  {COSTS_N_INSNS (4), COSTS_N_INSNS (4)},\t/* int_mul */\n+  {COSTS_N_INSNS (6), COSTS_N_INSNS (6)},\t/* int_div */\n+  4,\t\t\t\t\t\t/* issue_rate */\n+  4,\t\t\t\t\t\t/* branch_cost */\n+  5,\t\t\t\t\t\t/* memory_cost */\n+  8,\t\t\t\t\t\t/* fmv_cost */\n+  false,\t\t\t\t\t/* slow_unaligned_access */\n+};\n+\n static tree riscv_handle_fndecl_attribute (tree *, tree, tree, int, bool *);\n static tree riscv_handle_type_attribute (tree *, tree, tree, int, bool *);\n "}, {"sha": "dc2da464ebb06c35c87a8f7b10d16edb8717328b", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 3, "deletions": 2, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b4fca4fc70dc76cf18406fd2b046c834d976aa90/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b4fca4fc70dc76cf18406fd2b046c834d976aa90/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=b4fca4fc70dc76cf18406fd2b046c834d976aa90", "patch": "@@ -28770,14 +28770,15 @@ by particular CPU name.\n Permissible values for this option are: @samp{sifive-e20}, @samp{sifive-e21},\n @samp{sifive-e24}, @samp{sifive-e31}, @samp{sifive-e34}, @samp{sifive-e76},\n @samp{sifive-s21}, @samp{sifive-s51}, @samp{sifive-s54}, @samp{sifive-s76},\n-@samp{sifive-u54}, and @samp{sifive-u74}.\n+@samp{sifive-u54}, @samp{sifive-u74}, and @samp{ventana-vt1}.\n \n @item -mtune=@var{processor-string}\n @opindex mtune\n Optimize the output for the given processor, specified by microarchitecture or\n particular CPU name.  Permissible values for this option are: @samp{rocket},\n @samp{sifive-3-series}, @samp{sifive-5-series}, @samp{sifive-7-series},\n-@samp{thead-c906}, @samp{size}, and all valid options for @option{-mcpu=}.\n+@samp{thead-c906}, @samp{ventana-vt1}, @samp{size}, and all valid options for\n+@option{-mcpu=}.\n \n When @option{-mtune=} is not specified, use the setting from @option{-mcpu},\n the default is @samp{rocket} if both are not specified."}]}