# Reading pref.tcl
# do Traffic_1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Lab/Lab_project/T5.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:02 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/Lab/Lab_project/T5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T5
# -- Compiling architecture Behavioral of T5
# End time: 15:22:03 on Jun 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Lab/Lab_project/T1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:03 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/Lab/Lab_project/T1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T1
# -- Compiling architecture Behavioral of T1
# End time: 15:22:03 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Lab/Lab_project/Traffic_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:03 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/Lab/Lab_project/Traffic_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Traffic_1
# -- Compiling architecture behavioural of Traffic_1
# End time: 15:22:03 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Lab/Lab_project/Encoder_4to2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:03 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/Lab/Lab_project/Encoder_4to2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Encoder_4to2
# -- Compiling architecture Behavioral of Encoder_4to2
# End time: 15:22:03 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Lab/Lab_project/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:04 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/Lab/Lab_project/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity Testbench
# -- Compiling architecture test of Testbench
# End time: 15:22:04 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 15:22:04 on Jun 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(test)
# Loading ieee.numeric_std(body)
# Loading work.traffic_1(behavioural)
# Loading work.t1(behavioral)
# Loading work.t5(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.encoder_4to2(behavioral)
# 
# add wave *
# ** Error: can't read "vsimPriv(.main_pane.wave.interior.cs.body.pw.wf:grid)": no such element in array
#     while executing
# "::.windowmgr ShowWindowType wave"
#     ("eval" body line 1)
#     invoked from within
# "eval $vsimPriv(windowmgr) ShowWindowType $window_type"
# Error in macro ./Traffic_1_run_msim_rtl_vhdl.do line 17
# can't read "vsimPriv(.main_pane.wave.interior.cs.body.pw.wf:grid)": no such element in array
#     while executing
# "::.windowmgr ShowWindowType wave"
#     ("eval" body line 1)
#     invoked from within
# "eval $vsimPriv(windowmgr) ShowWindowType $window_type"
#     while executing
# "view $winType"
#     (procedure "findWindowFast" line 11)
#     invoked from within
# "findWindowFast wave $args "
#     (procedure "::add::wave" line 62)
#     invoked from within
# "add wave *"
# End time: 15:22:18 on Jun 14,2024, Elapsed time: 0:00:14
# Errors: 1, Warnings: 0
