Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e89ca1b8bf08401d86fea87a84c8990c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot controller_sequencer_behav xil_defaultlib.controller_sequencer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.controller_sequencer
Built simulation snapshot controller_sequencer_behav
