
MasterSoC_3pAIP_v2.elf:     file format elf32-littlenios2
MasterSoC_3pAIP_v2.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000180

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0002a87c memsz 0x0002a87c flags r-x
    LOAD off    0x0002b89c vaddr 0x0002a89c paddr 0x0002b750 align 2**12
         filesz 0x00000eb4 memsz 0x00000eb4 flags rw-
    LOAD off    0x0002d604 vaddr 0x0002c604 paddr 0x0002c604 align 2**12
         filesz 0x00000000 memsz 0x00001350 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000160  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000291c0  00000180  00000180  00001180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000155c  00029340  00029340  0002a340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00000eb4  0002a89c  0002b750  0002b89c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00001350  0002c604  0002c604  0002d604  2**2
                  ALLOC, SMALL_DATA
  6 .mem_program  00000000  0002d954  0002d954  0002c750  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  0002c750  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00001708  00000000  00000000  0002c778  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00065f19  00000000  00000000  0002de80  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000fb9e  00000000  00000000  00093d99  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00016389  00000000  00000000  000a3937  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00003df4  00000000  00000000  000b9cc0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00009831  00000000  00000000  000bdab4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000348cb  00000000  00000000  000c72e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000010  00000000  00000000  000fbbb0  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000027e8  00000000  00000000  000fbbc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  001036f9  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  001036fc  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00103708  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00103709  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   0000000b  00000000  00000000  0010370a  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    0000000b  00000000  00000000  00103715  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   0000000b  00000000  00000000  00103720  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 0000001a  00000000  00000000  0010372b  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 0000003d  00000000  00000000  00103745  2**0
                  CONTENTS, READONLY
 26 .sopcinfo     0006bb41  00000000  00000000  00103782  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000180 l    d  .text	00000000 .text
00029340 l    d  .rodata	00000000 .rodata
0002a89c l    d  .rwdata	00000000 .rwdata
0002c604 l    d  .bss	00000000 .bss
0002d954 l    d  .mem_program	00000000 .mem_program
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../MasterSoC_3pAIP_v2_bsp//obj/HAL/src/crt0.o
000001b8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 ID00001001_dummy.c
00000000 l    df *ABS*	00000000 ID00004003_masterSOC.c
00000000 l    df *ABS*	00000000 aip.c
000004b4 l     F .text	00000028 aip_aipRead
000004dc l     F .text	00000028 aip_aipWrite
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 spi.c
00000000 l    df *ABS*	00000000 execute_opcode.c
00000000 l    df *ABS*	00000000 parser_opcodes.c
00000000 l    df *ABS*	00000000 LMS7002M_afe.c
00000000 l    df *ABS*	00000000 LMS7002M_cgen.c
00000000 l    df *ABS*	00000000 LMS7002M_filter_cal.c
00000000 l    df *ABS*	00000000 LMS7002M_gfir.c
00000000 l    df *ABS*	00000000 LMS7002M_impl.c
00003fd8 l     F .text	00001f1c LMS7002M_regs_set
00005ef4 l     F .text	00000a08 LMS7002M_regs_init
00029764 l     O .rodata	00000258 addrs.3774
00000000 l    df *ABS*	00000000 LMS7002M_ldo.c
00000000 l    df *ABS*	00000000 LMS7002M_lml.c
000097b4 l     F .text	00000024 __lms7002m_diq_index
00000000 l    df *ABS*	00000000 LMS7002M_logger.c
0002b70c l     O .rwdata	00000004 _log_level
0002b708 l     O .rwdata	00000004 _log_handler
00000000 l    df *ABS*	00000000 LMS7002M_nco.c
00000000 l    df *ABS*	00000000 LMS7002M_rbb.c
00000000 l    df *ABS*	00000000 LMS7002M_rfe.c
00000000 l    df *ABS*	00000000 LMS7002M_rx_filter_cal.c
0000ad24 l     F .text	00000138 setup_rx_cal_tone
0000ae5c l     F .text	000001ac rx_cal_loop.isra.0
00000000 l    df *ABS*	00000000 LMS7002M_rxtsp.c
00000000 l    df *ABS*	00000000 LMS7002M_sxx.c
00000000 l    df *ABS*	00000000 LMS7002M_tbb.c
00000000 l    df *ABS*	00000000 LMS7002M_time.c
00000000 l    df *ABS*	00000000 LMS7002M_trf.c
00000000 l    df *ABS*	00000000 LMS7002M_tx_filter_cal.c
0000d1cc l     F .text	000000c8 setup_tx_cal_tone
0000d294 l     F .text	00000250 tx_cal_loop.isra.0.constprop.1
00000000 l    df *ABS*	00000000 LMS7002M_txtsp.c
00000000 l    df *ABS*	00000000 LMS7002M_vco.c
0000e6f4 l     F .text	00000040 LMS7002M_read_vco_cmp
0000e734 l     F .text	00000154 LMS7002M_tune_vco_sweep
00000000 l    df *ABS*	00000000 LMS7002M_xbuf.c
00000000 l    df *ABS*	00000000 LMS7002M_set_work_mode.c
00000000 l    df *ABS*	00000000 platform.c
00000000 l    df *ABS*	00000000 util.c
00000000 l    df *ABS*	00000000 reinterpret.c
00000000 l    df *ABS*	00000000 w_pow.c
00000000 l    df *ABS*	00000000 e_pow.c
00000000 l    df *ABS*	00000000 e_sqrt.c
00000000 l    df *ABS*	00000000 s_fabs.c
00000000 l    df *ABS*	00000000 s_finite.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 s_lib_ver.c
00000000 l    df *ABS*	00000000 s_matherr.c
00000000 l    df *ABS*	00000000 s_nan.c
00000000 l    df *ABS*	00000000 s_rint.c
0002a158 l     O .rodata	00000010 TWO52
00000000 l    df *ABS*	00000000 s_scalbn.c
00000000 l    df *ABS*	00000000 s_copysign.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00010fc0 l     F .text	00000008 __fp_unlock
00010fd4 l     F .text	0000019c __sinit.part.1
00011170 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 fopen.c
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 fputs.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fseek.c
00000000 l    df *ABS*	00000000 fseeko.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
0002ae64 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 openr.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 refill.c
00013a80 l     F .text	0000001c lflush
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 sscanf.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfscanf.c
0002a172 l     O .rodata	00000022 basefix.4340
00000000 l    df *ABS*	00000000 vfprintf.c
0002a1d6 l     O .rodata	00000010 zeroes.4404
00017cec l     F .text	000000bc __sbprintf
0002a1e6 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 ctype_.c
0002a2f7 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 dtoa.c
00017fb0 l     F .text	00000228 quorem
00000000 l    df *ABS*	00000000 flags.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 iswspace.c
00000000 l    df *ABS*	00000000 locale.c
0002b6b0 l     O .rwdata	00000020 lc_ctype_charset
0002b690 l     O .rwdata	00000020 lc_message_charset
0002b6d0 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 mbrtowc.c
00000000 l    df *ABS*	00000000 mbtowc_r.c
00000000 l    df *ABS*	00000000 mprec.c
0002a494 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 sccl.c
00000000 l    df *ABS*	00000000 sf_nan.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strtod.c
0001afa4 l     F .text	00000064 sulp
0002a5c8 l     O .rodata	00000014 fpinan.2773
0002a5dc l     O .rodata	00000014 fpi.2737
0002a5f0 l     O .rodata	00000028 tinytens
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 strtoll_r.c
00000000 l    df *ABS*	00000000 strtoul.c
00000000 l    df *ABS*	00000000 strtoull_r.c
00000000 l    df *ABS*	00000000 vfscanf.c
0002a618 l     O .rodata	00000022 basefix.3791
00000000 l    df *ABS*	00000000 vfprintf.c
0002a63a l     O .rodata	00000010 zeroes.4389
0002a64a l     O .rodata	00000010 blanks.4388
00000000 l    df *ABS*	00000000 ungetc.c
00000000 l    df *ABS*	00000000 vfprintf.c
00020b30 l     F .text	000000fc __sprint_r.part.0
0002a65a l     O .rodata	00000010 zeroes.4349
0002216c l     F .text	000000bc __sbprintf
0002a66a l     O .rodata	00000010 blanks.4348
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 gdtoa-gethex.c
0002250c l     F .text	00000100 rshift
00000000 l    df *ABS*	00000000 gdtoa-hexnan.c
00000000 l    df *ABS*	00000000 strncmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
0002a77a l     O .rodata	00000010 zeroes.4333
0002a78a l     O .rodata	00000010 blanks.4332
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 eqsf2.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_close.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00000000 l    df *ABS*	00000000 alt_gettod.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_lseek.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_open.c
00000000 l    df *ABS*	00000000 alt_read.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
0002b73c l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
0002c650 g     O .bss	00000004 alt_instruction_exception_handler
0001ac30 g     F .text	00000074 _mprec_log10
0001ad1c g     F .text	0000008c __any_on
0001990c g     F .text	00000054 _isatty_r
0002a4a0 g     O .rodata	00000028 __mprec_tinytens
00028fa8 g     F .text	0000002c alt_main
0000ed60 g     F .text	0000002c mdelay
0002aa7c g     O .rwdata	00000028 TXSTP_CORRECTION_NUM_opcodes
0000ec5c g     F .text	00000038 spi_write_API
00013448 g     F .text	000000c0 _puts_r
0002d854 g     O .bss	00000100 alt_irq
0000c6a4 g     F .text	000000c4 LMS7002M_sxx_apply_tune_state
000107a8 g     F .text	00000014 fabs
00019a6c g     F .text	00000060 _lseek_r
0002b750 g       *ABS*	00000000 __flash_rwdata_start
00019860 g     F .text	000000ac __sflags
00027424 g     F .text	00000088 .hidden __eqdf2
00024bb8 g     F .text	00000658 .hidden __divdi3
0002d954 g       *ABS*	00000000 __alt_heap_start
00003b14 g     F .text	000000f0 cal_gain_selection
0001340c g     F .text	0000003c printf
00024850 g     F .text	0000009c _wcrtomb_r
00013e90 g     F .text	0000005c __sseek
00011320 g     F .text	00000010 __sinit
000246f8 g     F .text	00000140 __swbuf_r
00009fc4 g     F .text	0000012c LMS7002M_set_nco_freq
00019990 g     F .text	0000007c _setlocale_r
00011178 g     F .text	00000078 __sfmoreglue
00020b18 g     F .text	00000018 ungetc
00028fd8 g     F .text	00000004 __malloc_unlock
00000640 g     F .text	0000008c aip_enableINT
0001b008 g     F .text	000015e4 _strtod_r
00000808 g     F .text	00000020 start_isr
0002aba8 g     O .rwdata	00000014 SET_LO_FREQ_NUM_opcodes
0000ea58 g     F .text	0000004c LMS7002M_xbuf_share_tx
0001d3a8 g     F .text	00000100 _sfread_r
000130f8 g     F .text	0000015c memmove
00011308 g     F .text	00000018 _cleanup
00019cf0 g     F .text	000000a8 _Balloc
0000c768 g     F .text	00000388 LMS7002M_set_lo_freq
0002abbc g     O .rwdata	00000014 SET_GFIR_TAPS_NUM_opcodes
000274ac g     F .text	000000dc .hidden __gtdf2
00029338 g     F .text	00000008 altera_nios2_gen2_irq_init
00010c04 g     F .text	00000010 __errno
0002ad24 g     O .rwdata	00000028 INI_NUM_opcodes
0002ac34 g     O .rwdata	0000008c ONE_PARAM_LMS7002M_CHAN_NUM_opcodes
00000000 g     F .entry	0000000c __reset
0002aaa4 g     O .rwdata	00000028 SP_TSG_NUM_opcodes
00000020 g       *ABS*	00000000 __flash_exceptions_start
0000eef4 g     F .text	00000058 find_first_bit
0000a8e8 g     F .text	00000358 LMS7002M_rfe_set_loopback_lna
00011e30 g     F .text	0000005c _fstat_r
0002c60c g     O .bss	00000004 errno
00013e0c g     F .text	00000008 __seofread
00023358 g     F .text	000013a0 ___svfiprintf_internal_r
0002a9b4 g     O .rwdata	00000028 BB_FILER_SET_NUM_opcodes
0002c640 g     O .bss	00000004 alt_argv
00033708 g       *ABS*	00000000 _gp
000005f0 g     F .text	00000028 aip_getID
0000697c g     F .text	00000054 LMS7002M_spi_write
00012fb0 g     F .text	00000148 memcpy
00022e5c g     F .text	0000025c __hexnan
0000efa8 g     F .text	00000010 u32_to_char
00000c88 g     F .text	000000b8 spi_write_then_read
00000348 g     F .text	0000001c ID00001001_getStatus
00010fc8 g     F .text	0000000c _cleanup_r
00028864 g     F .text	000000dc .hidden __floatsidf
00027588 g     F .text	000000f4 .hidden __ltdf2
00013508 g     F .text	00000014 puts
000292c4 g     F .text	00000074 alt_exception_cause_generated_bad_addr
00019b78 g     F .text	000000d8 mbrtowc
00001304 g     F .text	00000114 LMS7002M_afe_enable
000107d8 g     F .text	00000074 __fpclassifyd
0001ab8c g     F .text	000000a4 __ratio
00022150 g     F .text	0000001c __vfiprintf_internal
00009cb4 g     F .text	0000004c LMS7002M_invert_fclk
0002ad10 g     O .rwdata	00000014 CONFIGURE_LML_PORT_NUM_opcodes
0000045c g     F .text	0000001c ID00004003_getStatus
0000c180 g     F .text	00000068 LMS7002M_rxtsp_set_dc_correction
0002922c g     F .text	0000005c altera_avalon_jtag_uart_read
0000d7c8 g     F .text	000008d8 LMS7002M_tbb_set_filter_bw
0000031c g     F .text	0000002c ID00001001_readData
00012698 g     F .text	00000014 malloc
000133dc g     F .text	00000030 _printf_r
00025ec8 g     F .text	00000064 .hidden __udivsi3
00028e7c g     F .text	0000000c isatty
00019960 g     F .text	00000030 iswspace
0000ec08 g     F .text	00000008 spi_init
0002a4f0 g     O .rodata	000000c8 __mprec_tens
00019a0c g     F .text	0000000c __locale_charset
000260e0 g     F .text	000000c8 .hidden __lesf2
0002c630 g     O .bss	00000008 alt_timezone
00024b44 g     F .text	00000074 .hidden __fixunsdfsi
0002c618 g     O .bss	00000004 __malloc_top_pad
0001d338 g     F .text	00000070 __ssrefill_r
0002c67c g     O .bss	000011d8 static_self
000092f8 g     F .text	000002bc LMS7002M_dump_ini
0001cef4 g     F .text	0000001c strtoul
0002b728 g     O .rwdata	00000004 __mb_cur_max
00019a3c g     F .text	0000000c _localeconv_r
0001cf10 g     F .text	00000320 _strtoull_r
0001a124 g     F .text	0000003c __i2b
00011e8c g     F .text	000004c8 __sfvwrite_r
0000ed8c g     F .text	00000008 msleep_interruptible
00013c70 g     F .text	00000054 _sbrk_r
0000ec94 g     F .text	00000088 spidev_interface_transact
000002d4 g     F .text	0000001c ID00001001_startIP
0001ada8 g     F .text	00000060 _read_r
0002ad4c g     O .rwdata	00000050 SPI_CONFIG_NUM_opcodes
0000128c g     F .text	00000078 getOpcodeDescriptor
00003d4c g     F .text	0000028c LMS7002M_set_gfir_taps
00010c14 g     F .text	000000f0 _fclose_r
00010f90 g     F .text	00000030 fflush
0000ed9c g     F .text	00000040 int_sqrt
0002c614 g     O .bss	00000004 __malloc_max_sbrked_mem
00000404 g     F .text	0000002c ID00004003_writeData
0000bf4c g     F .text	00000110 LMS7002M_rxtsp_tsg_const
00014068 g     F .text	0000198c __ssvfscanf_r
000261a8 g     F .text	000008ac .hidden __adddf3
00025fac g     F .text	00000078 .hidden __nesf2
0002ae50 g     O .rwdata	00000014 CREATE_NUM_opcodes
0001a934 g     F .text	0000010c __b2d
0002580c g     F .text	000005c4 .hidden __umoddi3
00028f68 g     F .text	00000040 lseek
00009b34 g     F .text	00000180 LMS7002M_configure_lml_port
0000a0f0 g     F .text	00000060 LMS7002M_rbb_enable
0002b710 g     O .rwdata	00000004 __fdlib_version
0002b714 g     O .rwdata	00000004 _global_impure_ptr
0001351c g     F .text	00000564 _realloc_r
0002d954 g       *ABS*	00000000 __bss_end
00028e14 g     F .text	00000068 alt_iic_isr_register
000290f0 g     F .text	000000b8 alt_tick
00009eb0 g     F .text	000000b8 default_handler
0002a67a g     O .rodata	00000100 __hexdig
00025210 g     F .text	000005fc .hidden __udivdi3
0000ef4c g     F .text	00000008 ERR_PTR
00022468 g     F .text	00000024 _fputwc_r
0002a4c8 g     O .rodata	00000028 __mprec_bigtens
00019f08 g     F .text	00000104 __s2b
00028940 g     F .text	000000a8 .hidden __floatunsidf
0001a674 g     F .text	00000060 __mcmp
00000d40 g     F .text	0000054c executeOpcode
00011340 g     F .text	00000018 __fp_lock_all
00028dfc g     F .text	00000018 alt_ic_irq_enabled
00000570 g     F .text	0000006c aip_writeConfReg
000002f0 g     F .text	0000002c ID00001001_writeData
0000bd3c g     F .text	000000b8 LMS7002M_rxtsp_enable
000290bc g     F .text	00000034 alt_alarm_stop
0001c95c g     F .text	0000001c strtol
0000e888 g     F .text	000001d0 LMS7002M_tune_vco
0002c638 g     O .bss	00000004 alt_irq_active
000119d0 g     F .text	00000444 _fseeko_r
0000075c g     F .text	00000030 aip_clearINT
000000fc g     F .exceptions	00000060 alt_irq_handler
0000b474 g     F .text	000008c8 LMS7002M_rbb_set_filter_bw
0002a9dc g     O .rwdata	00000014 TBB_LOOP_BACK_ENABLE_NUM_opcodes
0000cdf0 g     F .text	000000c0 LMS7002M_trf_enable
00000000 g       *ABS*	00000000 __alt_mem_mem_program
00010860 g     F .text	000001ec rint
000292bc g     F .text	00000004 alt_dcache_flush_all
0001a00c g     F .text	00000068 __hi0bits
000287e4 g     F .text	00000080 .hidden __fixdfsi
0001c5ec g     F .text	00000018 strtod
000068fc g     F .text	0000007c LMS7002M_create
0002b750 g       *ABS*	00000000 __ram_rwdata_end
0000cbe0 g     F .text	00000040 LMS7002M_tbb_set_test_in
000291a8 g     F .text	00000060 write
00026024 g     F .text	000000bc .hidden __gtsf2
0002a89c g       *ABS*	00000000 __ram_rodata_end
0002b74c g     O .rwdata	00000004 jtag_uart_0
0000c1e8 g     F .text	000001e8 LMS7002M_rxtsp_set_iq_correction
00028c34 g     F .text	00000020 fstat
000114a4 g     F .text	00000024 fprintf
00027588 g     F .text	000000f4 .hidden __ledf2
0001a3ec g     F .text	00000140 __pow5mult
00020c44 g     F .text	0000150c ___vfiprintf_internal_r
0002c624 g     O .bss	00000004 __nlocale_changed
00025f2c g     F .text	00000058 .hidden __umodsi3
0000ed2c g     F .text	00000004 gpio_data
0002d954 g       *ABS*	00000000 end
00011e14 g     F .text	0000001c fseeko
0000ef5c g     F .text	0000000c u32_to_double
0000a624 g     F .text	000002c4 LMS7002M_rfe_set_lna
000119b4 g     F .text	0000001c fseek
0000a25c g     F .text	000001e4 LMS7002M_rbb_set_pga
00009f84 g     F .text	00000038 LMS7_vlogf
0000efa0 g     F .text	00000008 u32_to_int32
0000015c g     F .exceptions	00000024 alt_instruction_exception_entry
0003e800 g       *ABS*	00000000 __alt_stack_pointer
00028b90 g     F .text	00000064 .hidden __clzsi2
00029288 g     F .text	00000034 altera_avalon_jtag_uart_write
00000828 g     F .text	00000048 start_setup
0000c42c g     F .text	00000278 LMS7002M_sxx_calc_tune_state
00011330 g     F .text	00000004 __sfp_lock_acquire
00012ecc g     F .text	000000e4 memchr
000159f4 g     F .text	000022dc ___vfprintf_internal_r
0001aee0 g     F .text	00000058 _sprintf_r
000116a0 g     F .text	00000310 _free_r
00019a18 g     F .text	00000010 __locale_mb_cur_max
0001d230 g     F .text	00000108 _sungetc_r
0002c620 g     O .bss	00000004 __mlocale_changed
00009d54 g     F .text	00000024 LMS7002M_set_mac_dir
0002b71c g     O .rwdata	00000004 __malloc_sbrk_base
00000180 g     F .text	0000003c _start
0002c64c g     O .bss	00000004 _alt_tick_rate
0001c978 g     F .text	00000304 _strtoll_r
00009924 g     F .text	000000b0 LMS7002M_reset_lml_fifo
0000e410 g     F .text	000000fc LMS7002M_txtsp_set_dc_correction
0000e144 g     F .text	000000b0 LMS7002M_txtsp_set_interp
0001a52c g     F .text	00000148 __lshift
0002c648 g     O .bss	00000004 _alt_nticks
0000eddc g     F .text	00000098 ilog2
0002901c g     F .text	00000054 read
00029228 g     F .text	00000004 alt_sys_init
00009d78 g     F .text	00000138 LMS7002M_set_diq_mux
00023188 g     F .text	000001d0 __ssprint_r
0001337c g     F .text	00000060 _open_r
000230b8 g     F .text	000000d0 strncmp
0000ef68 g     F .text	00000030 u32_to_double_ptr
0002a89c g     O .rwdata	00000064 all_descriptors
0002acc0 g     O .rwdata	00000050 ONE_PARAM_CONST_BOOL_NUM_opcodes
0001a160 g     F .text	0000028c __multiply
0000f47c g     F .text	000010a4 __ieee754_pow
0000efb8 g     F .text	000004c4 pow
00000be8 g     F .text	000000a0 spi_read
0000ed30 g     F .text	00000004 gpio_set_value
00025f84 g     F .text	00000028 .hidden __mulsi3
0002a89c g       *ABS*	00000000 __ram_rwdata_start
00029340 g       *ABS*	00000000 __ram_rodata_start
0000ed34 g     F .text	0000002c udelay
0002c654 g     O .bss	00000028 __malloc_current_mallinfo
00025fac g     F .text	00000078 .hidden __eqsf2
0001aa40 g     F .text	0000014c __d2b
0000c3d0 g     F .text	0000005c LMS7002M_sxx_enable
0002aaf4 g     O .rwdata	000000b4 TWO_PARAM_LMS_CONST_BOOL_NUM_opcodes
0001cc7c g     F .text	00000278 _strtoul_r
0000cc20 g     F .text	0000005c LMS7002M_tbb_enable_loopback
00017f5c g     F .text	00000054 _close_r
00001418 g     F .text	00000394 LMS7002M_set_data_clock
0000ceb0 g     F .text	0000004c LMS7002M_trf_select_band
0000ac40 g     F .text	000000e4 LMS7002M_rfe_set_tia
000005dc g     F .text	00000004 aip_writeMem
0002d954 g       *ABS*	00000000 __alt_stack_base
00009d00 g     F .text	00000054 LMS7002M_setup_digital_loopback
0002c604 g     O .bss	00000004 start_state
000096ac g     F .text	00000108 LMS7002M_ldo_enable
00013cc4 g     F .text	0000007c sscanf
0000d4e4 g     F .text	000002e4 tx_cal_init
0000e29c g     F .text	00000110 LMS7002M_txtsp_tsg_const
00017e08 g     F .text	00000154 __swsetup_r
0002ac20 g     O .rwdata	00000014 TWO_PARAM_LMS7002M_DIR_INT_NUM_opcodes
00026a54 g     F .text	000009d0 .hidden __divdf3
000111f0 g     F .text	00000118 __sfp
0001aca4 g     F .text	00000078 __copybits
000003e8 g     F .text	0000001c ID00004003_startIP
0002b288 g     O .rwdata	00000408 __malloc_av_
0001133c g     F .text	00000004 __sinit_lock_release
0002c608 g     O .bss	00000004 edge_val
0002767c g     F .text	0000086c .hidden __muldf3
0000c0c0 g     F .text	000000c0 LMS7002M_rxtsp_read_rssi
00013db8 g     F .text	00000054 __sread
0002abe4 g     O .rwdata	00000014 SET_DATA_CLOCK_NUM_opcodes
0000ee74 g     F .text	00000080 do_div
00028fd4 g     F .text	00000004 __malloc_lock
0001147c g     F .text	00000028 _fprintf_r
00029070 g     F .text	0000004c sbrk
0000a218 g     F .text	00000044 LMS7002M_rbb_set_test_out
0001e5f4 g     F .text	000022bc ___svfprintf_internal_r
00010f34 g     F .text	0000005c _fflush_r
00022228 g     F .text	000000dc _calloc_r
00028c54 g     F .text	00000134 gettimeofday
0000caf0 g     F .text	0000004c LMS7002M_sxt_to_sxr
00011464 g     F .text	00000018 fopen
0002c604 g       *ABS*	00000000 __bss_start
00013254 g     F .text	00000128 memset
00003c04 g     F .text	00000148 cal_setup_cgen
00000870 g     F .text	00000378 main
0000e50c g     F .text	000001e8 LMS7002M_txtsp_set_iq_correction
0002c63c g     O .bss	00000004 alt_envp
0002c610 g     O .bss	00000004 __malloc_max_total_mem
0000ec10 g     F .text	0000004c spi_read_API
0002b748 g     O .rwdata	00000004 uart_0
0000eaf0 g     F .text	00000118 LMS7002M_set_work_mode
00024838 g     F .text	00000018 __swbuf
000260e0 g     F .text	000000c8 .hidden __ltsf2
0000bea4 g     F .text	000000a8 LMS7002M_rxtsp_set_freq
00013eec g     F .text	00000008 __sclose
0001084c g     F .text	00000008 matherr
0003e800 g       *ABS*	00000000 __alt_heap_limit
00010d04 g     F .text	00000014 fclose
0001c704 g     F .text	00000258 _strtol_r
000289e8 g     F .text	000001a8 .hidden __truncdfsf2
000001bc g     F .text	00000074 ID00001001_init
000181d8 g     F .text	00001688 _dtoa_r
000126c0 g     F .text	0000080c _malloc_r
000091e8 g     F .text	00000094 LMS7002M_regs_to_rfic
000249ac g     F .text	00000030 __ascii_wctomb
0000d0a8 g     F .text	00000124 LMS7002M_trf_set_loopback_pad
0000cf40 g     F .text	00000168 LMS7002M_trf_set_pad
0002b734 g     O .rwdata	00000004 alt_errno
000208b0 g     F .text	000000d4 __submore
00012354 g     F .text	000000c4 _fwalk
0000b008 g     F .text	0000046c rx_cal_init
00019c94 g     F .text	0000005c _mbtowc_r
0000927c g     F .text	0000007c LMS7002M_rfic_to_regs
000017ac g     F .text	00000058 cal_read_rssi
00025dd0 g     F .text	00000084 .hidden __divsi3
0001157c g     F .text	00000124 _malloc_trim_r
0000cc7c g     F .text	0000008c LMS7002M_tbb_enable
0000e0a0 g     F .text	000000a4 LMS7002M_txtsp_enable
000107bc g     F .text	0000001c finite
0000a508 g     F .text	0000011c LMS7002M_rfe_set_path
0000cd6c g     F .text	00000044 LMS7_sleep_until
0000ed94 g     F .text	00000008 clk_prepare_enable
00013ef4 g     F .text	000000dc strcmp
0000cd18 g     F .text	00000054 LMS7_time_now
00029340 g       *ABS*	00000000 __flash_rodata_start
0000bdf4 g     F .text	000000b0 LMS7002M_rxtsp_set_decim
00010be8 g     F .text	0000001c copysign
00027424 g     F .text	00000088 .hidden __nedf2
0002aacc g     O .rwdata	00000028 TWO_PARAM_CHANT_SIZET_NUM_opcodes
000098cc g     F .text	00000058 LMS7002M_reset
0002ac0c g     O .rwdata	00000014 LDO_ENABLE_NUM_opcodes
00029208 g     F .text	00000020 alt_irq_init
0000cefc g     F .text	00000044 LMS7002M_trf_enable_loopback
00000364 g     F .text	0000003c ID00001001_waitDone
00000280 g     F .text	00000054 ID00001001_disableDelay
0001af38 g     F .text	0000006c sprintf
0002a79a g     O .rodata	00000100 .hidden __clz_tab
00000430 g     F .text	0000002c ID00004003_readData
0002c61c g     O .bss	00000004 _PathLocale
00001804 g     F .text	00002310 set_addrs_to_default
0001c604 g     F .text	00000100 strtof
00026024 g     F .text	000000bc .hidden __gesf2
00017da8 g     F .text	00000060 _write_r
00019a48 g     F .text	00000018 setlocale
000006cc g     F .text	00000090 aip_disableINT
0000cdb0 g     F .text	00000040 LMS7_sleep_for
0000cd08 g     F .text	00000010 LMS7_time_tps
0000e3ac g     F .text	00000064 LMS7002M_txtsp_tsg_tone
0001aed8 g     F .text	00000008 nanf
0002b718 g     O .rwdata	00000004 _impure_ptr
00009fbc g     F .text	00000008 LMS7_set_log_handler
0002c644 g     O .bss	00000004 alt_argc
00006a18 g     F .text	0000278c LMS7002M_regs_spi_write
00010d18 g     F .text	0000021c __sflush_r
00010a4c g     F .text	0000019c scalbn
00019acc g     F .text	000000ac _mbrtowc_r
00019a34 g     F .text	00000008 __locale_cjk_lang
000119b0 g     F .text	00000004 _fseek_r
0000a150 g     F .text	000000c8 LMS7002M_rbb_set_path
00013a9c g     F .text	000001d4 __srefill_r
00000020 g       .exceptions	00000000 alt_irq_entry
00019c50 g     F .text	00000044 __ascii_mbtowc
0001a8d0 g     F .text	00000064 __ulp
00011358 g     F .text	00000018 __fp_unlock_all
000091e0 g     F .text	00000008 LMS7002M_regs
00000230 g     F .text	00000050 ID00001001_enableDelay
000003a0 g     F .text	00000018 ID00001001_waitirq
0002c628 g     O .bss	00000008 alt_resettime
00009f70 g     F .text	00000014 LMS7_log
00010854 g     F .text	0000000c nan
0000c05c g     F .text	00000064 LMS7002M_rxtsp_tsg_tone
0001d4a8 g     F .text	0000114c __ssvfiscanf_r
00000020 g       *ABS*	00000000 __ram_exceptions_start
00019a60 g     F .text	0000000c localeconv
00010520 g     F .text	00000288 __ieee754_sqrt
000003b8 g     F .text	00000030 ID00004003_init
0000a440 g     F .text	000000c8 LMS7002M_rfe_enable
0000eaa4 g     F .text	0000004c LMS7002M_xbuf_enable_bias
000091a4 g     F .text	0000003c LMS7002M_regs_spi_read
00000504 g     F .text	0000006c aip_readMem
00028d88 g     F .text	00000004 alt_ic_isr_register
00009f68 g     F .text	00000008 LMS7_set_log_level
00013d40 g     F .text	00000078 _sscanf_r
0002b750 g       *ABS*	00000000 _edata
0002a9f0 g     O .rwdata	00000064 SET_PATH_AND_BAND_NUM_opcodes
0002d954 g       *ABS*	00000000 _end
00022304 g     F .text	00000164 __fputwc
00000180 g       *ABS*	00000000 __ram_exceptions_end
0000cb3c g     F .text	000000a4 LMS7002M_tbb_set_path
000114c8 g     F .text	0000009c _fputs_r
0002947c g     O .rodata	00000064 group_sizes
000095b4 g     F .text	000000f8 LMS7002M_load_ini
00028dc4 g     F .text	00000038 alt_ic_irq_disable
0000ed20 g     F .text	00000004 gpio_direction
000097d8 g     F .text	00000090 LMS7002M_set_mac_ch
00013e14 g     F .text	0000007c __swrite
0002b720 g     O .rwdata	00000004 __malloc_trim_threshold
00019a28 g     F .text	0000000c __locale_msgcharset
00012418 g     F .text	000000c4 _fwalk_reent
0001a6d4 g     F .text	000001fc __mdiff
00025e54 g     F .text	00000074 .hidden __modsi3
0002b724 g     O .rwdata	00000004 __ctype_ptr__
0002abd0 g     O .rwdata	00000014 SET_NCO_FREQ_NUM_opcodes
0003e800 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
00011334 g     F .text	00000004 __sfp_lock_release
0001ae08 g     F .text	000000d0 __sccl
0002aa54 g     O .rwdata	00000028 RXTSP_NUM_opcodes
0002a1f6 g     O .rodata	00000101 _ctype_
000069d0 g     F .text	00000048 LMS7002M_spi_read
0002b72c g     O .rwdata	00000004 __mbtowc
000099d4 g     F .text	00000160 LMS7002M_power_down
00011370 g     F .text	000000f4 _fopen_r
0000000c g       .entry	00000000 _exit
0002a900 g     O .rwdata	00000014 READRSSI_NUM_opcodes
00024a38 g     F .text	0000010c .hidden __muldi3
000124dc g     F .text	000001bc __smakebuf_r
00013fd0 g     F .text	00000098 strlen
00028fdc g     F .text	00000040 open
000274ac g     F .text	000000dc .hidden __gedf2
000007cc g     F .text	0000003c aip_getNotifications
0000078c g     F .text	00000040 aip_getINT
0002260c g     F .text	00000850 __gethex
0000ef54 g     F .text	00000008 zmalloc
0002b730 g     O .rwdata	00000004 __wctomb
00020c2c g     F .text	00000018 __sprint_r
000292c0 g     F .text	00000004 alt_icache_flush_all
0000ef98 g     F .text	00000008 u32_to_float
00011564 g     F .text	00000018 fputs
0002a914 g     O .rwdata	000000a0 TRF_RBB_RFE_NUM_opcodes
0002b738 g     O .rwdata	00000004 alt_priority_mask
0000ed1c g     F .text	00000004 gpio_init
000005e0 g     F .text	00000010 aip_start
00028d8c g     F .text	00000038 alt_ic_irq_enable
00017cd0 g     F .text	0000001c __vfprintf_internal
0002adb0 g     O .rwdata	000000a0 ONE_PARAM_LMS7002M_T_NUM_opcodes
000249dc g     F .text	0000005c _wctomb_r
00027ee8 g     F .text	000008fc .hidden __subdf3
0001a074 g     F .text	000000b0 __lo0bits
0002b740 g     O .rwdata	00000008 alt_alarm_list
00020984 g     F .text	00000194 _ungetc_r
000248ec g     F .text	000000c0 wcrtomb
00028bf4 g     F .text	00000040 close
0002abf8 g     O .rwdata	00000014 AFE_ENABLE_NUM_opcodes
00009868 g     F .text	00000064 LMS7002M_set_spi_mode
00028e88 g     F .text	000000e0 alt_load
00006978 g     F .text	00000004 LMS7002M_destroy
0000e1f4 g     F .text	000000a8 LMS7002M_txtsp_set_freq
00000618 g     F .text	00000028 aip_getStatus
0002248c g     F .text	00000080 fputwc
000126ac g     F .text	00000014 free
00011338 g     F .text	00000004 __sinit_lock_acquire
00019dc0 g     F .text	00000148 __multadd
00019d98 g     F .text	00000028 _Bfree
0002ad9c g     O .rwdata	00000014 SPI_WRITE_NUM_opcodes
00000478 g     F .text	0000003c ID00004003_waitDone
0000ed24 g     F .text	00000008 gpio_is_valid



Disassembly of section .entry:

00000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   0:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
   4:	08406014 	ori	at,at,384
    jmp r1
   8:	0800683a 	jmp	at

0000000c <_exit>:
	...

Disassembly of section .exceptions:

00000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  44:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000fc0 	call	fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000706 	br	a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
  8c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  94:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  98:	000015c0 	call	15c <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  9c:	1000021e 	bne	r2,zero,a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  f8:	ef80083a 	eret

000000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  fc:	defffe04 	addi	sp,sp,-8
 100:	dfc00115 	stw	ra,4(sp)
 104:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 108:	0009313a 	rdctl	r4,ipending
    do
    {
      if (active & mask)
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 10c:	040000f4 	movhi	r16,3
 110:	84361504 	addi	r16,r16,-10156

  active = alt_irq_pending ();

  do
  {
    i = 0;
 114:	0005883a 	mov	r2,zero
    mask = 1;
 118:	00c00044 	movi	r3,1
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 11c:	20ca703a 	and	r5,r4,r3
 120:	28000b26 	beq	r5,zero,150 <alt_irq_handler+0x54>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 124:	100490fa 	slli	r2,r2,3
 128:	8085883a 	add	r2,r16,r2
 12c:	10c00017 	ldw	r3,0(r2)
 130:	11000117 	ldw	r4,4(r2)
 134:	183ee83a 	callr	r3
 138:	0009313a 	rdctl	r4,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
 13c:	203ff51e 	bne	r4,zero,114 <__alt_data_end+0xfffc1914>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 140:	dfc00117 	ldw	ra,4(sp)
 144:	dc000017 	ldw	r16,0(sp)
 148:	dec00204 	addi	sp,sp,8
 14c:	f800283a 	ret
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 150:	18c7883a 	add	r3,r3,r3
      i++;
 154:	10800044 	addi	r2,r2,1

    } while (1);
 158:	003ff006 	br	11c <__alt_data_end+0xfffc191c>

0000015c <alt_instruction_exception_entry>:
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 15c:	d0a3d217 	ldw	r2,-28856(gp)
 160:	10000426 	beq	r2,zero,174 <alt_instruction_exception_entry+0x18>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 164:	200b883a 	mov	r5,r4
 168:	000d883a 	mov	r6,zero
 16c:	013fffc4 	movi	r4,-1
 170:	1000683a 	jmp	r2
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 174:	003da03a 	break	0
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
}
 178:	0005883a 	mov	r2,zero
 17c:	f800283a 	ret

Disassembly of section .text:

00000180 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     180:	06c000f4 	movhi	sp,3
    ori sp, sp, %lo(__alt_stack_pointer)
     184:	defa0014 	ori	sp,sp,59392
    movhi gp, %hi(_gp)
     188:	068000f4 	movhi	gp,3
    ori gp, gp, %lo(_gp)
     18c:	d68dc214 	ori	gp,gp,14088
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     190:	008000b4 	movhi	r2,2
    ori r2, r2, %lo(__bss_start)
     194:	10b18114 	ori	r2,r2,50692

    movhi r3, %hi(__bss_end)
     198:	00c000b4 	movhi	r3,2
    ori r3, r3, %lo(__bss_end)
     19c:	18f65514 	ori	r3,r3,55636

    beq r2, r3, 1f
     1a0:	10c00326 	beq	r2,r3,1b0 <_start+0x30>

0:
    stw zero, (r2)
     1a4:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     1a8:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     1ac:	10fffd36 	bltu	r2,r3,1a4 <__alt_data_end+0xfffc19a4>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     1b0:	0028e880 	call	28e88 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     1b4:	0028fa80 	call	28fa8 <alt_main>

000001b8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     1b8:	003fff06 	br	1b8 <__alt_data_end+0xfffc19b8>

000001bc <ID00001001_init>:

static int32_t ID00001001_clearStatus(uint32_t port);


int32_t ID00001001_init(uint32_t port)
{
     1bc:	defffb04 	addi	sp,sp,-20
    uint32_t id;

    //aip_init(port, ID00001001_csv, ID00001001_CONFIG_AMOUNT);

    aip_getID(port, &id);
     1c0:	d80b883a 	mov	r5,sp

static int32_t ID00001001_clearStatus(uint32_t port);


int32_t ID00001001_init(uint32_t port)
{
     1c4:	dfc00415 	stw	ra,16(sp)
     1c8:	dc800315 	stw	r18,12(sp)
     1cc:	dc400215 	stw	r17,8(sp)
     1d0:	dc000115 	stw	r16,4(sp)
     1d4:	2023883a 	mov	r17,r4
    uint32_t id;

    //aip_init(port, ID00001001_csv, ID00001001_CONFIG_AMOUNT);

    aip_getID(port, &id);
     1d8:	00005f00 	call	5f0 <aip_getID>
    printf("ID:%x\n",id);
     1dc:	d9400017 	ldw	r5,0(sp)
     1e0:	010000f4 	movhi	r4,3
     1e4:	2124d004 	addi	r4,r4,-27840
     1e8:	001340c0 	call	1340c <printf>
    return 0;
}

static int32_t ID00001001_clearStatus(uint32_t port)
{
    for(uint32_t i = 0; i < ID00001001_STATUS_BITS; i++)
     1ec:	0021883a 	mov	r16,zero
     1f0:	04800204 	movi	r18,8
    {
        aip_disableINT(port, i);
     1f4:	800b883a 	mov	r5,r16
     1f8:	8809883a 	mov	r4,r17
     1fc:	00006cc0 	call	6cc <aip_disableINT>
        
        aip_clearINT(port, i);
     200:	800b883a 	mov	r5,r16
     204:	8809883a 	mov	r4,r17
    return 0;
}

static int32_t ID00001001_clearStatus(uint32_t port)
{
    for(uint32_t i = 0; i < ID00001001_STATUS_BITS; i++)
     208:	84000044 	addi	r16,r16,1
    {
        aip_disableINT(port, i);
        
        aip_clearINT(port, i);
     20c:	000075c0 	call	75c <aip_clearINT>
    return 0;
}

static int32_t ID00001001_clearStatus(uint32_t port)
{
    for(uint32_t i = 0; i < ID00001001_STATUS_BITS; i++)
     210:	84bff81e 	bne	r16,r18,1f4 <__alt_data_end+0xfffc19f4>
    aip_getID(port, &id);
    printf("ID:%x\n",id);
    ID00001001_clearStatus(port);

    return 0;
}
     214:	0005883a 	mov	r2,zero
     218:	dfc00417 	ldw	ra,16(sp)
     21c:	dc800317 	ldw	r18,12(sp)
     220:	dc400217 	ldw	r17,8(sp)
     224:	dc000117 	ldw	r16,4(sp)
     228:	dec00504 	addi	sp,sp,20
     22c:	f800283a 	ret

00000230 <ID00001001_enableDelay>:

int32_t ID00001001_enableDelay(uint32_t port, uint32_t msec)
{
    uint32_t delay = 0;

    delay = (msec << 1) | 1;
     230:	294b883a 	add	r5,r5,r5

    return 0;
}

int32_t ID00001001_enableDelay(uint32_t port, uint32_t msec)
{
     234:	defffc04 	addi	sp,sp,-16
    uint32_t delay = 0;

    delay = (msec << 1) | 1;
     238:	29400054 	ori	r5,r5,1
     23c:	d9400115 	stw	r5,4(sp)

    aip_writeConfReg(port, CDELAY, &delay, 1, 0);
     240:	01c00044 	movi	r7,1
     244:	d9800104 	addi	r6,sp,4
     248:	d8000015 	stw	zero,0(sp)
     24c:	01400104 	movi	r5,4

    return 0;
}

int32_t ID00001001_enableDelay(uint32_t port, uint32_t msec)
{
     250:	dfc00315 	stw	ra,12(sp)
     254:	dc000215 	stw	r16,8(sp)
     258:	2021883a 	mov	r16,r4
    uint32_t delay = 0;

    delay = (msec << 1) | 1;

    aip_writeConfReg(port, CDELAY, &delay, 1, 0);
     25c:	00005700 	call	570 <aip_writeConfReg>

    aip_enableINT(port, ID00001001_STATUS_BIT_DONE);
     260:	000b883a 	mov	r5,zero
     264:	8009883a 	mov	r4,r16
     268:	00006400 	call	640 <aip_enableINT>

    return 0;
}
     26c:	0005883a 	mov	r2,zero
     270:	dfc00317 	ldw	ra,12(sp)
     274:	dc000217 	ldw	r16,8(sp)
     278:	dec00404 	addi	sp,sp,16
     27c:	f800283a 	ret

00000280 <ID00001001_disableDelay>:

int32_t ID00001001_disableDelay(uint32_t port)
{
     280:	defffc04 	addi	sp,sp,-16
    uint32_t delay = 0;

    aip_writeConfReg(port, CDELAY, &delay, 1, 0);
     284:	01c00044 	movi	r7,1
     288:	d9800104 	addi	r6,sp,4
     28c:	d8000015 	stw	zero,0(sp)
     290:	01400104 	movi	r5,4

    return 0;
}

int32_t ID00001001_disableDelay(uint32_t port)
{
     294:	dfc00315 	stw	ra,12(sp)
     298:	dc000215 	stw	r16,8(sp)
    uint32_t delay = 0;
     29c:	d8000115 	stw	zero,4(sp)

    return 0;
}

int32_t ID00001001_disableDelay(uint32_t port)
{
     2a0:	2021883a 	mov	r16,r4
    uint32_t delay = 0;

    aip_writeConfReg(port, CDELAY, &delay, 1, 0);
     2a4:	00005700 	call	570 <aip_writeConfReg>

    aip_disableINT(port, 0);
     2a8:	8009883a 	mov	r4,r16
     2ac:	000b883a 	mov	r5,zero
     2b0:	00006cc0 	call	6cc <aip_disableINT>
        
    aip_clearINT(port, 0);
     2b4:	000b883a 	mov	r5,zero
     2b8:	8009883a 	mov	r4,r16
     2bc:	000075c0 	call	75c <aip_clearINT>

    return 0;
}
     2c0:	0005883a 	mov	r2,zero
     2c4:	dfc00317 	ldw	ra,12(sp)
     2c8:	dc000217 	ldw	r16,8(sp)
     2cc:	dec00404 	addi	sp,sp,16
     2d0:	f800283a 	ret

000002d4 <ID00001001_startIP>:

int32_t ID00001001_startIP(uint32_t port)
{
     2d4:	deffff04 	addi	sp,sp,-4
     2d8:	dfc00015 	stw	ra,0(sp)
    aip_start(port);
     2dc:	00005e00 	call	5e0 <aip_start>

    return 0;
}
     2e0:	0005883a 	mov	r2,zero
     2e4:	dfc00017 	ldw	ra,0(sp)
     2e8:	dec00104 	addi	sp,sp,4
     2ec:	f800283a 	ret

000002f0 <ID00001001_writeData>:

int32_t ID00001001_writeData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     2f0:	defffe04 	addi	sp,sp,-8
    aip_writeMem(port, MDATAIN, data, size, offset);
     2f4:	d9c00015 	stw	r7,0(sp)
     2f8:	31ffffcc 	andi	r7,r6,65535
     2fc:	280d883a 	mov	r6,r5
     300:	000b883a 	mov	r5,zero

    return 0;
}

int32_t ID00001001_writeData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     304:	dfc00115 	stw	ra,4(sp)
    aip_writeMem(port, MDATAIN, data, size, offset);
     308:	00005dc0 	call	5dc <aip_writeMem>

    return 0;
}
     30c:	0005883a 	mov	r2,zero
     310:	dfc00117 	ldw	ra,4(sp)
     314:	dec00204 	addi	sp,sp,8
     318:	f800283a 	ret

0000031c <ID00001001_readData>:

int32_t ID00001001_readData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     31c:	defffe04 	addi	sp,sp,-8
    aip_readMem(port, MDATAOUT, data, size, offset);
     320:	d9c00015 	stw	r7,0(sp)
     324:	31ffffcc 	andi	r7,r6,65535
     328:	280d883a 	mov	r6,r5
     32c:	01400084 	movi	r5,2

    return 0;
}

int32_t ID00001001_readData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     330:	dfc00115 	stw	ra,4(sp)
    aip_readMem(port, MDATAOUT, data, size, offset);
     334:	00005040 	call	504 <aip_readMem>

    return 0;
}
     338:	0005883a 	mov	r2,zero
     33c:	dfc00117 	ldw	ra,4(sp)
     340:	dec00204 	addi	sp,sp,8
     344:	f800283a 	ret

00000348 <ID00001001_getStatus>:

int32_t ID00001001_getStatus(uint32_t port, uint32_t *status)
{
     348:	deffff04 	addi	sp,sp,-4
     34c:	dfc00015 	stw	ra,0(sp)
    aip_getStatus(port, status);
     350:	00006180 	call	618 <aip_getStatus>

    return 0;
}
     354:	0005883a 	mov	r2,zero
     358:	dfc00017 	ldw	ra,0(sp)
     35c:	dec00104 	addi	sp,sp,4
     360:	f800283a 	ret

00000364 <ID00001001_waitDone>:

int32_t ID00001001_waitDone(uint32_t port)
{
     364:	defffd04 	addi	sp,sp,-12
     368:	dc000115 	stw	r16,4(sp)
     36c:	dfc00215 	stw	ra,8(sp)
     370:	2021883a 	mov	r16,r4
    uint32_t statusINT = 0;
     374:	d8000015 	stw	zero,0(sp)

    do
    {
        aip_getINT(port, &statusINT);
     378:	d80b883a 	mov	r5,sp
     37c:	8009883a 	mov	r4,r16
     380:	000078c0 	call	78c <aip_getINT>
    } while (!(statusINT && 0x1));
     384:	d8800017 	ldw	r2,0(sp)
     388:	103ffb26 	beq	r2,zero,378 <__alt_data_end+0xfffc1b78>

    return 0;
}
     38c:	0005883a 	mov	r2,zero
     390:	dfc00217 	ldw	ra,8(sp)
     394:	dc000117 	ldw	r16,4(sp)
     398:	dec00304 	addi	sp,sp,12
     39c:	f800283a 	ret

000003a0 <ID00001001_waitirq>:
{
    uint32_t statusINT = 0;

    do
    {
        asm("nop");
     3a0:	0001883a 	nop

    } while (!start_state);
     3a4:	d0a3bf17 	ldw	r2,-28932(gp)
     3a8:	103ffd26 	beq	r2,zero,3a0 <__alt_data_end+0xfffc1ba0>
    start_state = 0;
     3ac:	d023bf15 	stw	zero,-28932(gp)
    return 0;
}
     3b0:	0005883a 	mov	r2,zero
     3b4:	f800283a 	ret

000003b8 <ID00004003_init>:

static int32_t ID00004003_clearStatus(uint32_t port);


int32_t ID00004003_init(uint32_t port)
{
     3b8:	defffe04 	addi	sp,sp,-8
    uint32_t id;

    //aip_init(port, ID00004003_csv, ID00004003_CONFIG_AMOUNT);

    aip_getID(port, &id);
     3bc:	d80b883a 	mov	r5,sp

static int32_t ID00004003_clearStatus(uint32_t port);


int32_t ID00004003_init(uint32_t port)
{
     3c0:	dfc00115 	stw	ra,4(sp)
    uint32_t id;

    //aip_init(port, ID00004003_csv, ID00004003_CONFIG_AMOUNT);

    aip_getID(port, &id);
     3c4:	00005f00 	call	5f0 <aip_getID>
    printf("The ID is: %x \n", id );
     3c8:	d9400017 	ldw	r5,0(sp)
     3cc:	010000f4 	movhi	r4,3
     3d0:	2124d204 	addi	r4,r4,-27832
     3d4:	001340c0 	call	1340c <printf>
    //ID00004003_clearStatus(port);

    return 0;
}
     3d8:	0005883a 	mov	r2,zero
     3dc:	dfc00117 	ldw	ra,4(sp)
     3e0:	dec00204 	addi	sp,sp,8
     3e4:	f800283a 	ret

000003e8 <ID00004003_startIP>:

int32_t ID00004003_startIP(uint32_t port)
{
     3e8:	deffff04 	addi	sp,sp,-4
     3ec:	dfc00015 	stw	ra,0(sp)
    aip_start(port);
     3f0:	00005e00 	call	5e0 <aip_start>

    return 0;
}
     3f4:	0005883a 	mov	r2,zero
     3f8:	dfc00017 	ldw	ra,0(sp)
     3fc:	dec00104 	addi	sp,sp,4
     400:	f800283a 	ret

00000404 <ID00004003_writeData>:

int32_t ID00004003_writeData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     404:	defffe04 	addi	sp,sp,-8
    aip_writeMem(port, MDATAOUT, data, size, offset);
     408:	d9c00015 	stw	r7,0(sp)
     40c:	31ffffcc 	andi	r7,r6,65535
     410:	280d883a 	mov	r6,r5
     414:	01400084 	movi	r5,2

    return 0;
}

int32_t ID00004003_writeData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     418:	dfc00115 	stw	ra,4(sp)
    aip_writeMem(port, MDATAOUT, data, size, offset);
     41c:	00005dc0 	call	5dc <aip_writeMem>

    return 0;
}
     420:	0005883a 	mov	r2,zero
     424:	dfc00117 	ldw	ra,4(sp)
     428:	dec00204 	addi	sp,sp,8
     42c:	f800283a 	ret

00000430 <ID00004003_readData>:

int32_t ID00004003_readData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     430:	defffe04 	addi	sp,sp,-8
    aip_readMem(port, MDATAIN, data, size, offset);
     434:	d9c00015 	stw	r7,0(sp)
     438:	31ffffcc 	andi	r7,r6,65535
     43c:	280d883a 	mov	r6,r5
     440:	000b883a 	mov	r5,zero

    return 0;
}

int32_t ID00004003_readData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     444:	dfc00115 	stw	ra,4(sp)
    aip_readMem(port, MDATAIN, data, size, offset);
     448:	00005040 	call	504 <aip_readMem>

    return 0;
}
     44c:	0005883a 	mov	r2,zero
     450:	dfc00117 	ldw	ra,4(sp)
     454:	dec00204 	addi	sp,sp,8
     458:	f800283a 	ret

0000045c <ID00004003_getStatus>:

int32_t ID00004003_getStatus(uint32_t port, uint32_t *status)
{
     45c:	deffff04 	addi	sp,sp,-4
     460:	dfc00015 	stw	ra,0(sp)
    aip_getStatus(port, status);
     464:	00006180 	call	618 <aip_getStatus>

    return 0;
}
     468:	0005883a 	mov	r2,zero
     46c:	dfc00017 	ldw	ra,0(sp)
     470:	dec00104 	addi	sp,sp,4
     474:	f800283a 	ret

00000478 <ID00004003_waitDone>:

int32_t ID00004003_waitDone(uint32_t port)
{
     478:	defffd04 	addi	sp,sp,-12
     47c:	dc000115 	stw	r16,4(sp)
     480:	dfc00215 	stw	ra,8(sp)
     484:	2021883a 	mov	r16,r4
    uint32_t statusINT = 0;
     488:	d8000015 	stw	zero,0(sp)

    do
    {
        aip_getINT(port, &statusINT);
     48c:	d80b883a 	mov	r5,sp
     490:	8009883a 	mov	r4,r16
     494:	000078c0 	call	78c <aip_getINT>
    } while (!(statusINT && 0x1));
     498:	d8800017 	ldw	r2,0(sp)
     49c:	103ffb26 	beq	r2,zero,48c <__alt_data_end+0xfffc1c8c>

    return 0;
}
     4a0:	0005883a 	mov	r2,zero
     4a4:	dfc00217 	ldw	ra,8(sp)
     4a8:	dc000117 	ldw	r16,4(sp)
     4ac:	dec00304 	addi	sp,sp,12
     4b0:	f800283a 	ret

000004b4 <aip_aipRead>:
static uint8_t aip_aipRead (void *aipBaseAddr, uint32_t config, uint32_t *data, uint32_t size )
{

    volatile uint32_t *reg32 = (volatile uint32_t *)aipBaseAddr;

    reg32[AIP_CONFIG] = config;
     4b4:	21400815 	stw	r5,32(r4)

    for (uint32_t i = 0; i < size; i++)
     4b8:	0005883a 	mov	r2,zero
     4bc:	11c00526 	beq	r2,r7,4d4 <aip_aipRead+0x20>
	{
		data[i] = reg32[AIP_DATAOUT];
     4c0:	20c00017 	ldw	r3,0(r4)

    volatile uint32_t *reg32 = (volatile uint32_t *)aipBaseAddr;

    reg32[AIP_CONFIG] = config;

    for (uint32_t i = 0; i < size; i++)
     4c4:	10800044 	addi	r2,r2,1
     4c8:	31800104 	addi	r6,r6,4
	{
		data[i] = reg32[AIP_DATAOUT];
     4cc:	30ffff15 	stw	r3,-4(r6)
     4d0:	003ffa06 	br	4bc <__alt_data_end+0xfffc1cbc>
	}

	return 0 ;
};
     4d4:	0005883a 	mov	r2,zero
     4d8:	f800283a 	ret

000004dc <aip_aipWrite>:
static uint8_t aip_aipWrite (void *aipBaseAddr, uint32_t config, uint32_t *data, uint32_t size)
{

    volatile uint32_t *reg32 = (volatile uint32_t *)aipBaseAddr;

    reg32[AIP_CONFIG] = config;
     4dc:	21400815 	stw	r5,32(r4)

    for (uint32_t i = 0; i < size; i++) {
     4e0:	0005883a 	mov	r2,zero
     4e4:	11c00526 	beq	r2,r7,4fc <aip_aipWrite+0x20>
        reg32[AIP_DATAIN] = data[i];
     4e8:	30c00017 	ldw	r3,0(r6)

    volatile uint32_t *reg32 = (volatile uint32_t *)aipBaseAddr;

    reg32[AIP_CONFIG] = config;

    for (uint32_t i = 0; i < size; i++) {
     4ec:	10800044 	addi	r2,r2,1
     4f0:	31800104 	addi	r6,r6,4
        reg32[AIP_DATAIN] = data[i];
     4f4:	20c00415 	stw	r3,16(r4)
     4f8:	003ffa06 	br	4e4 <__alt_data_end+0xfffc1ce4>
    }

	return 0 ;
};
     4fc:	0005883a 	mov	r2,zero
     500:	f800283a 	ret

00000504 <aip_readMem>:

    return 0;
}
*/
int8_t aip_readMem (void *aipBaseAddr, uint8_t configMem, uint32_t* dataRead, uint16_t amountData, uint32_t offset)
{
     504:	defffb04 	addi	sp,sp,-20
     508:	dcc00315 	stw	r19,12(sp)
     50c:	dc000015 	stw	r16,0(sp)
     510:	3827883a 	mov	r19,r7
    /* set addrs */
    aip_aipWrite((void *)aipBaseAddr, configMem+1, &offset, 1);
     514:	2c003fcc 	andi	r16,r5,255
     518:	01c00044 	movi	r7,1
     51c:	81cb883a 	add	r5,r16,r7

    return 0;
}
*/
int8_t aip_readMem (void *aipBaseAddr, uint8_t configMem, uint32_t* dataRead, uint16_t amountData, uint32_t offset)
{
     520:	dc800215 	stw	r18,8(sp)
     524:	3025883a 	mov	r18,r6
    /* set addrs */
    aip_aipWrite((void *)aipBaseAddr, configMem+1, &offset, 1);
     528:	d9800504 	addi	r6,sp,20

    return 0;
}
*/
int8_t aip_readMem (void *aipBaseAddr, uint8_t configMem, uint32_t* dataRead, uint16_t amountData, uint32_t offset)
{
     52c:	dfc00415 	stw	ra,16(sp)
     530:	dc400115 	stw	r17,4(sp)
     534:	2023883a 	mov	r17,r4
    /* set addrs */
    aip_aipWrite((void *)aipBaseAddr, configMem+1, &offset, 1);
     538:	00004dc0 	call	4dc <aip_aipWrite>

    /* write data */
    aip_aipRead((void *)aipBaseAddr, configMem, dataRead, amountData);
     53c:	99ffffcc 	andi	r7,r19,65535
     540:	900d883a 	mov	r6,r18
     544:	800b883a 	mov	r5,r16
     548:	8809883a 	mov	r4,r17
     54c:	00004b40 	call	4b4 <aip_aipRead>

    return 0;
}
     550:	0005883a 	mov	r2,zero
     554:	dfc00417 	ldw	ra,16(sp)
     558:	dcc00317 	ldw	r19,12(sp)
     55c:	dc800217 	ldw	r18,8(sp)
     560:	dc400117 	ldw	r17,4(sp)
     564:	dc000017 	ldw	r16,0(sp)
     568:	dec00504 	addi	sp,sp,20
     56c:	f800283a 	ret

00000570 <aip_writeConfReg>:

    return 0;
}

int8_t aip_writeConfReg (void *aipBaseAddr, uint8_t configConfReg, uint32_t* dataWrite, uint16_t amountData, uint32_t offset)
{
     570:	defffb04 	addi	sp,sp,-20
     574:	dcc00315 	stw	r19,12(sp)
     578:	dc000015 	stw	r16,0(sp)
     57c:	3827883a 	mov	r19,r7
    /* set addrs */
    aip_aipWrite((void *)aipBaseAddr, configConfReg+1, &offset, 1);
     580:	2c003fcc 	andi	r16,r5,255
     584:	01c00044 	movi	r7,1
     588:	81cb883a 	add	r5,r16,r7

    return 0;
}

int8_t aip_writeConfReg (void *aipBaseAddr, uint8_t configConfReg, uint32_t* dataWrite, uint16_t amountData, uint32_t offset)
{
     58c:	dc800215 	stw	r18,8(sp)
     590:	3025883a 	mov	r18,r6
    /* set addrs */
    aip_aipWrite((void *)aipBaseAddr, configConfReg+1, &offset, 1);
     594:	d9800504 	addi	r6,sp,20

    return 0;
}

int8_t aip_writeConfReg (void *aipBaseAddr, uint8_t configConfReg, uint32_t* dataWrite, uint16_t amountData, uint32_t offset)
{
     598:	dfc00415 	stw	ra,16(sp)
     59c:	dc400115 	stw	r17,4(sp)
     5a0:	2023883a 	mov	r17,r4
    /* set addrs */
    aip_aipWrite((void *)aipBaseAddr, configConfReg+1, &offset, 1);
     5a4:	00004dc0 	call	4dc <aip_aipWrite>

    /* write data */
    aip_aipWrite((void *)aipBaseAddr, configConfReg, dataWrite, amountData);
     5a8:	99ffffcc 	andi	r7,r19,65535
     5ac:	900d883a 	mov	r6,r18
     5b0:	800b883a 	mov	r5,r16
     5b4:	8809883a 	mov	r4,r17
     5b8:	00004dc0 	call	4dc <aip_aipWrite>

    return 0;
}
     5bc:	0005883a 	mov	r2,zero
     5c0:	dfc00417 	ldw	ra,16(sp)
     5c4:	dcc00317 	ldw	r19,12(sp)
     5c8:	dc800217 	ldw	r18,8(sp)
     5cc:	dc400117 	ldw	r17,4(sp)
     5d0:	dc000017 	ldw	r16,0(sp)
     5d4:	dec00504 	addi	sp,sp,20
     5d8:	f800283a 	ret

000005dc <aip_writeMem>:
     5dc:	00005701 	jmpi	570 <aip_writeConfReg>

000005e0 <aip_start>:

static uint8_t aip_aipStart (void *aipBaseAddr)
{
    volatile uint32_t *reg32 = (volatile uint32_t *)aipBaseAddr;

    reg32[AIP_START] = 0x1;
     5e0:	00800044 	movi	r2,1
     5e4:	20800c15 	stw	r2,48(r4)
int8_t aip_start (void *aipBaseAddr)
{
    aip_aipStart((void *)aipBaseAddr);

    return 0;
}
     5e8:	0005883a 	mov	r2,zero
     5ec:	f800283a 	ret

000005f0 <aip_getID>:

int8_t aip_getID (void *aipBaseAddr, uint32_t *id)
{
     5f0:	deffff04 	addi	sp,sp,-4
    aip_aipRead((void *)aipBaseAddr, AIP_IPID, id, 1);
     5f4:	280d883a 	mov	r6,r5
     5f8:	01c00044 	movi	r7,1
     5fc:	014007c4 	movi	r5,31

    return 0;
}

int8_t aip_getID (void *aipBaseAddr, uint32_t *id)
{
     600:	dfc00015 	stw	ra,0(sp)
    aip_aipRead((void *)aipBaseAddr, AIP_IPID, id, 1);
     604:	00004b40 	call	4b4 <aip_aipRead>

    return 0;
}
     608:	0005883a 	mov	r2,zero
     60c:	dfc00017 	ldw	ra,0(sp)
     610:	dec00104 	addi	sp,sp,4
     614:	f800283a 	ret

00000618 <aip_getStatus>:

int8_t aip_getStatus (void *aipBaseAddr, uint32_t* status)
{
     618:	deffff04 	addi	sp,sp,-4
    aip_aipRead((void *)aipBaseAddr, AIP_STATUS, status, 1);
     61c:	280d883a 	mov	r6,r5
     620:	01c00044 	movi	r7,1
     624:	01400784 	movi	r5,30

    return 0;
}

int8_t aip_getStatus (void *aipBaseAddr, uint32_t* status)
{
     628:	dfc00015 	stw	ra,0(sp)
    aip_aipRead((void *)aipBaseAddr, AIP_STATUS, status, 1);
     62c:	00004b40 	call	4b4 <aip_aipRead>

    return 0;
}
     630:	0005883a 	mov	r2,zero
     634:	dfc00017 	ldw	ra,0(sp)
     638:	dec00104 	addi	sp,sp,4
     63c:	f800283a 	ret

00000640 <aip_enableINT>:

int8_t aip_enableINT (void *aipBaseAddr, uint8_t idxInt)
{
     640:	defffa04 	addi	sp,sp,-24
     644:	dc800315 	stw	r18,12(sp)
     648:	dc400215 	stw	r17,8(sp)
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     64c:	04800784 	movi	r18,30
     650:	04400044 	movi	r17,1

    return 0;
}

int8_t aip_enableINT (void *aipBaseAddr, uint8_t idxInt)
{
     654:	dc000115 	stw	r16,4(sp)
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     658:	880f883a 	mov	r7,r17
     65c:	d80d883a 	mov	r6,sp

    return 0;
}

int8_t aip_enableINT (void *aipBaseAddr, uint8_t idxInt)
{
     660:	2821883a 	mov	r16,r5
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     664:	900b883a 	mov	r5,r18

    return 0;
}

int8_t aip_enableINT (void *aipBaseAddr, uint8_t idxInt)
{
     668:	dfc00515 	stw	ra,20(sp)
     66c:	dcc00415 	stw	r19,16(sp)
    uint32_t status = 0;
     670:	d8000015 	stw	zero,0(sp)

    return 0;
}

int8_t aip_enableINT (void *aipBaseAddr, uint8_t idxInt)
{
     674:	2027883a 	mov	r19,r4

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    status &= AIP_STATUS_MASK_MASK;

    status |= (1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     678:	84003fcc 	andi	r16,r16,255

int8_t aip_enableINT (void *aipBaseAddr, uint8_t idxInt)
{
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     67c:	00004b40 	call	4b4 <aip_aipRead>

    status &= AIP_STATUS_MASK_MASK;

    status |= (1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     680:	d8800017 	ldw	r2,0(sp)
     684:	84000404 	addi	r16,r16,16
     688:	8c20983a 	sll	r16,r17,r16
     68c:	10803fec 	andhi	r2,r2,255

    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     690:	880f883a 	mov	r7,r17

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    status &= AIP_STATUS_MASK_MASK;

    status |= (1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     694:	1420b03a 	or	r16,r2,r16

    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     698:	d80d883a 	mov	r6,sp
     69c:	900b883a 	mov	r5,r18
     6a0:	9809883a 	mov	r4,r19

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    status &= AIP_STATUS_MASK_MASK;

    status |= (1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     6a4:	dc000015 	stw	r16,0(sp)

    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     6a8:	00004dc0 	call	4dc <aip_aipWrite>

    return 0;
}
     6ac:	0005883a 	mov	r2,zero
     6b0:	dfc00517 	ldw	ra,20(sp)
     6b4:	dcc00417 	ldw	r19,16(sp)
     6b8:	dc800317 	ldw	r18,12(sp)
     6bc:	dc400217 	ldw	r17,8(sp)
     6c0:	dc000117 	ldw	r16,4(sp)
     6c4:	dec00604 	addi	sp,sp,24
     6c8:	f800283a 	ret

000006cc <aip_disableINT>:

int8_t aip_disableINT (void *aipBaseAddr, uint8_t idxInt)
{
     6cc:	defffa04 	addi	sp,sp,-24
     6d0:	dc800315 	stw	r18,12(sp)
     6d4:	dc400215 	stw	r17,8(sp)
     6d8:	dc000115 	stw	r16,4(sp)
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     6dc:	04400044 	movi	r17,1
     6e0:	04800784 	movi	r18,30

    return 0;
}

int8_t aip_disableINT (void *aipBaseAddr, uint8_t idxInt)
{
     6e4:	2821883a 	mov	r16,r5
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     6e8:	880f883a 	mov	r7,r17
     6ec:	d80d883a 	mov	r6,sp
     6f0:	900b883a 	mov	r5,r18

    status &= AIP_STATUS_MASK_MASK;

    status &= ~(uint32_t)(1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     6f4:	84003fcc 	andi	r16,r16,255

    return 0;
}

int8_t aip_disableINT (void *aipBaseAddr, uint8_t idxInt)
{
     6f8:	dfc00515 	stw	ra,20(sp)
     6fc:	dcc00415 	stw	r19,16(sp)
    uint32_t status = 0;
     700:	d8000015 	stw	zero,0(sp)

    return 0;
}

int8_t aip_disableINT (void *aipBaseAddr, uint8_t idxInt)
{
     704:	2027883a 	mov	r19,r4

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    status &= AIP_STATUS_MASK_MASK;

    status &= ~(uint32_t)(1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     708:	84000404 	addi	r16,r16,16

int8_t aip_disableINT (void *aipBaseAddr, uint8_t idxInt)
{
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     70c:	00004b40 	call	4b4 <aip_aipRead>

    status &= AIP_STATUS_MASK_MASK;

    status &= ~(uint32_t)(1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     710:	d8800017 	ldw	r2,0(sp)
     714:	8c20983a 	sll	r16,r17,r16

    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     718:	880f883a 	mov	r7,r17

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    status &= AIP_STATUS_MASK_MASK;

    status &= ~(uint32_t)(1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     71c:	10803fec 	andhi	r2,r2,255
     720:	0420303a 	nor	r16,zero,r16
     724:	80a0703a 	and	r16,r16,r2

    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     728:	d80d883a 	mov	r6,sp
     72c:	900b883a 	mov	r5,r18
     730:	9809883a 	mov	r4,r19

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    status &= AIP_STATUS_MASK_MASK;

    status &= ~(uint32_t)(1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     734:	dc000015 	stw	r16,0(sp)

    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     738:	00004dc0 	call	4dc <aip_aipWrite>

    return 0;
}
     73c:	0005883a 	mov	r2,zero
     740:	dfc00517 	ldw	ra,20(sp)
     744:	dcc00417 	ldw	r19,16(sp)
     748:	dc800317 	ldw	r18,12(sp)
     74c:	dc400217 	ldw	r17,8(sp)
     750:	dc000117 	ldw	r16,4(sp)
     754:	dec00604 	addi	sp,sp,24
     758:	f800283a 	ret

0000075c <aip_clearINT>:
    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    return 0;
}*/
int8_t aip_clearINT (void *aipBaseAddr, uint8_t idxInt)
{
     75c:	defffe04 	addi	sp,sp,-8

    //aip_aipRead(aipBaseAddr, AIP_STATUS, &status, 1);

    //status = (status & (AIP_STATUS_MASK_NU | AIP_STATUS_MASK_MASK | AIP_STATUS_MASK_NOTIFICATION)) | (uint32_t)(1 << idxInt);

    status = ((0xffffffff));
     760:	00bfffc4 	movi	r2,-1

    aip_aipWrite(aipBaseAddr, AIP_STATUS, &status, 1);
     764:	01c00044 	movi	r7,1
     768:	d80d883a 	mov	r6,sp
     76c:	01400784 	movi	r5,30
    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    return 0;
}*/
int8_t aip_clearINT (void *aipBaseAddr, uint8_t idxInt)
{
     770:	dfc00115 	stw	ra,4(sp)

    //aip_aipRead(aipBaseAddr, AIP_STATUS, &status, 1);

    //status = (status & (AIP_STATUS_MASK_NU | AIP_STATUS_MASK_MASK | AIP_STATUS_MASK_NOTIFICATION)) | (uint32_t)(1 << idxInt);

    status = ((0xffffffff));
     774:	d8800015 	stw	r2,0(sp)

    aip_aipWrite(aipBaseAddr, AIP_STATUS, &status, 1);
     778:	00004dc0 	call	4dc <aip_aipWrite>

    return 0;
}
     77c:	0005883a 	mov	r2,zero
     780:	dfc00117 	ldw	ra,4(sp)
     784:	dec00204 	addi	sp,sp,8
     788:	f800283a 	ret

0000078c <aip_getINT>:
int8_t aip_getINT (void *aipBaseAddr, uint8_t* intVector)
{
     78c:	defffd04 	addi	sp,sp,-12
     790:	dc000115 	stw	r16,4(sp)
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     794:	01c00044 	movi	r7,1
    aip_aipWrite(aipBaseAddr, AIP_STATUS, &status, 1);

    return 0;
}
int8_t aip_getINT (void *aipBaseAddr, uint8_t* intVector)
{
     798:	2821883a 	mov	r16,r5
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     79c:	d80d883a 	mov	r6,sp
     7a0:	01400784 	movi	r5,30
    aip_aipWrite(aipBaseAddr, AIP_STATUS, &status, 1);

    return 0;
}
int8_t aip_getINT (void *aipBaseAddr, uint8_t* intVector)
{
     7a4:	dfc00215 	stw	ra,8(sp)
    uint32_t status = 0;
     7a8:	d8000015 	stw	zero,0(sp)

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     7ac:	00004b40 	call	4b4 <aip_aipRead>

    *intVector = (uint8_t)(status & AIP_STATUS_MASK_INT);
     7b0:	d8800017 	ldw	r2,0(sp)
     7b4:	80800005 	stb	r2,0(r16)

    return 0;
}
     7b8:	0005883a 	mov	r2,zero
     7bc:	dfc00217 	ldw	ra,8(sp)
     7c0:	dc000117 	ldw	r16,4(sp)
     7c4:	dec00304 	addi	sp,sp,12
     7c8:	f800283a 	ret

000007cc <aip_getNotifications>:

int8_t aip_getNotifications(void *aipBaseAddr, uint8_t* notificationsVector)
{
     7cc:	defffd04 	addi	sp,sp,-12
     7d0:	dc000115 	stw	r16,4(sp)
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     7d4:	01c00044 	movi	r7,1

    return 0;
}

int8_t aip_getNotifications(void *aipBaseAddr, uint8_t* notificationsVector)
{
     7d8:	2821883a 	mov	r16,r5
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     7dc:	d80d883a 	mov	r6,sp
     7e0:	01400784 	movi	r5,30

    return 0;
}

int8_t aip_getNotifications(void *aipBaseAddr, uint8_t* notificationsVector)
{
     7e4:	dfc00215 	stw	ra,8(sp)
    uint32_t status = 0;
     7e8:	d8000015 	stw	zero,0(sp)

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     7ec:	00004b40 	call	4b4 <aip_aipRead>

    *notificationsVector = (uint8_t)((status & AIP_STATUS_MASK_NOTIFICATION) >> AIP_STATUS_SHIFT_NOTIFICATION);

    return 0;
}
     7f0:	0005883a 	mov	r2,zero
{
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    *notificationsVector = (uint8_t)((status & AIP_STATUS_MASK_NOTIFICATION) >> AIP_STATUS_SHIFT_NOTIFICATION);
     7f4:	80000005 	stb	zero,0(r16)

    return 0;
}
     7f8:	dfc00217 	ldw	ra,8(sp)
     7fc:	dc000117 	ldw	r16,4(sp)
     800:	dec00304 	addi	sp,sp,12
     804:	f800283a 	ret

00000808 <start_isr>:
void start_isr(void * context){

		volatile int * edge_ptr;
		edge_ptr = (volatile int *) context;

		*edge_ptr = IORD_ALTERA_AVALON_PIO_EDGE_CAP(START_UP_BASE);
     808:	00800134 	movhi	r2,4
     80c:	10982b04 	addi	r2,r2,24748
     810:	10c00037 	ldwio	r3,0(r2)
     814:	20c00015 	stw	r3,0(r4)

		IOWR_ALTERA_AVALON_PIO_EDGE_CAP(START_UP_BASE, 0);
     818:	10000035 	stwio	zero,0(r2)

#ifdef 	PRINTF
		printf("------------start DETECTED ------------ \n");
#endif
		start_state=1;
     81c:	00800044 	movi	r2,1
     820:	d0a3bf15 	stw	r2,-28932(gp)
     824:	f800283a 	ret

00000828 <start_setup>:
    }
    return 0;
}


void start_setup(void){
     828:	defffe04 	addi	sp,sp,-8

		IOWR_ALTERA_AVALON_PIO_IRQ_MASK(START_UP_BASE, 0x01);
     82c:	00800134 	movhi	r2,4
    }
    return 0;
}


void start_setup(void){
     830:	dfc00115 	stw	ra,4(sp)

		IOWR_ALTERA_AVALON_PIO_IRQ_MASK(START_UP_BASE, 0x01);
     834:	01400044 	movi	r5,1
     838:	10982a04 	addi	r2,r2,24744
     83c:	11400035 	stwio	r5,0(r2)
		IOWR_ALTERA_AVALON_PIO_EDGE_CAP(START_UP_BASE, 0x00);
     840:	00800134 	movhi	r2,4
     844:	10982b04 	addi	r2,r2,24748
     848:	10000035 	stwio	zero,0(r2)
		void * edge_val_ptr;
		edge_val_ptr = (void *) &edge_val;

		alt_ic_isr_register(
     84c:	01800034 	movhi	r6,0
     850:	d8000015 	stw	zero,0(sp)
     854:	d1e3c004 	addi	r7,gp,-28928
     858:	31820204 	addi	r6,r6,2056
     85c:	0009883a 	mov	r4,zero
     860:	0028d880 	call	28d88 <alt_ic_isr_register>
				START_UP_IRQ_INTERRUPT_CONTROLLER_ID,
				START_UP_IRQ,
				start_isr,
				edge_val_ptr,
				0x00);
}
     864:	dfc00117 	ldw	ra,4(sp)
     868:	dec00204 	addi	sp,sp,8
     86c:	f800283a 	ret

00000870 <main>:
//void int_setup();
void start_setup();


int main(void)
{
     870:	deffe404 	addi	sp,sp,-112
     874:	dfc01b15 	stw	ra,108(sp)
     878:	dd001a15 	stw	r20,104(sp)
     87c:	dcc01915 	stw	r19,100(sp)
     880:	dc401715 	stw	r17,92(sp)
     884:	dc801815 	stw	r18,96(sp)
     888:	dc001615 	stw	r16,88(sp)
	start_state = 0;
     88c:	d023bf15 	stw	zero,-28932(gp)
   // uint32_t dataFlits[DUMMY_MEM_SIZE];

    uint32_t data[FLITS_AIP];

   // int_setup();
    start_setup();
     890:	00008280 	call	828 <start_setup>

    // ********* INICIALIZACION *****************************

   int ret = 0;
   
    LMS7002M_t *lms = LMS7002M_create(spidev_interface_transact);
     894:	01000074 	movhi	r4,1
     898:	213b2504 	addi	r4,r4,-4972
     89c:	00068fc0 	call	68fc <LMS7002M_create>
    LMS7002M_reset(lms);
     8a0:	1009883a 	mov	r4,r2

    // ********* INICIALIZACION *****************************

   int ret = 0;
   
    LMS7002M_t *lms = LMS7002M_create(spidev_interface_transact);
     8a4:	1023883a 	mov	r17,r2
    LMS7002M_reset(lms);
     8a8:	00098cc0 	call	98cc <LMS7002M_reset>
    LMS7002M_set_spi_mode(lms, 4); //set 4-wire spi before reading back
     8ac:	01400104 	movi	r5,4
     8b0:	8809883a 	mov	r4,r17
     8b4:	00098680 	call	9868 <LMS7002M_set_spi_mode>
    size_t buffer_size;
    Geric_Parameter buffer[5];   
    double data_pointer;    
    

    printf("Waiting to start\n");
     8b8:	010000f4 	movhi	r4,3
     8bc:	2124d604 	addi	r4,r4,-27816

               // buffer[0] no esta en uso
               
                uint8_t Group_ID = opcode & 31;  
                
                switch (Group_ID) {
     8c0:	05000034 	movhi	r20,0
                    case SET_LO_FREQ_NUM:
                        LMS7002M_spi_write(lms, 0x0020, 0xFFFE);
                        buffer_size = 5;
                        buffer[1].value.const_dir = data[1];
                       // buffer[2].value.d = u32_to_double(data[2], data[3]);
                        buffer[2].value.d = 30720000.0;
     8c4:	04d05f74 	movhi	r19,16765
    size_t buffer_size;
    Geric_Parameter buffer[5];   
    double data_pointer;    
    

    printf("Waiting to start\n");
     8c8:	00135080 	call	13508 <puts>

               // buffer[0] no esta en uso
               
                uint8_t Group_ID = opcode & 31;  
                
                switch (Group_ID) {
     8cc:	a5024504 	addi	r20,r20,2324
                    case SET_LO_FREQ_NUM:
                        LMS7002M_spi_write(lms, 0x0020, 0xFFFE);
                        buffer_size = 5;
                        buffer[1].value.const_dir = data[1];
                       // buffer[2].value.d = u32_to_double(data[2], data[3]);
                        buffer[2].value.d = 30720000.0;
     8d0:	9cd30004 	addi	r19,r19,19456
    double data_pointer;    
    

    printf("Waiting to start\n");
	while(1){
		if(start_state != 0){
     8d4:	d0a3bf17 	ldw	r2,-28932(gp)
     8d8:	103ffe26 	beq	r2,zero,8d4 <__alt_data_end+0xfffc20d4>
				ID00004003_readData(AIP_UP_0_BASE, data, FLITS_AIP, 0);
     8dc:	01000134 	movhi	r4,4
     8e0:	000f883a 	mov	r7,zero
     8e4:	01800204 	movi	r6,8
     8e8:	d9400a04 	addi	r5,sp,40
     8ec:	21170004 	addi	r4,r4,23552
     8f0:	00004300 	call	430 <ID00004003_readData>
                
                opcode = data[0];
     8f4:	dc800a17 	ldw	r18,40(sp)

               // buffer[0] no esta en uso
               
                uint8_t Group_ID = opcode & 31;  
                
                switch (Group_ID) {
     8f8:	00c00604 	movi	r3,24
     8fc:	908007cc 	andi	r2,r18,31
     900:	1880aa36 	bltu	r3,r2,bac <main+0x33c>
     904:	100490ba 	slli	r2,r2,2
     908:	1505883a 	add	r2,r2,r20
     90c:	10800017 	ldw	r2,0(r2)
     910:	1000683a 	jmp	r2
     914:	00000bbc 	xorhi	zero,zero,46
     918:	00000bbc 	xorhi	zero,zero,46
     91c:	00000978 	rdprs	zero,zero,37
     920:	00000984 	movi	zero,38
     924:	00000990 	cmplti	zero,zero,38
     928:	0000099c 	xori	zero,zero,38
     92c:	000009ac 	andhi	zero,zero,38
     930:	00000b9c 	xori	zero,zero,46
     934:	000009bc 	xorhi	zero,zero,38
     938:	000009d8 	cmpnei	zero,zero,39
     93c:	000009e8 	cmpgeui	zero,zero,39
     940:	000009f8 	rdprs	zero,zero,39
     944:	00000a28 	cmpgeui	zero,zero,40
     948:	00000bbc 	xorhi	zero,zero,46
     94c:	00000a44 	movi	zero,41
     950:	00000a88 	cmpgei	zero,zero,42
     954:	00000aa0 	cmpeqi	zero,zero,42
     958:	00000ab0 	cmpltui	zero,zero,42
     95c:	00000ac8 	cmpgei	zero,zero,43
     960:	00000afc 	xorhi	zero,zero,43
     964:	000009bc 	xorhi	zero,zero,38
     968:	00000b20 	cmpeqi	zero,zero,44
     96c:	00000b44 	movi	zero,45
     970:	00000b7c 	xorhi	zero,zero,45
     974:	00000b9c 	xori	zero,zero,46
                        buffer_size = 1;
                        // LMS7002M_t *
                        break;
                    case SPI_WRITE_NUM:
                        buffer_size = 3;
                        buffer[1].value.sint = u32_to_int32(data[1]);   // cast to int
     978:	d9000b17 	ldw	r4,44(sp)
     97c:	000efa00 	call	efa0 <u32_to_int32>
     980:	00000f06 	br	9c0 <main+0x150>
                        buffer[2].value.sint = u32_to_int32(data[2]);
                        // LMS7002M_t *, const int, const int
                        break;
                    case SPI_CONFIG_NUM:
                        buffer_size = 2;
                        buffer[1].value.sint = u32_to_int32(data[1]);   // cast to int
     984:	d9000b17 	ldw	r4,44(sp)
     988:	000efa00 	call	efa0 <u32_to_int32>
     98c:	00008406 	br	ba0 <main+0x330>
                        // LMS7002M_t *, const int
                        break;
                    case INI_NUM:
                        buffer_size = 2;
                        buffer[1].value.enum_type = u32_to_char(data[1]);
     990:	d9000b17 	ldw	r4,44(sp)
     994:	000efa80 	call	efa8 <u32_to_char>
     998:	00000606 	br	9b4 <main+0x144>
                        // LMS7002M_t *, const char *
                        break;
                    case CONFIGURE_LML_PORT_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_port = data[1];
     99c:	d8800b17 	ldw	r2,44(sp)
     9a0:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.const_dir = data[2];
     9a4:	d8800c17 	ldw	r2,48(sp)
     9a8:	00004506 	br	ac0 <main+0x250>
                        buffer[3].value.sint = u32_to_int32(data[3]);
                         // LMS7002M_t *, const LMS7002M_port_t, const LMS7002M_dir_t, const int
                        break;
                    case ONE_PARAM_CONST_BOOL_NUM:
                        buffer_size = 2;
                        buffer[1].value.b = data[1];
     9ac:	d8800b17 	ldw	r2,44(sp)
     9b0:	1004c03a 	cmpne	r2,r2,zero
     9b4:	d8800205 	stb	r2,8(sp)
     9b8:	00007a06 	br	ba4 <main+0x334>
                        buffer[1].value.const_dir = data[1];
                        // LMS7002M_t *, const LMS7002M_dir_t
                        break;
                    case TWO_PARAM_LMS7002M_DIR_INT_NUM:
                        buffer_size = 3;
                        buffer[1].value.const_dir = data[1];
     9bc:	d8800b17 	ldw	r2,44(sp)
     9c0:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.sint = u32_to_int32(data[2]);
     9c4:	d9000c17 	ldw	r4,48(sp)
     9c8:	000efa00 	call	efa0 <u32_to_int32>
     9cc:	d8800415 	stw	r2,16(sp)
                        buffer_size = 2;
                        buffer[1].value.const_dir = data[1];
                        // LMS7002M_t *, const LMS7002M_dir_t
                        break;
                    case TWO_PARAM_LMS7002M_DIR_INT_NUM:
                        buffer_size = 3;
     9d0:	040000c4 	movi	r16,3
                        buffer[1].value.const_dir = data[1];
                        buffer[2].value.sint = u32_to_int32(data[2]);
                        // LMS7002M_t *, const LMS7002M_dir_t, const int
                        break;
     9d4:	00007a06 	br	bc0 <main+0x350>
                    case LDO_ENABLE_NUM:
                        buffer_size = 3;
                        buffer[1].value.b = data[1];
     9d8:	d8800b17 	ldw	r2,44(sp)
     9dc:	1004c03a 	cmpne	r2,r2,zero
     9e0:	d8800205 	stb	r2,8(sp)
     9e4:	003ff706 	br	9c4 <__alt_data_end+0xfffc21c4>
                        buffer[2].value.sint = u32_to_int32(data[2]);
                        // LMS7002M_t *, const bool, const int
                        break;
                    case AFE_ENABLE_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_dir = data[1];
     9e8:	d8800b17 	ldw	r2,44(sp)
     9ec:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.const_chan = data[2];
     9f0:	d8800c17 	ldw	r2,48(sp)
     9f4:	00004e06 	br	b30 <main+0x2c0>
                        // LMS7002M_t *, const LMS7002M_dir_t, const LMS7002M_chan_t, const bool
                        break;
                    case SET_DATA_CLOCK_NUM:
                        buffer_size = 4;
                        buffer[1].value.d = 30720000; //u32_to_double(data[1], data[2]);
                        buffer[2].value.d = u32_to_double(data[3], data[4]);                   
     9f8:	d9400e17 	ldw	r5,56(sp)
     9fc:	d9000d17 	ldw	r4,52(sp)
                        buffer[3].value.b = data[3];
                        // LMS7002M_t *, const LMS7002M_dir_t, const LMS7002M_chan_t, const bool
                        break;
                    case SET_DATA_CLOCK_NUM:
                        buffer_size = 4;
                        buffer[1].value.d = 30720000; //u32_to_double(data[1], data[2]);
     a00:	d8000215 	stw	zero,8(sp)
     a04:	dcc00315 	stw	r19,12(sp)
                        buffer[2].value.d = u32_to_double(data[3], data[4]);                   
     a08:	000ef5c0 	call	ef5c <u32_to_double>
                        buffer[3].value.d_pointer = &data_pointer;
     a0c:	d9801404 	addi	r6,sp,80
                        // LMS7002M_t *, const LMS7002M_dir_t, const LMS7002M_chan_t, const bool
                        break;
                    case SET_DATA_CLOCK_NUM:
                        buffer_size = 4;
                        buffer[1].value.d = 30720000; //u32_to_double(data[1], data[2]);
                        buffer[2].value.d = u32_to_double(data[3], data[4]);                   
     a10:	d8800415 	stw	r2,16(sp)
     a14:	d8c00515 	stw	r3,20(sp)
                        buffer[3].value.d_pointer = &data_pointer;
     a18:	d9800615 	stw	r6,24(sp)
                        u32_to_double_ptr(data[5], data[6], buffer[3].value.d_pointer);
     a1c:	d9401017 	ldw	r5,64(sp)
     a20:	d9000f17 	ldw	r4,60(sp)
     a24:	00005206 	br	b70 <main+0x300>
                        // LMS7002M_t *, const double, const double, double *
                        break;
                    case SET_NCO_FREQ_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_dir = data[1];
     a28:	d8800b17 	ldw	r2,44(sp)
                        buffer[2].value.const_chan = data[2];
                        buffer[3].value.d = u32_to_double(data[3], data[4]);
     a2c:	d9400e17 	ldw	r5,56(sp)
     a30:	d9000d17 	ldw	r4,52(sp)
                        u32_to_double_ptr(data[5], data[6], buffer[3].value.d_pointer);
                        // LMS7002M_t *, const double, const double, double *
                        break;
                    case SET_NCO_FREQ_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_dir = data[1];
     a34:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.const_chan = data[2];
     a38:	d8800c17 	ldw	r2,48(sp)
     a3c:	d8800415 	stw	r2,16(sp)
     a40:	00002a06 	br	aec <main+0x27c>
                    case SET_GFIR_TAPS_NUM:
                        buffer_size = 1;
                        // LMS7002M_t *
                        break;
                    case SET_LO_FREQ_NUM:
                        LMS7002M_spi_write(lms, 0x0020, 0xFFFE);
     a44:	01bfff94 	movui	r6,65534
     a48:	01400804 	movi	r5,32
     a4c:	8809883a 	mov	r4,r17
     a50:	000697c0 	call	697c <LMS7002M_spi_write>
                        buffer_size = 5;
                        buffer[1].value.const_dir = data[1];
     a54:	d8800b17 	ldw	r2,44(sp)
                       // buffer[2].value.d = u32_to_double(data[2], data[3]);
                        buffer[2].value.d = 30720000.0;
                       // printf(" el valor double es: %.10f\n", buffer[2].value.d);
                        buffer[3].value.d = u32_to_double(data[4], data[5]);
     a58:	d9400f17 	ldw	r5,60(sp)
     a5c:	d9000e17 	ldw	r4,56(sp)
                        // LMS7002M_t *
                        break;
                    case SET_LO_FREQ_NUM:
                        LMS7002M_spi_write(lms, 0x0020, 0xFFFE);
                        buffer_size = 5;
                        buffer[1].value.const_dir = data[1];
     a60:	d8800215 	stw	r2,8(sp)
                       // buffer[2].value.d = u32_to_double(data[2], data[3]);
                        buffer[2].value.d = 30720000.0;
     a64:	d8000415 	stw	zero,16(sp)
     a68:	dcc00515 	stw	r19,20(sp)
                       // printf(" el valor double es: %.10f\n", buffer[2].value.d);
                        buffer[3].value.d = u32_to_double(data[4], data[5]);
     a6c:	000ef5c0 	call	ef5c <u32_to_double>
     a70:	d8800615 	stw	r2,24(sp)
                        double factual;
                        buffer[4].value.d_pointer = &factual;
     a74:	d8801204 	addi	r2,sp,72
                        buffer_size = 5;
                        buffer[1].value.const_dir = data[1];
                       // buffer[2].value.d = u32_to_double(data[2], data[3]);
                        buffer[2].value.d = 30720000.0;
                       // printf(" el valor double es: %.10f\n", buffer[2].value.d);
                        buffer[3].value.d = u32_to_double(data[4], data[5]);
     a78:	d8c00715 	stw	r3,28(sp)
                        double factual;
                        buffer[4].value.d_pointer = &factual;
     a7c:	d8800815 	stw	r2,32(sp)
                        buffer_size = 1;
                        // LMS7002M_t *
                        break;
                    case SET_LO_FREQ_NUM:
                        LMS7002M_spi_write(lms, 0x0020, 0xFFFE);
                        buffer_size = 5;
     a80:	04000144 	movi	r16,5
                        double factual;
                        buffer[4].value.d_pointer = &factual;
                       // buffer[4].value.d_pointer = u32_to_double_ptr(data[6], data[7]);
                      //  printf(" el valor double pointer es: %.10f\n", *buffer[4].value.d_pointer);
                        // LMS7002M_t *, const LMS7002M_dir_t, const double, const double, double *
                        break;
     a84:	00004e06 	br	bc0 <main+0x350>
                    case TWO_PARAM_LMS_CONST_BOOL_NUM:
                        buffer_size = 3;
                        buffer[1].value.const_dir = data[1];
     a88:	d8800b17 	ldw	r2,44(sp)
     a8c:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.b = data[2];
     a90:	d8800c17 	ldw	r2,48(sp)
     a94:	1004c03a 	cmpne	r2,r2,zero
     a98:	d8800405 	stb	r2,16(sp)
     a9c:	003fcc06 	br	9d0 <__alt_data_end+0xfffc21d0>
                        // LMS7002M_t *, const LMS7002M_dir_t, const bool
                        break;
                    case TWO_PARAM_CHANT_SIZET_NUM:
                        buffer_size = 3;
                        buffer[1].value.const_chan = data[1];
     aa0:	d8800b17 	ldw	r2,44(sp)
     aa4:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.size = data[2];
     aa8:	d8800c17 	ldw	r2,48(sp)
     aac:	003fc706 	br	9cc <__alt_data_end+0xfffc21cc>
                        // LMS7002M_t *, const LMS7002M_chan_t, const size_t
                        break;
                    case SP_TSG_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     ab0:	d8800b17 	ldw	r2,44(sp)
                        buffer[2].value.sint = u32_to_int32(data[2]);
     ab4:	d9000c17 	ldw	r4,48(sp)
                        buffer[2].value.size = data[2];
                        // LMS7002M_t *, const LMS7002M_chan_t, const size_t
                        break;
                    case SP_TSG_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     ab8:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.sint = u32_to_int32(data[2]);
     abc:	000efa00 	call	efa0 <u32_to_int32>
     ac0:	d8800415 	stw	r2,16(sp)
     ac4:	00001206 	br	b10 <main+0x2a0>
                        buffer[3].value.sint = u32_to_int32(data[3]);
                       // LMS7002M_t *, const LMS7002M_chan_t, const int, const int
                        break;
                    case TXSTP_CORRECTION_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     ac8:	d8800b17 	ldw	r2,44(sp)
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     acc:	d9400d17 	ldw	r5,52(sp)
     ad0:	d9000c17 	ldw	r4,48(sp)
                        buffer[3].value.sint = u32_to_int32(data[3]);
                       // LMS7002M_t *, const LMS7002M_chan_t, const int, const int
                        break;
                    case TXSTP_CORRECTION_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     ad4:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     ad8:	000ef5c0 	call	ef5c <u32_to_double>
                        buffer[3].value.d = u32_to_double(data[4], data[5]);
     adc:	d9400f17 	ldw	r5,60(sp)
     ae0:	d9000e17 	ldw	r4,56(sp)
                       // LMS7002M_t *, const LMS7002M_chan_t, const int, const int
                        break;
                    case TXSTP_CORRECTION_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     ae4:	d8800415 	stw	r2,16(sp)
     ae8:	d8c00515 	stw	r3,20(sp)
                        buffer[3].value.d = u32_to_double(data[4], data[5]);
     aec:	000ef5c0 	call	ef5c <u32_to_double>
     af0:	d8800615 	stw	r2,24(sp)
     af4:	d8c00715 	stw	r3,28(sp)
     af8:	00001e06 	br	b74 <main+0x304>
                        // LMS7002M_t *, const LMS7002M_chan_t, const double, const double
                        break;
                    case RXTSP_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     afc:	d8800b17 	ldw	r2,44(sp)
     b00:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.b = data[2];
     b04:	d8800c17 	ldw	r2,48(sp)
     b08:	1004c03a 	cmpne	r2,r2,zero
     b0c:	d8800405 	stb	r2,16(sp)
                        buffer[3].value.sint = u32_to_int32(data[3]);
     b10:	d9000d17 	ldw	r4,52(sp)
     b14:	000efa00 	call	efa0 <u32_to_int32>
     b18:	d8800615 	stw	r2,24(sp)
     b1c:	00001506 	br	b74 <main+0x304>
                        buffer[2].value.sint = u32_to_int32(data[2]);
                        // LMS7002M_t *, const LMS7002M_chan_t, const int
                        break;
                    case TBB_LOOP_BACK_ENABLE_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     b20:	d8800b17 	ldw	r2,44(sp)
                        buffer[2].value.sint = u32_to_int32(data[2]);
     b24:	d9000c17 	ldw	r4,48(sp)
                        buffer[2].value.sint = u32_to_int32(data[2]);
                        // LMS7002M_t *, const LMS7002M_chan_t, const int
                        break;
                    case TBB_LOOP_BACK_ENABLE_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     b28:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.sint = u32_to_int32(data[2]);
     b2c:	000efa00 	call	efa0 <u32_to_int32>
     b30:	d8800415 	stw	r2,16(sp)
                        buffer[3].value.b = data[3];
     b34:	d8800d17 	ldw	r2,52(sp)
     b38:	1004c03a 	cmpne	r2,r2,zero
     b3c:	d8800605 	stb	r2,24(sp)
     b40:	00000c06 	br	b74 <main+0x304>
                        // LMS7002M_t *, const LMS7002M_chan_t, const int, const bool
                        break;
                    case BB_FILER_SET_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     b44:	d8800b17 	ldw	r2,44(sp)
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     b48:	d9400d17 	ldw	r5,52(sp)
     b4c:	d9000c17 	ldw	r4,48(sp)
                        buffer[3].value.b = data[3];
                        // LMS7002M_t *, const LMS7002M_chan_t, const int, const bool
                        break;
                    case BB_FILER_SET_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     b50:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     b54:	000ef5c0 	call	ef5c <u32_to_double>
                        buffer[3].value.d_pointer = &data_pointer;
                        u32_to_double_ptr(data[4], data[5], buffer[3].value.d_pointer);
     b58:	d9400f17 	ldw	r5,60(sp)
     b5c:	d9000e17 	ldw	r4,56(sp)
                        break;
                    case BB_FILER_SET_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
                        buffer[3].value.d_pointer = &data_pointer;
     b60:	d9801404 	addi	r6,sp,80
                        // LMS7002M_t *, const LMS7002M_chan_t, const int, const bool
                        break;
                    case BB_FILER_SET_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     b64:	d8800415 	stw	r2,16(sp)
     b68:	d8c00515 	stw	r3,20(sp)
                        buffer[3].value.d_pointer = &data_pointer;
     b6c:	d9800615 	stw	r6,24(sp)
                        u32_to_double_ptr(data[4], data[5], buffer[3].value.d_pointer);
     b70:	000ef680 	call	ef68 <u32_to_double_ptr>
                        buffer[2].value.sint = u32_to_int32(data[2]);
                        buffer[3].value.b = data[3];
                        // LMS7002M_t *, const LMS7002M_chan_t, const int, const bool
                        break;
                    case BB_FILER_SET_NUM:
                        buffer_size = 4;
     b74:	04000104 	movi	r16,4
                        buffer[1].value.const_chan = data[1];
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
                        buffer[3].value.d_pointer = &data_pointer;
                        u32_to_double_ptr(data[4], data[5], buffer[3].value.d_pointer);
                        // LMS7002M_t *, const LMS7002M_chan_t, const double, double *
                        break;
     b78:	00001106 	br	bc0 <main+0x350>
                    case TRF_RBB_RFE_NUM:
                        buffer_size = 3;
                        buffer[1].value.const_chan = data[1];
     b7c:	d8800b17 	ldw	r2,44(sp)
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     b80:	d9400d17 	ldw	r5,52(sp)
     b84:	d9000c17 	ldw	r4,48(sp)
                        u32_to_double_ptr(data[4], data[5], buffer[3].value.d_pointer);
                        // LMS7002M_t *, const LMS7002M_chan_t, const double, double *
                        break;
                    case TRF_RBB_RFE_NUM:
                        buffer_size = 3;
                        buffer[1].value.const_chan = data[1];
     b88:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     b8c:	000ef5c0 	call	ef5c <u32_to_double>
     b90:	d8800415 	stw	r2,16(sp)
     b94:	d8c00515 	stw	r3,20(sp)
     b98:	003f8d06 	br	9d0 <__alt_data_end+0xfffc21d0>
                        // LMS7002M_t *, const LMS7002M_chan_t, const double
                        break;
                    case READRSSI_NUM:
                        buffer_size = 2;
                        buffer[1].value.const_chan = data[1];
     b9c:	d8800b17 	ldw	r2,44(sp)
     ba0:	d8800215 	stw	r2,8(sp)
                        buffer[1].value.const_chan = data[1];
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
                        // LMS7002M_t *, const LMS7002M_chan_t, const double
                        break;
                    case READRSSI_NUM:
                        buffer_size = 2;
     ba4:	04000084 	movi	r16,2
                        buffer[1].value.const_chan = data[1];
                        // LMS7002M_t *, const LMS7002M_chan_t
                        break;   
     ba8:	00000506 	br	bc0 <main+0x350>
                    default:
                        printf("Error: Unsupported opcode\n");
     bac:	010000f4 	movhi	r4,3
     bb0:	2124db04 	addi	r4,r4,-27796
     bb4:	00135080 	call	13508 <puts>
                        break;
     bb8:	00000106 	br	bc0 <main+0x350>
               
                uint8_t Group_ID = opcode & 31;  
                
                switch (Group_ID) {
                    case CREATE_NUM: 
                        buffer_size = 1;
     bbc:	04000044 	movi	r16,1
                        break;   
                    default:
                        printf("Error: Unsupported opcode\n");
                        break;
                }
                printf("Nuevo opcode enviado\n");
     bc0:	010000f4 	movhi	r4,3
     bc4:	2124e204 	addi	r4,r4,-27768
     bc8:	00135080 	call	13508 <puts>
                ret = executeOpcode(lms, opcode, buffer, buffer_size);
     bcc:	800f883a 	mov	r7,r16
     bd0:	d80d883a 	mov	r6,sp
     bd4:	900b883a 	mov	r5,r18
     bd8:	8809883a 	mov	r4,r17
     bdc:	0000d400 	call	d40 <executeOpcode>
                // LMS7002M_spi_read(lms, 0x0121);
                // LMS7002M_spi_read(lms, 0x0120);
              //  LMS7002M_spi_read(lms, 0x0123);
              //   LMS7002M_spi_read(lms, 0x011C);

		   start_state = 0;
     be0:	d023bf15 	stw	zero,-28932(gp)
     be4:	003f3b06 	br	8d4 <__alt_data_end+0xfffc20d4>

00000be8 <spi_read>:

int32_t spi_read(uint8_t *data, uint8_t bytes_number, uint8_t slave) {
	uint32_t cnt = 0;

	/* Enable Slave Select mask. */
	IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(SPI_0_BASE, slave + 1);
     be8:	31803fcc 	andi	r6,r6,255
     bec:	00800134 	movhi	r2,4
     bf0:	31800044 	addi	r6,r6,1
     bf4:	10981504 	addi	r2,r2,24660
     bf8:	11800035 	stwio	r6,0(r2)
	/* Set the SSO bit (force chip select). */
	IOWR_ALTERA_AVALON_SPI_CONTROL(SPI_0_BASE,ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
     bfc:	00c00134 	movhi	r3,4
     c00:	18d81304 	addi	r3,r3,24652
     c04:	00810004 	movi	r2,1024
     c08:	18800035 	stwio	r2,0(r3)
	/* Discard any stale data, in case previous communication was interrupted. */
	IORD_ALTERA_AVALON_SPI_RXDATA(SPI_0_BASE);
     c0c:	01800134 	movhi	r6,4
     c10:	31981004 	addi	r6,r6,24640
     c14:	30800037 	ldwio	r2,0(r6)
     c18:	02000134 	movhi	r8,4
		/* Wait until txdata register is empty. */
		while ((IORD_ALTERA_AVALON_SPI_STATUS(SPI_0_BASE)
				& ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0)
			;
		/* Write data to txdata register. */
		IOWR_ALTERA_AVALON_SPI_TXDATA(SPI_0_BASE, data[cnt]);
     c1c:	02800134 	movhi	r10,4
	/* Set the SSO bit (force chip select). */
	IOWR_ALTERA_AVALON_SPI_CONTROL(SPI_0_BASE,ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
	/* Discard any stale data, in case previous communication was interrupted. */
	IORD_ALTERA_AVALON_SPI_RXDATA(SPI_0_BASE);

	while (cnt < bytes_number) {
     c20:	2005883a 	mov	r2,r4
     c24:	29403fcc 	andi	r5,r5,255
     c28:	42181204 	addi	r8,r8,24648
		/* Wait until txdata register is empty. */
		while ((IORD_ALTERA_AVALON_SPI_STATUS(SPI_0_BASE)
				& ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0)
			;
		/* Write data to txdata register. */
		IOWR_ALTERA_AVALON_SPI_TXDATA(SPI_0_BASE, data[cnt]);
     c2c:	52981104 	addi	r10,r10,24644
     c30:	02400134 	movhi	r9,4
	/* Set the SSO bit (force chip select). */
	IOWR_ALTERA_AVALON_SPI_CONTROL(SPI_0_BASE,ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
	/* Discard any stale data, in case previous communication was interrupted. */
	IORD_ALTERA_AVALON_SPI_RXDATA(SPI_0_BASE);

	while (cnt < bytes_number) {
     c34:	110fc83a 	sub	r7,r2,r4
     c38:	4a581204 	addi	r9,r9,24648
     c3c:	39400c2e 	bgeu	r7,r5,c70 <spi_read+0x88>
		/* Wait until txdata register is empty. */
		while ((IORD_ALTERA_AVALON_SPI_STATUS(SPI_0_BASE)
     c40:	41c00037 	ldwio	r7,0(r8)
     c44:	39c0100c 	andi	r7,r7,64
     c48:	383ffd26 	beq	r7,zero,c40 <__alt_data_end+0xfffc2440>
				& ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0)
			;
		/* Write data to txdata register. */
		IOWR_ALTERA_AVALON_SPI_TXDATA(SPI_0_BASE, data[cnt]);
     c4c:	11c00003 	ldbu	r7,0(r2)
     c50:	51c00035 	stwio	r7,0(r10)
		/* Wait until rxdata register is full. */
		while ((IORD_ALTERA_AVALON_SPI_STATUS(SPI_0_BASE)
     c54:	41c00037 	ldwio	r7,0(r8)
     c58:	39c0200c 	andi	r7,r7,128
     c5c:	383ffd26 	beq	r7,zero,c54 <__alt_data_end+0xfffc2454>
				& ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0)
			;
		/* Read data from rxdata register. */
		data[cnt] = IORD_ALTERA_AVALON_SPI_RXDATA(SPI_0_BASE);
     c60:	31c00037 	ldwio	r7,0(r6)
     c64:	11c00005 	stb	r7,0(r2)
     c68:	10800044 	addi	r2,r2,1
     c6c:	003ff006 	br	c30 <__alt_data_end+0xfffc2430>
		cnt++;
	}

	/* Wait until the interface has finished transmitting. */
	while ((IORD_ALTERA_AVALON_SPI_STATUS(SPI_0_BASE)
     c70:	48800037 	ldwio	r2,0(r9)
     c74:	1080080c 	andi	r2,r2,32
     c78:	103ffd26 	beq	r2,zero,c70 <__alt_data_end+0xfffc2470>
			& ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0)
		;
	/* Clear the SSO bit (release chip select). */
	IOWR_ALTERA_AVALON_SPI_CONTROL(SPI_0_BASE, 0);
     c7c:	18000035 	stwio	zero,0(r3)

	return 0;
}
     c80:	0005883a 	mov	r2,zero
     c84:	f800283a 	ret

00000c88 <spi_write_then_read>:



int spi_write_then_read(struct spi_device *spi, const unsigned char *txbuf,
		unsigned n_tx, unsigned char *rxbuf, unsigned n_rx, uint8_t slave) {
     c88:	defff604 	addi	sp,sp,-40
     c8c:	dc400615 	stw	r17,24(sp)
     c90:	dc000515 	stw	r16,20(sp)
     c94:	2823883a 	mov	r17,r5
     c98:	3021883a 	mov	r16,r6
	uint8_t buffer[20] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
     c9c:	000b883a 	mov	r5,zero
     ca0:	01800504 	movi	r6,20
     ca4:	d809883a 	mov	r4,sp
}



int spi_write_then_read(struct spi_device *spi, const unsigned char *txbuf,
		unsigned n_tx, unsigned char *rxbuf, unsigned n_rx, uint8_t slave) {
     ca8:	dcc00815 	stw	r19,32(sp)
     cac:	dc800715 	stw	r18,28(sp)
     cb0:	dfc00915 	stw	ra,36(sp)
     cb4:	3825883a 	mov	r18,r7
     cb8:	dcc00b17 	ldw	r19,44(sp)
	uint8_t buffer[20] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
     cbc:	00132540 	call	13254 <memset>
			0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
	uint8_t byte;

	for (byte = 0; byte < n_tx; byte++) {
     cc0:	0007883a 	mov	r3,zero
     cc4:	18803fcc 	andi	r2,r3,255
     cc8:	1400062e 	bgeu	r2,r16,ce4 <spi_write_then_read+0x5c>
		buffer[byte] = (unsigned char) txbuf[byte];
     ccc:	d889883a 	add	r4,sp,r2
     cd0:	8885883a 	add	r2,r17,r2
     cd4:	10800003 	ldbu	r2,0(r2)
		unsigned n_tx, unsigned char *rxbuf, unsigned n_rx, uint8_t slave) {
	uint8_t buffer[20] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
			0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
	uint8_t byte;

	for (byte = 0; byte < n_tx; byte++) {
     cd8:	18c00044 	addi	r3,r3,1
		buffer[byte] = (unsigned char) txbuf[byte];
     cdc:	20800005 	stb	r2,0(r4)
     ce0:	003ff806 	br	cc4 <__alt_data_end+0xfffc24c4>
	}
	spi_read(buffer, n_tx + n_rx, slave);
     ce4:	d8800a17 	ldw	r2,40(sp)
     ce8:	8023883a 	mov	r17,r16
     cec:	99803fcc 	andi	r6,r19,255
     cf0:	80a1883a 	add	r16,r16,r2
     cf4:	81403fcc 	andi	r5,r16,255
     cf8:	d809883a 	mov	r4,sp
     cfc:	0000be80 	call	be8 <spi_read>
	for (byte = n_tx; byte < n_tx + n_rx; byte++) {
     d00:	88803fcc 	andi	r2,r17,255
     d04:	1400062e 	bgeu	r2,r16,d20 <spi_write_then_read+0x98>
	//	rxbuf[byte - n_tx] = buffer[byte];
		rxbuf[byte] = buffer[byte];
     d08:	9087883a 	add	r3,r18,r2
     d0c:	d885883a 	add	r2,sp,r2
     d10:	10800003 	ldbu	r2,0(r2)

	for (byte = 0; byte < n_tx; byte++) {
		buffer[byte] = (unsigned char) txbuf[byte];
	}
	spi_read(buffer, n_tx + n_rx, slave);
	for (byte = n_tx; byte < n_tx + n_rx; byte++) {
     d14:	8c400044 	addi	r17,r17,1
	//	rxbuf[byte - n_tx] = buffer[byte];
		rxbuf[byte] = buffer[byte];
     d18:	18800005 	stb	r2,0(r3)
     d1c:	003ff806 	br	d00 <__alt_data_end+0xfffc2500>
	}
	

	return 0;
}
     d20:	0005883a 	mov	r2,zero
     d24:	dfc00917 	ldw	ra,36(sp)
     d28:	dcc00817 	ldw	r19,32(sp)
     d2c:	dc800717 	ldw	r18,28(sp)
     d30:	dc400617 	ldw	r17,24(sp)
     d34:	dc000517 	ldw	r16,20(sp)
     d38:	dec00a04 	addi	sp,sp,40
     d3c:	f800283a 	ret

00000d40 <executeOpcode>:
 * @param opcode The opcode to execute.
 * @param buffer An array of Geric_Parameter containing the arguments.
 * @param buffer_size The number of arguments in the buffer.
 * @return int Returns 0 on success, or an error code on failure.
 */
int executeOpcode(LMS7002M_t *lms, uint32_t opcode, Geric_Parameter* buffer, size_t buffer_size) {
     d40:	defff804 	addi	sp,sp,-32
     d44:	dc800515 	stw	r18,20(sp)
     d48:	2025883a 	mov	r18,r4
    // Retrieve the descriptor for the given opcode
    OpcodeDescriptor* descriptor = getOpcodeDescriptor(opcode);
     d4c:	2809883a 	mov	r4,r5
 * @param opcode The opcode to execute.
 * @param buffer An array of Geric_Parameter containing the arguments.
 * @param buffer_size The number of arguments in the buffer.
 * @return int Returns 0 on success, or an error code on failure.
 */
int executeOpcode(LMS7002M_t *lms, uint32_t opcode, Geric_Parameter* buffer, size_t buffer_size) {
     d50:	dcc00615 	stw	r19,24(sp)
     d54:	dc400415 	stw	r17,16(sp)
     d58:	dc000315 	stw	r16,12(sp)
     d5c:	dfc00715 	stw	ra,28(sp)
     d60:	2821883a 	mov	r16,r5
     d64:	3023883a 	mov	r17,r6
     d68:	3827883a 	mov	r19,r7
    // Retrieve the descriptor for the given opcode
    OpcodeDescriptor* descriptor = getOpcodeDescriptor(opcode);
     d6c:	000128c0 	call	128c <getOpcodeDescriptor>
    if (descriptor == NULL) {
     d70:	1000081e 	bne	r2,zero,d94 <executeOpcode+0x54>
        fprintf(stderr, "Error: Opcode 0x%X not found.\n", opcode);
     d74:	d0a00417 	ldw	r2,-32752(gp)
     d78:	014000f4 	movhi	r5,3
     d7c:	800d883a 	mov	r6,r16
     d80:	11000317 	ldw	r4,12(r2)
     d84:	2964e804 	addi	r5,r5,-27744
     d88:	00114a40 	call	114a4 <fprintf>
        return -1; // Opcode not found
     d8c:	00bfffc4 	movi	r2,-1
     d90:	00013706 	br	1270 <executeOpcode+0x530>
    }

    // Validate the number of parameters
    if (descriptor->num_params != buffer_size) {
     d94:	11800217 	ldw	r6,8(r2)
     d98:	34c00a26 	beq	r6,r19,dc4 <executeOpcode+0x84>
        fprintf(stderr, "Error: Invalid number of arguments for opcode 0x%X. Expected %d, got %zu.\n",
     d9c:	d0a00417 	ldw	r2,-32752(gp)
     da0:	014000f4 	movhi	r5,3
     da4:	300f883a 	mov	r7,r6
     da8:	11000317 	ldw	r4,12(r2)
     dac:	800d883a 	mov	r6,r16
     db0:	dcc00015 	stw	r19,0(sp)
     db4:	2964f004 	addi	r5,r5,-27712
     db8:	00114a40 	call	114a4 <fprintf>
                opcode, descriptor->num_params, buffer_size);
        return -2; // Invalid number of arguments
     dbc:	00bfff84 	movi	r2,-2
     dc0:	00012b06 	br	1270 <executeOpcode+0x530>
    }

    // Ensure the callback function is defined
    if (descriptor->callback == NULL) {
     dc4:	10800417 	ldw	r2,16(r2)
     dc8:	1000081e 	bne	r2,zero,dec <executeOpcode+0xac>
        fprintf(stderr, "Error: No callback defined for opcode 0x%X.\n", opcode);
     dcc:	d0a00417 	ldw	r2,-32752(gp)
     dd0:	014000f4 	movhi	r5,3
     dd4:	800d883a 	mov	r6,r16
     dd8:	11000317 	ldw	r4,12(r2)
     ddc:	29650304 	addi	r5,r5,-27636
     de0:	00114a40 	call	114a4 <fprintf>
        return -3; // No callback defined
     de4:	00bfff44 	movi	r2,-3
     de8:	00012106 	br	1270 <executeOpcode+0x530>
    }

    // Dynamically call the callback function based on the number of parameters
    switch (descriptor->num_params) {
     dec:	30ffffc4 	addi	r3,r6,-1
     df0:	01000104 	movi	r4,4
     df4:	20c11536 	bltu	r4,r3,124c <executeOpcode+0x50c>
     df8:	180690ba 	slli	r3,r3,2
     dfc:	01000034 	movhi	r4,0
     e00:	21038404 	addi	r4,r4,3600
     e04:	1907883a 	add	r3,r3,r4
     e08:	18c00017 	ldw	r3,0(r3)
     e0c:	1800683a 	jmp	r3
     e10:	00000e24 	muli	zero,zero,56
     e14:	00000e9c 	xori	zero,zero,58
     e18:	00000f84 	movi	zero,62
     e1c:	000010e8 	cmpgeui	zero,zero,67
     e20:	00001214 	movui	zero,72
        case 1: {
          switch (opcode) { 
     e24:	00c01044 	movi	r3,65
     e28:	80c01926 	beq	r16,r3,e90 <executeOpcode+0x150>
     e2c:	1c000736 	bltu	r3,r16,e4c <executeOpcode+0x10c>
     e30:	00c00044 	movi	r3,1
     e34:	80c01626 	beq	r16,r3,e90 <executeOpcode+0x150>
     e38:	80001026 	beq	r16,zero,e7c <executeOpcode+0x13c>
     e3c:	00c00344 	movi	r3,13
     e40:	80c01026 	beq	r16,r3,e84 <executeOpcode+0x144>
     e44:	00c00844 	movi	r3,33
     e48:	00000a06 	br	e74 <executeOpcode+0x134>
     e4c:	00c02844 	movi	r3,161
     e50:	80c00f26 	beq	r16,r3,e90 <executeOpcode+0x150>
     e54:	1c000436 	bltu	r3,r16,e68 <executeOpcode+0x128>
     e58:	00c01844 	movi	r3,97
     e5c:	80c00c26 	beq	r16,r3,e90 <executeOpcode+0x150>
     e60:	00c02044 	movi	r3,129
     e64:	00000306 	br	e74 <executeOpcode+0x134>
     e68:	00c03044 	movi	r3,193
     e6c:	80c00826 	beq	r16,r3,e90 <executeOpcode+0x150>
     e70:	00c03844 	movi	r3,225
     e74:	80c0fd1e 	bne	r16,r3,126c <executeOpcode+0x52c>
     e78:	00000506 	br	e90 <executeOpcode+0x150>
            /************************************************************************************************************************************************************************************
			* LMS7002M_create
			************************************************************************************************************************************************************************************/
            case 0x0:
              ((create_num_callback*)descriptor->callback)(NULL);
     e7c:	0009883a 	mov	r4,zero
     e80:	00000106 	br	e88 <executeOpcode+0x148>

            /************************************************************************************************************************************************************************************
			* LMS7002M_set_gfir_taps
			************************************************************************************************************************************************************************************/
            case 0xD:
              ((set_gfir_taps_num_callback*)descriptor->callback)(lms);
     e84:	9009883a 	mov	r4,r18
     e88:	103ee83a 	callr	r2
     e8c:	0000f706 	br	126c <executeOpcode+0x52c>
            case 0x61:
            case 0x81:
            case 0xA1:
            case 0xC1:
            case 0xE1:
              ((one_param_lms7002m_t_num_callback*)descriptor->callback)(lms);
     e90:	9009883a 	mov	r4,r18
     e94:	103ee83a 	callr	r2
     e98:	0000f406 	br	126c <executeOpcode+0x52c>

            } 
            break;
        }
        case 2: {
          switch (opcode) { 
     e9c:	00c009c4 	movi	r3,39
     ea0:	80c03426 	beq	r16,r3,f74 <executeOpcode+0x234>
     ea4:	1c001736 	bltu	r3,r16,f04 <executeOpcode+0x1c4>
     ea8:	00c001c4 	movi	r3,7
     eac:	80c03126 	beq	r16,r3,f74 <executeOpcode+0x234>
     eb0:	1c000636 	bltu	r3,r16,ecc <executeOpcode+0x18c>
     eb4:	00c00104 	movi	r3,4
     eb8:	80c02826 	beq	r16,r3,f5c <executeOpcode+0x21c>
     ebc:	00c00184 	movi	r3,6
     ec0:	80c02a26 	beq	r16,r3,f6c <executeOpcode+0x22c>
     ec4:	00c000c4 	movi	r3,3
     ec8:	00002306 	br	f58 <executeOpcode+0x218>
     ecc:	00c008c4 	movi	r3,35
     ed0:	80c02826 	beq	r16,r3,f74 <executeOpcode+0x234>
     ed4:	1c000636 	bltu	r3,r16,ef0 <executeOpcode+0x1b0>
     ed8:	00c00604 	movi	r3,24
     edc:	80c0e31e 	bne	r16,r3,126c <executeOpcode+0x52c>

            /************************************************************************************************************************************************************************************
			* LMS7002M_rxtsp_read_rssi
			************************************************************************************************************************************************************************************/
            case 0x18:
              ((readrssi_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan);
     ee0:	89400217 	ldw	r5,8(r17)
     ee4:	9009883a 	mov	r4,r18
     ee8:	103ee83a 	callr	r2
     eec:	0000df06 	br	126c <executeOpcode+0x52c>

            } 
            break;
        }
        case 2: {
          switch (opcode) { 
     ef0:	00c00904 	movi	r3,36
     ef4:	80c01926 	beq	r16,r3,f5c <executeOpcode+0x21c>
     ef8:	00c00984 	movi	r3,38
     efc:	80c01b26 	beq	r16,r3,f6c <executeOpcode+0x22c>
     f00:	0000da06 	br	126c <executeOpcode+0x52c>
     f04:	00c01984 	movi	r3,102
     f08:	80c01826 	beq	r16,r3,f6c <executeOpcode+0x22c>
     f0c:	1c000a36 	bltu	r3,r16,f38 <executeOpcode+0x1f8>
     f10:	00c01184 	movi	r3,70
     f14:	80c01526 	beq	r16,r3,f6c <executeOpcode+0x22c>
     f18:	1c000236 	bltu	r3,r16,f24 <executeOpcode+0x1e4>
     f1c:	00c010c4 	movi	r3,67
     f20:	00000306 	br	f30 <executeOpcode+0x1f0>
     f24:	00c011c4 	movi	r3,71
     f28:	80c01226 	beq	r16,r3,f74 <executeOpcode+0x234>
     f2c:	00c018c4 	movi	r3,99
     f30:	80c01026 	beq	r16,r3,f74 <executeOpcode+0x234>
     f34:	0000cd06 	br	126c <executeOpcode+0x52c>
     f38:	00c021c4 	movi	r3,135
     f3c:	80c00d26 	beq	r16,r3,f74 <executeOpcode+0x234>
     f40:	1c000236 	bltu	r3,r16,f4c <executeOpcode+0x20c>
     f44:	00c019c4 	movi	r3,103
     f48:	003ff906 	br	f30 <__alt_data_end+0xfffc2730>
     f4c:	00c029c4 	movi	r3,167
     f50:	80c00226 	beq	r16,r3,f5c <executeOpcode+0x21c>
     f54:	00c031c4 	movi	r3,199
     f58:	80c0c41e 	bne	r16,r3,126c <executeOpcode+0x52c>
			* rx_cal_init
			* tx_cal_init
			************************************************************************************************************************************************************************************/
            case 0xA7:
            case 0xC7:
              ((one_param_lms7002m_chan_num_callback_dup_2*)descriptor->callback)(lms, buffer[1].value.const_chan);
     f5c:	89400217 	ldw	r5,8(r17)
     f60:	9009883a 	mov	r4,r18
     f64:	103ee83a 	callr	r2
     f68:	0000c006 	br	126c <executeOpcode+0x52c>
			************************************************************************************************************************************************************************************/
            case 0x26:
            case 0x46:
            case 0x6:
            case 0x66:
              ((one_param_const_bool_num_callback*)descriptor->callback)(lms, buffer[1].value.const_bool);
     f6c:	89400203 	ldbu	r5,8(r17)
     f70:	00000106 	br	f78 <executeOpcode+0x238>
			* LMS7002M_txtsp_tsg_tone
			************************************************************************************************************************************************************************************/
            case 0x47:
            case 0x67:
            case 0x87:
              ((one_param_lms7002m_chan_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan);
     f74:	89400217 	ldw	r5,8(r17)
     f78:	9009883a 	mov	r4,r18
     f7c:	103ee83a 	callr	r2
     f80:	0000ba06 	br	126c <executeOpcode+0x52c>

            } 
            break;
        }
        case 3: {
          switch (opcode) { 
     f84:	00c015c4 	movi	r3,87
     f88:	80c03f26 	beq	r16,r3,1088 <executeOpcode+0x348>
     f8c:	1c001f36 	bltu	r3,r16,100c <executeOpcode+0x2cc>
     f90:	00c005c4 	movi	r3,23
     f94:	80c04726 	beq	r16,r3,10b4 <executeOpcode+0x374>
     f98:	1c000d36 	bltu	r3,r16,fd0 <executeOpcode+0x290>
     f9c:	00c00244 	movi	r3,9
     fa0:	80c03f26 	beq	r16,r3,10a0 <executeOpcode+0x360>
     fa4:	1c000436 	bltu	r3,r16,fb8 <executeOpcode+0x278>
     fa8:	00c00084 	movi	r3,2
     fac:	80c04726 	beq	r16,r3,10cc <executeOpcode+0x38c>
     fb0:	00c00204 	movi	r3,8
     fb4:	00001e06 	br	1030 <executeOpcode+0x2f0>
     fb8:	00c00404 	movi	r3,16
     fbc:	80c04526 	beq	r16,r3,10d4 <executeOpcode+0x394>
     fc0:	00c00504 	movi	r3,20
     fc4:	80c04126 	beq	r16,r3,10cc <executeOpcode+0x38c>
     fc8:	00c003c4 	movi	r3,15
     fcc:	00002606 	br	1068 <executeOpcode+0x328>
     fd0:	00c00d04 	movi	r3,52
     fd4:	80c03d26 	beq	r16,r3,10cc <executeOpcode+0x38c>
     fd8:	1c000536 	bltu	r3,r16,ff0 <executeOpcode+0x2b0>
     fdc:	00c00bc4 	movi	r3,47
     fe0:	80c03226 	beq	r16,r3,10ac <executeOpcode+0x36c>
     fe4:	00c00c04 	movi	r3,48
     fe8:	80c03a26 	beq	r16,r3,10d4 <executeOpcode+0x394>
     fec:	00009f06 	br	126c <executeOpcode+0x52c>
     ff0:	00c013c4 	movi	r3,79
     ff4:	80c02d26 	beq	r16,r3,10ac <executeOpcode+0x36c>
     ff8:	00c01504 	movi	r3,84
     ffc:	80c03326 	beq	r16,r3,10cc <executeOpcode+0x38c>
    1000:	00c00dc4 	movi	r3,55
    1004:	80c02b26 	beq	r16,r3,10b4 <executeOpcode+0x374>
    1008:	00009806 	br	126c <executeOpcode+0x52c>
    100c:	00c02bc4 	movi	r3,175
    1010:	80c02626 	beq	r16,r3,10ac <executeOpcode+0x36c>
    1014:	1c000e36 	bltu	r3,r16,1050 <executeOpcode+0x310>
    1018:	00c01dc4 	movi	r3,119
    101c:	80c01a26 	beq	r16,r3,1088 <executeOpcode+0x348>
    1020:	1c000536 	bltu	r3,r16,1038 <executeOpcode+0x2f8>
    1024:	00c01bc4 	movi	r3,111
    1028:	80c02026 	beq	r16,r3,10ac <executeOpcode+0x36c>
    102c:	00c01d04 	movi	r3,116
    1030:	80c02626 	beq	r16,r3,10cc <executeOpcode+0x38c>
    1034:	00008d06 	br	126c <executeOpcode+0x52c>
    1038:	00c02504 	movi	r3,148
    103c:	80c02326 	beq	r16,r3,10cc <executeOpcode+0x38c>
    1040:	00c025c4 	movi	r3,151
    1044:	80c01026 	beq	r16,r3,1088 <executeOpcode+0x348>
    1048:	00c023c4 	movi	r3,143
    104c:	00000606 	br	1068 <executeOpcode+0x328>
    1050:	00c035c4 	movi	r3,215
    1054:	80c00c26 	beq	r16,r3,1088 <executeOpcode+0x348>
    1058:	1c000536 	bltu	r3,r16,1070 <executeOpcode+0x330>
    105c:	00c02dc4 	movi	r3,183
    1060:	80c00926 	beq	r16,r3,1088 <executeOpcode+0x348>
    1064:	00c033c4 	movi	r3,207
    1068:	80c01026 	beq	r16,r3,10ac <executeOpcode+0x36c>
    106c:	00007f06 	br	126c <executeOpcode+0x52c>
    1070:	00c03dc4 	movi	r3,247
    1074:	80c00426 	beq	r16,r3,1088 <executeOpcode+0x348>
    1078:	00c043c4 	movi	r3,271
    107c:	80c00b26 	beq	r16,r3,10ac <executeOpcode+0x36c>
    1080:	00c03bc4 	movi	r3,239
    1084:	003ff806 	br	1068 <__alt_data_end+0xfffc2868>
            case 0x77:
            case 0x97:
            case 0xB7:
            case 0xD7:
            case 0xF7:
              ((trf_rbb_rfe_num_callback_dup_1*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_double);
    1088:	89800417 	ldw	r6,16(r17)
    108c:	89c00517 	ldw	r7,20(r17)
    1090:	89400217 	ldw	r5,8(r17)
    1094:	9009883a 	mov	r4,r18
    1098:	103ee83a 	callr	r2
    109c:	00007306 	br	126c <executeOpcode+0x52c>

            /************************************************************************************************************************************************************************************
			* LMS7002M_ldo_enable
			************************************************************************************************************************************************************************************/
            case 0x9:
              ((ldo_enable_num_callback*)descriptor->callback)(lms, buffer[1].value.const_bool, buffer[2].value.const_int);
    10a0:	89800417 	ldw	r6,16(r17)
    10a4:	89400203 	ldbu	r5,8(r17)
    10a8:	00000c06 	br	10dc <executeOpcode+0x39c>
            case 0x6F:
            case 0x8F:
            case 0xAF:
            case 0xCF:
            case 0xEF:
              ((two_param_lms_const_bool_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_bool);
    10ac:	89800403 	ldbu	r6,16(r17)
    10b0:	00000906 	br	10d8 <executeOpcode+0x398>
			* LMS7002M_rxtsp_set_freq
			* LMS7002M_txtsp_set_freq
			************************************************************************************************************************************************************************************/
            case 0x17:
            case 0x37:
              ((trf_rbb_rfe_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_double);
    10b4:	89800417 	ldw	r6,16(r17)
    10b8:	89c00517 	ldw	r7,20(r17)
    10bc:	89400217 	ldw	r5,8(r17)
    10c0:	9009883a 	mov	r4,r18
    10c4:	103ee83a 	callr	r2
    10c8:	00006806 	br	126c <executeOpcode+0x52c>
            case 0x14:
            case 0x34:
            case 0x54:
            case 0x74:
            case 0x94:
              ((set_path_and_band_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_int);
    10cc:	89800417 	ldw	r6,16(r17)
    10d0:	00000106 	br	10d8 <executeOpcode+0x398>
			* LMS7002M_rxtsp_set_decim
			* LMS7002M_txtsp_set_interp
			************************************************************************************************************************************************************************************/
            case 0x10:
            case 0x30:
              ((two_param_chant_sizet_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, NULL);
    10d4:	000d883a 	mov	r6,zero
    10d8:	89400217 	ldw	r5,8(r17)
    10dc:	9009883a 	mov	r4,r18
    10e0:	103ee83a 	callr	r2
    10e4:	00006106 	br	126c <executeOpcode+0x52c>

            } 
            break;
        }
        case 4: {
          switch (opcode) { 
    10e8:	00c004c4 	movi	r3,19
    10ec:	80c03926 	beq	r16,r3,11d4 <executeOpcode+0x494>
    10f0:	1c001536 	bltu	r3,r16,1148 <executeOpcode+0x408>
    10f4:	00c002c4 	movi	r3,11
    10f8:	80c02726 	beq	r16,r3,1198 <executeOpcode+0x458>
    10fc:	1c000536 	bltu	r3,r16,1114 <executeOpcode+0x3d4>
    1100:	00c00144 	movi	r3,5
    1104:	80c03026 	beq	r16,r3,11c8 <executeOpcode+0x488>
    1108:	00c00284 	movi	r3,10
    110c:	80c02c26 	beq	r16,r3,11c0 <executeOpcode+0x480>
    1110:	00005606 	br	126c <executeOpcode+0x52c>
    1114:	00c00444 	movi	r3,17
    1118:	80c02b26 	beq	r16,r3,11c8 <executeOpcode+0x488>
    111c:	1c003336 	bltu	r3,r16,11ec <executeOpcode+0x4ac>
    1120:	00c00304 	movi	r3,12
    1124:	80c0511e 	bne	r16,r3,126c <executeOpcode+0x52c>

            /************************************************************************************************************************************************************************************
			* LMS7002M_set_nco_freq
			************************************************************************************************************************************************************************************/
            case 0xC:
              ((set_nco_freq_num_callback*)descriptor->callback)(lms, buffer[1].value.const_dir, buffer[2].value.const_chan, buffer[3].value.const_double);
    1128:	88c00717 	ldw	r3,28(r17)
    112c:	89c00617 	ldw	r7,24(r17)
    1130:	89800417 	ldw	r6,16(r17)
    1134:	89400217 	ldw	r5,8(r17)
    1138:	d8c00015 	stw	r3,0(sp)
    113c:	9009883a 	mov	r4,r18
    1140:	103ee83a 	callr	r2
    1144:	00004906 	br	126c <executeOpcode+0x52c>

            } 
            break;
        }
        case 4: {
          switch (opcode) { 
    1148:	00c00c44 	movi	r3,49
    114c:	80c01e26 	beq	r16,r3,11c8 <executeOpcode+0x488>
    1150:	1c000436 	bltu	r3,r16,1164 <executeOpcode+0x424>
    1154:	00c00544 	movi	r3,21
    1158:	80c01926 	beq	r16,r3,11c0 <executeOpcode+0x480>
    115c:	00c00584 	movi	r3,22
    1160:	00000406 	br	1174 <executeOpcode+0x434>
    1164:	00c00cc4 	movi	r3,51
    1168:	80c01a26 	beq	r16,r3,11d4 <executeOpcode+0x494>
    116c:	80c01f36 	bltu	r16,r3,11ec <executeOpcode+0x4ac>
    1170:	00c00d84 	movi	r3,54
    1174:	80c03d1e 	bne	r16,r3,126c <executeOpcode+0x52c>
			* LMS7002M_rbb_set_filter_bw
			* LMS7002M_tbb_set_filter_bw
			************************************************************************************************************************************************************************************/
            case 0x16:
            case 0x36:
              ((bb_filer_set_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_double, buffer[3].value.double_ptr);
    1178:	88c00617 	ldw	r3,24(r17)
    117c:	89800417 	ldw	r6,16(r17)
    1180:	89c00517 	ldw	r7,20(r17)
    1184:	89400217 	ldw	r5,8(r17)
    1188:	d8c00015 	stw	r3,0(sp)
    118c:	9009883a 	mov	r4,r18
    1190:	103ee83a 	callr	r2
    1194:	00003506 	br	126c <executeOpcode+0x52c>
          switch (opcode) { 
            /************************************************************************************************************************************************************************************
			* LMS7002M_set_data_clock
			************************************************************************************************************************************************************************************/
            case 0xB:
              ((set_data_clock_num_callback*)descriptor->callback)(lms, buffer[1].value.const_double, buffer[2].value.const_double, buffer[3].value.double_ptr);
    1198:	89000617 	ldw	r4,24(r17)
    119c:	88c00517 	ldw	r3,20(r17)
    11a0:	89c00417 	ldw	r7,16(r17)
    11a4:	89400217 	ldw	r5,8(r17)
    11a8:	89800317 	ldw	r6,12(r17)
    11ac:	d9000115 	stw	r4,4(sp)
    11b0:	d8c00015 	stw	r3,0(sp)
    11b4:	9009883a 	mov	r4,r18
    11b8:	103ee83a 	callr	r2
    11bc:	00002b06 	br	126c <executeOpcode+0x52c>

            /************************************************************************************************************************************************************************************
			* LMS7002M_tbb_enable_loopback
			************************************************************************************************************************************************************************************/
            case 0x15:
              ((tbb_loop_back_enable_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_int, buffer[3].value.const_bool);
    11c0:	89c00603 	ldbu	r7,24(r17)
    11c4:	00000106 	br	11cc <executeOpcode+0x48c>
			* LMS7002M_rxtsp_tsg_const
			* LMS7002M_txtsp_tsg_const
			************************************************************************************************************************************************************************************/
            case 0x11:
            case 0x31:
              ((sp_tsg_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_int, buffer[3].value.const_int);
    11c8:	89c00617 	ldw	r7,24(r17)
    11cc:	89800417 	ldw	r6,16(r17)
    11d0:	00000206 	br	11dc <executeOpcode+0x49c>
			* LMS7002M_rxtsp_set_dc_correction
			* LMS7002M_rxtsp_set_iq_correction
			************************************************************************************************************************************************************************************/
            case 0x13:
            case 0x33:
              ((rxtsp_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_bool, buffer[3].value.const_int);
    11d4:	89c00617 	ldw	r7,24(r17)
    11d8:	89800403 	ldbu	r6,16(r17)
    11dc:	89400217 	ldw	r5,8(r17)
    11e0:	9009883a 	mov	r4,r18
    11e4:	103ee83a 	callr	r2
    11e8:	00002006 	br	126c <executeOpcode+0x52c>
			* LMS7002M_txtsp_set_dc_correction
			* LMS7002M_txtsp_set_iq_correction
			************************************************************************************************************************************************************************************/
            case 0x12:
            case 0x32:
              ((txstp_correction_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_double, buffer[3].value.const_double);
    11ec:	88c00617 	ldw	r3,24(r17)
    11f0:	89800417 	ldw	r6,16(r17)
    11f4:	89c00517 	ldw	r7,20(r17)
    11f8:	d8c00015 	stw	r3,0(sp)
    11fc:	88c00717 	ldw	r3,28(r17)
    1200:	89400217 	ldw	r5,8(r17)
    1204:	9009883a 	mov	r4,r18
    1208:	d8c00115 	stw	r3,4(sp)
    120c:	103ee83a 	callr	r2
    1210:	00001606 	br	126c <executeOpcode+0x52c>

            } 
            break;
        }
        case 5: {
          switch (opcode) { 
    1214:	00c00384 	movi	r3,14
    1218:	80c0141e 	bne	r16,r3,126c <executeOpcode+0x52c>
            /************************************************************************************************************************************************************************************
			* LMS7002M_set_lo_freq
			************************************************************************************************************************************************************************************/
            case 0xE:
              ((set_lo_freq_num_callback*)descriptor->callback)(lms, buffer[1].value.const_dir, buffer[2].value.const_double, buffer[3].value.const_double, buffer[4].value.double_ptr);
    121c:	88c00817 	ldw	r3,32(r17)
    1220:	89800417 	ldw	r6,16(r17)
    1224:	89c00517 	ldw	r7,20(r17)
    1228:	d8c00215 	stw	r3,8(sp)
    122c:	88c00617 	ldw	r3,24(r17)
    1230:	89400217 	ldw	r5,8(r17)
    1234:	9009883a 	mov	r4,r18
    1238:	d8c00015 	stw	r3,0(sp)
    123c:	88c00717 	ldw	r3,28(r17)
    1240:	d8c00115 	stw	r3,4(sp)
    1244:	103ee83a 	callr	r2
    1248:	00000806 	br	126c <executeOpcode+0x52c>

            } 
            break;
        }
        default:
            fprintf(stderr, "Error: Unsupported number of parameters (%d) for opcode 0x%X.\n",
    124c:	d0a00417 	ldw	r2,-32752(gp)
    1250:	014000f4 	movhi	r5,3
    1254:	800f883a 	mov	r7,r16
    1258:	11000317 	ldw	r4,12(r2)
    125c:	29650f04 	addi	r5,r5,-27588
    1260:	00114a40 	call	114a4 <fprintf>
                    descriptor->num_params, opcode);
            return -4; // Unsupported number of parameters
    1264:	00bfff04 	movi	r2,-4
    1268:	00000106 	br	1270 <executeOpcode+0x530>
    }

    return 0; // Success
    126c:	0005883a 	mov	r2,zero
}
    1270:	dfc00717 	ldw	ra,28(sp)
    1274:	dcc00617 	ldw	r19,24(sp)
    1278:	dc800517 	ldw	r18,20(sp)
    127c:	dc400417 	ldw	r17,16(sp)
    1280:	dc000317 	ldw	r16,12(sp)
    1284:	dec00804 	addi	sp,sp,32
    1288:	f800283a 	ret

0000128c <getOpcodeDescriptor>:
 */
OpcodeDescriptor* getOpcodeDescriptor(uint32_t opcode) {
    // Extract the group ID (first 5 bits of the opcode)
    uint8_t Group_ID = opcode & 31; // Mask to get the lower 5 bits
    // Extract the sub-index (remaining bits of the opcode)
    uint8_t SN = opcode >> 5; // Shift right to get the sub-index
    128c:	2006d17a 	srli	r3,r4,5

    // Validate the group ID to ensure it is within bounds
    if (Group_ID >= sizeof(all_descriptors) / sizeof(all_descriptors[0])) {
    1290:	208007cc 	andi	r2,r4,31
    1294:	01000604 	movi	r4,24
    1298:	20801336 	bltu	r4,r2,12e8 <getOpcodeDescriptor+0x5c>
        return NULL; // Invalid group ID
    }

    // Get the group of descriptors
    OpcodeDescriptor* group_desc = all_descriptors[Group_ID];
    129c:	1085883a 	add	r2,r2,r2
    12a0:	010000f4 	movhi	r4,3
    12a4:	1085883a 	add	r2,r2,r2
    12a8:	212a2704 	addi	r4,r4,-22372
    12ac:	2089883a 	add	r4,r4,r2
 * using bitwise operations, allowing direct access to the descriptor.
 *
 * @param opcode The opcode to search for.
 * @return A pointer to the matching OpcodeDescriptor, or NULL if not found.
 */
OpcodeDescriptor* getOpcodeDescriptor(uint32_t opcode) {
    12b0:	defffe04 	addi	sp,sp,-8
    12b4:	dc000015 	stw	r16,0(sp)
    if (Group_ID >= sizeof(all_descriptors) / sizeof(all_descriptors[0])) {
        return NULL; // Invalid group ID
    }

    // Get the group of descriptors
    OpcodeDescriptor* group_desc = all_descriptors[Group_ID];
    12b8:	24000017 	ldw	r16,0(r4)
    12bc:	19003fcc 	andi	r4,r3,255
    // Get the size of the group
    size_t group_size = group_sizes[Group_ID];
    12c0:	00c000f4 	movhi	r3,3
    12c4:	18e51f04 	addi	r3,r3,-27524
    12c8:	1885883a 	add	r2,r3,r2

    // Validate the sub-index to ensure it is within bounds
    if (SN >= group_size) {
    12cc:	10800017 	ldw	r2,0(r2)
 * using bitwise operations, allowing direct access to the descriptor.
 *
 * @param opcode The opcode to search for.
 * @return A pointer to the matching OpcodeDescriptor, or NULL if not found.
 */
OpcodeDescriptor* getOpcodeDescriptor(uint32_t opcode) {
    12d0:	dfc00115 	stw	ra,4(sp)
    OpcodeDescriptor* group_desc = all_descriptors[Group_ID];
    // Get the size of the group
    size_t group_size = group_sizes[Group_ID];

    // Validate the sub-index to ensure it is within bounds
    if (SN >= group_size) {
    12d4:	2080062e 	bgeu	r4,r2,12f0 <getOpcodeDescriptor+0x64>
        return NULL; // Invalid sub-index
    }

    // Return the matching descriptor
    return &group_desc[SN];
    12d8:	01400504 	movi	r5,20
    12dc:	0025f840 	call	25f84 <__mulsi3>
    12e0:	8085883a 	add	r2,r16,r2
    12e4:	00000306 	br	12f4 <getOpcodeDescriptor+0x68>
    // Extract the sub-index (remaining bits of the opcode)
    uint8_t SN = opcode >> 5; // Shift right to get the sub-index

    // Validate the group ID to ensure it is within bounds
    if (Group_ID >= sizeof(all_descriptors) / sizeof(all_descriptors[0])) {
        return NULL; // Invalid group ID
    12e8:	0005883a 	mov	r2,zero
        return NULL; // Invalid sub-index
    }

    // Return the matching descriptor
    return &group_desc[SN];
}
    12ec:	f800283a 	ret
    // Extract the sub-index (remaining bits of the opcode)
    uint8_t SN = opcode >> 5; // Shift right to get the sub-index

    // Validate the group ID to ensure it is within bounds
    if (Group_ID >= sizeof(all_descriptors) / sizeof(all_descriptors[0])) {
        return NULL; // Invalid group ID
    12f0:	0005883a 	mov	r2,zero
        return NULL; // Invalid sub-index
    }

    // Return the matching descriptor
    return &group_desc[SN];
}
    12f4:	dfc00117 	ldw	ra,4(sp)
    12f8:	dc000017 	ldw	r16,0(sp)
    12fc:	dec00204 	addi	sp,sp,8
    1300:	f800283a 	ret

00001304 <LMS7002M_afe_enable>:

#include <stdlib.h>
#include "LMS7002M_impl.h"

void LMS7002M_afe_enable(LMS7002M_t *self, const LMS7002M_dir_t direction, const LMS7002M_chan_t channel, const bool enable)
{
    1304:	defffb04 	addi	sp,sp,-20
    1308:	dcc00315 	stw	r19,12(sp)
    130c:	dc800215 	stw	r18,8(sp)
    1310:	dc000015 	stw	r16,0(sp)
    1314:	dfc00415 	stw	ra,16(sp)
    1318:	dc400115 	stw	r17,4(sp)
    //support using LMS_CHAB to set both ADCs or DACs
    if (channel == LMS_CHAB)
    131c:	008010c4 	movi	r2,67

#include <stdlib.h>
#include "LMS7002M_impl.h"

void LMS7002M_afe_enable(LMS7002M_t *self, const LMS7002M_dir_t direction, const LMS7002M_chan_t channel, const bool enable)
{
    1320:	2025883a 	mov	r18,r4
    1324:	2827883a 	mov	r19,r5
    1328:	3821883a 	mov	r16,r7
    //support using LMS_CHAB to set both ADCs or DACs
    if (channel == LMS_CHAB)
    132c:	30800f1e 	bne	r6,r2,136c <LMS7002M_afe_enable+0x68>
    {
        LMS7002M_afe_enable(self, direction, LMS_CHA, enable);
    1330:	3c003fcc 	andi	r16,r7,255
    1334:	800f883a 	mov	r7,r16
    1338:	01801044 	movi	r6,65
    133c:	00013040 	call	1304 <LMS7002M_afe_enable>
        LMS7002M_afe_enable(self, direction, LMS_CHB, enable);
    1340:	800f883a 	mov	r7,r16
    1344:	01801084 	movi	r6,66
    1348:	980b883a 	mov	r5,r19
    134c:	9009883a 	mov	r4,r18
    if (direction == LMS_TX && channel == LMS_CHB) self->regs->reg_0x0082_pd_tx_afe2 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHA) self->regs->reg_0x0082_pd_rx_afe1 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHB) self->regs->reg_0x0082_pd_rx_afe2 = enable?0:1;

    LMS7002M_regs_spi_write(self, 0x0082);
}
    1350:	dfc00417 	ldw	ra,16(sp)
    1354:	dcc00317 	ldw	r19,12(sp)
    1358:	dc800217 	ldw	r18,8(sp)
    135c:	dc400117 	ldw	r17,4(sp)
    1360:	dc000017 	ldw	r16,0(sp)
    1364:	dec00504 	addi	sp,sp,20
{
    //support using LMS_CHAB to set both ADCs or DACs
    if (channel == LMS_CHAB)
    {
        LMS7002M_afe_enable(self, direction, LMS_CHA, enable);
        LMS7002M_afe_enable(self, direction, LMS_CHB, enable);
    1368:	00013041 	jmpi	1304 <LMS7002M_afe_enable>
        return;
    }

    //AFE is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    136c:	100b883a 	mov	r5,r2
    1370:	3023883a 	mov	r17,r6
    1374:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //always individual enables and both ADCs
    self->regs->reg_0x0082_en_g_afe = 1;
    1378:	90846917 	ldw	r2,4516(r18)
    137c:	00c00044 	movi	r3,1
    1380:	10c06915 	stw	r3,420(r2)
    self->regs->reg_0x0082_mode_interleave_afe = REG_0X0082_MODE_INTERLEAVE_AFE_2ADCS;
    1384:	10006115 	stw	zero,388(r2)
    self->regs->reg_0x0082_pd_afe = 0;
    1388:	10006415 	stw	zero,400(r2)

    //conditional power downs
    if (direction == LMS_TX && channel == LMS_CHA) self->regs->reg_0x0082_pd_tx_afe1 = enable?0:1;
    138c:	98c0061e 	bne	r19,r3,13a8 <LMS7002M_afe_enable+0xa4>
    1390:	00c01044 	movi	r3,65
    1394:	88c00c1e 	bne	r17,r3,13c8 <LMS7002M_afe_enable+0xc4>
    1398:	8400005c 	xori	r16,r16,1
    139c:	84003fcc 	andi	r16,r16,255
    13a0:	14006715 	stw	r16,412(r2)
    13a4:	00000d06 	br	13dc <LMS7002M_afe_enable+0xd8>
    if (direction == LMS_TX && channel == LMS_CHB) self->regs->reg_0x0082_pd_tx_afe2 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHA) self->regs->reg_0x0082_pd_rx_afe1 = enable?0:1;
    13a8:	00c00084 	movi	r3,2
    13ac:	98c00b1e 	bne	r19,r3,13dc <LMS7002M_afe_enable+0xd8>
    13b0:	00c01044 	movi	r3,65
    13b4:	88c0121e 	bne	r17,r3,1400 <LMS7002M_afe_enable+0xfc>
    13b8:	8400005c 	xori	r16,r16,1
    13bc:	84003fcc 	andi	r16,r16,255
    13c0:	14006515 	stw	r16,404(r2)
    13c4:	00000506 	br	13dc <LMS7002M_afe_enable+0xd8>
    self->regs->reg_0x0082_mode_interleave_afe = REG_0X0082_MODE_INTERLEAVE_AFE_2ADCS;
    self->regs->reg_0x0082_pd_afe = 0;

    //conditional power downs
    if (direction == LMS_TX && channel == LMS_CHA) self->regs->reg_0x0082_pd_tx_afe1 = enable?0:1;
    if (direction == LMS_TX && channel == LMS_CHB) self->regs->reg_0x0082_pd_tx_afe2 = enable?0:1;
    13c8:	00c01084 	movi	r3,66
    13cc:	88c0031e 	bne	r17,r3,13dc <LMS7002M_afe_enable+0xd8>
    13d0:	8400005c 	xori	r16,r16,1
    13d4:	84003fcc 	andi	r16,r16,255
    13d8:	14006815 	stw	r16,416(r2)
    if (direction == LMS_RX && channel == LMS_CHA) self->regs->reg_0x0082_pd_rx_afe1 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHB) self->regs->reg_0x0082_pd_rx_afe2 = enable?0:1;

    LMS7002M_regs_spi_write(self, 0x0082);
    13dc:	01402084 	movi	r5,130
    13e0:	9009883a 	mov	r4,r18
}
    13e4:	dfc00417 	ldw	ra,16(sp)
    13e8:	dcc00317 	ldw	r19,12(sp)
    13ec:	dc800217 	ldw	r18,8(sp)
    13f0:	dc400117 	ldw	r17,4(sp)
    13f4:	dc000017 	ldw	r16,0(sp)
    13f8:	dec00504 	addi	sp,sp,20
    if (direction == LMS_TX && channel == LMS_CHA) self->regs->reg_0x0082_pd_tx_afe1 = enable?0:1;
    if (direction == LMS_TX && channel == LMS_CHB) self->regs->reg_0x0082_pd_tx_afe2 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHA) self->regs->reg_0x0082_pd_rx_afe1 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHB) self->regs->reg_0x0082_pd_rx_afe2 = enable?0:1;

    LMS7002M_regs_spi_write(self, 0x0082);
    13fc:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

    //conditional power downs
    if (direction == LMS_TX && channel == LMS_CHA) self->regs->reg_0x0082_pd_tx_afe1 = enable?0:1;
    if (direction == LMS_TX && channel == LMS_CHB) self->regs->reg_0x0082_pd_tx_afe2 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHA) self->regs->reg_0x0082_pd_rx_afe1 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHB) self->regs->reg_0x0082_pd_rx_afe2 = enable?0:1;
    1400:	00c01084 	movi	r3,66
    1404:	88fff51e 	bne	r17,r3,13dc <__alt_data_end+0xfffc2bdc>
    1408:	8400005c 	xori	r16,r16,1
    140c:	84003fcc 	andi	r16,r16,255
    1410:	14006615 	stw	r16,408(r2)
    1414:	003ff106 	br	13dc <__alt_data_end+0xfffc2bdc>

00001418 <LMS7002M_set_data_clock>:
#include "LMS7002M_impl.h"
#include "LMS7002M_vco.h"
#include <LMS7002M/LMS7002M_logger.h>

int LMS7002M_set_data_clock(LMS7002M_t *self, const double fref, const double fout, double *factual)
{
    1418:	defff004 	addi	sp,sp,-64
    141c:	d8801017 	ldw	r2,64(sp)
    1420:	df000d15 	stw	fp,52(sp)
    1424:	2039883a 	mov	fp,r4
    //LMS7_logf(LMS7_INFO, "CGEN tune %f MHz (fref=%f MHz) begin", fout/1e6, fref/1e6);
    printf("Freq sampling: %.1f\n", fout);
    1428:	010000f4 	movhi	r4,3
#include "LMS7002M_impl.h"
#include "LMS7002M_vco.h"
#include <LMS7002M/LMS7002M_logger.h>

int LMS7002M_set_data_clock(LMS7002M_t *self, const double fref, const double fout, double *factual)
{
    142c:	dc800715 	stw	r18,28(sp)
    1430:	dc400615 	stw	r17,24(sp)
    //LMS7_logf(LMS7_INFO, "CGEN tune %f MHz (fref=%f MHz) begin", fout/1e6, fref/1e6);
    printf("Freq sampling: %.1f\n", fout);
    1434:	21256704 	addi	r4,r4,-27236
#include "LMS7002M_impl.h"
#include "LMS7002M_vco.h"
#include <LMS7002M/LMS7002M_logger.h>

int LMS7002M_set_data_clock(LMS7002M_t *self, const double fref, const double fout, double *factual)
{
    1438:	2825883a 	mov	r18,r5
    143c:	3023883a 	mov	r17,r6
    //LMS7_logf(LMS7_INFO, "CGEN tune %f MHz (fref=%f MHz) begin", fout/1e6, fref/1e6);
    printf("Freq sampling: %.1f\n", fout);
    1440:	380b883a 	mov	r5,r7
    1444:	100d883a 	mov	r6,r2
#include "LMS7002M_impl.h"
#include "LMS7002M_vco.h"
#include <LMS7002M/LMS7002M_logger.h>

int LMS7002M_set_data_clock(LMS7002M_t *self, const double fref, const double fout, double *factual)
{
    1448:	dfc00e15 	stw	ra,56(sp)
    144c:	dd400a15 	stw	r21,40(sp)
    1450:	dc000515 	stw	r16,20(sp)
    1454:	d9c00f15 	stw	r7,60(sp)
    1458:	382b883a 	mov	r21,r7
    145c:	ddc00c15 	stw	r23,48(sp)
    1460:	dd800b15 	stw	r22,44(sp)
    1464:	dd000915 	stw	r20,36(sp)
    1468:	dcc00815 	stw	r19,32(sp)
    146c:	d8800215 	stw	r2,8(sp)
    //LMS7_logf(LMS7_INFO, "CGEN tune %f MHz (fref=%f MHz) begin", fout/1e6, fref/1e6);
    printf("Freq sampling: %.1f\n", fout);
    1470:	001340c0 	call	1340c <printf>

    //always use the channel A shadow, CGEN is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHA);
    1474:	01401044 	movi	r5,65
    1478:	e009883a 	mov	r4,fp
    147c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //The equations:
    // fref * N = fvco
    // fvco / fdiv = fout
    // fref * N = fout * fdiv
    int fdiv = 512+2;
    1480:	04008084 	movi	r16,514
   
    //calculation loop to find dividers that are possible
    while (true)
    {
        //try the next even divider
        fdiv -= 2;
    1484:	843fff84 	addi	r16,r16,-2
        Ndiv = fout*fdiv/fref;
        fvco = fout*fdiv;
        //LMS7_logf(LMS7_TRACE, "Trying: fdiv = %d, Ndiv = %f, fvco = %f MHz", fdiv, Ndiv, fvco/1e6);

        //check dividers and vco in range...
        if (fdiv < 2) return -1;
    1488:	8000ba26 	beq	r16,zero,1774 <LMS7002M_set_data_clock+0x35c>
    while (true)
    {
        //try the next even divider
        fdiv -= 2;

        Ndiv = fout*fdiv/fref;
    148c:	8009883a 	mov	r4,r16
    1490:	00288640 	call	28864 <__floatsidf>
    1494:	d9400217 	ldw	r5,8(sp)
    1498:	100d883a 	mov	r6,r2
    149c:	180f883a 	mov	r7,r3
    14a0:	a809883a 	mov	r4,r21
    14a4:	d8800315 	stw	r2,12(sp)
    14a8:	d8c00415 	stw	r3,16(sp)
    14ac:	002767c0 	call	2767c <__muldf3>
    14b0:	900d883a 	mov	r6,r18
    14b4:	880f883a 	mov	r7,r17
    14b8:	1009883a 	mov	r4,r2
    14bc:	180b883a 	mov	r5,r3
    14c0:	102f883a 	mov	r23,r2
    14c4:	182d883a 	mov	r22,r3
    14c8:	0026a540 	call	26a54 <__divdf3>
        //LMS7_logf(LMS7_TRACE, "Trying: fdiv = %d, Ndiv = %f, fvco = %f MHz", fdiv, Ndiv, fvco/1e6);

        //check dividers and vco in range...
        if (fdiv < 2) return -1;
        if (fdiv > 512) continue;
        if (Ndiv < 4) return -1;
    14cc:	000d883a 	mov	r6,zero
    14d0:	01d00434 	movhi	r7,16400
    14d4:	1009883a 	mov	r4,r2
    14d8:	180b883a 	mov	r5,r3
    while (true)
    {
        //try the next even divider
        fdiv -= 2;

        Ndiv = fout*fdiv/fref;
    14dc:	1029883a 	mov	r20,r2
    14e0:	1827883a 	mov	r19,r3
        //LMS7_logf(LMS7_TRACE, "Trying: fdiv = %d, Ndiv = %f, fvco = %f MHz", fdiv, Ndiv, fvco/1e6);

        //check dividers and vco in range...
        if (fdiv < 2) return -1;
        if (fdiv > 512) continue;
        if (Ndiv < 4) return -1;
    14e4:	00275880 	call	27588 <__ledf2>
    14e8:	1000a216 	blt	r2,zero,1774 <LMS7002M_set_data_clock+0x35c>
        if (Ndiv > 512) continue;
    14ec:	000d883a 	mov	r6,zero
    14f0:	01d02034 	movhi	r7,16512
    14f4:	a009883a 	mov	r4,r20
    14f8:	980b883a 	mov	r5,r19
    14fc:	00274ac0 	call	274ac <__gedf2>
    1500:	00bfe016 	blt	zero,r2,1484 <__alt_data_end+0xfffc2c84>

        //check vco boundaries
        if (fvco < LMS7002M_CGEN_VCO_LO) continue;
    1504:	01d077b4 	movhi	r7,16862
    1508:	000d883a 	mov	r6,zero
    150c:	39f35944 	addi	r7,r7,-12955
    1510:	b809883a 	mov	r4,r23
    1514:	b00b883a 	mov	r5,r22
    1518:	00275880 	call	27588 <__ledf2>
    151c:	103fd916 	blt	r2,zero,1484 <__alt_data_end+0xfffc2c84>
        if (fvco > LMS7002M_CGEN_VCO_HI) continue;
    1520:	01d07934 	movhi	r7,16868
    1524:	01980034 	movhi	r6,24576
    1528:	39c775c4 	addi	r7,r7,7639
    152c:	b809883a 	mov	r4,r23
    1530:	b00b883a 	mov	r5,r22
    1534:	00274ac0 	call	274ac <__gedf2>
    1538:	00bfd216 	blt	zero,r2,1484 <__alt_data_end+0xfffc2c84>
    }

    //LMS7_logf(LMS7_DEBUG, "Using: fdiv = %d, Ndiv = %f, fvco = %f MHz", fdiv, Ndiv, fvco/1e6);

    //stash the freq now that we know the loop above passed
    self->cgen_freq = fout;
    153c:	d9000217 	ldw	r4,8(sp)
    self->cgen_fref = fref;

    //usually these references are all the same frequency
    //setting the clock is a good time to initialize them
    //if they are not otherwise initialized by tuning the LO
    if (self->sxt_fref == 0.0) self->sxt_fref = fref;
    1540:	e1447517 	ldw	r5,4564(fp)
    }

    //LMS7_logf(LMS7_DEBUG, "Using: fdiv = %d, Ndiv = %f, fvco = %f MHz", fdiv, Ndiv, fvco/1e6);

    //stash the freq now that we know the loop above passed
    self->cgen_freq = fout;
    1544:	e5446a15 	stw	r21,4520(fp)
    1548:	e1046b15 	stw	r4,4524(fp)
    self->cgen_fref = fref;

    //usually these references are all the same frequency
    //setting the clock is a good time to initialize them
    //if they are not otherwise initialized by tuning the LO
    if (self->sxt_fref == 0.0) self->sxt_fref = fref;
    154c:	e1047417 	ldw	r4,4560(fp)

    //LMS7_logf(LMS7_DEBUG, "Using: fdiv = %d, Ndiv = %f, fvco = %f MHz", fdiv, Ndiv, fvco/1e6);

    //stash the freq now that we know the loop above passed
    self->cgen_freq = fout;
    self->cgen_fref = fref;
    1550:	e4847015 	stw	r18,4544(fp)
    1554:	e4447115 	stw	r17,4548(fp)

    //usually these references are all the same frequency
    //setting the clock is a good time to initialize them
    //if they are not otherwise initialized by tuning the LO
    if (self->sxt_fref == 0.0) self->sxt_fref = fref;
    1558:	000d883a 	mov	r6,zero
    155c:	000f883a 	mov	r7,zero
    1560:	00274240 	call	27424 <__eqdf2>
    1564:	1000021e 	bne	r2,zero,1570 <LMS7002M_set_data_clock+0x158>
    1568:	e4847415 	stw	r18,4560(fp)
    156c:	e4447515 	stw	r17,4564(fp)
    if (self->sxr_fref == 0.0) self->sxr_fref = fref;
    1570:	e1047217 	ldw	r4,4552(fp)
    1574:	e1447317 	ldw	r5,4556(fp)
    1578:	000d883a 	mov	r6,zero
    157c:	000f883a 	mov	r7,zero
    1580:	00274240 	call	27424 <__eqdf2>
    1584:	1000021e 	bne	r2,zero,1590 <LMS7002M_set_data_clock+0x178>
    1588:	e4847215 	stw	r18,4552(fp)
    158c:	e4447315 	stw	r17,4556(fp)

    //reset
    self->regs->reg_0x0086_reset_n_cgen = 0;
    1590:	e0846917 	ldw	r2,4516(fp)
    LMS7002M_regs_spi_write(self, 0x0086);
    1594:	01402184 	movi	r5,134
    1598:	e009883a 	mov	r4,fp
    //if they are not otherwise initialized by tuning the LO
    if (self->sxt_fref == 0.0) self->sxt_fref = fref;
    if (self->sxr_fref == 0.0) self->sxr_fref = fref;

    //reset
    self->regs->reg_0x0086_reset_n_cgen = 0;
    159c:	10007b15 	stw	zero,492(r2)
    LMS7002M_regs_spi_write(self, 0x0086);
    15a0:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0086_reset_n_cgen = 1;
    15a4:	e0846917 	ldw	r2,4516(fp)
    15a8:	05400044 	movi	r21,1
    LMS7002M_regs_spi_write(self, 0x0086);
    15ac:	01402184 	movi	r5,134
    if (self->sxr_fref == 0.0) self->sxr_fref = fref;

    //reset
    self->regs->reg_0x0086_reset_n_cgen = 0;
    LMS7002M_regs_spi_write(self, 0x0086);
    self->regs->reg_0x0086_reset_n_cgen = 1;
    15b0:	15407b15 	stw	r21,492(r2)
    LMS7002M_regs_spi_write(self, 0x0086);
    15b4:	e009883a 	mov	r4,fp
    15b8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    
    //configure and enable synthesizer
    self->regs->reg_0x0086_en_intonly_sdm_cgen = 0; //support frac-N
    15bc:	e0846917 	ldw	r2,4516(fp)
    self->regs->reg_0x0086_pd_vco_comp_cgen = 0; //enable
    self->regs->reg_0x0086_en_g_cgen = 1;
    self->regs->reg_0x0086_en_coarse_cklgen = 0;
    self->regs->reg_0x008b_coarse_start_cgen = 0;
    self->regs->reg_0x0086_spdup_vco_cgen = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x0086);
    15c0:	01402184 	movi	r5,134
    15c4:	e009883a 	mov	r4,fp
    LMS7002M_regs_spi_write(self, 0x0086);

    
    //configure and enable synthesizer
    self->regs->reg_0x0086_en_intonly_sdm_cgen = 0; //support frac-N
    self->regs->reg_0x0086_en_sdm_clk_cgen = 1; //enable
    15c8:	15407f15 	stw	r21,508(r2)
    self->regs->reg_0x0086_pd_fdiv_fb_cgen = 0; //enable
    self->regs->reg_0x0086_pd_fdiv_o_cgen = 0; //enable
    self->regs->reg_0x0086_pd_sdm_cgen = 0; //enable
    self->regs->reg_0x0086_pd_vco_cgen = 0; //enable
    self->regs->reg_0x0086_pd_vco_comp_cgen = 0; //enable
    self->regs->reg_0x0086_en_g_cgen = 1;
    15cc:	15408615 	stw	r21,536(r2)
    self->regs->reg_0x0086_en_coarse_cklgen = 0;
    self->regs->reg_0x008b_coarse_start_cgen = 0;
    self->regs->reg_0x0086_spdup_vco_cgen = 1; //fast settling
    15d0:	15407a15 	stw	r21,488(r2)
    self->regs->reg_0x0086_reset_n_cgen = 1;
    LMS7002M_regs_spi_write(self, 0x0086);

    
    //configure and enable synthesizer
    self->regs->reg_0x0086_en_intonly_sdm_cgen = 0; //support frac-N
    15d4:	10007e15 	stw	zero,504(r2)
    self->regs->reg_0x0086_en_sdm_clk_cgen = 1; //enable
    self->regs->reg_0x0086_pd_cp_cgen = 0; //enable
    15d8:	10008015 	stw	zero,512(r2)
    self->regs->reg_0x0086_pd_fdiv_fb_cgen = 0; //enable
    15dc:	10008115 	stw	zero,516(r2)
    self->regs->reg_0x0086_pd_fdiv_o_cgen = 0; //enable
    15e0:	10008215 	stw	zero,520(r2)
    self->regs->reg_0x0086_pd_sdm_cgen = 0; //enable
    15e4:	10008315 	stw	zero,524(r2)
    self->regs->reg_0x0086_pd_vco_cgen = 0; //enable
    15e8:	10008415 	stw	zero,528(r2)
    self->regs->reg_0x0086_pd_vco_comp_cgen = 0; //enable
    15ec:	10008515 	stw	zero,532(r2)
    self->regs->reg_0x0086_en_g_cgen = 1;
    self->regs->reg_0x0086_en_coarse_cklgen = 0;
    15f0:	10007d15 	stw	zero,500(r2)
    self->regs->reg_0x008b_coarse_start_cgen = 0;
    15f4:	10009715 	stw	zero,604(r2)
    self->regs->reg_0x0086_spdup_vco_cgen = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x0086);
    15f8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //program the N divider
    const int Nint = (int)Ndiv;
    15fc:	980b883a 	mov	r5,r19
    1600:	a009883a 	mov	r4,r20
    1604:	00287e40 	call	287e4 <__fixdfsi>
    const int Nfrac = (int)((Ndiv-Nint)*(1 << 20));
    1608:	1009883a 	mov	r4,r2
    self->regs->reg_0x008b_coarse_start_cgen = 0;
    self->regs->reg_0x0086_spdup_vco_cgen = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x0086);

    //program the N divider
    const int Nint = (int)Ndiv;
    160c:	102f883a 	mov	r23,r2
    const int Nfrac = (int)((Ndiv-Nint)*(1 << 20));
    1610:	00288640 	call	28864 <__floatsidf>
    1614:	980b883a 	mov	r5,r19
    1618:	100d883a 	mov	r6,r2
    161c:	180f883a 	mov	r7,r3
    1620:	a009883a 	mov	r4,r20
    1624:	102d883a 	mov	r22,r2
    1628:	182b883a 	mov	r21,r3
    162c:	0027ee80 	call	27ee8 <__subdf3>
    1630:	000d883a 	mov	r6,zero
    1634:	01d04c34 	movhi	r7,16688
    1638:	1009883a 	mov	r4,r2
    163c:	180b883a 	mov	r5,r3
    1640:	002767c0 	call	2767c <__muldf3>
    1644:	180b883a 	mov	r5,r3
    1648:	1009883a 	mov	r4,r2
    164c:	00287e40 	call	287e4 <__fixdfsi>
    1650:	1027883a 	mov	r19,r2
    self->regs->reg_0x0087_frac_sdm_cgen = (Nfrac) & 0xffff; //lower 16 bits
    1654:	e0846917 	ldw	r2,4516(fp)
    1658:	98ffffcc 	andi	r3,r19,65535
    self->regs->reg_0x0088_frac_sdm_cgen = (Nfrac) >> 16; //upper 4 bits
    self->regs->reg_0x0088_int_sdm_cgen = Nint-1;
    165c:	bdffffc4 	addi	r23,r23,-1
    LMS7002M_regs_spi_write(self, 0x0086);

    //program the N divider
    const int Nint = (int)Ndiv;
    const int Nfrac = (int)((Ndiv-Nint)*(1 << 20));
    self->regs->reg_0x0087_frac_sdm_cgen = (Nfrac) & 0xffff; //lower 16 bits
    1660:	10c08715 	stw	r3,540(r2)
    self->regs->reg_0x0088_frac_sdm_cgen = (Nfrac) >> 16; //upper 4 bits
    1664:	9807d43a 	srai	r3,r19,16
    self->regs->reg_0x0088_int_sdm_cgen = Nint-1;
    1668:	15c08815 	stw	r23,544(r2)
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, fvco = %f MHz", fdiv, Ndiv, Nint, Nfrac, fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x0087);
    166c:	014021c4 	movi	r5,135

    //program the N divider
    const int Nint = (int)Ndiv;
    const int Nfrac = (int)((Ndiv-Nint)*(1 << 20));
    self->regs->reg_0x0087_frac_sdm_cgen = (Nfrac) & 0xffff; //lower 16 bits
    self->regs->reg_0x0088_frac_sdm_cgen = (Nfrac) >> 16; //upper 4 bits
    1670:	10c08915 	stw	r3,548(r2)
    self->regs->reg_0x0088_int_sdm_cgen = Nint-1;
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, fvco = %f MHz", fdiv, Ndiv, Nint, Nfrac, fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x0087);
    1674:	e009883a 	mov	r4,fp
    1678:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0088);
    167c:	01402204 	movi	r5,136
    1680:	e009883a 	mov	r4,fp
    1684:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //program the feedback divider
    self->regs->reg_0x0089_sel_sdmclk_cgen = REG_0X0089_SEL_SDMCLK_CGEN_CLK_DIV;
    self->regs->reg_0x0089_div_outch_cgen = (fdiv/2)-1;
    1688:	8021d07a 	srai	r16,r16,1
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, fvco = %f MHz", fdiv, Ndiv, Nint, Nfrac, fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x0087);
    LMS7002M_regs_spi_write(self, 0x0088);

    //program the feedback divider
    self->regs->reg_0x0089_sel_sdmclk_cgen = REG_0X0089_SEL_SDMCLK_CGEN_CLK_DIV;
    168c:	e0846917 	ldw	r2,4516(fp)
    self->regs->reg_0x0089_div_outch_cgen = (fdiv/2)-1;
    LMS7002M_regs_spi_write(self, 0x0089);
    1690:	01402244 	movi	r5,137
    LMS7002M_regs_spi_write(self, 0x0087);
    LMS7002M_regs_spi_write(self, 0x0088);

    //program the feedback divider
    self->regs->reg_0x0089_sel_sdmclk_cgen = REG_0X0089_SEL_SDMCLK_CGEN_CLK_DIV;
    self->regs->reg_0x0089_div_outch_cgen = (fdiv/2)-1;
    1694:	843fffc4 	addi	r16,r16,-1
    1698:	14008e15 	stw	r16,568(r2)
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, fvco = %f MHz", fdiv, Ndiv, Nint, Nfrac, fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x0087);
    LMS7002M_regs_spi_write(self, 0x0088);

    //program the feedback divider
    self->regs->reg_0x0089_sel_sdmclk_cgen = REG_0X0089_SEL_SDMCLK_CGEN_CLK_DIV;
    169c:	10008b15 	stw	zero,556(r2)
    self->regs->reg_0x0089_div_outch_cgen = (fdiv/2)-1;
    LMS7002M_regs_spi_write(self, 0x0089);
    16a0:	e009883a 	mov	r4,fp
    16a4:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //select the correct CSW for this VCO frequency
    if (LMS7002M_tune_vco(self,
        &self->regs->reg_0x008b_csw_vco_cgen, 0x008B,
    16a8:	e1446917 	ldw	r5,4516(fp)
    self->regs->reg_0x0089_sel_sdmclk_cgen = REG_0X0089_SEL_SDMCLK_CGEN_CLK_DIV;
    self->regs->reg_0x0089_div_outch_cgen = (fdiv/2)-1;
    LMS7002M_regs_spi_write(self, 0x0089);

    //select the correct CSW for this VCO frequency
    if (LMS7002M_tune_vco(self,
    16ac:	00802304 	movi	r2,140
    16b0:	d8800115 	stw	r2,4(sp)
    16b4:	28809b04 	addi	r2,r5,620
    16b8:	29c09a04 	addi	r7,r5,616
    16bc:	d8800015 	stw	r2,0(sp)
    16c0:	018022c4 	movi	r6,139
    16c4:	29409604 	addi	r5,r5,600
    16c8:	e009883a 	mov	r4,fp
    16cc:	000e8880 	call	e888 <LMS7002M_tune_vco>
    16d0:	1021883a 	mov	r16,r2
    16d4:	10000626 	beq	r2,zero,16f0 <LMS7002M_set_data_clock+0x2d8>
        &self->regs->reg_0x008b_csw_vco_cgen, 0x008B,
        &self->regs->reg_0x008c_vco_cmpho_cgen,
        &self->regs->reg_0x008c_vco_cmplo_cgen, 0x008C) != 0)
    {
        LMS7_log(LMS7_ERROR, "VCO select FAIL");
    16d8:	014000f4 	movhi	r5,3
    16dc:	29656d04 	addi	r5,r5,-27212
    16e0:	010000c4 	movi	r4,3
    16e4:	0009f700 	call	9f70 <LMS7_log>
        return -3;
    16e8:	043fff44 	movi	r16,-3
    16ec:	00002206 	br	1778 <LMS7002M_set_data_clock+0x360>
    }
    

    self->regs->reg_0x0086_spdup_vco_cgen = 0; //done with fast settling
    16f0:	e0846917 	ldw	r2,4516(fp)
    LMS7002M_regs_spi_write(self, 0x0086);
    16f4:	01402184 	movi	r5,134
    16f8:	e009883a 	mov	r4,fp
        LMS7_log(LMS7_ERROR, "VCO select FAIL");
        return -3;
    }
    

    self->regs->reg_0x0086_spdup_vco_cgen = 0; //done with fast settling
    16fc:	10007a15 	stw	zero,488(r2)
    LMS7002M_regs_spi_write(self, 0x0086);
    1700:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //calculate the actual rate
    if (factual != NULL) *factual = fref * (Nint + (Nfrac/((double)(1 << 20)))) / fdiv;
    1704:	d8801117 	ldw	r2,68(sp)
    1708:	10001b26 	beq	r2,zero,1778 <LMS7002M_set_data_clock+0x360>
    170c:	9809883a 	mov	r4,r19
    1710:	00288640 	call	28864 <__floatsidf>
    1714:	000d883a 	mov	r6,zero
    1718:	01cfac34 	movhi	r7,16048
    171c:	1009883a 	mov	r4,r2
    1720:	180b883a 	mov	r5,r3
    1724:	002767c0 	call	2767c <__muldf3>
    1728:	b00d883a 	mov	r6,r22
    172c:	a80f883a 	mov	r7,r21
    1730:	1009883a 	mov	r4,r2
    1734:	180b883a 	mov	r5,r3
    1738:	00261a80 	call	261a8 <__adddf3>
    173c:	900d883a 	mov	r6,r18
    1740:	880f883a 	mov	r7,r17
    1744:	1009883a 	mov	r4,r2
    1748:	180b883a 	mov	r5,r3
    174c:	002767c0 	call	2767c <__muldf3>
    1750:	d9800317 	ldw	r6,12(sp)
    1754:	d9c00417 	ldw	r7,16(sp)
    1758:	1009883a 	mov	r4,r2
    175c:	180b883a 	mov	r5,r3
    1760:	0026a540 	call	26a54 <__divdf3>
    1764:	d9001117 	ldw	r4,68(sp)
    1768:	20800015 	stw	r2,0(r4)
    176c:	20c00115 	stw	r3,4(r4)
    1770:	00000106 	br	1778 <LMS7002M_set_data_clock+0x360>
        Ndiv = fout*fdiv/fref;
        fvco = fout*fdiv;
        //LMS7_logf(LMS7_TRACE, "Trying: fdiv = %d, Ndiv = %f, fvco = %f MHz", fdiv, Ndiv, fvco/1e6);

        //check dividers and vco in range...
        if (fdiv < 2) return -1;
    1774:	043fffc4 	movi	r16,-1

    //calculate the actual rate
    if (factual != NULL) *factual = fref * (Nint + (Nfrac/((double)(1 << 20)))) / fdiv;
    
    return 0; //OK
}
    1778:	8005883a 	mov	r2,r16
    177c:	dfc00e17 	ldw	ra,56(sp)
    1780:	df000d17 	ldw	fp,52(sp)
    1784:	ddc00c17 	ldw	r23,48(sp)
    1788:	dd800b17 	ldw	r22,44(sp)
    178c:	dd400a17 	ldw	r21,40(sp)
    1790:	dd000917 	ldw	r20,36(sp)
    1794:	dcc00817 	ldw	r19,32(sp)
    1798:	dc800717 	ldw	r18,28(sp)
    179c:	dc400617 	ldw	r17,24(sp)
    17a0:	dc000517 	ldw	r16,20(sp)
    17a4:	dec01004 	addi	sp,sp,64
    17a8:	f800283a 	ret

000017ac <cal_read_rssi>:
{
    return (LMS7_time_tps())/1000; //1 ms -> ticks
}

uint16_t cal_read_rssi(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    17ac:	defffd04 	addi	sp,sp,-12
    17b0:	dfc00215 	stw	ra,8(sp)
    17b4:	dc400115 	stw	r17,4(sp)
    17b8:	dc000015 	stw	r16,0(sp)
    17bc:	2823883a 	mov	r17,r5
    17c0:	2021883a 	mov	r16,r4
#include "LMS7002M_filter_cal.h"
#include <LMS7002M/LMS7002M_time.h>

static long long cal_rssi_sleep_ticks(void)
{
    return (LMS7_time_tps())/1000; //1 ms -> ticks
    17c4:	000cd080 	call	cd08 <LMS7_time_tps>
}

uint16_t cal_read_rssi(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    LMS7_sleep_for(cal_rssi_sleep_ticks());
    17c8:	0180fa04 	movi	r6,1000
    17cc:	000f883a 	mov	r7,zero
    17d0:	1009883a 	mov	r4,r2
    17d4:	180b883a 	mov	r5,r3
    17d8:	0024bb80 	call	24bb8 <__divdi3>
    17dc:	1009883a 	mov	r4,r2
    17e0:	180b883a 	mov	r5,r3
    17e4:	000cdb00 	call	cdb0 <LMS7_sleep_for>
    return LMS7002M_rxtsp_read_rssi(self, channel);
    17e8:	880b883a 	mov	r5,r17
    17ec:	8009883a 	mov	r4,r16
}
    17f0:	dfc00217 	ldw	ra,8(sp)
    17f4:	dc400117 	ldw	r17,4(sp)
    17f8:	dc000017 	ldw	r16,0(sp)
    17fc:	dec00304 	addi	sp,sp,12
}

uint16_t cal_read_rssi(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    LMS7_sleep_for(cal_rssi_sleep_ticks());
    return LMS7002M_rxtsp_read_rssi(self, channel);
    1800:	000c0c01 	jmpi	c0c0 <LMS7002M_rxtsp_read_rssi>

00001804 <set_addrs_to_default>:
}

void set_addrs_to_default(LMS7002M_t *self, const LMS7002M_chan_t channel, const int start_addr, const int stop_addr)
{
    1804:	defff704 	addi	sp,sp,-36
    1808:	ddc00715 	stw	r23,28(sp)
    180c:	dd800615 	stw	r22,24(sp)
    1810:	dd400515 	stw	r21,20(sp)
    1814:	dd000415 	stw	r20,16(sp)
    1818:	dcc00315 	stw	r19,12(sp)
    181c:	dc800215 	stw	r18,8(sp)
    1820:	dc400115 	stw	r17,4(sp)
    1824:	dfc00815 	stw	ra,32(sp)
    1828:	dc000015 	stw	r16,0(sp)
    182c:	2025883a 	mov	r18,r4
    1830:	3023883a 	mov	r17,r6
    1834:	382f883a 	mov	r23,r7
    LMS7002M_regs_set(regs, 0x0641, 0x1020);
}

static inline int LMS7002M_regs_default(const int addr)
{
    if (addr == 0x0020) return 0xffff;
    1838:	04c00804 	movi	r19,32
    LMS7002M_set_mac_ch(self, channel);
    183c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
        regs->reg_0x0020_txen_b = (value >> 3) & 0x1;
        regs->reg_0x0020_txen_a = (value >> 2) & 0x1;
        regs->reg_0x0020_mac = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0021)
    1840:	05000844 	movi	r20,33
        regs->reg_0x0021_sclk_pe = (value >> 2) & 0x1;
        regs->reg_0x0021_sen_pe = (value >> 1) & 0x1;
        regs->reg_0x0021_spimode = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0022)
    1844:	05400884 	movi	r21,34
        regs->reg_0x0022_txnrx1_pe = (value >> 2) & 0x1;
        regs->reg_0x0022_fclk1_pe = (value >> 1) & 0x1;
        regs->reg_0x0022_mclk1_pe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0023)
    1848:	058008c4 	movi	r22,35
    for (int addr = start_addr; addr <= stop_addr; addr++)
    184c:	bc48a616 	blt	r23,r17,3ae8 <set_addrs_to_default+0x22e4>
    LMS7002M_regs_set(regs, 0x0641, 0x1020);
}

static inline int LMS7002M_regs_default(const int addr)
{
    if (addr == 0x0020) return 0xffff;
    1850:	8cc10726 	beq	r17,r19,1c70 <set_addrs_to_default+0x46c>
    if (addr == 0x0021) return 0xe9f;
    1854:	8d00c626 	beq	r17,r20,1b70 <set_addrs_to_default+0x36c>
    if (addr == 0x0022) return 0x7df;
    1858:	8d40f926 	beq	r17,r21,1c40 <set_addrs_to_default+0x43c>
    if (addr == 0x0023) return 0x5559;
    185c:	8d80fa26 	beq	r17,r22,1c48 <set_addrs_to_default+0x444>
    if (addr == 0x0024) return 0xe4e4;
    1860:	00800904 	movi	r2,36
    1864:	8880fa26 	beq	r17,r2,1c50 <set_addrs_to_default+0x44c>
    if (addr == 0x0025) return 0x101;
    1868:	88bff6c4 	addi	r2,r17,-37
    186c:	00c00044 	movi	r3,1
    1870:	1880f92e 	bgeu	r3,r2,1c58 <set_addrs_to_default+0x454>
    if (addr == 0x0026) return 0x101;
    if (addr == 0x0027) return 0xe4e4;
    1874:	008009c4 	movi	r2,39
    1878:	8880f526 	beq	r17,r2,1c50 <set_addrs_to_default+0x44c>
    if (addr == 0x0028) return 0x101;
    187c:	88bff604 	addi	r2,r17,-40
    1880:	1880f52e 	bgeu	r3,r2,1c58 <set_addrs_to_default+0x454>
    if (addr == 0x0029) return 0x101;
    if (addr == 0x002A) return 0x86;
    1884:	00800a84 	movi	r2,42
    1888:	8880f526 	beq	r17,r2,1c60 <set_addrs_to_default+0x45c>
    if (addr == 0x002B) return 0x10;
    188c:	00800ac4 	movi	r2,43
    1890:	8880f526 	beq	r17,r2,1c68 <set_addrs_to_default+0x464>
    if (addr == 0x002C) return 0xffff;
    1894:	00800b04 	movi	r2,44
    1898:	8880f526 	beq	r17,r2,1c70 <set_addrs_to_default+0x46c>
    if (addr == 0x002E) return 0x0;
    189c:	00800b84 	movi	r2,46
    18a0:	88815b26 	beq	r17,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x002F) return 0x3840;
    18a4:	00800bc4 	movi	r2,47
    18a8:	8880f326 	beq	r17,r2,1c78 <set_addrs_to_default+0x474>
    if (addr == 0x0081) return 0x0;
    18ac:	00802044 	movi	r2,129
    18b0:	88815726 	beq	r17,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x0082) return 0x800b;
    18b4:	00802084 	movi	r2,130
    18b8:	8880f126 	beq	r17,r2,1c80 <set_addrs_to_default+0x47c>
    if (addr == 0x0084) return 0x400;
    18bc:	00802104 	movi	r2,132
    18c0:	88813726 	beq	r17,r2,1da0 <set_addrs_to_default+0x59c>
    if (addr == 0x0085) return 0x1;
    18c4:	00802144 	movi	r2,133
    18c8:	8880f526 	beq	r17,r2,1ca0 <set_addrs_to_default+0x49c>
    if (addr == 0x0086) return 0x4901;
    18cc:	00802184 	movi	r2,134
    18d0:	8880ed26 	beq	r17,r2,1c88 <set_addrs_to_default+0x484>
    if (addr == 0x0087) return 0x400;
    18d4:	008021c4 	movi	r2,135
    18d8:	88813126 	beq	r17,r2,1da0 <set_addrs_to_default+0x59c>
    if (addr == 0x0088) return 0x780;
    18dc:	00802204 	movi	r2,136
    18e0:	88813126 	beq	r17,r2,1da8 <set_addrs_to_default+0x5a4>
    if (addr == 0x0089) return 0x20;
    18e4:	00802244 	movi	r2,137
    18e8:	88814326 	beq	r17,r2,1df8 <set_addrs_to_default+0x5f4>
    if (addr == 0x008A) return 0x514;
    18ec:	00802284 	movi	r2,138
    18f0:	8880e726 	beq	r17,r2,1c90 <set_addrs_to_default+0x48c>
    if (addr == 0x008B) return 0x2100;
    18f4:	008022c4 	movi	r2,139
    18f8:	8880e726 	beq	r17,r2,1c98 <set_addrs_to_default+0x494>
    if (addr == 0x008C) return 0x67b;
    18fc:	00802304 	movi	r2,140
    1900:	88813326 	beq	r17,r2,1dd0 <set_addrs_to_default+0x5cc>
    if (addr == 0x008D) return 0x0;
    1904:	00802344 	movi	r2,141
    1908:	88814126 	beq	r17,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x0092) return 0x1;
    190c:	00802484 	movi	r2,146
    1910:	8880e326 	beq	r17,r2,1ca0 <set_addrs_to_default+0x49c>
    if (addr == 0x0093) return 0x0;
    1914:	88bfdb44 	addi	r2,r17,-147
    1918:	00c00144 	movi	r3,5
    191c:	18813c2e 	bgeu	r3,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x0094) return 0x0;
    if (addr == 0x0095) return 0x0;
    if (addr == 0x0096) return 0x0;
    if (addr == 0x0097) return 0x0;
    if (addr == 0x0098) return 0x0;
    if (addr == 0x0099) return 0x6565;
    1920:	00802644 	movi	r2,153
    1924:	8880e426 	beq	r17,r2,1cb8 <set_addrs_to_default+0x4b4>
    if (addr == 0x009A) return 0x658c;
    1928:	00802684 	movi	r2,154
    192c:	8880de26 	beq	r17,r2,1ca8 <set_addrs_to_default+0x4a4>
    if (addr == 0x009B) return 0x6565;
    1930:	008026c4 	movi	r2,155
    1934:	8880e026 	beq	r17,r2,1cb8 <set_addrs_to_default+0x4b4>
    if (addr == 0x009C) return 0x658c;
    1938:	00802704 	movi	r2,156
    193c:	8880da26 	beq	r17,r2,1ca8 <set_addrs_to_default+0x4a4>
    if (addr == 0x009D) return 0x6565;
    1940:	00802744 	movi	r2,157
    1944:	8880dc26 	beq	r17,r2,1cb8 <set_addrs_to_default+0x4b4>
    if (addr == 0x009E) return 0x658c;
    1948:	88bfd884 	addi	r2,r17,-158
    194c:	00c00044 	movi	r3,1
    1950:	1880d52e 	bgeu	r3,r2,1ca8 <set_addrs_to_default+0x4a4>
    if (addr == 0x009F) return 0x658c;
    if (addr == 0x00A0) return 0x6565;
    1954:	88bfd804 	addi	r2,r17,-160
    1958:	01000144 	movi	r4,5
    195c:	2080d62e 	bgeu	r4,r2,1cb8 <set_addrs_to_default+0x4b4>
    if (addr == 0x00A1) return 0x6565;
    if (addr == 0x00A2) return 0x6565;
    if (addr == 0x00A3) return 0x6565;
    if (addr == 0x00A4) return 0x6565;
    if (addr == 0x00A5) return 0x6565;
    if (addr == 0x00A6) return 0xf;
    1960:	00802984 	movi	r2,166
    1964:	8880d226 	beq	r17,r2,1cb0 <set_addrs_to_default+0x4ac>
    if (addr == 0x00A7) return 0x6565;
    1968:	008029c4 	movi	r2,167
    196c:	8880d226 	beq	r17,r2,1cb8 <set_addrs_to_default+0x4b4>
    if (addr == 0x00a8) return 0x0;
    1970:	00802a04 	movi	r2,168
    1974:	88812626 	beq	r17,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x00aa) return 0x0;
    1978:	88bfd584 	addi	r2,r17,-170
    197c:	1881242e 	bgeu	r3,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x00ab) return 0x0;
    if (addr == 0x00ad) return 0x3ff;
    1980:	00802b44 	movi	r2,173
    1984:	8880ce26 	beq	r17,r2,1cc0 <set_addrs_to_default+0x4bc>
    if (addr == 0x00ae) return 0xf000;
    1988:	00802b84 	movi	r2,174
    198c:	8880ce26 	beq	r17,r2,1cc8 <set_addrs_to_default+0x4c4>
    if (addr == 0x0100) return 0x3409;
    1990:	00804004 	movi	r2,256
    1994:	8880ce26 	beq	r17,r2,1cd0 <set_addrs_to_default+0x4cc>
    if (addr == 0x0101) return 0x7800;
    1998:	00804044 	movi	r2,257
    199c:	8880ce26 	beq	r17,r2,1cd8 <set_addrs_to_default+0x4d4>
    if (addr == 0x0102) return 0x3180;
    19a0:	00804084 	movi	r2,258
    19a4:	8880ce26 	beq	r17,r2,1ce0 <set_addrs_to_default+0x4dc>
    if (addr == 0x0103) return 0xa12;
    19a8:	008040c4 	movi	r2,259
    19ac:	8880ce26 	beq	r17,r2,1ce8 <set_addrs_to_default+0x4e4>
    if (addr == 0x0104) return 0x88;
    19b0:	00804104 	movi	r2,260
    19b4:	8880ce26 	beq	r17,r2,1cf0 <set_addrs_to_default+0x4ec>
    if (addr == 0x0105) return 0x7;
    19b8:	00804144 	movi	r2,261
    19bc:	8880ce26 	beq	r17,r2,1cf8 <set_addrs_to_default+0x4f4>
    if (addr == 0x0106) return 0x318c;
    19c0:	88bfbe84 	addi	r2,r17,-262
    19c4:	1880ce2e 	bgeu	r3,r2,1d00 <set_addrs_to_default+0x4fc>
    if (addr == 0x0107) return 0x318c;
    if (addr == 0x0108) return 0x9426;
    19c8:	00804204 	movi	r2,264
    19cc:	8880ce26 	beq	r17,r2,1d08 <set_addrs_to_default+0x504>
    if (addr == 0x0109) return 0x61c1;
    19d0:	00804244 	movi	r2,265
    19d4:	8880ce26 	beq	r17,r2,1d10 <set_addrs_to_default+0x50c>
    if (addr == 0x010A) return 0x104c;
    19d8:	00804284 	movi	r2,266
    19dc:	8880ce26 	beq	r17,r2,1d18 <set_addrs_to_default+0x514>
    if (addr == 0x010b) return 0x0;
    19e0:	008042c4 	movi	r2,267
    19e4:	88810a26 	beq	r17,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x010C) return 0x88fd;
    19e8:	00804304 	movi	r2,268
    19ec:	8880cc26 	beq	r17,r2,1d20 <set_addrs_to_default+0x51c>
    if (addr == 0x010D) return 0x9e;
    19f0:	00804344 	movi	r2,269
    19f4:	8880cc26 	beq	r17,r2,1d28 <set_addrs_to_default+0x524>
    if (addr == 0x010E) return 0x2040;
    19f8:	00804384 	movi	r2,270
    19fc:	8880cc26 	beq	r17,r2,1d30 <set_addrs_to_default+0x52c>
    if (addr == 0x010F) return 0x3042;
    1a00:	008043c4 	movi	r2,271
    1a04:	8880cc26 	beq	r17,r2,1d38 <set_addrs_to_default+0x534>
    if (addr == 0x0110) return 0xbf4;
    1a08:	00804404 	movi	r2,272
    1a0c:	8880cc26 	beq	r17,r2,1d40 <set_addrs_to_default+0x53c>
    if (addr == 0x0111) return 0x83;
    1a10:	00804444 	movi	r2,273
    1a14:	8880cc26 	beq	r17,r2,1d48 <set_addrs_to_default+0x544>
    if (addr == 0x0112) return 0xc0e6;
    1a18:	00804484 	movi	r2,274
    1a1c:	8880cc26 	beq	r17,r2,1d50 <set_addrs_to_default+0x54c>
    if (addr == 0x0113) return 0x3c3;
    1a20:	008044c4 	movi	r2,275
    1a24:	8880cc26 	beq	r17,r2,1d58 <set_addrs_to_default+0x554>
    if (addr == 0x0114) return 0x8d;
    1a28:	00804504 	movi	r2,276
    1a2c:	8880cc26 	beq	r17,r2,1d60 <set_addrs_to_default+0x55c>
    if (addr == 0x0115) return 0x9;
    1a30:	00804544 	movi	r2,277
    1a34:	8880cc26 	beq	r17,r2,1d68 <set_addrs_to_default+0x564>
    if (addr == 0x0116) return 0x8180;
    1a38:	00804584 	movi	r2,278
    1a3c:	8880cc26 	beq	r17,r2,1d70 <set_addrs_to_default+0x56c>
    if (addr == 0x0117) return 0x280c;
    1a40:	008045c4 	movi	r2,279
    1a44:	8880cc26 	beq	r17,r2,1d78 <set_addrs_to_default+0x574>
    if (addr == 0x0118) return 0x18c;
    1a48:	00804604 	movi	r2,280
    1a4c:	8880cc26 	beq	r17,r2,1d80 <set_addrs_to_default+0x57c>
    if (addr == 0x0119) return 0x18cb;
    1a50:	00804644 	movi	r2,281
    1a54:	8880cc26 	beq	r17,r2,1d88 <set_addrs_to_default+0x584>
    if (addr == 0x011A) return 0x2e02;
    1a58:	00804684 	movi	r2,282
    1a5c:	8880cc26 	beq	r17,r2,1d90 <set_addrs_to_default+0x58c>
    if (addr == 0x011B) return 0x0;
    1a60:	008046c4 	movi	r2,283
    1a64:	8880ea26 	beq	r17,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x011C) return 0xad43;
    1a68:	00804704 	movi	r2,284
    1a6c:	8880ca26 	beq	r17,r2,1d98 <set_addrs_to_default+0x594>
    if (addr == 0x011D) return 0x400;
    1a70:	00804744 	movi	r2,285
    1a74:	8880ca26 	beq	r17,r2,1da0 <set_addrs_to_default+0x59c>
    if (addr == 0x011E) return 0x780;
    1a78:	00804784 	movi	r2,286
    1a7c:	8880ca26 	beq	r17,r2,1da8 <set_addrs_to_default+0x5a4>
    if (addr == 0x011F) return 0x3640;
    1a80:	008047c4 	movi	r2,287
    1a84:	8880ca26 	beq	r17,r2,1db0 <set_addrs_to_default+0x5ac>
    if (addr == 0x0120) return 0xb9ff;
    1a88:	00804804 	movi	r2,288
    1a8c:	8880ca26 	beq	r17,r2,1db8 <set_addrs_to_default+0x5b4>
    if (addr == 0x0121) return 0x3404;
    1a90:	00804844 	movi	r2,289
    1a94:	8880ca26 	beq	r17,r2,1dc0 <set_addrs_to_default+0x5bc>
    if (addr == 0x0122) return 0x33f;
    1a98:	00804884 	movi	r2,290
    1a9c:	8880ca26 	beq	r17,r2,1dc8 <set_addrs_to_default+0x5c4>
    if (addr == 0x0123) return 0x67b;
    1aa0:	008048c4 	movi	r2,291
    1aa4:	8880ca26 	beq	r17,r2,1dd0 <set_addrs_to_default+0x5cc>
    if (addr == 0x0124) return 0x0;
    1aa8:	00804904 	movi	r2,292
    1aac:	8880d826 	beq	r17,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x0125) return 0x9400;
    1ab0:	00804944 	movi	r2,293
    1ab4:	8880c826 	beq	r17,r2,1dd8 <set_addrs_to_default+0x5d4>
    if (addr == 0x0126) return 0x12ff;
    1ab8:	00804984 	movi	r2,294
    1abc:	8880c826 	beq	r17,r2,1de0 <set_addrs_to_default+0x5dc>
    if (addr == 0x0200) return 0x81;
    1ac0:	00808004 	movi	r2,512
    1ac4:	8880c826 	beq	r17,r2,1de8 <set_addrs_to_default+0x5e4>
    if (addr == 0x0201) return 0x7ff;
    1ac8:	88bf7fc4 	addi	r2,r17,-513
    1acc:	1880c82e 	bgeu	r3,r2,1df0 <set_addrs_to_default+0x5ec>
    if (addr == 0x0202) return 0x7ff;
    if (addr == 0x0203) return 0x0;
    1ad0:	88bf7f44 	addi	r2,r17,-515
    1ad4:	010001c4 	movi	r4,7
    1ad8:	2080cd2e 	bgeu	r4,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x0206) return 0x0;
    if (addr == 0x0207) return 0x0;
    if (addr == 0x0208) return 0x0;
    if (addr == 0x0209) return 0x0;
    if (addr == 0x020a) return 0x0;
    if (addr == 0x020C) return 0x0;
    1adc:	00808304 	movi	r2,524
    1ae0:	8880cb26 	beq	r17,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x0240) return 0x20;
    1ae4:	00809004 	movi	r2,576
    1ae8:	8880c326 	beq	r17,r2,1df8 <set_addrs_to_default+0x5f4>
    if (addr == 0x0241) return 0x0;
    1aec:	88bf6fc4 	addi	r2,r17,-577
    1af0:	01000084 	movi	r4,2
    1af4:	2080c62e 	bgeu	r4,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x0242) return 0x0;
    if (addr == 0x0243) return 0x0;
    if (addr == 0x0400) return 0x81;
    1af8:	00810004 	movi	r2,1024
    1afc:	8880ba26 	beq	r17,r2,1de8 <set_addrs_to_default+0x5e4>
    if (addr == 0x0401) return 0x7ff;
    1b00:	88beffc4 	addi	r2,r17,-1025
    1b04:	1880ba2e 	bgeu	r3,r2,1df0 <set_addrs_to_default+0x5ec>
    if (addr == 0x0402) return 0x7ff;
    if (addr == 0x0403) return 0x0;
    1b08:	88beff44 	addi	r2,r17,-1027
    1b0c:	00c00244 	movi	r3,9
    1b10:	1880bf2e 	bgeu	r3,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x0408) return 0x0;
    if (addr == 0x0409) return 0x0;
    if (addr == 0x040A) return 0x0;
    if (addr == 0x040B) return 0x0;
    if (addr == 0x040C) return 0x0;
    if (addr == 0x040e) return 0x0;
    1b14:	00810384 	movi	r2,1038
    1b18:	8880bd26 	beq	r17,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x0440) return 0x20;
    1b1c:	00811004 	movi	r2,1088
    1b20:	8880b526 	beq	r17,r2,1df8 <set_addrs_to_default+0x5f4>
    if (addr == 0x0441) return 0x0;
    1b24:	88beefc4 	addi	r2,r17,-1089
    1b28:	2080b92e 	bgeu	r4,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x0442) return 0x0;
    if (addr == 0x0443) return 0x0;
    if (addr == 0x05c0) return 0x0;
    1b2c:	88be9004 	addi	r2,r17,-1472
    1b30:	00c00304 	movi	r3,12
    1b34:	1880b62e 	bgeu	r3,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x05c8) return 0x0;
    if (addr == 0x05c9) return 0x0;
    if (addr == 0x05ca) return 0x0;
    if (addr == 0x05cb) return 0x0;
    if (addr == 0x05cc) return 0x0;
    if (addr == 0x0600) return 0xf00;
    1b38:	00818004 	movi	r2,1536
    1b3c:	8880b026 	beq	r17,r2,1e00 <set_addrs_to_default+0x5fc>
    if (addr == 0x0601) return 0x0;
    1b40:	00818044 	movi	r2,1537
    1b44:	8880b226 	beq	r17,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x0602) return 0x2000;
    1b48:	00818084 	movi	r2,1538
    1b4c:	8880ae26 	beq	r17,r2,1e08 <set_addrs_to_default+0x604>
    if (addr == 0x0603) return 0x0;
    1b50:	88be7f44 	addi	r2,r17,-1539
    1b54:	00c000c4 	movi	r3,3
    1b58:	1880ad2e 	bgeu	r3,r2,1e10 <set_addrs_to_default+0x60c>
    if (addr == 0x0604) return 0x0;
    if (addr == 0x0605) return 0x0;
    if (addr == 0x0606) return 0x0;
    if (addr == 0x0640) return 0xa0;
    1b5c:	00819004 	movi	r2,1600
    1b60:	8880ad26 	beq	r17,r2,1e18 <set_addrs_to_default+0x614>
    if (addr == 0x0641) return 0x1020;
    1b64:	00819044 	movi	r2,1601
    1b68:	8880ad26 	beq	r17,r2,1e20 <set_addrs_to_default+0x61c>
    1b6c:	00003206 	br	1c38 <set_addrs_to_default+0x434>
}

static inline int LMS7002M_regs_default(const int addr)
{
    if (addr == 0x0020) return 0xffff;
    if (addr == 0x0021) return 0xe9f;
    1b70:	0403a7c4 	movi	r16,3743
    {
        int value = LMS7002M_regs_default(addr);
        if (value == -1) continue; //not in map
        LMS7002M_regs_set(LMS7002M_regs(self), addr, value);
    1b74:	9009883a 	mov	r4,r18
    1b78:	00091e00 	call	91e0 <LMS7002M_regs>
    return -1;
}

static inline void LMS7002M_regs_set(LMS7002M_regs_t *regs, const int addr, const int value)
{
    if (addr == 0x0020)
    1b7c:	8cc0aa1e 	bne	r17,r19,1e28 <set_addrs_to_default+0x624>
    {
        regs->reg_0x0020_lrst_tx_b = (value >> 15) & 0x1;
    1b80:	8007d3fa 	srai	r3,r16,15
    1b84:	10c00015 	stw	r3,0(r2)
        regs->reg_0x0020_mrst_tx_b = (value >> 14) & 0x1;
    1b88:	8007d3ba 	srai	r3,r16,14
    1b8c:	18c0004c 	andi	r3,r3,1
    1b90:	10c00115 	stw	r3,4(r2)
        regs->reg_0x0020_lrst_tx_a = (value >> 13) & 0x1;
    1b94:	8007d37a 	srai	r3,r16,13
    1b98:	18c0004c 	andi	r3,r3,1
    1b9c:	10c00215 	stw	r3,8(r2)
        regs->reg_0x0020_mrst_tx_a = (value >> 12) & 0x1;
    1ba0:	8007d33a 	srai	r3,r16,12
    1ba4:	18c0004c 	andi	r3,r3,1
    1ba8:	10c00315 	stw	r3,12(r2)
        regs->reg_0x0020_lrst_rx_b = (value >> 11) & 0x1;
    1bac:	8007d2fa 	srai	r3,r16,11
    1bb0:	18c0004c 	andi	r3,r3,1
    1bb4:	10c00415 	stw	r3,16(r2)
        regs->reg_0x0020_mrst_rx_b = (value >> 10) & 0x1;
    1bb8:	8007d2ba 	srai	r3,r16,10
    1bbc:	18c0004c 	andi	r3,r3,1
    1bc0:	10c00515 	stw	r3,20(r2)
        regs->reg_0x0020_lrst_rx_a = (value >> 9) & 0x1;
    1bc4:	8007d27a 	srai	r3,r16,9
    1bc8:	18c0004c 	andi	r3,r3,1
    1bcc:	10c00615 	stw	r3,24(r2)
        regs->reg_0x0020_mrst_rx_a = (value >> 8) & 0x1;
    1bd0:	8007d23a 	srai	r3,r16,8
    1bd4:	18c0004c 	andi	r3,r3,1
    1bd8:	10c00715 	stw	r3,28(r2)
        regs->reg_0x0020_srst_rxfifo = (value >> 7) & 0x1;
    1bdc:	8007d1fa 	srai	r3,r16,7
    1be0:	18c0004c 	andi	r3,r3,1
    1be4:	10c00815 	stw	r3,32(r2)
        regs->reg_0x0020_srst_txfifo = (value >> 6) & 0x1;
    1be8:	8007d1ba 	srai	r3,r16,6
    1bec:	18c0004c 	andi	r3,r3,1
    1bf0:	10c00915 	stw	r3,36(r2)
        regs->reg_0x0020_rxen_b = (value >> 5) & 0x1;
    1bf4:	8007d17a 	srai	r3,r16,5
    1bf8:	18c0004c 	andi	r3,r3,1
    1bfc:	10c00a15 	stw	r3,40(r2)
        regs->reg_0x0020_rxen_a = (value >> 4) & 0x1;
    1c00:	8007d13a 	srai	r3,r16,4
    1c04:	18c0004c 	andi	r3,r3,1
    1c08:	10c00b15 	stw	r3,44(r2)
        regs->reg_0x0020_txen_b = (value >> 3) & 0x1;
    1c0c:	8007d0fa 	srai	r3,r16,3
    1c10:	18c0004c 	andi	r3,r3,1
    1c14:	10c00c15 	stw	r3,48(r2)
        regs->reg_0x0020_txen_a = (value >> 2) & 0x1;
    1c18:	8007d0ba 	srai	r3,r16,2
        regs->reg_0x0020_mac = (value >> 0) & 0x3;
    1c1c:	840000cc 	andi	r16,r16,3
    1c20:	14000e15 	stw	r16,56(r2)
        regs->reg_0x0020_srst_rxfifo = (value >> 7) & 0x1;
        regs->reg_0x0020_srst_txfifo = (value >> 6) & 0x1;
        regs->reg_0x0020_rxen_b = (value >> 5) & 0x1;
        regs->reg_0x0020_rxen_a = (value >> 4) & 0x1;
        regs->reg_0x0020_txen_b = (value >> 3) & 0x1;
        regs->reg_0x0020_txen_a = (value >> 2) & 0x1;
    1c24:	18c0004c 	andi	r3,r3,1
    1c28:	10c00d15 	stw	r3,52(r2)
        LMS7002M_regs_spi_write(self, addr);
    1c2c:	880b883a 	mov	r5,r17
    1c30:	9009883a 	mov	r4,r18
    1c34:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
}

void set_addrs_to_default(LMS7002M_t *self, const LMS7002M_chan_t channel, const int start_addr, const int stop_addr)
{
    LMS7002M_set_mac_ch(self, channel);
    for (int addr = start_addr; addr <= stop_addr; addr++)
    1c38:	8c400044 	addi	r17,r17,1
    1c3c:	003f0306 	br	184c <__alt_data_end+0xfffc304c>

static inline int LMS7002M_regs_default(const int addr)
{
    if (addr == 0x0020) return 0xffff;
    if (addr == 0x0021) return 0xe9f;
    if (addr == 0x0022) return 0x7df;
    1c40:	0401f7c4 	movi	r16,2015
    1c44:	003fcb06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0023) return 0x5559;
    1c48:	04155644 	movi	r16,21849
    1c4c:	003fc906 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0024) return 0xe4e4;
    1c50:	04393914 	movui	r16,58596
    1c54:	003fc706 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0025) return 0x101;
    1c58:	04004044 	movi	r16,257
    1c5c:	003fc506 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0026) return 0x101;
    if (addr == 0x0027) return 0xe4e4;
    if (addr == 0x0028) return 0x101;
    if (addr == 0x0029) return 0x101;
    if (addr == 0x002A) return 0x86;
    1c60:	04002184 	movi	r16,134
    1c64:	003fc306 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x002B) return 0x10;
    1c68:	04000404 	movi	r16,16
    1c6c:	003fc106 	br	1b74 <__alt_data_end+0xfffc3374>
    LMS7002M_regs_set(regs, 0x0641, 0x1020);
}

static inline int LMS7002M_regs_default(const int addr)
{
    if (addr == 0x0020) return 0xffff;
    1c70:	043fffd4 	movui	r16,65535
    1c74:	003fbf06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0029) return 0x101;
    if (addr == 0x002A) return 0x86;
    if (addr == 0x002B) return 0x10;
    if (addr == 0x002C) return 0xffff;
    if (addr == 0x002E) return 0x0;
    if (addr == 0x002F) return 0x3840;
    1c78:	040e1004 	movi	r16,14400
    1c7c:	003fbd06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0081) return 0x0;
    if (addr == 0x0082) return 0x800b;
    1c80:	042002d4 	movui	r16,32779
    1c84:	003fbb06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0084) return 0x400;
    if (addr == 0x0085) return 0x1;
    if (addr == 0x0086) return 0x4901;
    1c88:	04124044 	movi	r16,18689
    1c8c:	003fb906 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0087) return 0x400;
    if (addr == 0x0088) return 0x780;
    if (addr == 0x0089) return 0x20;
    if (addr == 0x008A) return 0x514;
    1c90:	04014504 	movi	r16,1300
    1c94:	003fb706 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x008B) return 0x2100;
    1c98:	04084004 	movi	r16,8448
    1c9c:	003fb506 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x002E) return 0x0;
    if (addr == 0x002F) return 0x3840;
    if (addr == 0x0081) return 0x0;
    if (addr == 0x0082) return 0x800b;
    if (addr == 0x0084) return 0x400;
    if (addr == 0x0085) return 0x1;
    1ca0:	04000044 	movi	r16,1
    1ca4:	003fb306 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0095) return 0x0;
    if (addr == 0x0096) return 0x0;
    if (addr == 0x0097) return 0x0;
    if (addr == 0x0098) return 0x0;
    if (addr == 0x0099) return 0x6565;
    if (addr == 0x009A) return 0x658c;
    1ca8:	04196304 	movi	r16,25996
    1cac:	003fb106 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x00A1) return 0x6565;
    if (addr == 0x00A2) return 0x6565;
    if (addr == 0x00A3) return 0x6565;
    if (addr == 0x00A4) return 0x6565;
    if (addr == 0x00A5) return 0x6565;
    if (addr == 0x00A6) return 0xf;
    1cb0:	040003c4 	movi	r16,15
    1cb4:	003faf06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0094) return 0x0;
    if (addr == 0x0095) return 0x0;
    if (addr == 0x0096) return 0x0;
    if (addr == 0x0097) return 0x0;
    if (addr == 0x0098) return 0x0;
    if (addr == 0x0099) return 0x6565;
    1cb8:	04195944 	movi	r16,25957
    1cbc:	003fad06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x00A6) return 0xf;
    if (addr == 0x00A7) return 0x6565;
    if (addr == 0x00a8) return 0x0;
    if (addr == 0x00aa) return 0x0;
    if (addr == 0x00ab) return 0x0;
    if (addr == 0x00ad) return 0x3ff;
    1cc0:	0400ffc4 	movi	r16,1023
    1cc4:	003fab06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x00ae) return 0xf000;
    1cc8:	043c0014 	movui	r16,61440
    1ccc:	003fa906 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0100) return 0x3409;
    1cd0:	040d0244 	movi	r16,13321
    1cd4:	003fa706 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0101) return 0x7800;
    1cd8:	041e0004 	movi	r16,30720
    1cdc:	003fa506 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0102) return 0x3180;
    1ce0:	040c6004 	movi	r16,12672
    1ce4:	003fa306 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0103) return 0xa12;
    1ce8:	04028484 	movi	r16,2578
    1cec:	003fa106 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0104) return 0x88;
    1cf0:	04002204 	movi	r16,136
    1cf4:	003f9f06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0105) return 0x7;
    1cf8:	040001c4 	movi	r16,7
    1cfc:	003f9d06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0106) return 0x318c;
    1d00:	040c6304 	movi	r16,12684
    1d04:	003f9b06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0107) return 0x318c;
    if (addr == 0x0108) return 0x9426;
    1d08:	04250994 	movui	r16,37926
    1d0c:	003f9906 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0109) return 0x61c1;
    1d10:	04187044 	movi	r16,25025
    1d14:	003f9706 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x010A) return 0x104c;
    1d18:	04041304 	movi	r16,4172
    1d1c:	003f9506 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x010b) return 0x0;
    if (addr == 0x010C) return 0x88fd;
    1d20:	04223f54 	movui	r16,35069
    1d24:	003f9306 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x010D) return 0x9e;
    1d28:	04002784 	movi	r16,158
    1d2c:	003f9106 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x010E) return 0x2040;
    1d30:	04081004 	movi	r16,8256
    1d34:	003f8f06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x010F) return 0x3042;
    1d38:	040c1084 	movi	r16,12354
    1d3c:	003f8d06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0110) return 0xbf4;
    1d40:	0402fd04 	movi	r16,3060
    1d44:	003f8b06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0111) return 0x83;
    1d48:	040020c4 	movi	r16,131
    1d4c:	003f8906 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0112) return 0xc0e6;
    1d50:	04303994 	movui	r16,49382
    1d54:	003f8706 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0113) return 0x3c3;
    1d58:	0400f0c4 	movi	r16,963
    1d5c:	003f8506 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0114) return 0x8d;
    1d60:	04002344 	movi	r16,141
    1d64:	003f8306 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0115) return 0x9;
    1d68:	04000244 	movi	r16,9
    1d6c:	003f8106 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0116) return 0x8180;
    1d70:	04206014 	movui	r16,33152
    1d74:	003f7f06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0117) return 0x280c;
    1d78:	040a0304 	movi	r16,10252
    1d7c:	003f7d06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0118) return 0x18c;
    1d80:	04006304 	movi	r16,396
    1d84:	003f7b06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0119) return 0x18cb;
    1d88:	040632c4 	movi	r16,6347
    1d8c:	003f7906 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x011A) return 0x2e02;
    1d90:	040b8084 	movi	r16,11778
    1d94:	003f7706 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x011B) return 0x0;
    if (addr == 0x011C) return 0xad43;
    1d98:	042b50d4 	movui	r16,44355
    1d9c:	003f7506 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x011D) return 0x400;
    1da0:	04010004 	movi	r16,1024
    1da4:	003f7306 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x011E) return 0x780;
    1da8:	0401e004 	movi	r16,1920
    1dac:	003f7106 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x011F) return 0x3640;
    1db0:	040d9004 	movi	r16,13888
    1db4:	003f6f06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0120) return 0xb9ff;
    1db8:	042e7fd4 	movui	r16,47615
    1dbc:	003f6d06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0121) return 0x3404;
    1dc0:	040d0104 	movi	r16,13316
    1dc4:	003f6b06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0122) return 0x33f;
    1dc8:	0400cfc4 	movi	r16,831
    1dcc:	003f6906 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0123) return 0x67b;
    1dd0:	04019ec4 	movi	r16,1659
    1dd4:	003f6706 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0124) return 0x0;
    if (addr == 0x0125) return 0x9400;
    1dd8:	04250014 	movui	r16,37888
    1ddc:	003f6506 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0126) return 0x12ff;
    1de0:	0404bfc4 	movi	r16,4863
    1de4:	003f6306 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0200) return 0x81;
    1de8:	04002044 	movi	r16,129
    1dec:	003f6106 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0201) return 0x7ff;
    1df0:	0401ffc4 	movi	r16,2047
    1df4:	003f5f06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0207) return 0x0;
    if (addr == 0x0208) return 0x0;
    if (addr == 0x0209) return 0x0;
    if (addr == 0x020a) return 0x0;
    if (addr == 0x020C) return 0x0;
    if (addr == 0x0240) return 0x20;
    1df8:	04000804 	movi	r16,32
    1dfc:	003f5d06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x05c8) return 0x0;
    if (addr == 0x05c9) return 0x0;
    if (addr == 0x05ca) return 0x0;
    if (addr == 0x05cb) return 0x0;
    if (addr == 0x05cc) return 0x0;
    if (addr == 0x0600) return 0xf00;
    1e00:	0403c004 	movi	r16,3840
    1e04:	003f5b06 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0601) return 0x0;
    if (addr == 0x0602) return 0x2000;
    1e08:	04080004 	movi	r16,8192
    1e0c:	003f5906 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0116) return 0x8180;
    if (addr == 0x0117) return 0x280c;
    if (addr == 0x0118) return 0x18c;
    if (addr == 0x0119) return 0x18cb;
    if (addr == 0x011A) return 0x2e02;
    if (addr == 0x011B) return 0x0;
    1e10:	0021883a 	mov	r16,zero
    1e14:	003f5706 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0602) return 0x2000;
    if (addr == 0x0603) return 0x0;
    if (addr == 0x0604) return 0x0;
    if (addr == 0x0605) return 0x0;
    if (addr == 0x0606) return 0x0;
    if (addr == 0x0640) return 0xa0;
    1e18:	04002804 	movi	r16,160
    1e1c:	003f5506 	br	1b74 <__alt_data_end+0xfffc3374>
    if (addr == 0x0641) return 0x1020;
    1e20:	04040804 	movi	r16,4128
    1e24:	003f5306 	br	1b74 <__alt_data_end+0xfffc3374>
        regs->reg_0x0020_txen_b = (value >> 3) & 0x1;
        regs->reg_0x0020_txen_a = (value >> 2) & 0x1;
        regs->reg_0x0020_mac = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0021)
    1e28:	8d00241e 	bne	r17,r20,1ebc <set_addrs_to_default+0x6b8>
    {
        regs->reg_0x0021_tx_clk_pe = (value >> 11) & 0x1;
    1e2c:	8007d2fa 	srai	r3,r16,11
    1e30:	18c0004c 	andi	r3,r3,1
    1e34:	10c00f15 	stw	r3,60(r2)
        regs->reg_0x0021_rx_clk_pe = (value >> 10) & 0x1;
    1e38:	8007d2ba 	srai	r3,r16,10
    1e3c:	18c0004c 	andi	r3,r3,1
    1e40:	10c01015 	stw	r3,64(r2)
        regs->reg_0x0021_sda_pe = (value >> 9) & 0x1;
    1e44:	8007d27a 	srai	r3,r16,9
    1e48:	18c0004c 	andi	r3,r3,1
    1e4c:	10c01115 	stw	r3,68(r2)
        regs->reg_0x0021_sda_ds = (value >> 8) & 0x1;
    1e50:	8007d23a 	srai	r3,r16,8
    1e54:	18c0004c 	andi	r3,r3,1
    1e58:	10c01215 	stw	r3,72(r2)
        regs->reg_0x0021_scl_pe = (value >> 7) & 0x1;
    1e5c:	8007d1fa 	srai	r3,r16,7
    1e60:	18c0004c 	andi	r3,r3,1
    1e64:	10c01315 	stw	r3,76(r2)
        regs->reg_0x0021_scl_ds = (value >> 6) & 0x1;
    1e68:	8007d1ba 	srai	r3,r16,6
    1e6c:	18c0004c 	andi	r3,r3,1
    1e70:	10c01415 	stw	r3,80(r2)
        regs->reg_0x0021_sdio_ds = (value >> 5) & 0x1;
    1e74:	8007d17a 	srai	r3,r16,5
    1e78:	18c0004c 	andi	r3,r3,1
    1e7c:	10c01515 	stw	r3,84(r2)
        regs->reg_0x0021_sdio_pe = (value >> 4) & 0x1;
    1e80:	8007d13a 	srai	r3,r16,4
    1e84:	18c0004c 	andi	r3,r3,1
    1e88:	10c01615 	stw	r3,88(r2)
        regs->reg_0x0021_sdo_pe = (value >> 3) & 0x1;
    1e8c:	8007d0fa 	srai	r3,r16,3
    1e90:	18c0004c 	andi	r3,r3,1
    1e94:	10c01715 	stw	r3,92(r2)
        regs->reg_0x0021_sclk_pe = (value >> 2) & 0x1;
    1e98:	8007d0ba 	srai	r3,r16,2
    1e9c:	18c0004c 	andi	r3,r3,1
    1ea0:	10c01815 	stw	r3,96(r2)
        regs->reg_0x0021_sen_pe = (value >> 1) & 0x1;
    1ea4:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0021_spimode = (value >> 0) & 0x1;
    1ea8:	8400004c 	andi	r16,r16,1
    1eac:	14001a15 	stw	r16,104(r2)
        regs->reg_0x0021_scl_ds = (value >> 6) & 0x1;
        regs->reg_0x0021_sdio_ds = (value >> 5) & 0x1;
        regs->reg_0x0021_sdio_pe = (value >> 4) & 0x1;
        regs->reg_0x0021_sdo_pe = (value >> 3) & 0x1;
        regs->reg_0x0021_sclk_pe = (value >> 2) & 0x1;
        regs->reg_0x0021_sen_pe = (value >> 1) & 0x1;
    1eb0:	18c0004c 	andi	r3,r3,1
    1eb4:	10c01915 	stw	r3,100(r2)
    1eb8:	003f5c06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0021_spimode = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0022)
    1ebc:	8d40241e 	bne	r17,r21,1f50 <set_addrs_to_default+0x74c>
    {
        regs->reg_0x0022_diq2_ds = (value >> 11) & 0x1;
    1ec0:	8007d2fa 	srai	r3,r16,11
    1ec4:	18c0004c 	andi	r3,r3,1
    1ec8:	10c01b15 	stw	r3,108(r2)
        regs->reg_0x0022_diq2_pe = (value >> 10) & 0x1;
    1ecc:	8007d2ba 	srai	r3,r16,10
    1ed0:	18c0004c 	andi	r3,r3,1
    1ed4:	10c01c15 	stw	r3,112(r2)
        regs->reg_0x0022_iq_sel_en_2_pe = (value >> 9) & 0x1;
    1ed8:	8007d27a 	srai	r3,r16,9
    1edc:	18c0004c 	andi	r3,r3,1
    1ee0:	10c01d15 	stw	r3,116(r2)
        regs->reg_0x0022_txnrx2_pe = (value >> 8) & 0x1;
    1ee4:	8007d23a 	srai	r3,r16,8
    1ee8:	18c0004c 	andi	r3,r3,1
    1eec:	10c01e15 	stw	r3,120(r2)
        regs->reg_0x0022_fclk2_pe = (value >> 7) & 0x1;
    1ef0:	8007d1fa 	srai	r3,r16,7
    1ef4:	18c0004c 	andi	r3,r3,1
    1ef8:	10c01f15 	stw	r3,124(r2)
        regs->reg_0x0022_mclk2_pe = (value >> 6) & 0x1;
    1efc:	8007d1ba 	srai	r3,r16,6
    1f00:	18c0004c 	andi	r3,r3,1
    1f04:	10c02015 	stw	r3,128(r2)
        regs->reg_0x0022_diq1_ds = (value >> 5) & 0x1;
    1f08:	8007d17a 	srai	r3,r16,5
    1f0c:	18c0004c 	andi	r3,r3,1
    1f10:	10c02115 	stw	r3,132(r2)
        regs->reg_0x0022_diq1_pe = (value >> 4) & 0x1;
    1f14:	8007d13a 	srai	r3,r16,4
    1f18:	18c0004c 	andi	r3,r3,1
    1f1c:	10c02215 	stw	r3,136(r2)
        regs->reg_0x0022_iq_sel_en_1_pe = (value >> 3) & 0x1;
    1f20:	8007d0fa 	srai	r3,r16,3
    1f24:	18c0004c 	andi	r3,r3,1
    1f28:	10c02315 	stw	r3,140(r2)
        regs->reg_0x0022_txnrx1_pe = (value >> 2) & 0x1;
    1f2c:	8007d0ba 	srai	r3,r16,2
    1f30:	18c0004c 	andi	r3,r3,1
    1f34:	10c02415 	stw	r3,144(r2)
        regs->reg_0x0022_fclk1_pe = (value >> 1) & 0x1;
    1f38:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0022_mclk1_pe = (value >> 0) & 0x1;
    1f3c:	8400004c 	andi	r16,r16,1
    1f40:	14002615 	stw	r16,152(r2)
        regs->reg_0x0022_mclk2_pe = (value >> 6) & 0x1;
        regs->reg_0x0022_diq1_ds = (value >> 5) & 0x1;
        regs->reg_0x0022_diq1_pe = (value >> 4) & 0x1;
        regs->reg_0x0022_iq_sel_en_1_pe = (value >> 3) & 0x1;
        regs->reg_0x0022_txnrx1_pe = (value >> 2) & 0x1;
        regs->reg_0x0022_fclk1_pe = (value >> 1) & 0x1;
    1f44:	18c0004c 	andi	r3,r3,1
    1f48:	10c02515 	stw	r3,148(r2)
    1f4c:	003f3706 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0022_mclk1_pe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0023)
    1f50:	8d802c1e 	bne	r17,r22,2004 <set_addrs_to_default+0x800>
    {
        regs->reg_0x0023_diqdirctr2 = (value >> 15) & 0x1;
    1f54:	8007d3fa 	srai	r3,r16,15
    1f58:	10c02715 	stw	r3,156(r2)
        regs->reg_0x0023_diqdir2 = (value >> 14) & 0x1;
    1f5c:	8007d3ba 	srai	r3,r16,14
    1f60:	18c0004c 	andi	r3,r3,1
    1f64:	10c02815 	stw	r3,160(r2)
        regs->reg_0x0023_diqdirctr1 = (value >> 13) & 0x1;
    1f68:	8007d37a 	srai	r3,r16,13
    1f6c:	18c0004c 	andi	r3,r3,1
    1f70:	10c02915 	stw	r3,164(r2)
        regs->reg_0x0023_diqdir1 = (value >> 12) & 0x1;
    1f74:	8007d33a 	srai	r3,r16,12
    1f78:	18c0004c 	andi	r3,r3,1
    1f7c:	10c02a15 	stw	r3,168(r2)
        regs->reg_0x0023_enabledirctr2 = (value >> 11) & 0x1;
    1f80:	8007d2fa 	srai	r3,r16,11
    1f84:	18c0004c 	andi	r3,r3,1
    1f88:	10c02b15 	stw	r3,172(r2)
        regs->reg_0x0023_enabledir2 = (value >> 10) & 0x1;
    1f8c:	8007d2ba 	srai	r3,r16,10
    1f90:	18c0004c 	andi	r3,r3,1
    1f94:	10c02c15 	stw	r3,176(r2)
        regs->reg_0x0023_enabledirctr1 = (value >> 9) & 0x1;
    1f98:	8007d27a 	srai	r3,r16,9
    1f9c:	18c0004c 	andi	r3,r3,1
    1fa0:	10c02d15 	stw	r3,180(r2)
        regs->reg_0x0023_enabledir1 = (value >> 8) & 0x1;
    1fa4:	8007d23a 	srai	r3,r16,8
    1fa8:	18c0004c 	andi	r3,r3,1
    1fac:	10c02e15 	stw	r3,184(r2)
        regs->reg_0x0023_mod_en = (value >> 6) & 0x1;
    1fb0:	8007d1ba 	srai	r3,r16,6
    1fb4:	18c0004c 	andi	r3,r3,1
    1fb8:	10c02f15 	stw	r3,188(r2)
        regs->reg_0x0023_lml2_fidm = (value >> 5) & 0x1;
    1fbc:	8007d17a 	srai	r3,r16,5
    1fc0:	18c0004c 	andi	r3,r3,1
    1fc4:	10c03015 	stw	r3,192(r2)
        regs->reg_0x0023_lml2_rxntxiq = (value >> 4) & 0x1;
    1fc8:	8007d13a 	srai	r3,r16,4
    1fcc:	18c0004c 	andi	r3,r3,1
    1fd0:	10c03115 	stw	r3,196(r2)
        regs->reg_0x0023_lml2_mode = (value >> 3) & 0x1;
    1fd4:	8007d0fa 	srai	r3,r16,3
    1fd8:	18c0004c 	andi	r3,r3,1
    1fdc:	10c03215 	stw	r3,200(r2)
        regs->reg_0x0023_lml1_fidm = (value >> 2) & 0x1;
    1fe0:	8007d0ba 	srai	r3,r16,2
    1fe4:	18c0004c 	andi	r3,r3,1
    1fe8:	10c03315 	stw	r3,204(r2)
        regs->reg_0x0023_lml1_rxntxiq = (value >> 1) & 0x1;
    1fec:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0023_lml1_mode = (value >> 0) & 0x1;
    1ff0:	8400004c 	andi	r16,r16,1
    1ff4:	14003515 	stw	r16,212(r2)
        regs->reg_0x0023_mod_en = (value >> 6) & 0x1;
        regs->reg_0x0023_lml2_fidm = (value >> 5) & 0x1;
        regs->reg_0x0023_lml2_rxntxiq = (value >> 4) & 0x1;
        regs->reg_0x0023_lml2_mode = (value >> 3) & 0x1;
        regs->reg_0x0023_lml1_fidm = (value >> 2) & 0x1;
        regs->reg_0x0023_lml1_rxntxiq = (value >> 1) & 0x1;
    1ff8:	18c0004c 	andi	r3,r3,1
    1ffc:	10c03415 	stw	r3,208(r2)
    2000:	003f0a06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0023_lml1_mode = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0024)
    2004:	00c00904 	movi	r3,36
    2008:	88c0171e 	bne	r17,r3,2068 <set_addrs_to_default+0x864>
    {
        regs->reg_0x0024_lml1_s3s = (value >> 14) & 0x3;
    200c:	8007d3ba 	srai	r3,r16,14
    2010:	10c03615 	stw	r3,216(r2)
        regs->reg_0x0024_lml1_s2s = (value >> 12) & 0x3;
    2014:	8007d33a 	srai	r3,r16,12
    2018:	18c000cc 	andi	r3,r3,3
    201c:	10c03715 	stw	r3,220(r2)
        regs->reg_0x0024_lml1_s1s = (value >> 10) & 0x3;
    2020:	8007d2ba 	srai	r3,r16,10
    2024:	18c000cc 	andi	r3,r3,3
    2028:	10c03815 	stw	r3,224(r2)
        regs->reg_0x0024_lml1_s0s = (value >> 8) & 0x3;
    202c:	8007d23a 	srai	r3,r16,8
    2030:	18c000cc 	andi	r3,r3,3
    2034:	10c03915 	stw	r3,228(r2)
        regs->reg_0x0024_lml1_bqp = (value >> 6) & 0x3;
    2038:	8007d1ba 	srai	r3,r16,6
    203c:	18c000cc 	andi	r3,r3,3
    2040:	10c03a15 	stw	r3,232(r2)
        regs->reg_0x0024_lml1_bip = (value >> 4) & 0x3;
    2044:	8007d13a 	srai	r3,r16,4
    2048:	18c000cc 	andi	r3,r3,3
    204c:	10c03b15 	stw	r3,236(r2)
        regs->reg_0x0024_lml1_aqp = (value >> 2) & 0x3;
    2050:	8007d0ba 	srai	r3,r16,2
        regs->reg_0x0024_lml1_aip = (value >> 0) & 0x3;
    2054:	840000cc 	andi	r16,r16,3
    2058:	14003d15 	stw	r16,244(r2)
        regs->reg_0x0024_lml1_s2s = (value >> 12) & 0x3;
        regs->reg_0x0024_lml1_s1s = (value >> 10) & 0x3;
        regs->reg_0x0024_lml1_s0s = (value >> 8) & 0x3;
        regs->reg_0x0024_lml1_bqp = (value >> 6) & 0x3;
        regs->reg_0x0024_lml1_bip = (value >> 4) & 0x3;
        regs->reg_0x0024_lml1_aqp = (value >> 2) & 0x3;
    205c:	18c000cc 	andi	r3,r3,3
    2060:	10c03c15 	stw	r3,240(r2)
    2064:	003ef106 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0024_lml1_aip = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0025)
    2068:	00c00944 	movi	r3,37
    206c:	88c0021e 	bne	r17,r3,2078 <set_addrs_to_default+0x874>
    {
        regs->reg_0x0025_value = (value >> 0) & 0xffff;
    2070:	14003e15 	stw	r16,248(r2)
    2074:	003eed06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0026)
    2078:	00c00984 	movi	r3,38
    207c:	88c0021e 	bne	r17,r3,2088 <set_addrs_to_default+0x884>
    {
        regs->reg_0x0026_value = (value >> 0) & 0xffff;
    2080:	14003f15 	stw	r16,252(r2)
    2084:	003ee906 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0027)
    2088:	00c009c4 	movi	r3,39
    208c:	88c0171e 	bne	r17,r3,20ec <set_addrs_to_default+0x8e8>
    {
        regs->reg_0x0027_lml2_s3s = (value >> 14) & 0x3;
    2090:	8007d3ba 	srai	r3,r16,14
    2094:	10c04015 	stw	r3,256(r2)
        regs->reg_0x0027_lml2_s2s = (value >> 12) & 0x3;
    2098:	8007d33a 	srai	r3,r16,12
    209c:	18c000cc 	andi	r3,r3,3
    20a0:	10c04115 	stw	r3,260(r2)
        regs->reg_0x0027_lml2_s1s = (value >> 10) & 0x3;
    20a4:	8007d2ba 	srai	r3,r16,10
    20a8:	18c000cc 	andi	r3,r3,3
    20ac:	10c04215 	stw	r3,264(r2)
        regs->reg_0x0027_lml2_s0s = (value >> 8) & 0x3;
    20b0:	8007d23a 	srai	r3,r16,8
    20b4:	18c000cc 	andi	r3,r3,3
    20b8:	10c04315 	stw	r3,268(r2)
        regs->reg_0x0027_lml2_bqp = (value >> 6) & 0x3;
    20bc:	8007d1ba 	srai	r3,r16,6
    20c0:	18c000cc 	andi	r3,r3,3
    20c4:	10c04415 	stw	r3,272(r2)
        regs->reg_0x0027_lml2_bip = (value >> 4) & 0x3;
    20c8:	8007d13a 	srai	r3,r16,4
    20cc:	18c000cc 	andi	r3,r3,3
    20d0:	10c04515 	stw	r3,276(r2)
        regs->reg_0x0027_lml2_aqp = (value >> 2) & 0x3;
    20d4:	8007d0ba 	srai	r3,r16,2
        regs->reg_0x0027_lml2_aip = (value >> 0) & 0x3;
    20d8:	840000cc 	andi	r16,r16,3
    20dc:	14004715 	stw	r16,284(r2)
        regs->reg_0x0027_lml2_s2s = (value >> 12) & 0x3;
        regs->reg_0x0027_lml2_s1s = (value >> 10) & 0x3;
        regs->reg_0x0027_lml2_s0s = (value >> 8) & 0x3;
        regs->reg_0x0027_lml2_bqp = (value >> 6) & 0x3;
        regs->reg_0x0027_lml2_bip = (value >> 4) & 0x3;
        regs->reg_0x0027_lml2_aqp = (value >> 2) & 0x3;
    20e0:	18c000cc 	andi	r3,r3,3
    20e4:	10c04615 	stw	r3,280(r2)
    20e8:	003ed006 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0027_lml2_aip = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0028)
    20ec:	00c00a04 	movi	r3,40
    20f0:	88c0021e 	bne	r17,r3,20fc <set_addrs_to_default+0x8f8>
    {
        regs->reg_0x0028_value = (value >> 0) & 0xffff;
    20f4:	14004815 	stw	r16,288(r2)
    20f8:	003ecc06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0029)
    20fc:	00c00a44 	movi	r3,41
    2100:	88c0021e 	bne	r17,r3,210c <set_addrs_to_default+0x908>
    {
        regs->reg_0x0029_value = (value >> 0) & 0xffff;
    2104:	14004915 	stw	r16,292(r2)
    2108:	003ec806 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x002A)
    210c:	00c00a84 	movi	r3,42
    2110:	88c0121e 	bne	r17,r3,215c <set_addrs_to_default+0x958>
    {
        regs->reg_0x002a_rx_mux = (value >> 10) & 0x3;
    2114:	8007d2ba 	srai	r3,r16,10
    2118:	18c000cc 	andi	r3,r3,3
    211c:	10c04a15 	stw	r3,296(r2)
        regs->reg_0x002a_tx_mux = (value >> 8) & 0x3;
    2120:	8007d23a 	srai	r3,r16,8
    2124:	18c000cc 	andi	r3,r3,3
    2128:	10c04b15 	stw	r3,300(r2)
        regs->reg_0x002a_txrdclk_mux = (value >> 6) & 0x3;
    212c:	8007d1ba 	srai	r3,r16,6
    2130:	18c000cc 	andi	r3,r3,3
    2134:	10c04c15 	stw	r3,304(r2)
        regs->reg_0x002a_txwrclk_mux = (value >> 4) & 0x3;
    2138:	8007d13a 	srai	r3,r16,4
    213c:	18c000cc 	andi	r3,r3,3
    2140:	10c04d15 	stw	r3,308(r2)
        regs->reg_0x002a_rxrdclk_mux = (value >> 2) & 0x3;
    2144:	8007d0ba 	srai	r3,r16,2
        regs->reg_0x002a_rxwrclk_mux = (value >> 0) & 0x3;
    2148:	840000cc 	andi	r16,r16,3
    214c:	14004f15 	stw	r16,316(r2)
    {
        regs->reg_0x002a_rx_mux = (value >> 10) & 0x3;
        regs->reg_0x002a_tx_mux = (value >> 8) & 0x3;
        regs->reg_0x002a_txrdclk_mux = (value >> 6) & 0x3;
        regs->reg_0x002a_txwrclk_mux = (value >> 4) & 0x3;
        regs->reg_0x002a_rxrdclk_mux = (value >> 2) & 0x3;
    2150:	18c000cc 	andi	r3,r3,3
    2154:	10c04e15 	stw	r3,312(r2)
    2158:	003eb406 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x002a_rxwrclk_mux = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x002B)
    215c:	00c00ac4 	movi	r3,43
    2160:	88c0111e 	bne	r17,r3,21a8 <set_addrs_to_default+0x9a4>
    {
        regs->reg_0x002b_fclk2_inv = (value >> 15) & 0x1;
    2164:	8007d3fa 	srai	r3,r16,15
    2168:	10c05015 	stw	r3,320(r2)
        regs->reg_0x002b_fclk1_inv = (value >> 14) & 0x1;
    216c:	8007d3ba 	srai	r3,r16,14
    2170:	18c0004c 	andi	r3,r3,1
    2174:	10c05115 	stw	r3,324(r2)
        regs->reg_0x002b_mclk2src = (value >> 4) & 0x3;
    2178:	8007d13a 	srai	r3,r16,4
    217c:	18c000cc 	andi	r3,r3,3
    2180:	10c05215 	stw	r3,328(r2)
        regs->reg_0x002b_mclk1src = (value >> 2) & 0x3;
    2184:	8007d0ba 	srai	r3,r16,2
    2188:	18c000cc 	andi	r3,r3,3
    218c:	10c05315 	stw	r3,332(r2)
        regs->reg_0x002b_txdiven = (value >> 1) & 0x1;
    2190:	8007d07a 	srai	r3,r16,1
        regs->reg_0x002b_rxdiven = (value >> 0) & 0x1;
    2194:	8400004c 	andi	r16,r16,1
    2198:	14005515 	stw	r16,340(r2)
    {
        regs->reg_0x002b_fclk2_inv = (value >> 15) & 0x1;
        regs->reg_0x002b_fclk1_inv = (value >> 14) & 0x1;
        regs->reg_0x002b_mclk2src = (value >> 4) & 0x3;
        regs->reg_0x002b_mclk1src = (value >> 2) & 0x3;
        regs->reg_0x002b_txdiven = (value >> 1) & 0x1;
    219c:	18c0004c 	andi	r3,r3,1
    21a0:	10c05415 	stw	r3,336(r2)
    21a4:	003ea106 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x002b_rxdiven = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x002C)
    21a8:	00c00b04 	movi	r3,44
    21ac:	88c0051e 	bne	r17,r3,21c4 <set_addrs_to_default+0x9c0>
    {
        regs->reg_0x002c_txtspclk_div = (value >> 8) & 0xff;
    21b0:	8007d23a 	srai	r3,r16,8
        regs->reg_0x002c_rxtspclk_div = (value >> 0) & 0xff;
    21b4:	84003fcc 	andi	r16,r16,255
    21b8:	14005715 	stw	r16,348(r2)
        regs->reg_0x002b_rxdiven = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x002C)
    {
        regs->reg_0x002c_txtspclk_div = (value >> 8) & 0xff;
    21bc:	10c05615 	stw	r3,344(r2)
    21c0:	003e9a06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x002c_rxtspclk_div = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x002E)
    21c4:	00c00b84 	movi	r3,46
    21c8:	88c0031e 	bne	r17,r3,21d8 <set_addrs_to_default+0x9d4>
    {
        regs->reg_0x002e_mimo_siso = (value >> 15) & 0x1;
    21cc:	8021d3fa 	srai	r16,r16,15
    21d0:	14005815 	stw	r16,352(r2)
    21d4:	003e9506 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x002F)
    21d8:	00c00bc4 	movi	r3,47
    21dc:	88c0081e 	bne	r17,r3,2200 <set_addrs_to_default+0x9fc>
    {
        regs->reg_0x002f_ver = (value >> 11) & 0x1f;
    21e0:	8007d2fa 	srai	r3,r16,11
    21e4:	10c05915 	stw	r3,356(r2)
        regs->reg_0x002f_rev = (value >> 6) & 0x1f;
    21e8:	8007d1ba 	srai	r3,r16,6
        regs->reg_0x002f_mask = (value >> 0) & 0x3f;
    21ec:	84000fcc 	andi	r16,r16,63
    21f0:	14005b15 	stw	r16,364(r2)
        return;
    }
    if (addr == 0x002F)
    {
        regs->reg_0x002f_ver = (value >> 11) & 0x1f;
        regs->reg_0x002f_rev = (value >> 6) & 0x1f;
    21f4:	18c007cc 	andi	r3,r3,31
    21f8:	10c05a15 	stw	r3,360(r2)
    21fc:	003e8b06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x002f_mask = (value >> 0) & 0x3f;
        return;
    }
    if (addr == 0x0081)
    2200:	00c02044 	movi	r3,129
    2204:	88c00c1e 	bne	r17,r3,2238 <set_addrs_to_default+0xa34>
    {
        regs->reg_0x0081_en_dir_ldo = (value >> 3) & 0x1;
    2208:	8007d0fa 	srai	r3,r16,3
    220c:	18c0004c 	andi	r3,r3,1
    2210:	10c05c15 	stw	r3,368(r2)
        regs->reg_0x0081_en_dir_cgen = (value >> 2) & 0x1;
    2214:	8007d0ba 	srai	r3,r16,2
    2218:	18c0004c 	andi	r3,r3,1
    221c:	10c05d15 	stw	r3,372(r2)
        regs->reg_0x0081_en_dir_xbuf = (value >> 1) & 0x1;
    2220:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0081_en_dir_afe = (value >> 0) & 0x1;
    2224:	8400004c 	andi	r16,r16,1
    2228:	14005f15 	stw	r16,380(r2)
    }
    if (addr == 0x0081)
    {
        regs->reg_0x0081_en_dir_ldo = (value >> 3) & 0x1;
        regs->reg_0x0081_en_dir_cgen = (value >> 2) & 0x1;
        regs->reg_0x0081_en_dir_xbuf = (value >> 1) & 0x1;
    222c:	18c0004c 	andi	r3,r3,1
    2230:	10c05e15 	stw	r3,376(r2)
    2234:	003e7d06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0081_en_dir_afe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0082)
    2238:	00c02084 	movi	r3,130
    223c:	88c01d1e 	bne	r17,r3,22b4 <set_addrs_to_default+0xab0>
    {
        regs->reg_0x0082_isel_dac_afe = (value >> 13) & 0x7;
    2240:	8007d37a 	srai	r3,r16,13
    2244:	10c06015 	stw	r3,384(r2)
        regs->reg_0x0082_mode_interleave_afe = (value >> 12) & 0x1;
    2248:	8007d33a 	srai	r3,r16,12
    224c:	18c0004c 	andi	r3,r3,1
    2250:	10c06115 	stw	r3,388(r2)
        regs->reg_0x0082_mux_afe_1 = (value >> 10) & 0x3;
    2254:	8007d2ba 	srai	r3,r16,10
    2258:	18c000cc 	andi	r3,r3,3
    225c:	10c06215 	stw	r3,392(r2)
        regs->reg_0x0082_mux_afe_2 = (value >> 8) & 0x3;
    2260:	8007d23a 	srai	r3,r16,8
    2264:	18c000cc 	andi	r3,r3,3
    2268:	10c06315 	stw	r3,396(r2)
        regs->reg_0x0082_pd_afe = (value >> 5) & 0x1;
    226c:	8007d17a 	srai	r3,r16,5
    2270:	18c0004c 	andi	r3,r3,1
    2274:	10c06415 	stw	r3,400(r2)
        regs->reg_0x0082_pd_rx_afe1 = (value >> 4) & 0x1;
    2278:	8007d13a 	srai	r3,r16,4
    227c:	18c0004c 	andi	r3,r3,1
    2280:	10c06515 	stw	r3,404(r2)
        regs->reg_0x0082_pd_rx_afe2 = (value >> 3) & 0x1;
    2284:	8007d0fa 	srai	r3,r16,3
    2288:	18c0004c 	andi	r3,r3,1
    228c:	10c06615 	stw	r3,408(r2)
        regs->reg_0x0082_pd_tx_afe1 = (value >> 2) & 0x1;
    2290:	8007d0ba 	srai	r3,r16,2
    2294:	18c0004c 	andi	r3,r3,1
    2298:	10c06715 	stw	r3,412(r2)
        regs->reg_0x0082_pd_tx_afe2 = (value >> 1) & 0x1;
    229c:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0082_en_g_afe = (value >> 0) & 0x1;
    22a0:	8400004c 	andi	r16,r16,1
    22a4:	14006915 	stw	r16,420(r2)
        regs->reg_0x0082_mux_afe_2 = (value >> 8) & 0x3;
        regs->reg_0x0082_pd_afe = (value >> 5) & 0x1;
        regs->reg_0x0082_pd_rx_afe1 = (value >> 4) & 0x1;
        regs->reg_0x0082_pd_rx_afe2 = (value >> 3) & 0x1;
        regs->reg_0x0082_pd_tx_afe1 = (value >> 2) & 0x1;
        regs->reg_0x0082_pd_tx_afe2 = (value >> 1) & 0x1;
    22a8:	18c0004c 	andi	r3,r3,1
    22ac:	10c06815 	stw	r3,416(r2)
    22b0:	003e5e06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0082_en_g_afe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0084)
    22b4:	00c02104 	movi	r3,132
    22b8:	88c0151e 	bne	r17,r3,2310 <set_addrs_to_default+0xb0c>
    {
        regs->reg_0x0084_mux_bias_out = (value >> 11) & 0x3;
    22bc:	8007d2fa 	srai	r3,r16,11
    22c0:	18c000cc 	andi	r3,r3,3
    22c4:	10c06a15 	stw	r3,424(r2)
        regs->reg_0x0084_rp_calib_bias = (value >> 6) & 0x1f;
    22c8:	8007d1ba 	srai	r3,r16,6
    22cc:	18c007cc 	andi	r3,r3,31
    22d0:	10c06b15 	stw	r3,428(r2)
        regs->reg_0x0084_pd_frp_bias = (value >> 4) & 0x1;
    22d4:	8007d13a 	srai	r3,r16,4
    22d8:	18c0004c 	andi	r3,r3,1
    22dc:	10c06c15 	stw	r3,432(r2)
        regs->reg_0x0084_pd_f_bias = (value >> 3) & 0x1;
    22e0:	8007d0fa 	srai	r3,r16,3
    22e4:	18c0004c 	andi	r3,r3,1
    22e8:	10c06d15 	stw	r3,436(r2)
        regs->reg_0x0084_pd_ptrp_bias = (value >> 2) & 0x1;
    22ec:	8007d0ba 	srai	r3,r16,2
    22f0:	18c0004c 	andi	r3,r3,1
    22f4:	10c06e15 	stw	r3,440(r2)
        regs->reg_0x0084_pd_pt_bias = (value >> 1) & 0x1;
    22f8:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0084_pd_bias_master = (value >> 0) & 0x1;
    22fc:	8400004c 	andi	r16,r16,1
    2300:	14007015 	stw	r16,448(r2)
        regs->reg_0x0084_mux_bias_out = (value >> 11) & 0x3;
        regs->reg_0x0084_rp_calib_bias = (value >> 6) & 0x1f;
        regs->reg_0x0084_pd_frp_bias = (value >> 4) & 0x1;
        regs->reg_0x0084_pd_f_bias = (value >> 3) & 0x1;
        regs->reg_0x0084_pd_ptrp_bias = (value >> 2) & 0x1;
        regs->reg_0x0084_pd_pt_bias = (value >> 1) & 0x1;
    2304:	18c0004c 	andi	r3,r3,1
    2308:	10c06f15 	stw	r3,444(r2)
    230c:	003e4706 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0084_pd_bias_master = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0085)
    2310:	00c02144 	movi	r3,133
    2314:	88c01b1e 	bne	r17,r3,2384 <set_addrs_to_default+0xb80>
    {
        regs->reg_0x0085_slfb_xbuf_rx = (value >> 8) & 0x1;
    2318:	8007d23a 	srai	r3,r16,8
    231c:	18c0004c 	andi	r3,r3,1
    2320:	10c07115 	stw	r3,452(r2)
        regs->reg_0x0085_slfb_xbuf_tx = (value >> 7) & 0x1;
    2324:	8007d1fa 	srai	r3,r16,7
    2328:	18c0004c 	andi	r3,r3,1
    232c:	10c07215 	stw	r3,456(r2)
        regs->reg_0x0085_byp_xbuf_rx = (value >> 6) & 0x1;
    2330:	8007d1ba 	srai	r3,r16,6
    2334:	18c0004c 	andi	r3,r3,1
    2338:	10c07315 	stw	r3,460(r2)
        regs->reg_0x0085_byp_xbuf_tx = (value >> 5) & 0x1;
    233c:	8007d17a 	srai	r3,r16,5
    2340:	18c0004c 	andi	r3,r3,1
    2344:	10c07415 	stw	r3,464(r2)
        regs->reg_0x0085_en_out2_xbuf_tx = (value >> 4) & 0x1;
    2348:	8007d13a 	srai	r3,r16,4
    234c:	18c0004c 	andi	r3,r3,1
    2350:	10c07515 	stw	r3,468(r2)
        regs->reg_0x0085_en_tbufin_xbuf_rx = (value >> 3) & 0x1;
    2354:	8007d0fa 	srai	r3,r16,3
    2358:	18c0004c 	andi	r3,r3,1
    235c:	10c07615 	stw	r3,472(r2)
        regs->reg_0x0085_pd_xbuf_rx = (value >> 2) & 0x1;
    2360:	8007d0ba 	srai	r3,r16,2
    2364:	18c0004c 	andi	r3,r3,1
    2368:	10c07715 	stw	r3,476(r2)
        regs->reg_0x0085_pd_xbuf_tx = (value >> 1) & 0x1;
    236c:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0085_en_g_xbuf = (value >> 0) & 0x1;
    2370:	8400004c 	andi	r16,r16,1
    2374:	14007915 	stw	r16,484(r2)
        regs->reg_0x0085_byp_xbuf_rx = (value >> 6) & 0x1;
        regs->reg_0x0085_byp_xbuf_tx = (value >> 5) & 0x1;
        regs->reg_0x0085_en_out2_xbuf_tx = (value >> 4) & 0x1;
        regs->reg_0x0085_en_tbufin_xbuf_rx = (value >> 3) & 0x1;
        regs->reg_0x0085_pd_xbuf_rx = (value >> 2) & 0x1;
        regs->reg_0x0085_pd_xbuf_tx = (value >> 1) & 0x1;
    2378:	18c0004c 	andi	r3,r3,1
    237c:	10c07815 	stw	r3,480(r2)
    2380:	003e2a06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0085_en_g_xbuf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0086)
    2384:	00c02184 	movi	r3,134
    2388:	88c0261e 	bne	r17,r3,2424 <set_addrs_to_default+0xc20>
    {
        regs->reg_0x0086_spdup_vco_cgen = (value >> 15) & 0x1;
    238c:	8007d3fa 	srai	r3,r16,15
    2390:	10c07a15 	stw	r3,488(r2)
        regs->reg_0x0086_reset_n_cgen = (value >> 14) & 0x1;
    2394:	8007d3ba 	srai	r3,r16,14
    2398:	18c0004c 	andi	r3,r3,1
    239c:	10c07b15 	stw	r3,492(r2)
        regs->reg_0x0086_en_adcclkh_clkgn = (value >> 11) & 0x1;
    23a0:	8007d2fa 	srai	r3,r16,11
    23a4:	18c0004c 	andi	r3,r3,1
    23a8:	10c07c15 	stw	r3,496(r2)
        regs->reg_0x0086_en_coarse_cklgen = (value >> 10) & 0x1;
    23ac:	8007d2ba 	srai	r3,r16,10
    23b0:	18c0004c 	andi	r3,r3,1
    23b4:	10c07d15 	stw	r3,500(r2)
        regs->reg_0x0086_en_intonly_sdm_cgen = (value >> 9) & 0x1;
    23b8:	8007d27a 	srai	r3,r16,9
    23bc:	18c0004c 	andi	r3,r3,1
    23c0:	10c07e15 	stw	r3,504(r2)
        regs->reg_0x0086_en_sdm_clk_cgen = (value >> 8) & 0x1;
    23c4:	8007d23a 	srai	r3,r16,8
    23c8:	18c0004c 	andi	r3,r3,1
    23cc:	10c07f15 	stw	r3,508(r2)
        regs->reg_0x0086_pd_cp_cgen = (value >> 6) & 0x1;
    23d0:	8007d1ba 	srai	r3,r16,6
    23d4:	18c0004c 	andi	r3,r3,1
    23d8:	10c08015 	stw	r3,512(r2)
        regs->reg_0x0086_pd_fdiv_fb_cgen = (value >> 5) & 0x1;
    23dc:	8007d17a 	srai	r3,r16,5
    23e0:	18c0004c 	andi	r3,r3,1
    23e4:	10c08115 	stw	r3,516(r2)
        regs->reg_0x0086_pd_fdiv_o_cgen = (value >> 4) & 0x1;
    23e8:	8007d13a 	srai	r3,r16,4
    23ec:	18c0004c 	andi	r3,r3,1
    23f0:	10c08215 	stw	r3,520(r2)
        regs->reg_0x0086_pd_sdm_cgen = (value >> 3) & 0x1;
    23f4:	8007d0fa 	srai	r3,r16,3
    23f8:	18c0004c 	andi	r3,r3,1
    23fc:	10c08315 	stw	r3,524(r2)
        regs->reg_0x0086_pd_vco_cgen = (value >> 2) & 0x1;
    2400:	8007d0ba 	srai	r3,r16,2
    2404:	18c0004c 	andi	r3,r3,1
    2408:	10c08415 	stw	r3,528(r2)
        regs->reg_0x0086_pd_vco_comp_cgen = (value >> 1) & 0x1;
    240c:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0086_en_g_cgen = (value >> 0) & 0x1;
    2410:	8400004c 	andi	r16,r16,1
    2414:	14008615 	stw	r16,536(r2)
        regs->reg_0x0086_pd_cp_cgen = (value >> 6) & 0x1;
        regs->reg_0x0086_pd_fdiv_fb_cgen = (value >> 5) & 0x1;
        regs->reg_0x0086_pd_fdiv_o_cgen = (value >> 4) & 0x1;
        regs->reg_0x0086_pd_sdm_cgen = (value >> 3) & 0x1;
        regs->reg_0x0086_pd_vco_cgen = (value >> 2) & 0x1;
        regs->reg_0x0086_pd_vco_comp_cgen = (value >> 1) & 0x1;
    2418:	18c0004c 	andi	r3,r3,1
    241c:	10c08515 	stw	r3,532(r2)
    2420:	003e0206 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0086_en_g_cgen = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0087)
    2424:	00c021c4 	movi	r3,135
    2428:	88c0021e 	bne	r17,r3,2434 <set_addrs_to_default+0xc30>
    {
        regs->reg_0x0087_frac_sdm_cgen = (value >> 0) & 0xffff;
    242c:	14008715 	stw	r16,540(r2)
    2430:	003dfe06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0088)
    2434:	00c02204 	movi	r3,136
    2438:	88c0061e 	bne	r17,r3,2454 <set_addrs_to_default+0xc50>
    {
        regs->reg_0x0088_int_sdm_cgen = (value >> 4) & 0x3ff;
    243c:	8007d13a 	srai	r3,r16,4
        regs->reg_0x0088_frac_sdm_cgen = (value >> 0) & 0xf;
    2440:	840003cc 	andi	r16,r16,15
    2444:	14008915 	stw	r16,548(r2)
        regs->reg_0x0087_frac_sdm_cgen = (value >> 0) & 0xffff;
        return;
    }
    if (addr == 0x0088)
    {
        regs->reg_0x0088_int_sdm_cgen = (value >> 4) & 0x3ff;
    2448:	18c0ffcc 	andi	r3,r3,1023
    244c:	10c08815 	stw	r3,544(r2)
    2450:	003df606 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0088_frac_sdm_cgen = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x0089)
    2454:	00c02244 	movi	r3,137
    2458:	88c0111e 	bne	r17,r3,24a0 <set_addrs_to_default+0xc9c>
    {
        regs->reg_0x0089_rev_sdmclk_cgen = (value >> 15) & 0x1;
    245c:	8007d3fa 	srai	r3,r16,15
    2460:	10c08a15 	stw	r3,552(r2)
        regs->reg_0x0089_sel_sdmclk_cgen = (value >> 14) & 0x1;
    2464:	8007d3ba 	srai	r3,r16,14
    2468:	18c0004c 	andi	r3,r3,1
    246c:	10c08b15 	stw	r3,556(r2)
        regs->reg_0x0089_sx_dither_en_cgen = (value >> 13) & 0x1;
    2470:	8007d37a 	srai	r3,r16,13
    2474:	18c0004c 	andi	r3,r3,1
    2478:	10c08c15 	stw	r3,560(r2)
        regs->reg_0x0089_clkh_ov_clkl_cgen = (value >> 11) & 0x3;
    247c:	8007d2fa 	srai	r3,r16,11
    2480:	18c000cc 	andi	r3,r3,3
    2484:	10c08d15 	stw	r3,564(r2)
        regs->reg_0x0089_div_outch_cgen = (value >> 3) & 0xff;
    2488:	8007d0fa 	srai	r3,r16,3
        regs->reg_0x0089_tst_cgen = (value >> 0) & 0x7;
    248c:	840001cc 	andi	r16,r16,7
    2490:	14008f15 	stw	r16,572(r2)
    {
        regs->reg_0x0089_rev_sdmclk_cgen = (value >> 15) & 0x1;
        regs->reg_0x0089_sel_sdmclk_cgen = (value >> 14) & 0x1;
        regs->reg_0x0089_sx_dither_en_cgen = (value >> 13) & 0x1;
        regs->reg_0x0089_clkh_ov_clkl_cgen = (value >> 11) & 0x3;
        regs->reg_0x0089_div_outch_cgen = (value >> 3) & 0xff;
    2494:	18c03fcc 	andi	r3,r3,255
    2498:	10c08e15 	stw	r3,568(r2)
    249c:	003de306 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0089_tst_cgen = (value >> 0) & 0x7;
        return;
    }
    if (addr == 0x008A)
    24a0:	00c02284 	movi	r3,138
    24a4:	88c00f1e 	bne	r17,r3,24e4 <set_addrs_to_default+0xce0>
    {
        regs->reg_0x008a_rev_clkdac_cgen = (value >> 14) & 0x1;
    24a8:	8007d3ba 	srai	r3,r16,14
    24ac:	18c0004c 	andi	r3,r3,1
    24b0:	10c09015 	stw	r3,576(r2)
        regs->reg_0x008a_rev_clkadc_cgen = (value >> 13) & 0x1;
    24b4:	8007d37a 	srai	r3,r16,13
    24b8:	18c0004c 	andi	r3,r3,1
    24bc:	10c09115 	stw	r3,580(r2)
        regs->reg_0x008a_revph_pfd_cgen = (value >> 12) & 0x1;
    24c0:	8007d33a 	srai	r3,r16,12
    24c4:	18c0004c 	andi	r3,r3,1
    24c8:	10c09215 	stw	r3,584(r2)
        regs->reg_0x008a_ioffset_cp_cgen = (value >> 6) & 0x3f;
    24cc:	8007d1ba 	srai	r3,r16,6
        regs->reg_0x008a_ipulse_cp_cgen = (value >> 0) & 0x3f;
    24d0:	84000fcc 	andi	r16,r16,63
    24d4:	14009415 	stw	r16,592(r2)
    if (addr == 0x008A)
    {
        regs->reg_0x008a_rev_clkdac_cgen = (value >> 14) & 0x1;
        regs->reg_0x008a_rev_clkadc_cgen = (value >> 13) & 0x1;
        regs->reg_0x008a_revph_pfd_cgen = (value >> 12) & 0x1;
        regs->reg_0x008a_ioffset_cp_cgen = (value >> 6) & 0x3f;
    24d8:	18c00fcc 	andi	r3,r3,63
    24dc:	10c09315 	stw	r3,588(r2)
    24e0:	003dd206 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x008a_ipulse_cp_cgen = (value >> 0) & 0x3f;
        return;
    }
    if (addr == 0x008B)
    24e4:	00c022c4 	movi	r3,139
    24e8:	88c0091e 	bne	r17,r3,2510 <set_addrs_to_default+0xd0c>
    {
        regs->reg_0x008b_ict_vco_cgen = (value >> 9) & 0x1f;
    24ec:	8007d27a 	srai	r3,r16,9
    24f0:	18c007cc 	andi	r3,r3,31
    24f4:	10c09515 	stw	r3,596(r2)
        regs->reg_0x008b_csw_vco_cgen = (value >> 1) & 0xff;
    24f8:	8007d07a 	srai	r3,r16,1
        regs->reg_0x008b_coarse_start_cgen = (value >> 0) & 0x1;
    24fc:	8400004c 	andi	r16,r16,1
    2500:	14009715 	stw	r16,604(r2)
        return;
    }
    if (addr == 0x008B)
    {
        regs->reg_0x008b_ict_vco_cgen = (value >> 9) & 0x1f;
        regs->reg_0x008b_csw_vco_cgen = (value >> 1) & 0xff;
    2504:	18c03fcc 	andi	r3,r3,255
    2508:	10c09615 	stw	r3,600(r2)
    250c:	003dc706 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x008b_coarse_start_cgen = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x008C)
    2510:	00c02304 	movi	r3,140
    2514:	88c0141e 	bne	r17,r3,2568 <set_addrs_to_default+0xd64>
    {
        regs->reg_0x008c_coarse_stepdone_cgen = (value >> 15) & 0x1;
    2518:	8007d3fa 	srai	r3,r16,15
    251c:	10c09815 	stw	r3,608(r2)
        regs->reg_0x008c_coarsepll_compo_cgen = (value >> 14) & 0x1;
    2520:	8007d3ba 	srai	r3,r16,14
    2524:	18c0004c 	andi	r3,r3,1
    2528:	10c09915 	stw	r3,612(r2)
        regs->reg_0x008c_vco_cmpho_cgen = (value >> 13) & 0x1;
    252c:	8007d37a 	srai	r3,r16,13
    2530:	18c0004c 	andi	r3,r3,1
    2534:	10c09a15 	stw	r3,616(r2)
        regs->reg_0x008c_vco_cmplo_cgen = (value >> 12) & 0x1;
    2538:	8007d33a 	srai	r3,r16,12
    253c:	18c0004c 	andi	r3,r3,1
    2540:	10c09b15 	stw	r3,620(r2)
        regs->reg_0x008c_cp2_cgen = (value >> 8) & 0xf;
    2544:	8007d23a 	srai	r3,r16,8
    2548:	18c003cc 	andi	r3,r3,15
    254c:	10c09c15 	stw	r3,624(r2)
        regs->reg_0x008c_cp3_cgen = (value >> 4) & 0xf;
    2550:	8007d13a 	srai	r3,r16,4
        regs->reg_0x008c_cz_cgen = (value >> 0) & 0xf;
    2554:	840003cc 	andi	r16,r16,15
    2558:	14009e15 	stw	r16,632(r2)
        regs->reg_0x008c_coarse_stepdone_cgen = (value >> 15) & 0x1;
        regs->reg_0x008c_coarsepll_compo_cgen = (value >> 14) & 0x1;
        regs->reg_0x008c_vco_cmpho_cgen = (value >> 13) & 0x1;
        regs->reg_0x008c_vco_cmplo_cgen = (value >> 12) & 0x1;
        regs->reg_0x008c_cp2_cgen = (value >> 8) & 0xf;
        regs->reg_0x008c_cp3_cgen = (value >> 4) & 0xf;
    255c:	18c003cc 	andi	r3,r3,15
    2560:	10c09d15 	stw	r3,628(r2)
    2564:	003db106 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x008c_cz_cgen = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x008D)
    2568:	00c02344 	movi	r3,141
    256c:	88c0031e 	bne	r17,r3,257c <set_addrs_to_default+0xd78>
    {
        regs->reg_0x008d_resrv_cgn = (value >> 0) & 0x7;
    2570:	840001cc 	andi	r16,r16,7
    2574:	14009f15 	stw	r16,636(r2)
    2578:	003dac06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0092)
    257c:	00c02484 	movi	r3,146
    2580:	88c02f1e 	bne	r17,r3,2640 <set_addrs_to_default+0xe3c>
    {
        regs->reg_0x0092_en_ldo_dig = (value >> 15) & 0x1;
    2584:	8007d3fa 	srai	r3,r16,15
    2588:	10c0a015 	stw	r3,640(r2)
        regs->reg_0x0092_en_ldo_diggn = (value >> 14) & 0x1;
    258c:	8007d3ba 	srai	r3,r16,14
    2590:	18c0004c 	andi	r3,r3,1
    2594:	10c0a115 	stw	r3,644(r2)
        regs->reg_0x0092_en_ldo_digsxr = (value >> 13) & 0x1;
    2598:	8007d37a 	srai	r3,r16,13
    259c:	18c0004c 	andi	r3,r3,1
    25a0:	10c0a215 	stw	r3,648(r2)
        regs->reg_0x0092_en_ldo_digsxt = (value >> 12) & 0x1;
    25a4:	8007d33a 	srai	r3,r16,12
    25a8:	18c0004c 	andi	r3,r3,1
    25ac:	10c0a315 	stw	r3,652(r2)
        regs->reg_0x0092_en_ldo_divgn = (value >> 11) & 0x1;
    25b0:	8007d2fa 	srai	r3,r16,11
    25b4:	18c0004c 	andi	r3,r3,1
    25b8:	10c0a415 	stw	r3,656(r2)
        regs->reg_0x0092_en_ldo_divsxr = (value >> 10) & 0x1;
    25bc:	8007d2ba 	srai	r3,r16,10
    25c0:	18c0004c 	andi	r3,r3,1
    25c4:	10c0a515 	stw	r3,660(r2)
        regs->reg_0x0092_en_ldo_divsxt = (value >> 9) & 0x1;
    25c8:	8007d27a 	srai	r3,r16,9
    25cc:	18c0004c 	andi	r3,r3,1
    25d0:	10c0a615 	stw	r3,664(r2)
        regs->reg_0x0092_en_ldo_lna12 = (value >> 8) & 0x1;
    25d4:	8007d23a 	srai	r3,r16,8
    25d8:	18c0004c 	andi	r3,r3,1
    25dc:	10c0a715 	stw	r3,668(r2)
        regs->reg_0x0092_en_ldo_lna14 = (value >> 7) & 0x1;
    25e0:	8007d1fa 	srai	r3,r16,7
    25e4:	18c0004c 	andi	r3,r3,1
    25e8:	10c0a815 	stw	r3,672(r2)
        regs->reg_0x0092_en_ldo_mxrfe = (value >> 6) & 0x1;
    25ec:	8007d1ba 	srai	r3,r16,6
    25f0:	18c0004c 	andi	r3,r3,1
    25f4:	10c0a915 	stw	r3,676(r2)
        regs->reg_0x0092_en_ldo_rbb = (value >> 5) & 0x1;
    25f8:	8007d17a 	srai	r3,r16,5
    25fc:	18c0004c 	andi	r3,r3,1
    2600:	10c0aa15 	stw	r3,680(r2)
        regs->reg_0x0092_en_ldo_rxbuf = (value >> 4) & 0x1;
    2604:	8007d13a 	srai	r3,r16,4
    2608:	18c0004c 	andi	r3,r3,1
    260c:	10c0ab15 	stw	r3,684(r2)
        regs->reg_0x0092_en_ldo_tbb = (value >> 3) & 0x1;
    2610:	8007d0fa 	srai	r3,r16,3
    2614:	18c0004c 	andi	r3,r3,1
    2618:	10c0ac15 	stw	r3,688(r2)
        regs->reg_0x0092_en_ldo_tia12 = (value >> 2) & 0x1;
    261c:	8007d0ba 	srai	r3,r16,2
    2620:	18c0004c 	andi	r3,r3,1
    2624:	10c0ad15 	stw	r3,692(r2)
        regs->reg_0x0092_en_ldo_tia14 = (value >> 1) & 0x1;
    2628:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0092_en_g_ldo = (value >> 0) & 0x1;
    262c:	8400004c 	andi	r16,r16,1
    2630:	1400af15 	stw	r16,700(r2)
        regs->reg_0x0092_en_ldo_mxrfe = (value >> 6) & 0x1;
        regs->reg_0x0092_en_ldo_rbb = (value >> 5) & 0x1;
        regs->reg_0x0092_en_ldo_rxbuf = (value >> 4) & 0x1;
        regs->reg_0x0092_en_ldo_tbb = (value >> 3) & 0x1;
        regs->reg_0x0092_en_ldo_tia12 = (value >> 2) & 0x1;
        regs->reg_0x0092_en_ldo_tia14 = (value >> 1) & 0x1;
    2634:	18c0004c 	andi	r3,r3,1
    2638:	10c0ae15 	stw	r3,696(r2)
    263c:	003d7b06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0092_en_g_ldo = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0093)
    2640:	00c024c4 	movi	r3,147
    2644:	88c02f1e 	bne	r17,r3,2704 <set_addrs_to_default+0xf00>
    {
        regs->reg_0x0093_en_loadimp_ldo_tlob = (value >> 15) & 0x1;
    2648:	8007d3fa 	srai	r3,r16,15
    264c:	10c0b015 	stw	r3,704(r2)
        regs->reg_0x0093_en_loadimp_ldo_tpad = (value >> 14) & 0x1;
    2650:	8007d3ba 	srai	r3,r16,14
    2654:	18c0004c 	andi	r3,r3,1
    2658:	10c0b115 	stw	r3,708(r2)
        regs->reg_0x0093_en_loadimp_ldo_txbuf = (value >> 13) & 0x1;
    265c:	8007d37a 	srai	r3,r16,13
    2660:	18c0004c 	andi	r3,r3,1
    2664:	10c0b215 	stw	r3,712(r2)
        regs->reg_0x0093_en_loadimp_ldo_vcogn = (value >> 12) & 0x1;
    2668:	8007d33a 	srai	r3,r16,12
    266c:	18c0004c 	andi	r3,r3,1
    2670:	10c0b315 	stw	r3,716(r2)
        regs->reg_0x0093_en_loadimp_ldo_vcosxr = (value >> 11) & 0x1;
    2674:	8007d2fa 	srai	r3,r16,11
    2678:	18c0004c 	andi	r3,r3,1
    267c:	10c0b415 	stw	r3,720(r2)
        regs->reg_0x0093_en_loadimp_ldo_vcosxt = (value >> 10) & 0x1;
    2680:	8007d2ba 	srai	r3,r16,10
    2684:	18c0004c 	andi	r3,r3,1
    2688:	10c0b515 	stw	r3,724(r2)
        regs->reg_0x0093_en_ldo_afe = (value >> 9) & 0x1;
    268c:	8007d27a 	srai	r3,r16,9
    2690:	18c0004c 	andi	r3,r3,1
    2694:	10c0b615 	stw	r3,728(r2)
        regs->reg_0x0093_en_ldo_cpgn = (value >> 8) & 0x1;
    2698:	8007d23a 	srai	r3,r16,8
    269c:	18c0004c 	andi	r3,r3,1
    26a0:	10c0b715 	stw	r3,732(r2)
        regs->reg_0x0093_en_ldo_cpsxr = (value >> 7) & 0x1;
    26a4:	8007d1fa 	srai	r3,r16,7
    26a8:	18c0004c 	andi	r3,r3,1
    26ac:	10c0b815 	stw	r3,736(r2)
        regs->reg_0x0093_en_ldo_tlob = (value >> 6) & 0x1;
    26b0:	8007d1ba 	srai	r3,r16,6
    26b4:	18c0004c 	andi	r3,r3,1
    26b8:	10c0b915 	stw	r3,740(r2)
        regs->reg_0x0093_en_ldo_tpad = (value >> 5) & 0x1;
    26bc:	8007d17a 	srai	r3,r16,5
    26c0:	18c0004c 	andi	r3,r3,1
    26c4:	10c0ba15 	stw	r3,744(r2)
        regs->reg_0x0093_en_ldo_txbuf = (value >> 4) & 0x1;
    26c8:	8007d13a 	srai	r3,r16,4
    26cc:	18c0004c 	andi	r3,r3,1
    26d0:	10c0bb15 	stw	r3,748(r2)
        regs->reg_0x0093_en_ldo_vcogn = (value >> 3) & 0x1;
    26d4:	8007d0fa 	srai	r3,r16,3
    26d8:	18c0004c 	andi	r3,r3,1
    26dc:	10c0bc15 	stw	r3,752(r2)
        regs->reg_0x0093_en_ldo_vcosxr = (value >> 2) & 0x1;
    26e0:	8007d0ba 	srai	r3,r16,2
    26e4:	18c0004c 	andi	r3,r3,1
    26e8:	10c0bd15 	stw	r3,756(r2)
        regs->reg_0x0093_en_ldo_vcosxt = (value >> 1) & 0x1;
    26ec:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0093_en_ldo_cpsxt = (value >> 0) & 0x1;
    26f0:	8400004c 	andi	r16,r16,1
    26f4:	1400bf15 	stw	r16,764(r2)
        regs->reg_0x0093_en_ldo_tlob = (value >> 6) & 0x1;
        regs->reg_0x0093_en_ldo_tpad = (value >> 5) & 0x1;
        regs->reg_0x0093_en_ldo_txbuf = (value >> 4) & 0x1;
        regs->reg_0x0093_en_ldo_vcogn = (value >> 3) & 0x1;
        regs->reg_0x0093_en_ldo_vcosxr = (value >> 2) & 0x1;
        regs->reg_0x0093_en_ldo_vcosxt = (value >> 1) & 0x1;
    26f8:	18c0004c 	andi	r3,r3,1
    26fc:	10c0be15 	stw	r3,760(r2)
    2700:	003d4a06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0093_en_ldo_cpsxt = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0094)
    2704:	00c02504 	movi	r3,148
    2708:	88c02f1e 	bne	r17,r3,27c8 <set_addrs_to_default+0xfc4>
    {
        regs->reg_0x0094_en_loadimp_ldo_cpsxt = (value >> 15) & 0x1;
    270c:	8007d3fa 	srai	r3,r16,15
    2710:	10c0c015 	stw	r3,768(r2)
        regs->reg_0x0094_en_loadimp_ldo_dig = (value >> 14) & 0x1;
    2714:	8007d3ba 	srai	r3,r16,14
    2718:	18c0004c 	andi	r3,r3,1
    271c:	10c0c115 	stw	r3,772(r2)
        regs->reg_0x0094_en_loadimp_ldo_diggn = (value >> 13) & 0x1;
    2720:	8007d37a 	srai	r3,r16,13
    2724:	18c0004c 	andi	r3,r3,1
    2728:	10c0c215 	stw	r3,776(r2)
        regs->reg_0x0094_en_loadimp_ldo_digsxr = (value >> 12) & 0x1;
    272c:	8007d33a 	srai	r3,r16,12
    2730:	18c0004c 	andi	r3,r3,1
    2734:	10c0c315 	stw	r3,780(r2)
        regs->reg_0x0094_en_loadimp_ldo_digsxt = (value >> 11) & 0x1;
    2738:	8007d2fa 	srai	r3,r16,11
    273c:	18c0004c 	andi	r3,r3,1
    2740:	10c0c415 	stw	r3,784(r2)
        regs->reg_0x0094_en_loadimp_ldo_divgn = (value >> 10) & 0x1;
    2744:	8007d2ba 	srai	r3,r16,10
    2748:	18c0004c 	andi	r3,r3,1
    274c:	10c0c515 	stw	r3,788(r2)
        regs->reg_0x0094_en_loadimp_ldo_divsxr = (value >> 9) & 0x1;
    2750:	8007d27a 	srai	r3,r16,9
    2754:	18c0004c 	andi	r3,r3,1
    2758:	10c0c615 	stw	r3,792(r2)
        regs->reg_0x0094_en_loadimp_ldo_divsxt = (value >> 8) & 0x1;
    275c:	8007d23a 	srai	r3,r16,8
    2760:	18c0004c 	andi	r3,r3,1
    2764:	10c0c715 	stw	r3,796(r2)
        regs->reg_0x0094_en_loadimp_ldo_lna12 = (value >> 7) & 0x1;
    2768:	8007d1fa 	srai	r3,r16,7
    276c:	18c0004c 	andi	r3,r3,1
    2770:	10c0c815 	stw	r3,800(r2)
        regs->reg_0x0094_en_loadimp_ldo_lna14 = (value >> 6) & 0x1;
    2774:	8007d1ba 	srai	r3,r16,6
    2778:	18c0004c 	andi	r3,r3,1
    277c:	10c0c915 	stw	r3,804(r2)
        regs->reg_0x0094_en_loadimp_ldo_mxrfe = (value >> 5) & 0x1;
    2780:	8007d17a 	srai	r3,r16,5
    2784:	18c0004c 	andi	r3,r3,1
    2788:	10c0ca15 	stw	r3,808(r2)
        regs->reg_0x0094_en_loadimp_ldo_rbb = (value >> 4) & 0x1;
    278c:	8007d13a 	srai	r3,r16,4
    2790:	18c0004c 	andi	r3,r3,1
    2794:	10c0cb15 	stw	r3,812(r2)
        regs->reg_0x0094_en_loadimp_ldo_rxbuf = (value >> 3) & 0x1;
    2798:	8007d0fa 	srai	r3,r16,3
    279c:	18c0004c 	andi	r3,r3,1
    27a0:	10c0cc15 	stw	r3,816(r2)
        regs->reg_0x0094_en_loadimp_ldo_tbb = (value >> 2) & 0x1;
    27a4:	8007d0ba 	srai	r3,r16,2
    27a8:	18c0004c 	andi	r3,r3,1
    27ac:	10c0cd15 	stw	r3,820(r2)
        regs->reg_0x0094_en_loadimp_ldo_tia12 = (value >> 1) & 0x1;
    27b0:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0094_en_loadimp_ldo_tia14 = (value >> 0) & 0x1;
    27b4:	8400004c 	andi	r16,r16,1
    27b8:	1400cf15 	stw	r16,828(r2)
        regs->reg_0x0094_en_loadimp_ldo_lna14 = (value >> 6) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_mxrfe = (value >> 5) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_rbb = (value >> 4) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_rxbuf = (value >> 3) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_tbb = (value >> 2) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_tia12 = (value >> 1) & 0x1;
    27bc:	18c0004c 	andi	r3,r3,1
    27c0:	10c0ce15 	stw	r3,824(r2)
    27c4:	003d1906 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0094_en_loadimp_ldo_tia14 = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0095)
    27c8:	00c02544 	movi	r3,149
    27cc:	88c0231e 	bne	r17,r3,285c <set_addrs_to_default+0x1058>
    {
        regs->reg_0x0095_byp_ldo_tbb = (value >> 15) & 0x1;
    27d0:	8007d3fa 	srai	r3,r16,15
    27d4:	10c0d015 	stw	r3,832(r2)
        regs->reg_0x0095_byp_ldo_tia12 = (value >> 14) & 0x1;
    27d8:	8007d3ba 	srai	r3,r16,14
    27dc:	18c0004c 	andi	r3,r3,1
    27e0:	10c0d115 	stw	r3,836(r2)
        regs->reg_0x0095_byp_ldo_tia14 = (value >> 13) & 0x1;
    27e4:	8007d37a 	srai	r3,r16,13
    27e8:	18c0004c 	andi	r3,r3,1
    27ec:	10c0d215 	stw	r3,840(r2)
        regs->reg_0x0095_byp_ldo_tlob = (value >> 12) & 0x1;
    27f0:	8007d33a 	srai	r3,r16,12
    27f4:	18c0004c 	andi	r3,r3,1
    27f8:	10c0d315 	stw	r3,844(r2)
        regs->reg_0x0095_byp_ldo_tpad = (value >> 11) & 0x1;
    27fc:	8007d2fa 	srai	r3,r16,11
    2800:	18c0004c 	andi	r3,r3,1
    2804:	10c0d415 	stw	r3,848(r2)
        regs->reg_0x0095_byp_ldo_txbuf = (value >> 10) & 0x1;
    2808:	8007d2ba 	srai	r3,r16,10
    280c:	18c0004c 	andi	r3,r3,1
    2810:	10c0d515 	stw	r3,852(r2)
        regs->reg_0x0095_byp_ldo_vcogn = (value >> 9) & 0x1;
    2814:	8007d27a 	srai	r3,r16,9
    2818:	18c0004c 	andi	r3,r3,1
    281c:	10c0d615 	stw	r3,856(r2)
        regs->reg_0x0095_byp_ldo_vcosxr = (value >> 8) & 0x1;
    2820:	8007d23a 	srai	r3,r16,8
    2824:	18c0004c 	andi	r3,r3,1
    2828:	10c0d715 	stw	r3,860(r2)
        regs->reg_0x0095_byp_ldo_vcosxt = (value >> 7) & 0x1;
    282c:	8007d1fa 	srai	r3,r16,7
    2830:	18c0004c 	andi	r3,r3,1
    2834:	10c0d815 	stw	r3,864(r2)
        regs->reg_0x0095_en_loadimp_ldo_afe = (value >> 2) & 0x1;
    2838:	8007d0ba 	srai	r3,r16,2
    283c:	18c0004c 	andi	r3,r3,1
    2840:	10c0d915 	stw	r3,868(r2)
        regs->reg_0x0095_en_loadimp_ldo_cpgn = (value >> 1) & 0x1;
    2844:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0095_en_loadimp_ldo_cpsxr = (value >> 0) & 0x1;
    2848:	8400004c 	andi	r16,r16,1
    284c:	1400db15 	stw	r16,876(r2)
        regs->reg_0x0095_byp_ldo_txbuf = (value >> 10) & 0x1;
        regs->reg_0x0095_byp_ldo_vcogn = (value >> 9) & 0x1;
        regs->reg_0x0095_byp_ldo_vcosxr = (value >> 8) & 0x1;
        regs->reg_0x0095_byp_ldo_vcosxt = (value >> 7) & 0x1;
        regs->reg_0x0095_en_loadimp_ldo_afe = (value >> 2) & 0x1;
        regs->reg_0x0095_en_loadimp_ldo_cpgn = (value >> 1) & 0x1;
    2850:	18c0004c 	andi	r3,r3,1
    2854:	10c0da15 	stw	r3,872(r2)
    2858:	003cf406 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0095_en_loadimp_ldo_cpsxr = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0096)
    285c:	00c02584 	movi	r3,150
    2860:	88c02f1e 	bne	r17,r3,2920 <set_addrs_to_default+0x111c>
    {
        regs->reg_0x0096_byp_ldo_afe = (value >> 15) & 0x1;
    2864:	8007d3fa 	srai	r3,r16,15
    2868:	10c0dc15 	stw	r3,880(r2)
        regs->reg_0x0096_byp_ldo_cpgn = (value >> 14) & 0x1;
    286c:	8007d3ba 	srai	r3,r16,14
    2870:	18c0004c 	andi	r3,r3,1
    2874:	10c0dd15 	stw	r3,884(r2)
        regs->reg_0x0096_byp_ldo_cpsxr = (value >> 13) & 0x1;
    2878:	8007d37a 	srai	r3,r16,13
    287c:	18c0004c 	andi	r3,r3,1
    2880:	10c0de15 	stw	r3,888(r2)
        regs->reg_0x0096_byp_ldo_cpsxt = (value >> 12) & 0x1;
    2884:	8007d33a 	srai	r3,r16,12
    2888:	18c0004c 	andi	r3,r3,1
    288c:	10c0df15 	stw	r3,892(r2)
        regs->reg_0x0096_byp_ldo_dig = (value >> 11) & 0x1;
    2890:	8007d2fa 	srai	r3,r16,11
    2894:	18c0004c 	andi	r3,r3,1
    2898:	10c0e015 	stw	r3,896(r2)
        regs->reg_0x0096_byp_ldo_diggn = (value >> 10) & 0x1;
    289c:	8007d2ba 	srai	r3,r16,10
    28a0:	18c0004c 	andi	r3,r3,1
    28a4:	10c0e115 	stw	r3,900(r2)
        regs->reg_0x0096_byp_ldo_digsxr = (value >> 9) & 0x1;
    28a8:	8007d27a 	srai	r3,r16,9
    28ac:	18c0004c 	andi	r3,r3,1
    28b0:	10c0e215 	stw	r3,904(r2)
        regs->reg_0x0096_byp_ldo_digsxt = (value >> 8) & 0x1;
    28b4:	8007d23a 	srai	r3,r16,8
    28b8:	18c0004c 	andi	r3,r3,1
    28bc:	10c0e315 	stw	r3,908(r2)
        regs->reg_0x0096_byp_ldo_divgn = (value >> 7) & 0x1;
    28c0:	8007d1fa 	srai	r3,r16,7
    28c4:	18c0004c 	andi	r3,r3,1
    28c8:	10c0e415 	stw	r3,912(r2)
        regs->reg_0x0096_byp_ldo_divsxr = (value >> 6) & 0x1;
    28cc:	8007d1ba 	srai	r3,r16,6
    28d0:	18c0004c 	andi	r3,r3,1
    28d4:	10c0e515 	stw	r3,916(r2)
        regs->reg_0x0096_byp_ldo_divsxt = (value >> 5) & 0x1;
    28d8:	8007d17a 	srai	r3,r16,5
    28dc:	18c0004c 	andi	r3,r3,1
    28e0:	10c0e615 	stw	r3,920(r2)
        regs->reg_0x0096_byp_ldo_lna12 = (value >> 4) & 0x1;
    28e4:	8007d13a 	srai	r3,r16,4
    28e8:	18c0004c 	andi	r3,r3,1
    28ec:	10c0e715 	stw	r3,924(r2)
        regs->reg_0x0096_byp_ldo_lna14 = (value >> 3) & 0x1;
    28f0:	8007d0fa 	srai	r3,r16,3
    28f4:	18c0004c 	andi	r3,r3,1
    28f8:	10c0e815 	stw	r3,928(r2)
        regs->reg_0x0096_byp_ldo_mxrfe = (value >> 2) & 0x1;
    28fc:	8007d0ba 	srai	r3,r16,2
    2900:	18c0004c 	andi	r3,r3,1
    2904:	10c0e915 	stw	r3,932(r2)
        regs->reg_0x0096_byp_ldo_rbb = (value >> 1) & 0x1;
    2908:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0096_byp_ldo_rxbuf = (value >> 0) & 0x1;
    290c:	8400004c 	andi	r16,r16,1
    2910:	1400eb15 	stw	r16,940(r2)
        regs->reg_0x0096_byp_ldo_divsxr = (value >> 6) & 0x1;
        regs->reg_0x0096_byp_ldo_divsxt = (value >> 5) & 0x1;
        regs->reg_0x0096_byp_ldo_lna12 = (value >> 4) & 0x1;
        regs->reg_0x0096_byp_ldo_lna14 = (value >> 3) & 0x1;
        regs->reg_0x0096_byp_ldo_mxrfe = (value >> 2) & 0x1;
        regs->reg_0x0096_byp_ldo_rbb = (value >> 1) & 0x1;
    2914:	18c0004c 	andi	r3,r3,1
    2918:	10c0ea15 	stw	r3,936(r2)
    291c:	003cc306 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0096_byp_ldo_rxbuf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0097)
    2920:	00c025c4 	movi	r3,151
    2924:	88c02f1e 	bne	r17,r3,29e4 <set_addrs_to_default+0x11e0>
    {
        regs->reg_0x0097_spdup_ldo_divsxr = (value >> 15) & 0x1;
    2928:	8007d3fa 	srai	r3,r16,15
    292c:	10c0ec15 	stw	r3,944(r2)
        regs->reg_0x0097_spdup_ldo_divsxt = (value >> 14) & 0x1;
    2930:	8007d3ba 	srai	r3,r16,14
    2934:	18c0004c 	andi	r3,r3,1
    2938:	10c0ed15 	stw	r3,948(r2)
        regs->reg_0x0097_spdup_ldo_lna12 = (value >> 13) & 0x1;
    293c:	8007d37a 	srai	r3,r16,13
    2940:	18c0004c 	andi	r3,r3,1
    2944:	10c0ee15 	stw	r3,952(r2)
        regs->reg_0x0097_spdup_ldo_lna14 = (value >> 12) & 0x1;
    2948:	8007d33a 	srai	r3,r16,12
    294c:	18c0004c 	andi	r3,r3,1
    2950:	10c0ef15 	stw	r3,956(r2)
        regs->reg_0x0097_spdup_ldo_mxrfe = (value >> 11) & 0x1;
    2954:	8007d2fa 	srai	r3,r16,11
    2958:	18c0004c 	andi	r3,r3,1
    295c:	10c0f015 	stw	r3,960(r2)
        regs->reg_0x0097_spdup_ldo_rbb = (value >> 10) & 0x1;
    2960:	8007d2ba 	srai	r3,r16,10
    2964:	18c0004c 	andi	r3,r3,1
    2968:	10c0f115 	stw	r3,964(r2)
        regs->reg_0x0097_spdup_ldo_rxbuf = (value >> 9) & 0x1;
    296c:	8007d27a 	srai	r3,r16,9
    2970:	18c0004c 	andi	r3,r3,1
    2974:	10c0f215 	stw	r3,968(r2)
        regs->reg_0x0097_spdup_ldo_tbb = (value >> 8) & 0x1;
    2978:	8007d23a 	srai	r3,r16,8
    297c:	18c0004c 	andi	r3,r3,1
    2980:	10c0f315 	stw	r3,972(r2)
        regs->reg_0x0097_spdup_ldo_tia12 = (value >> 7) & 0x1;
    2984:	8007d1fa 	srai	r3,r16,7
    2988:	18c0004c 	andi	r3,r3,1
    298c:	10c0f415 	stw	r3,976(r2)
        regs->reg_0x0097_spdup_ldo_tia14 = (value >> 6) & 0x1;
    2990:	8007d1ba 	srai	r3,r16,6
    2994:	18c0004c 	andi	r3,r3,1
    2998:	10c0f515 	stw	r3,980(r2)
        regs->reg_0x0097_spdup_ldo_tlob = (value >> 5) & 0x1;
    299c:	8007d17a 	srai	r3,r16,5
    29a0:	18c0004c 	andi	r3,r3,1
    29a4:	10c0f615 	stw	r3,984(r2)
        regs->reg_0x0097_spdup_ldo_tpad = (value >> 4) & 0x1;
    29a8:	8007d13a 	srai	r3,r16,4
    29ac:	18c0004c 	andi	r3,r3,1
    29b0:	10c0f715 	stw	r3,988(r2)
        regs->reg_0x0097_spdup_ldo_txbuf = (value >> 3) & 0x1;
    29b4:	8007d0fa 	srai	r3,r16,3
    29b8:	18c0004c 	andi	r3,r3,1
    29bc:	10c0f815 	stw	r3,992(r2)
        regs->reg_0x0097_spdup_ldo_vcogn = (value >> 2) & 0x1;
    29c0:	8007d0ba 	srai	r3,r16,2
    29c4:	18c0004c 	andi	r3,r3,1
    29c8:	10c0f915 	stw	r3,996(r2)
        regs->reg_0x0097_spdup_ldo_vcosxr = (value >> 1) & 0x1;
    29cc:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0097_spdup_ldo_vcosxt = (value >> 0) & 0x1;
    29d0:	8400004c 	andi	r16,r16,1
    29d4:	1400fb15 	stw	r16,1004(r2)
        regs->reg_0x0097_spdup_ldo_tia14 = (value >> 6) & 0x1;
        regs->reg_0x0097_spdup_ldo_tlob = (value >> 5) & 0x1;
        regs->reg_0x0097_spdup_ldo_tpad = (value >> 4) & 0x1;
        regs->reg_0x0097_spdup_ldo_txbuf = (value >> 3) & 0x1;
        regs->reg_0x0097_spdup_ldo_vcogn = (value >> 2) & 0x1;
        regs->reg_0x0097_spdup_ldo_vcosxr = (value >> 1) & 0x1;
    29d8:	18c0004c 	andi	r3,r3,1
    29dc:	10c0fa15 	stw	r3,1000(r2)
    29e0:	003c9206 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0097_spdup_ldo_vcosxt = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0098)
    29e4:	00c02604 	movi	r3,152
    29e8:	88c01b1e 	bne	r17,r3,2a58 <set_addrs_to_default+0x1254>
    {
        regs->reg_0x0098_spdup_ldo_afe = (value >> 8) & 0x1;
    29ec:	8007d23a 	srai	r3,r16,8
    29f0:	18c0004c 	andi	r3,r3,1
    29f4:	10c0fc15 	stw	r3,1008(r2)
        regs->reg_0x0098_spdup_ldo_cpgn = (value >> 7) & 0x1;
    29f8:	8007d1fa 	srai	r3,r16,7
    29fc:	18c0004c 	andi	r3,r3,1
    2a00:	10c0fd15 	stw	r3,1012(r2)
        regs->reg_0x0098_spdup_ldo_cpsxr = (value >> 6) & 0x1;
    2a04:	8007d1ba 	srai	r3,r16,6
    2a08:	18c0004c 	andi	r3,r3,1
    2a0c:	10c0fe15 	stw	r3,1016(r2)
        regs->reg_0x0098_spdup_ldo_cpsxt = (value >> 5) & 0x1;
    2a10:	8007d17a 	srai	r3,r16,5
    2a14:	18c0004c 	andi	r3,r3,1
    2a18:	10c0ff15 	stw	r3,1020(r2)
        regs->reg_0x0098_spdup_ldo_dig = (value >> 4) & 0x1;
    2a1c:	8007d13a 	srai	r3,r16,4
    2a20:	18c0004c 	andi	r3,r3,1
    2a24:	10c10015 	stw	r3,1024(r2)
        regs->reg_0x0098_spdup_ldo_diggn = (value >> 3) & 0x1;
    2a28:	8007d0fa 	srai	r3,r16,3
    2a2c:	18c0004c 	andi	r3,r3,1
    2a30:	10c10115 	stw	r3,1028(r2)
        regs->reg_0x0098_spdup_ldo_digsxr = (value >> 2) & 0x1;
    2a34:	8007d0ba 	srai	r3,r16,2
    2a38:	18c0004c 	andi	r3,r3,1
    2a3c:	10c10215 	stw	r3,1032(r2)
        regs->reg_0x0098_spdup_ldo_digsxt = (value >> 1) & 0x1;
    2a40:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0098_spdup_ldo_divgn = (value >> 0) & 0x1;
    2a44:	8400004c 	andi	r16,r16,1
    2a48:	14010415 	stw	r16,1040(r2)
        regs->reg_0x0098_spdup_ldo_cpsxr = (value >> 6) & 0x1;
        regs->reg_0x0098_spdup_ldo_cpsxt = (value >> 5) & 0x1;
        regs->reg_0x0098_spdup_ldo_dig = (value >> 4) & 0x1;
        regs->reg_0x0098_spdup_ldo_diggn = (value >> 3) & 0x1;
        regs->reg_0x0098_spdup_ldo_digsxr = (value >> 2) & 0x1;
        regs->reg_0x0098_spdup_ldo_digsxt = (value >> 1) & 0x1;
    2a4c:	18c0004c 	andi	r3,r3,1
    2a50:	10c10315 	stw	r3,1036(r2)
    2a54:	003c7506 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0098_spdup_ldo_divgn = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0099)
    2a58:	00c02644 	movi	r3,153
    2a5c:	88c0051e 	bne	r17,r3,2a74 <set_addrs_to_default+0x1270>
    {
        regs->reg_0x0099_rdiv_vcosxr = (value >> 8) & 0xff;
    2a60:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0099_rdiv_vcosxt = (value >> 0) & 0xff;
    2a64:	84003fcc 	andi	r16,r16,255
    2a68:	14010615 	stw	r16,1048(r2)
        regs->reg_0x0098_spdup_ldo_divgn = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0099)
    {
        regs->reg_0x0099_rdiv_vcosxr = (value >> 8) & 0xff;
    2a6c:	10c10515 	stw	r3,1044(r2)
    2a70:	003c6e06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0099_rdiv_vcosxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009A)
    2a74:	00c02684 	movi	r3,154
    2a78:	88c0051e 	bne	r17,r3,2a90 <set_addrs_to_default+0x128c>
    {
        regs->reg_0x009a_rdiv_txbuf = (value >> 8) & 0xff;
    2a7c:	8007d23a 	srai	r3,r16,8
        regs->reg_0x009a_rdiv_vcogn = (value >> 0) & 0xff;
    2a80:	84003fcc 	andi	r16,r16,255
    2a84:	14010815 	stw	r16,1056(r2)
        regs->reg_0x0099_rdiv_vcosxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009A)
    {
        regs->reg_0x009a_rdiv_txbuf = (value >> 8) & 0xff;
    2a88:	10c10715 	stw	r3,1052(r2)
    2a8c:	003c6706 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x009a_rdiv_vcogn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009B)
    2a90:	00c026c4 	movi	r3,155
    2a94:	88c0051e 	bne	r17,r3,2aac <set_addrs_to_default+0x12a8>
    {
        regs->reg_0x009b_rdiv_tlob = (value >> 8) & 0xff;
    2a98:	8007d23a 	srai	r3,r16,8
        regs->reg_0x009b_rdiv_tpad = (value >> 0) & 0xff;
    2a9c:	84003fcc 	andi	r16,r16,255
    2aa0:	14010a15 	stw	r16,1064(r2)
        regs->reg_0x009a_rdiv_vcogn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009B)
    {
        regs->reg_0x009b_rdiv_tlob = (value >> 8) & 0xff;
    2aa4:	10c10915 	stw	r3,1060(r2)
    2aa8:	003c6006 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x009b_rdiv_tpad = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009C)
    2aac:	00c02704 	movi	r3,156
    2ab0:	88c0051e 	bne	r17,r3,2ac8 <set_addrs_to_default+0x12c4>
    {
        regs->reg_0x009c_rdiv_tia12 = (value >> 8) & 0xff;
    2ab4:	8007d23a 	srai	r3,r16,8
        regs->reg_0x009c_rdiv_tia14 = (value >> 0) & 0xff;
    2ab8:	84003fcc 	andi	r16,r16,255
    2abc:	14010c15 	stw	r16,1072(r2)
        regs->reg_0x009b_rdiv_tpad = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009C)
    {
        regs->reg_0x009c_rdiv_tia12 = (value >> 8) & 0xff;
    2ac0:	10c10b15 	stw	r3,1068(r2)
    2ac4:	003c5906 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x009c_rdiv_tia14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009D)
    2ac8:	00c02744 	movi	r3,157
    2acc:	88c0051e 	bne	r17,r3,2ae4 <set_addrs_to_default+0x12e0>
    {
        regs->reg_0x009d_rdiv_rxbuf = (value >> 8) & 0xff;
    2ad0:	8007d23a 	srai	r3,r16,8
        regs->reg_0x009d_rdiv_tbb = (value >> 0) & 0xff;
    2ad4:	84003fcc 	andi	r16,r16,255
    2ad8:	14010e15 	stw	r16,1080(r2)
        regs->reg_0x009c_rdiv_tia14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009D)
    {
        regs->reg_0x009d_rdiv_rxbuf = (value >> 8) & 0xff;
    2adc:	10c10d15 	stw	r3,1076(r2)
    2ae0:	003c5206 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x009d_rdiv_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009E)
    2ae4:	00c02784 	movi	r3,158
    2ae8:	88c0051e 	bne	r17,r3,2b00 <set_addrs_to_default+0x12fc>
    {
        regs->reg_0x009e_rdiv_mxrfe = (value >> 8) & 0xff;
    2aec:	8007d23a 	srai	r3,r16,8
        regs->reg_0x009e_rdiv_rbb = (value >> 0) & 0xff;
    2af0:	84003fcc 	andi	r16,r16,255
    2af4:	14011015 	stw	r16,1088(r2)
        regs->reg_0x009d_rdiv_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009E)
    {
        regs->reg_0x009e_rdiv_mxrfe = (value >> 8) & 0xff;
    2af8:	10c10f15 	stw	r3,1084(r2)
    2afc:	003c4b06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x009e_rdiv_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009F)
    2b00:	00c027c4 	movi	r3,159
    2b04:	88c0051e 	bne	r17,r3,2b1c <set_addrs_to_default+0x1318>
    {
        regs->reg_0x009f_rdiv_lna12 = (value >> 8) & 0xff;
    2b08:	8007d23a 	srai	r3,r16,8
        regs->reg_0x009f_rdiv_lna14 = (value >> 0) & 0xff;
    2b0c:	84003fcc 	andi	r16,r16,255
    2b10:	14011215 	stw	r16,1096(r2)
        regs->reg_0x009e_rdiv_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009F)
    {
        regs->reg_0x009f_rdiv_lna12 = (value >> 8) & 0xff;
    2b14:	10c11115 	stw	r3,1092(r2)
    2b18:	003c4406 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x009f_rdiv_lna14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A0)
    2b1c:	00c02804 	movi	r3,160
    2b20:	88c0051e 	bne	r17,r3,2b38 <set_addrs_to_default+0x1334>
    {
        regs->reg_0x00a0_rdiv_divsxr = (value >> 8) & 0xff;
    2b24:	8007d23a 	srai	r3,r16,8
        regs->reg_0x00a0_rdiv_divsxt = (value >> 0) & 0xff;
    2b28:	84003fcc 	andi	r16,r16,255
    2b2c:	14011415 	stw	r16,1104(r2)
        regs->reg_0x009f_rdiv_lna14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A0)
    {
        regs->reg_0x00a0_rdiv_divsxr = (value >> 8) & 0xff;
    2b30:	10c11315 	stw	r3,1100(r2)
    2b34:	003c3d06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x00a0_rdiv_divsxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A1)
    2b38:	00c02844 	movi	r3,161
    2b3c:	88c0051e 	bne	r17,r3,2b54 <set_addrs_to_default+0x1350>
    {
        regs->reg_0x00a1_rdiv_digsxt = (value >> 8) & 0xff;
    2b40:	8007d23a 	srai	r3,r16,8
        regs->reg_0x00a1_rdiv_divgn = (value >> 0) & 0xff;
    2b44:	84003fcc 	andi	r16,r16,255
    2b48:	14011615 	stw	r16,1112(r2)
        regs->reg_0x00a0_rdiv_divsxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A1)
    {
        regs->reg_0x00a1_rdiv_digsxt = (value >> 8) & 0xff;
    2b4c:	10c11515 	stw	r3,1108(r2)
    2b50:	003c3606 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x00a1_rdiv_divgn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A2)
    2b54:	00c02884 	movi	r3,162
    2b58:	88c0051e 	bne	r17,r3,2b70 <set_addrs_to_default+0x136c>
    {
        regs->reg_0x00a2_rdiv_diggn = (value >> 8) & 0xff;
    2b5c:	8007d23a 	srai	r3,r16,8
        regs->reg_0x00a2_rdiv_digsxr = (value >> 0) & 0xff;
    2b60:	84003fcc 	andi	r16,r16,255
    2b64:	14011815 	stw	r16,1120(r2)
        regs->reg_0x00a1_rdiv_divgn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A2)
    {
        regs->reg_0x00a2_rdiv_diggn = (value >> 8) & 0xff;
    2b68:	10c11715 	stw	r3,1116(r2)
    2b6c:	003c2f06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x00a2_rdiv_digsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A3)
    2b70:	00c028c4 	movi	r3,163
    2b74:	88c0051e 	bne	r17,r3,2b8c <set_addrs_to_default+0x1388>
    {
        regs->reg_0x00a3_rdiv_cpsxt = (value >> 8) & 0xff;
    2b78:	8007d23a 	srai	r3,r16,8
        regs->reg_0x00a3_rdiv_dig = (value >> 0) & 0xff;
    2b7c:	84003fcc 	andi	r16,r16,255
    2b80:	14011a15 	stw	r16,1128(r2)
        regs->reg_0x00a2_rdiv_digsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A3)
    {
        regs->reg_0x00a3_rdiv_cpsxt = (value >> 8) & 0xff;
    2b84:	10c11915 	stw	r3,1124(r2)
    2b88:	003c2806 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x00a3_rdiv_dig = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A4)
    2b8c:	00c02904 	movi	r3,164
    2b90:	88c0051e 	bne	r17,r3,2ba8 <set_addrs_to_default+0x13a4>
    {
        regs->reg_0x00a4_rdiv_cpgn = (value >> 8) & 0xff;
    2b94:	8007d23a 	srai	r3,r16,8
        regs->reg_0x00a4_rdiv_cpsxr = (value >> 0) & 0xff;
    2b98:	84003fcc 	andi	r16,r16,255
    2b9c:	14011c15 	stw	r16,1136(r2)
        regs->reg_0x00a3_rdiv_dig = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A4)
    {
        regs->reg_0x00a4_rdiv_cpgn = (value >> 8) & 0xff;
    2ba0:	10c11b15 	stw	r3,1132(r2)
    2ba4:	003c2106 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x00a4_rdiv_cpsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A5)
    2ba8:	00c02944 	movi	r3,165
    2bac:	88c0051e 	bne	r17,r3,2bc4 <set_addrs_to_default+0x13c0>
    {
        regs->reg_0x00a5_rdiv_spibuf = (value >> 8) & 0xff;
    2bb0:	8007d23a 	srai	r3,r16,8
        regs->reg_0x00a5_rdiv_afe = (value >> 0) & 0xff;
    2bb4:	84003fcc 	andi	r16,r16,255
    2bb8:	14011e15 	stw	r16,1144(r2)
        regs->reg_0x00a4_rdiv_cpsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A5)
    {
        regs->reg_0x00a5_rdiv_spibuf = (value >> 8) & 0xff;
    2bbc:	10c11d15 	stw	r3,1140(r2)
    2bc0:	003c1a06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x00a5_rdiv_afe = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A6)
    2bc4:	00c02984 	movi	r3,166
    2bc8:	88c0271e 	bne	r17,r3,2c68 <set_addrs_to_default+0x1464>
    {
        regs->reg_0x00a6_spdup_ldo_spibuf = (value >> 12) & 0x1;
    2bcc:	8007d33a 	srai	r3,r16,12
    2bd0:	18c0004c 	andi	r3,r3,1
    2bd4:	10c11f15 	stw	r3,1148(r2)
        regs->reg_0x00a6_spdup_ldo_digip2 = (value >> 11) & 0x1;
    2bd8:	8007d2fa 	srai	r3,r16,11
    2bdc:	18c0004c 	andi	r3,r3,1
    2be0:	10c12015 	stw	r3,1152(r2)
        regs->reg_0x00a6_spdup_ldo_digip1 = (value >> 10) & 0x1;
    2be4:	8007d2ba 	srai	r3,r16,10
    2be8:	18c0004c 	andi	r3,r3,1
    2bec:	10c12115 	stw	r3,1156(r2)
        regs->reg_0x00a6_byp_ldo_spibuf = (value >> 9) & 0x1;
    2bf0:	8007d27a 	srai	r3,r16,9
    2bf4:	18c0004c 	andi	r3,r3,1
    2bf8:	10c12215 	stw	r3,1160(r2)
        regs->reg_0x00a6_byp_ldo_digip2 = (value >> 8) & 0x1;
    2bfc:	8007d23a 	srai	r3,r16,8
    2c00:	18c0004c 	andi	r3,r3,1
    2c04:	10c12315 	stw	r3,1164(r2)
        regs->reg_0x00a6_byp_ldo_digip1 = (value >> 7) & 0x1;
    2c08:	8007d1fa 	srai	r3,r16,7
    2c0c:	18c0004c 	andi	r3,r3,1
    2c10:	10c12415 	stw	r3,1168(r2)
        regs->reg_0x00a6_en_loadimp_ldo_spibuf = (value >> 6) & 0x1;
    2c14:	8007d1ba 	srai	r3,r16,6
    2c18:	18c0004c 	andi	r3,r3,1
    2c1c:	10c12515 	stw	r3,1172(r2)
        regs->reg_0x00a6_en_loadimp_ldo_digip2 = (value >> 5) & 0x1;
    2c20:	8007d17a 	srai	r3,r16,5
    2c24:	18c0004c 	andi	r3,r3,1
    2c28:	10c12615 	stw	r3,1176(r2)
        regs->reg_0x00a6_en_loadimp_ldo_digip1 = (value >> 4) & 0x1;
    2c2c:	8007d13a 	srai	r3,r16,4
    2c30:	18c0004c 	andi	r3,r3,1
    2c34:	10c12715 	stw	r3,1180(r2)
        regs->reg_0x00a6_pd_ldo_spibuf = (value >> 3) & 0x1;
    2c38:	8007d0fa 	srai	r3,r16,3
    2c3c:	18c0004c 	andi	r3,r3,1
    2c40:	10c12815 	stw	r3,1184(r2)
        regs->reg_0x00a6_pd_ldo_digip2 = (value >> 2) & 0x1;
    2c44:	8007d0ba 	srai	r3,r16,2
    2c48:	18c0004c 	andi	r3,r3,1
    2c4c:	10c12915 	stw	r3,1188(r2)
        regs->reg_0x00a6_pd_ldo_digip1 = (value >> 1) & 0x1;
    2c50:	8007d07a 	srai	r3,r16,1
        regs->reg_0x00a6_en_g_ldop = (value >> 0) & 0x1;
    2c54:	8400004c 	andi	r16,r16,1
    2c58:	14012b15 	stw	r16,1196(r2)
        regs->reg_0x00a6_en_loadimp_ldo_spibuf = (value >> 6) & 0x1;
        regs->reg_0x00a6_en_loadimp_ldo_digip2 = (value >> 5) & 0x1;
        regs->reg_0x00a6_en_loadimp_ldo_digip1 = (value >> 4) & 0x1;
        regs->reg_0x00a6_pd_ldo_spibuf = (value >> 3) & 0x1;
        regs->reg_0x00a6_pd_ldo_digip2 = (value >> 2) & 0x1;
        regs->reg_0x00a6_pd_ldo_digip1 = (value >> 1) & 0x1;
    2c5c:	18c0004c 	andi	r3,r3,1
    2c60:	10c12a15 	stw	r3,1192(r2)
    2c64:	003bf106 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x00a6_en_g_ldop = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x00A7)
    2c68:	00c029c4 	movi	r3,167
    2c6c:	88c0051e 	bne	r17,r3,2c84 <set_addrs_to_default+0x1480>
    {
        regs->reg_0x00a7_rdiv_digip2 = (value >> 8) & 0xff;
    2c70:	8007d23a 	srai	r3,r16,8
        regs->reg_0x00a7_rdiv_digip1 = (value >> 0) & 0xff;
    2c74:	84003fcc 	andi	r16,r16,255
    2c78:	14012d15 	stw	r16,1204(r2)
        regs->reg_0x00a6_en_g_ldop = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x00A7)
    {
        regs->reg_0x00a7_rdiv_digip2 = (value >> 8) & 0xff;
    2c7c:	10c12c15 	stw	r3,1200(r2)
    2c80:	003bea06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x00a7_rdiv_digip1 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00a8)
    2c84:	00c02a04 	movi	r3,168
    2c88:	88c0021e 	bne	r17,r3,2c94 <set_addrs_to_default+0x1490>
    {
        regs->reg_0x00a8_value = (value >> 0) & 0xffff;
    2c8c:	14012e15 	stw	r16,1208(r2)
    2c90:	003be606 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x00aa)
    2c94:	00c02a84 	movi	r3,170
    2c98:	88c0021e 	bne	r17,r3,2ca4 <set_addrs_to_default+0x14a0>
    {
        regs->reg_0x00aa_value = (value >> 0) & 0xffff;
    2c9c:	14012f15 	stw	r16,1212(r2)
    2ca0:	003be206 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x00ab)
    2ca4:	00c02ac4 	movi	r3,171
    2ca8:	88c0021e 	bne	r17,r3,2cb4 <set_addrs_to_default+0x14b0>
    {
        regs->reg_0x00ab_value = (value >> 0) & 0xffff;
    2cac:	14013015 	stw	r16,1216(r2)
    2cb0:	003bde06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x00ad)
    2cb4:	00c02b44 	movi	r3,173
    2cb8:	88c0021e 	bne	r17,r3,2cc4 <set_addrs_to_default+0x14c0>
    {
        regs->reg_0x00ad_value = (value >> 0) & 0xffff;
    2cbc:	14013115 	stw	r16,1220(r2)
    2cc0:	003bda06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x00ae)
    2cc4:	00c02b84 	movi	r3,174
    2cc8:	88c0021e 	bne	r17,r3,2cd4 <set_addrs_to_default+0x14d0>
    {
        regs->reg_0x00ae_value = (value >> 0) & 0xffff;
    2ccc:	14013215 	stw	r16,1224(r2)
    2cd0:	003bd606 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0100)
    2cd4:	00c04004 	movi	r3,256
    2cd8:	88c0171e 	bne	r17,r3,2d38 <set_addrs_to_default+0x1534>
    {
        regs->reg_0x0100_en_lowbwlomx_tmx_trf = (value >> 15) & 0x1;
    2cdc:	8007d3fa 	srai	r3,r16,15
    2ce0:	10c13315 	stw	r3,1228(r2)
        regs->reg_0x0100_en_nexttx_trf = (value >> 14) & 0x1;
    2ce4:	8007d3ba 	srai	r3,r16,14
    2ce8:	18c0004c 	andi	r3,r3,1
    2cec:	10c13415 	stw	r3,1232(r2)
        regs->reg_0x0100_en_amphf_pdet_trf = (value >> 12) & 0x3;
    2cf0:	8007d33a 	srai	r3,r16,12
    2cf4:	18c000cc 	andi	r3,r3,3
    2cf8:	10c13515 	stw	r3,1236(r2)
        regs->reg_0x0100_loadr_pdet_trf = (value >> 10) & 0x3;
    2cfc:	8007d2ba 	srai	r3,r16,10
    2d00:	18c000cc 	andi	r3,r3,3
    2d04:	10c13615 	stw	r3,1240(r2)
        regs->reg_0x0100_pd_pdet_trf = (value >> 3) & 0x1;
    2d08:	8007d0fa 	srai	r3,r16,3
    2d0c:	18c0004c 	andi	r3,r3,1
    2d10:	10c13715 	stw	r3,1244(r2)
        regs->reg_0x0100_pd_tlobuf_trf = (value >> 2) & 0x1;
    2d14:	8007d0ba 	srai	r3,r16,2
    2d18:	18c0004c 	andi	r3,r3,1
    2d1c:	10c13815 	stw	r3,1248(r2)
        regs->reg_0x0100_pd_txpad_trf = (value >> 1) & 0x1;
    2d20:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0100_en_g_trf = (value >> 0) & 0x1;
    2d24:	8400004c 	andi	r16,r16,1
    2d28:	14013a15 	stw	r16,1256(r2)
        regs->reg_0x0100_en_nexttx_trf = (value >> 14) & 0x1;
        regs->reg_0x0100_en_amphf_pdet_trf = (value >> 12) & 0x3;
        regs->reg_0x0100_loadr_pdet_trf = (value >> 10) & 0x3;
        regs->reg_0x0100_pd_pdet_trf = (value >> 3) & 0x1;
        regs->reg_0x0100_pd_tlobuf_trf = (value >> 2) & 0x1;
        regs->reg_0x0100_pd_txpad_trf = (value >> 1) & 0x1;
    2d2c:	18c0004c 	andi	r3,r3,1
    2d30:	10c13915 	stw	r3,1252(r2)
    2d34:	003bbd06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0100_en_g_trf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0101)
    2d38:	00c04044 	movi	r3,257
    2d3c:	88c00e1e 	bne	r17,r3,2d78 <set_addrs_to_default+0x1574>
    {
        regs->reg_0x0101_f_txpad_trf = (value >> 13) & 0x7;
    2d40:	8007d37a 	srai	r3,r16,13
    2d44:	10c13b15 	stw	r3,1260(r2)
        regs->reg_0x0101_l_loopb_txpad_trf = (value >> 11) & 0x3;
    2d48:	8007d2fa 	srai	r3,r16,11
    2d4c:	18c000cc 	andi	r3,r3,3
    2d50:	10c13c15 	stw	r3,1264(r2)
        regs->reg_0x0101_loss_lin_txpad_trf = (value >> 6) & 0x1f;
    2d54:	8007d1ba 	srai	r3,r16,6
    2d58:	18c007cc 	andi	r3,r3,31
    2d5c:	10c13d15 	stw	r3,1268(r2)
        regs->reg_0x0101_loss_main_txpad_trf = (value >> 1) & 0x1f;
    2d60:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0101_en_loopb_txpad_trf = (value >> 0) & 0x1;
    2d64:	8400004c 	andi	r16,r16,1
    2d68:	14013f15 	stw	r16,1276(r2)
    if (addr == 0x0101)
    {
        regs->reg_0x0101_f_txpad_trf = (value >> 13) & 0x7;
        regs->reg_0x0101_l_loopb_txpad_trf = (value >> 11) & 0x3;
        regs->reg_0x0101_loss_lin_txpad_trf = (value >> 6) & 0x1f;
        regs->reg_0x0101_loss_main_txpad_trf = (value >> 1) & 0x1f;
    2d6c:	18c007cc 	andi	r3,r3,31
    2d70:	10c13e15 	stw	r3,1272(r2)
    2d74:	003bad06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0101_en_loopb_txpad_trf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0102)
    2d78:	00c04084 	movi	r3,258
    2d7c:	88c00b1e 	bne	r17,r3,2dac <set_addrs_to_default+0x15a8>
    {
        regs->reg_0x0102_gcas_gndref_txpad_trf = (value >> 15) & 0x1;
    2d80:	8007d3fa 	srai	r3,r16,15
    2d84:	10c14015 	stw	r3,1280(r2)
        regs->reg_0x0102_ict_lin_txpad_trf = (value >> 10) & 0x1f;
    2d88:	8007d2ba 	srai	r3,r16,10
    2d8c:	18c007cc 	andi	r3,r3,31
    2d90:	10c14115 	stw	r3,1284(r2)
        regs->reg_0x0102_ict_main_txpad_trf = (value >> 5) & 0x1f;
    2d94:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0102_vgcas_txpad_trf = (value >> 0) & 0x1f;
    2d98:	840007cc 	andi	r16,r16,31
    2d9c:	14014315 	stw	r16,1292(r2)
    }
    if (addr == 0x0102)
    {
        regs->reg_0x0102_gcas_gndref_txpad_trf = (value >> 15) & 0x1;
        regs->reg_0x0102_ict_lin_txpad_trf = (value >> 10) & 0x1f;
        regs->reg_0x0102_ict_main_txpad_trf = (value >> 5) & 0x1f;
    2da0:	18c007cc 	andi	r3,r3,31
    2da4:	10c14215 	stw	r3,1288(r2)
    2da8:	003ba006 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0102_vgcas_txpad_trf = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0103)
    2dac:	00c040c4 	movi	r3,259
    2db0:	88c00c1e 	bne	r17,r3,2de4 <set_addrs_to_default+0x15e0>
    {
        regs->reg_0x0103_sel_band1_trf = (value >> 11) & 0x1;
    2db4:	8007d2fa 	srai	r3,r16,11
    2db8:	18c0004c 	andi	r3,r3,1
    2dbc:	10c14415 	stw	r3,1296(r2)
        regs->reg_0x0103_sel_band2_trf = (value >> 10) & 0x1;
    2dc0:	8007d2ba 	srai	r3,r16,10
    2dc4:	18c0004c 	andi	r3,r3,1
    2dc8:	10c14515 	stw	r3,1300(r2)
        regs->reg_0x0103_lobiasn_txm_trf = (value >> 5) & 0x1f;
    2dcc:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0103_lobiasp_txx_trf = (value >> 0) & 0x1f;
    2dd0:	840007cc 	andi	r16,r16,31
    2dd4:	14014715 	stw	r16,1308(r2)
    }
    if (addr == 0x0103)
    {
        regs->reg_0x0103_sel_band1_trf = (value >> 11) & 0x1;
        regs->reg_0x0103_sel_band2_trf = (value >> 10) & 0x1;
        regs->reg_0x0103_lobiasn_txm_trf = (value >> 5) & 0x1f;
    2dd8:	18c007cc 	andi	r3,r3,31
    2ddc:	10c14615 	stw	r3,1304(r2)
    2de0:	003b9206 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0103_lobiasp_txx_trf = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0104)
    2de4:	00c04104 	movi	r3,260
    2de8:	88c0061e 	bne	r17,r3,2e04 <set_addrs_to_default+0x1600>
    {
        regs->reg_0x0104_cdc_i_trf = (value >> 4) & 0xf;
    2dec:	8007d13a 	srai	r3,r16,4
        regs->reg_0x0104_cdc_q_trf = (value >> 0) & 0xf;
    2df0:	840003cc 	andi	r16,r16,15
    2df4:	14014915 	stw	r16,1316(r2)
        regs->reg_0x0103_lobiasp_txx_trf = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0104)
    {
        regs->reg_0x0104_cdc_i_trf = (value >> 4) & 0xf;
    2df8:	18c003cc 	andi	r3,r3,15
    2dfc:	10c14815 	stw	r3,1312(r2)
    2e00:	003b8a06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0104_cdc_q_trf = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x0105)
    2e04:	00c04144 	movi	r3,261
    2e08:	88c0141e 	bne	r17,r3,2e5c <set_addrs_to_default+0x1658>
    {
        regs->reg_0x0105_statpulse_tbb = (value >> 15) & 0x1;
    2e0c:	8007d3fa 	srai	r3,r16,15
    2e10:	10c14a15 	stw	r3,1320(r2)
        regs->reg_0x0105_loopb_tbb = (value >> 12) & 0x7;
    2e14:	8007d33a 	srai	r3,r16,12
    2e18:	18c001cc 	andi	r3,r3,7
    2e1c:	10c14b15 	stw	r3,1324(r2)
        regs->reg_0x0105_pd_lpfh_tbb = (value >> 4) & 0x1;
    2e20:	8007d13a 	srai	r3,r16,4
    2e24:	18c0004c 	andi	r3,r3,1
    2e28:	10c14c15 	stw	r3,1328(r2)
        regs->reg_0x0105_pd_lpfiamp_tbb = (value >> 3) & 0x1;
    2e2c:	8007d0fa 	srai	r3,r16,3
    2e30:	18c0004c 	andi	r3,r3,1
    2e34:	10c14d15 	stw	r3,1332(r2)
        regs->reg_0x0105_pd_lpflad_tbb = (value >> 2) & 0x1;
    2e38:	8007d0ba 	srai	r3,r16,2
    2e3c:	18c0004c 	andi	r3,r3,1
    2e40:	10c14e15 	stw	r3,1336(r2)
        regs->reg_0x0105_pd_lpfs5_tbb = (value >> 1) & 0x1;
    2e44:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0105_en_g_tbb = (value >> 0) & 0x1;
    2e48:	8400004c 	andi	r16,r16,1
    2e4c:	14015015 	stw	r16,1344(r2)
        regs->reg_0x0105_statpulse_tbb = (value >> 15) & 0x1;
        regs->reg_0x0105_loopb_tbb = (value >> 12) & 0x7;
        regs->reg_0x0105_pd_lpfh_tbb = (value >> 4) & 0x1;
        regs->reg_0x0105_pd_lpfiamp_tbb = (value >> 3) & 0x1;
        regs->reg_0x0105_pd_lpflad_tbb = (value >> 2) & 0x1;
        regs->reg_0x0105_pd_lpfs5_tbb = (value >> 1) & 0x1;
    2e50:	18c0004c 	andi	r3,r3,1
    2e54:	10c14f15 	stw	r3,1340(r2)
    2e58:	003b7406 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0105_en_g_tbb = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0106)
    2e5c:	00c04184 	movi	r3,262
    2e60:	88c0091e 	bne	r17,r3,2e88 <set_addrs_to_default+0x1684>
    {
        regs->reg_0x0106_ict_lpfs5_f_tbb = (value >> 10) & 0x1f;
    2e64:	8007d2ba 	srai	r3,r16,10
    2e68:	18c007cc 	andi	r3,r3,31
    2e6c:	10c15115 	stw	r3,1348(r2)
        regs->reg_0x0106_ict_lpfs5_pt_tbb = (value >> 5) & 0x1f;
    2e70:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0106_ict_lpf_h_pt_tbb = (value >> 0) & 0x1f;
    2e74:	840007cc 	andi	r16,r16,31
    2e78:	14015315 	stw	r16,1356(r2)
        return;
    }
    if (addr == 0x0106)
    {
        regs->reg_0x0106_ict_lpfs5_f_tbb = (value >> 10) & 0x1f;
        regs->reg_0x0106_ict_lpfs5_pt_tbb = (value >> 5) & 0x1f;
    2e7c:	18c007cc 	andi	r3,r3,31
    2e80:	10c15215 	stw	r3,1352(r2)
    2e84:	003b6906 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0106_ict_lpf_h_pt_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0107)
    2e88:	00c041c4 	movi	r3,263
    2e8c:	88c0091e 	bne	r17,r3,2eb4 <set_addrs_to_default+0x16b0>
    {
        regs->reg_0x0107_ict_lpfh_f_tbb = (value >> 10) & 0x1f;
    2e90:	8007d2ba 	srai	r3,r16,10
    2e94:	18c007cc 	andi	r3,r3,31
    2e98:	10c15415 	stw	r3,1360(r2)
        regs->reg_0x0107_ict_lpflad_f_tbb = (value >> 5) & 0x1f;
    2e9c:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0107_ict_lpflad_pt_tbb = (value >> 0) & 0x1f;
    2ea0:	840007cc 	andi	r16,r16,31
    2ea4:	14015615 	stw	r16,1368(r2)
        return;
    }
    if (addr == 0x0107)
    {
        regs->reg_0x0107_ict_lpfh_f_tbb = (value >> 10) & 0x1f;
        regs->reg_0x0107_ict_lpflad_f_tbb = (value >> 5) & 0x1f;
    2ea8:	18c007cc 	andi	r3,r3,31
    2eac:	10c15515 	stw	r3,1364(r2)
    2eb0:	003b5e06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0107_ict_lpflad_pt_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0108)
    2eb4:	00c04204 	movi	r3,264
    2eb8:	88c0081e 	bne	r17,r3,2edc <set_addrs_to_default+0x16d8>
    {
        regs->reg_0x0108_cg_iamp_tbb = (value >> 10) & 0x3f;
    2ebc:	8007d2ba 	srai	r3,r16,10
    2ec0:	10c15715 	stw	r3,1372(r2)
        regs->reg_0x0108_ict_iamp_frp_tbb = (value >> 5) & 0x1f;
    2ec4:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0108_ict_iamp_gg_frp_tbb = (value >> 0) & 0x1f;
    2ec8:	840007cc 	andi	r16,r16,31
    2ecc:	14015915 	stw	r16,1380(r2)
        return;
    }
    if (addr == 0x0108)
    {
        regs->reg_0x0108_cg_iamp_tbb = (value >> 10) & 0x3f;
        regs->reg_0x0108_ict_iamp_frp_tbb = (value >> 5) & 0x1f;
    2ed0:	18c007cc 	andi	r3,r3,31
    2ed4:	10c15815 	stw	r3,1376(r2)
    2ed8:	003b5406 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0108_ict_iamp_gg_frp_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0109)
    2edc:	00c04244 	movi	r3,265
    2ee0:	88c0051e 	bne	r17,r3,2ef8 <set_addrs_to_default+0x16f4>
    {
        regs->reg_0x0109_rcal_lpfh_tbb = (value >> 8) & 0xff;
    2ee4:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0109_rcal_lpflad_tbb = (value >> 0) & 0xff;
    2ee8:	84003fcc 	andi	r16,r16,255
    2eec:	14015b15 	stw	r16,1388(r2)
        regs->reg_0x0108_ict_iamp_gg_frp_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0109)
    {
        regs->reg_0x0109_rcal_lpfh_tbb = (value >> 8) & 0xff;
    2ef0:	10c15a15 	stw	r3,1384(r2)
    2ef4:	003b4d06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0109_rcal_lpflad_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x010A)
    2ef8:	00c04284 	movi	r3,266
    2efc:	88c00b1e 	bne	r17,r3,2f2c <set_addrs_to_default+0x1728>
    {
        regs->reg_0x010a_tstin_tbb = (value >> 14) & 0x3;
    2f00:	8007d3ba 	srai	r3,r16,14
    2f04:	10c15c15 	stw	r3,1392(r2)
        regs->reg_0x010a_bypladder_tbb = (value >> 13) & 0x1;
    2f08:	8007d37a 	srai	r3,r16,13
    2f0c:	18c0004c 	andi	r3,r3,1
    2f10:	10c15d15 	stw	r3,1396(r2)
        regs->reg_0x010a_ccal_lpflad_tbb = (value >> 8) & 0x1f;
    2f14:	8007d23a 	srai	r3,r16,8
        regs->reg_0x010a_rcal_lpfs5_tbb = (value >> 0) & 0xff;
    2f18:	84003fcc 	andi	r16,r16,255
    2f1c:	14015f15 	stw	r16,1404(r2)
    }
    if (addr == 0x010A)
    {
        regs->reg_0x010a_tstin_tbb = (value >> 14) & 0x3;
        regs->reg_0x010a_bypladder_tbb = (value >> 13) & 0x1;
        regs->reg_0x010a_ccal_lpflad_tbb = (value >> 8) & 0x1f;
    2f20:	18c007cc 	andi	r3,r3,31
    2f24:	10c15e15 	stw	r3,1400(r2)
    2f28:	003b4006 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x010a_rcal_lpfs5_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x010b)
    2f2c:	00c042c4 	movi	r3,267
    2f30:	88c0021e 	bne	r17,r3,2f3c <set_addrs_to_default+0x1738>
    {
        regs->reg_0x010b_value = (value >> 0) & 0xffff;
    2f34:	14016015 	stw	r16,1408(r2)
    2f38:	003b3c06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x010C)
    2f3c:	00c04304 	movi	r3,268
    2f40:	88c01d1e 	bne	r17,r3,2fb8 <set_addrs_to_default+0x17b4>
    {
        regs->reg_0x010c_cdc_i_rfe = (value >> 12) & 0xf;
    2f44:	8007d33a 	srai	r3,r16,12
    2f48:	10c16115 	stw	r3,1412(r2)
        regs->reg_0x010c_cdc_q_rfe = (value >> 8) & 0xf;
    2f4c:	8007d23a 	srai	r3,r16,8
    2f50:	18c003cc 	andi	r3,r3,15
    2f54:	10c16215 	stw	r3,1416(r2)
        regs->reg_0x010c_pd_lna_rfe = (value >> 7) & 0x1;
    2f58:	8007d1fa 	srai	r3,r16,7
    2f5c:	18c0004c 	andi	r3,r3,1
    2f60:	10c16315 	stw	r3,1420(r2)
        regs->reg_0x010c_pd_rloopb_1_rfe = (value >> 6) & 0x1;
    2f64:	8007d1ba 	srai	r3,r16,6
    2f68:	18c0004c 	andi	r3,r3,1
    2f6c:	10c16415 	stw	r3,1424(r2)
        regs->reg_0x010c_pd_rloopb_2_rfe = (value >> 5) & 0x1;
    2f70:	8007d17a 	srai	r3,r16,5
    2f74:	18c0004c 	andi	r3,r3,1
    2f78:	10c16515 	stw	r3,1428(r2)
        regs->reg_0x010c_pd_mxlobuf_rfe = (value >> 4) & 0x1;
    2f7c:	8007d13a 	srai	r3,r16,4
    2f80:	18c0004c 	andi	r3,r3,1
    2f84:	10c16615 	stw	r3,1432(r2)
        regs->reg_0x010c_pd_qgen_rfe = (value >> 3) & 0x1;
    2f88:	8007d0fa 	srai	r3,r16,3
    2f8c:	18c0004c 	andi	r3,r3,1
    2f90:	10c16715 	stw	r3,1436(r2)
        regs->reg_0x010c_pd_rssi_rfe = (value >> 2) & 0x1;
    2f94:	8007d0ba 	srai	r3,r16,2
    2f98:	18c0004c 	andi	r3,r3,1
    2f9c:	10c16815 	stw	r3,1440(r2)
        regs->reg_0x010c_pd_tia_rfe = (value >> 1) & 0x1;
    2fa0:	8007d07a 	srai	r3,r16,1
        regs->reg_0x010c_en_g_rfe = (value >> 0) & 0x1;
    2fa4:	8400004c 	andi	r16,r16,1
    2fa8:	14016a15 	stw	r16,1448(r2)
        regs->reg_0x010c_pd_rloopb_1_rfe = (value >> 6) & 0x1;
        regs->reg_0x010c_pd_rloopb_2_rfe = (value >> 5) & 0x1;
        regs->reg_0x010c_pd_mxlobuf_rfe = (value >> 4) & 0x1;
        regs->reg_0x010c_pd_qgen_rfe = (value >> 3) & 0x1;
        regs->reg_0x010c_pd_rssi_rfe = (value >> 2) & 0x1;
        regs->reg_0x010c_pd_tia_rfe = (value >> 1) & 0x1;
    2fac:	18c0004c 	andi	r3,r3,1
    2fb0:	10c16915 	stw	r3,1444(r2)
    2fb4:	003b1d06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x010c_en_g_rfe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x010D)
    2fb8:	00c04344 	movi	r3,269
    2fbc:	88c0151e 	bne	r17,r3,3014 <set_addrs_to_default+0x1810>
    {
        regs->reg_0x010d_sel_path_rfe = (value >> 7) & 0x3;
    2fc0:	8007d1fa 	srai	r3,r16,7
    2fc4:	18c000cc 	andi	r3,r3,3
    2fc8:	10c16b15 	stw	r3,1452(r2)
        regs->reg_0x010d_en_dcoff_rxfe_rfe = (value >> 6) & 0x1;
    2fcc:	8007d1ba 	srai	r3,r16,6
    2fd0:	18c0004c 	andi	r3,r3,1
    2fd4:	10c16c15 	stw	r3,1456(r2)
        regs->reg_0x010d_en_inshsw_lb1_rfe = (value >> 4) & 0x1;
    2fd8:	8007d13a 	srai	r3,r16,4
    2fdc:	18c0004c 	andi	r3,r3,1
    2fe0:	10c16d15 	stw	r3,1460(r2)
        regs->reg_0x010d_en_inshsw_lb2_rfe = (value >> 3) & 0x1;
    2fe4:	8007d0fa 	srai	r3,r16,3
    2fe8:	18c0004c 	andi	r3,r3,1
    2fec:	10c16e15 	stw	r3,1464(r2)
        regs->reg_0x010d_en_inshsw_l_rfe = (value >> 2) & 0x1;
    2ff0:	8007d0ba 	srai	r3,r16,2
    2ff4:	18c0004c 	andi	r3,r3,1
    2ff8:	10c16f15 	stw	r3,1468(r2)
        regs->reg_0x010d_en_inshsw_w_rfe = (value >> 1) & 0x1;
    2ffc:	8007d07a 	srai	r3,r16,1
        regs->reg_0x010d_en_nextrx_rfe = (value >> 0) & 0x1;
    3000:	8400004c 	andi	r16,r16,1
    3004:	14017115 	stw	r16,1476(r2)
        regs->reg_0x010d_sel_path_rfe = (value >> 7) & 0x3;
        regs->reg_0x010d_en_dcoff_rxfe_rfe = (value >> 6) & 0x1;
        regs->reg_0x010d_en_inshsw_lb1_rfe = (value >> 4) & 0x1;
        regs->reg_0x010d_en_inshsw_lb2_rfe = (value >> 3) & 0x1;
        regs->reg_0x010d_en_inshsw_l_rfe = (value >> 2) & 0x1;
        regs->reg_0x010d_en_inshsw_w_rfe = (value >> 1) & 0x1;
    3008:	18c0004c 	andi	r3,r3,1
    300c:	10c17015 	stw	r3,1472(r2)
    3010:	003b0606 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x010d_en_nextrx_rfe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x010E)
    3014:	00c04384 	movi	r3,270
    3018:	88c0061e 	bne	r17,r3,3034 <set_addrs_to_default+0x1830>
    {
        regs->reg_0x010e_dcoffi_rfe = (value >> 7) & 0x7f;
    301c:	8007d1fa 	srai	r3,r16,7
        regs->reg_0x010e_dcoffq_rfe = (value >> 0) & 0x7f;
    3020:	84001fcc 	andi	r16,r16,127
    3024:	14017315 	stw	r16,1484(r2)
        regs->reg_0x010d_en_nextrx_rfe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x010E)
    {
        regs->reg_0x010e_dcoffi_rfe = (value >> 7) & 0x7f;
    3028:	18c01fcc 	andi	r3,r3,127
    302c:	10c17215 	stw	r3,1480(r2)
    3030:	003afe06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x010e_dcoffq_rfe = (value >> 0) & 0x7f;
        return;
    }
    if (addr == 0x010F)
    3034:	00c043c4 	movi	r3,271
    3038:	88c0091e 	bne	r17,r3,3060 <set_addrs_to_default+0x185c>
    {
        regs->reg_0x010f_ict_loopb_rfe = (value >> 10) & 0x1f;
    303c:	8007d2ba 	srai	r3,r16,10
    3040:	18c007cc 	andi	r3,r3,31
    3044:	10c17415 	stw	r3,1488(r2)
        regs->reg_0x010f_ict_tiamain_rfe = (value >> 5) & 0x1f;
    3048:	8007d17a 	srai	r3,r16,5
        regs->reg_0x010f_ict_tiaout_rfe = (value >> 0) & 0x1f;
    304c:	840007cc 	andi	r16,r16,31
    3050:	14017615 	stw	r16,1496(r2)
        return;
    }
    if (addr == 0x010F)
    {
        regs->reg_0x010f_ict_loopb_rfe = (value >> 10) & 0x1f;
        regs->reg_0x010f_ict_tiamain_rfe = (value >> 5) & 0x1f;
    3054:	18c007cc 	andi	r3,r3,31
    3058:	10c17515 	stw	r3,1492(r2)
    305c:	003af306 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x010f_ict_tiaout_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0110)
    3060:	00c04404 	movi	r3,272
    3064:	88c0091e 	bne	r17,r3,308c <set_addrs_to_default+0x1888>
    {
        regs->reg_0x0110_ict_lnacmo_rfe = (value >> 10) & 0x1f;
    3068:	8007d2ba 	srai	r3,r16,10
    306c:	18c007cc 	andi	r3,r3,31
    3070:	10c17715 	stw	r3,1500(r2)
        regs->reg_0x0110_ict_lna_rfe = (value >> 5) & 0x1f;
    3074:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0110_ict_lodc_rfe = (value >> 0) & 0x1f;
    3078:	840007cc 	andi	r16,r16,31
    307c:	14017915 	stw	r16,1508(r2)
        return;
    }
    if (addr == 0x0110)
    {
        regs->reg_0x0110_ict_lnacmo_rfe = (value >> 10) & 0x1f;
        regs->reg_0x0110_ict_lna_rfe = (value >> 5) & 0x1f;
    3080:	18c007cc 	andi	r3,r3,31
    3084:	10c17815 	stw	r3,1504(r2)
    3088:	003ae806 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0110_ict_lodc_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0111)
    308c:	00c04444 	movi	r3,273
    3090:	88c0061e 	bne	r17,r3,30ac <set_addrs_to_default+0x18a8>
    {
        regs->reg_0x0111_cap_rxmxo_rfe = (value >> 5) & 0x1f;
    3094:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0111_cgsin_lna_rfe = (value >> 0) & 0x1f;
    3098:	840007cc 	andi	r16,r16,31
    309c:	14017b15 	stw	r16,1516(r2)
        regs->reg_0x0110_ict_lodc_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0111)
    {
        regs->reg_0x0111_cap_rxmxo_rfe = (value >> 5) & 0x1f;
    30a0:	18c007cc 	andi	r3,r3,31
    30a4:	10c17a15 	stw	r3,1512(r2)
    30a8:	003ae006 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0111_cgsin_lna_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0112)
    30ac:	00c04484 	movi	r3,274
    30b0:	88c0051e 	bne	r17,r3,30c8 <set_addrs_to_default+0x18c4>
    {
        regs->reg_0x0112_ccomp_tia_rfe = (value >> 12) & 0xf;
    30b4:	8007d33a 	srai	r3,r16,12
        regs->reg_0x0112_cfb_tia_rfe = (value >> 0) & 0xfff;
    30b8:	8403ffcc 	andi	r16,r16,4095
    30bc:	14017d15 	stw	r16,1524(r2)
        regs->reg_0x0111_cgsin_lna_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0112)
    {
        regs->reg_0x0112_ccomp_tia_rfe = (value >> 12) & 0xf;
    30c0:	10c17c15 	stw	r3,1520(r2)
    30c4:	003ad906 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0112_cfb_tia_rfe = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0113)
    30c8:	00c044c4 	movi	r3,275
    30cc:	88c0091e 	bne	r17,r3,30f4 <set_addrs_to_default+0x18f0>
    {
        regs->reg_0x0113_g_lna_rfe = (value >> 6) & 0xf;
    30d0:	8007d1ba 	srai	r3,r16,6
    30d4:	18c003cc 	andi	r3,r3,15
    30d8:	10c17e15 	stw	r3,1528(r2)
        regs->reg_0x0113_g_rxloopb_rfe = (value >> 2) & 0xf;
    30dc:	8007d0ba 	srai	r3,r16,2
        regs->reg_0x0113_g_tia_rfe = (value >> 0) & 0x3;
    30e0:	840000cc 	andi	r16,r16,3
    30e4:	14018015 	stw	r16,1536(r2)
        return;
    }
    if (addr == 0x0113)
    {
        regs->reg_0x0113_g_lna_rfe = (value >> 6) & 0xf;
        regs->reg_0x0113_g_rxloopb_rfe = (value >> 2) & 0xf;
    30e8:	18c003cc 	andi	r3,r3,15
    30ec:	10c17f15 	stw	r3,1532(r2)
    30f0:	003ace06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0113_g_tia_rfe = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0114)
    30f4:	00c04504 	movi	r3,276
    30f8:	88c0061e 	bne	r17,r3,3114 <set_addrs_to_default+0x1910>
    {
        regs->reg_0x0114_rcomp_tia_rfe = (value >> 5) & 0xf;
    30fc:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0114_rfb_tia_rfe = (value >> 0) & 0x1f;
    3100:	840007cc 	andi	r16,r16,31
    3104:	14018215 	stw	r16,1544(r2)
        regs->reg_0x0113_g_tia_rfe = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0114)
    {
        regs->reg_0x0114_rcomp_tia_rfe = (value >> 5) & 0xf;
    3108:	18c003cc 	andi	r3,r3,15
    310c:	10c18115 	stw	r3,1540(r2)
    3110:	003ac606 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0114_rfb_tia_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0115)
    3114:	00c04544 	movi	r3,277
    3118:	88c0111e 	bne	r17,r3,3160 <set_addrs_to_default+0x195c>
    {
        regs->reg_0x0115_en_lb_lpfh_rbb = (value >> 15) & 0x1;
    311c:	8007d3fa 	srai	r3,r16,15
    3120:	10c18315 	stw	r3,1548(r2)
        regs->reg_0x0115_en_lb_lpfl_rbb = (value >> 14) & 0x1;
    3124:	8007d3ba 	srai	r3,r16,14
    3128:	18c0004c 	andi	r3,r3,1
    312c:	10c18415 	stw	r3,1552(r2)
        regs->reg_0x0115_pd_lpfh_rbb = (value >> 3) & 0x1;
    3130:	8007d0fa 	srai	r3,r16,3
    3134:	18c0004c 	andi	r3,r3,1
    3138:	10c18515 	stw	r3,1556(r2)
        regs->reg_0x0115_pd_lpfl_rbb = (value >> 2) & 0x1;
    313c:	8007d0ba 	srai	r3,r16,2
    3140:	18c0004c 	andi	r3,r3,1
    3144:	10c18615 	stw	r3,1560(r2)
        regs->reg_0x0115_pd_pga_rbb = (value >> 1) & 0x1;
    3148:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0115_en_g_rbb = (value >> 0) & 0x1;
    314c:	8400004c 	andi	r16,r16,1
    3150:	14018815 	stw	r16,1568(r2)
    {
        regs->reg_0x0115_en_lb_lpfh_rbb = (value >> 15) & 0x1;
        regs->reg_0x0115_en_lb_lpfl_rbb = (value >> 14) & 0x1;
        regs->reg_0x0115_pd_lpfh_rbb = (value >> 3) & 0x1;
        regs->reg_0x0115_pd_lpfl_rbb = (value >> 2) & 0x1;
        regs->reg_0x0115_pd_pga_rbb = (value >> 1) & 0x1;
    3154:	18c0004c 	andi	r3,r3,1
    3158:	10c18715 	stw	r3,1564(r2)
    315c:	003ab306 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0115_en_g_rbb = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0116)
    3160:	00c04584 	movi	r3,278
    3164:	88c0081e 	bne	r17,r3,3188 <set_addrs_to_default+0x1984>
    {
        regs->reg_0x0116_r_ctl_lpf_rbb = (value >> 11) & 0x1f;
    3168:	8007d2fa 	srai	r3,r16,11
    316c:	10c18915 	stw	r3,1572(r2)
        regs->reg_0x0116_rcc_ctl_lpfh_rbb = (value >> 8) & 0x7;
    3170:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0116_c_ctl_lpfh_rbb = (value >> 0) & 0xff;
    3174:	84003fcc 	andi	r16,r16,255
    3178:	14018b15 	stw	r16,1580(r2)
        return;
    }
    if (addr == 0x0116)
    {
        regs->reg_0x0116_r_ctl_lpf_rbb = (value >> 11) & 0x1f;
        regs->reg_0x0116_rcc_ctl_lpfh_rbb = (value >> 8) & 0x7;
    317c:	18c001cc 	andi	r3,r3,7
    3180:	10c18a15 	stw	r3,1576(r2)
    3184:	003aa906 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0116_c_ctl_lpfh_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0117)
    3188:	00c045c4 	movi	r3,279
    318c:	88c0061e 	bne	r17,r3,31a8 <set_addrs_to_default+0x19a4>
    {
        regs->reg_0x0117_rcc_ctl_lpfl_rbb = (value >> 11) & 0x7;
    3190:	8007d2fa 	srai	r3,r16,11
        regs->reg_0x0117_c_ctl_lpfl_rbb = (value >> 0) & 0x7ff;
    3194:	8401ffcc 	andi	r16,r16,2047
    3198:	14018d15 	stw	r16,1588(r2)
        regs->reg_0x0116_c_ctl_lpfh_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0117)
    {
        regs->reg_0x0117_rcc_ctl_lpfl_rbb = (value >> 11) & 0x7;
    319c:	18c001cc 	andi	r3,r3,7
    31a0:	10c18c15 	stw	r3,1584(r2)
    31a4:	003aa106 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0117_c_ctl_lpfl_rbb = (value >> 0) & 0x7ff;
        return;
    }
    if (addr == 0x0118)
    31a8:	00c04604 	movi	r3,280
    31ac:	88c0081e 	bne	r17,r3,31d0 <set_addrs_to_default+0x19cc>
    {
        regs->reg_0x0118_input_ctl_pga_rbb = (value >> 13) & 0x7;
    31b0:	8007d37a 	srai	r3,r16,13
    31b4:	10c18e15 	stw	r3,1592(r2)
        regs->reg_0x0118_ict_lpf_in_rbb = (value >> 5) & 0x1f;
    31b8:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0118_ict_lpf_out_rbb = (value >> 0) & 0x1f;
    31bc:	840007cc 	andi	r16,r16,31
    31c0:	14019015 	stw	r16,1600(r2)
        return;
    }
    if (addr == 0x0118)
    {
        regs->reg_0x0118_input_ctl_pga_rbb = (value >> 13) & 0x7;
        regs->reg_0x0118_ict_lpf_in_rbb = (value >> 5) & 0x1f;
    31c4:	18c007cc 	andi	r3,r3,31
    31c8:	10c18f15 	stw	r3,1596(r2)
    31cc:	003a9706 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0118_ict_lpf_out_rbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0119)
    31d0:	00c04644 	movi	r3,281
    31d4:	88c00b1e 	bne	r17,r3,3204 <set_addrs_to_default+0x1a00>
    {
        regs->reg_0x0119_osw_pga_rbb = (value >> 15) & 0x1;
    31d8:	8007d3fa 	srai	r3,r16,15
    31dc:	10c19115 	stw	r3,1604(r2)
        regs->reg_0x0119_ict_pga_out_rbb = (value >> 10) & 0x1f;
    31e0:	8007d2ba 	srai	r3,r16,10
    31e4:	18c007cc 	andi	r3,r3,31
    31e8:	10c19215 	stw	r3,1608(r2)
        regs->reg_0x0119_ict_pga_in_rbb = (value >> 5) & 0x1f;
    31ec:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0119_g_pga_rbb = (value >> 0) & 0x1f;
    31f0:	840007cc 	andi	r16,r16,31
    31f4:	14019415 	stw	r16,1616(r2)
    }
    if (addr == 0x0119)
    {
        regs->reg_0x0119_osw_pga_rbb = (value >> 15) & 0x1;
        regs->reg_0x0119_ict_pga_out_rbb = (value >> 10) & 0x1f;
        regs->reg_0x0119_ict_pga_in_rbb = (value >> 5) & 0x1f;
    31f8:	18c007cc 	andi	r3,r3,31
    31fc:	10c19315 	stw	r3,1612(r2)
    3200:	003a8a06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0119_g_pga_rbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x011A)
    3204:	00c04684 	movi	r3,282
    3208:	88c0061e 	bne	r17,r3,3224 <set_addrs_to_default+0x1a20>
    {
        regs->reg_0x011a_rcc_ctl_pga_rbb = (value >> 9) & 0x1f;
    320c:	8007d27a 	srai	r3,r16,9
        regs->reg_0x011a_c_ctl_pga_rbb = (value >> 0) & 0xff;
    3210:	84003fcc 	andi	r16,r16,255
    3214:	14019615 	stw	r16,1624(r2)
        regs->reg_0x0119_g_pga_rbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x011A)
    {
        regs->reg_0x011a_rcc_ctl_pga_rbb = (value >> 9) & 0x1f;
    3218:	18c007cc 	andi	r3,r3,31
    321c:	10c19515 	stw	r3,1620(r2)
    3220:	003a8206 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x011a_c_ctl_pga_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x011B)
    3224:	00c046c4 	movi	r3,283
    3228:	88c0031e 	bne	r17,r3,3238 <set_addrs_to_default+0x1a34>
    {
        regs->reg_0x011b_resrv_rbb = (value >> 0) & 0x7f;
    322c:	84001fcc 	andi	r16,r16,127
    3230:	14019715 	stw	r16,1628(r2)
    3234:	003a7d06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x011C)
    3238:	00c04704 	movi	r3,284
    323c:	88c02f1e 	bne	r17,r3,32fc <set_addrs_to_default+0x1af8>
    {
        regs->reg_0x011c_reset_n = (value >> 15) & 0x1;
    3240:	8007d3fa 	srai	r3,r16,15
    3244:	10c19815 	stw	r3,1632(r2)
        regs->reg_0x011c_spdup_vco = (value >> 14) & 0x1;
    3248:	8007d3ba 	srai	r3,r16,14
    324c:	18c0004c 	andi	r3,r3,1
    3250:	10c19915 	stw	r3,1636(r2)
        regs->reg_0x011c_bypldo_vco = (value >> 13) & 0x1;
    3254:	8007d37a 	srai	r3,r16,13
    3258:	18c0004c 	andi	r3,r3,1
    325c:	10c19a15 	stw	r3,1640(r2)
        regs->reg_0x011c_en_coarsepll = (value >> 12) & 0x1;
    3260:	8007d33a 	srai	r3,r16,12
    3264:	18c0004c 	andi	r3,r3,1
    3268:	10c19b15 	stw	r3,1644(r2)
        regs->reg_0x011c_curlim_vco = (value >> 11) & 0x1;
    326c:	8007d2fa 	srai	r3,r16,11
    3270:	18c0004c 	andi	r3,r3,1
    3274:	10c19c15 	stw	r3,1648(r2)
        regs->reg_0x011c_en_div2_divprog = (value >> 10) & 0x1;
    3278:	8007d2ba 	srai	r3,r16,10
    327c:	18c0004c 	andi	r3,r3,1
    3280:	10c19d15 	stw	r3,1652(r2)
        regs->reg_0x011c_en_intonly_sdm = (value >> 9) & 0x1;
    3284:	8007d27a 	srai	r3,r16,9
    3288:	18c0004c 	andi	r3,r3,1
    328c:	10c19e15 	stw	r3,1656(r2)
        regs->reg_0x011c_en_sdm_clk = (value >> 8) & 0x1;
    3290:	8007d23a 	srai	r3,r16,8
    3294:	18c0004c 	andi	r3,r3,1
    3298:	10c19f15 	stw	r3,1660(r2)
        regs->reg_0x011c_pd_fbdiv = (value >> 7) & 0x1;
    329c:	8007d1fa 	srai	r3,r16,7
    32a0:	18c0004c 	andi	r3,r3,1
    32a4:	10c1a015 	stw	r3,1664(r2)
        regs->reg_0x011c_pd_loch_t2rbuf = (value >> 6) & 0x1;
    32a8:	8007d1ba 	srai	r3,r16,6
    32ac:	18c0004c 	andi	r3,r3,1
    32b0:	10c1a115 	stw	r3,1668(r2)
        regs->reg_0x011c_pd_cp = (value >> 5) & 0x1;
    32b4:	8007d17a 	srai	r3,r16,5
    32b8:	18c0004c 	andi	r3,r3,1
    32bc:	10c1a215 	stw	r3,1672(r2)
        regs->reg_0x011c_pd_fdiv = (value >> 4) & 0x1;
    32c0:	8007d13a 	srai	r3,r16,4
    32c4:	18c0004c 	andi	r3,r3,1
    32c8:	10c1a315 	stw	r3,1676(r2)
        regs->reg_0x011c_pd_sdm = (value >> 3) & 0x1;
    32cc:	8007d0fa 	srai	r3,r16,3
    32d0:	18c0004c 	andi	r3,r3,1
    32d4:	10c1a415 	stw	r3,1680(r2)
        regs->reg_0x011c_pd_vco_comp = (value >> 2) & 0x1;
    32d8:	8007d0ba 	srai	r3,r16,2
    32dc:	18c0004c 	andi	r3,r3,1
    32e0:	10c1a515 	stw	r3,1684(r2)
        regs->reg_0x011c_pd_vco = (value >> 1) & 0x1;
    32e4:	8007d07a 	srai	r3,r16,1
        regs->reg_0x011c_en_g = (value >> 0) & 0x1;
    32e8:	8400004c 	andi	r16,r16,1
    32ec:	1401a715 	stw	r16,1692(r2)
        regs->reg_0x011c_pd_loch_t2rbuf = (value >> 6) & 0x1;
        regs->reg_0x011c_pd_cp = (value >> 5) & 0x1;
        regs->reg_0x011c_pd_fdiv = (value >> 4) & 0x1;
        regs->reg_0x011c_pd_sdm = (value >> 3) & 0x1;
        regs->reg_0x011c_pd_vco_comp = (value >> 2) & 0x1;
        regs->reg_0x011c_pd_vco = (value >> 1) & 0x1;
    32f0:	18c0004c 	andi	r3,r3,1
    32f4:	10c1a615 	stw	r3,1688(r2)
    32f8:	003a4c06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x011c_en_g = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x011D)
    32fc:	00c04744 	movi	r3,285
    3300:	88c0021e 	bne	r17,r3,330c <set_addrs_to_default+0x1b08>
    {
        regs->reg_0x011d_frac_sdm = (value >> 0) & 0xffff;
    3304:	1401a815 	stw	r16,1696(r2)
    3308:	003a4806 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x011E)
    330c:	00c04784 	movi	r3,286
    3310:	88c0061e 	bne	r17,r3,332c <set_addrs_to_default+0x1b28>
    {
        regs->reg_0x011e_int_sdm = (value >> 4) & 0x3ff;
    3314:	8007d13a 	srai	r3,r16,4
        regs->reg_0x011e_frac_sdm = (value >> 0) & 0xf;
    3318:	840003cc 	andi	r16,r16,15
    331c:	1401aa15 	stw	r16,1704(r2)
        regs->reg_0x011d_frac_sdm = (value >> 0) & 0xffff;
        return;
    }
    if (addr == 0x011E)
    {
        regs->reg_0x011e_int_sdm = (value >> 4) & 0x3ff;
    3320:	18c0ffcc 	andi	r3,r3,1023
    3324:	10c1a915 	stw	r3,1700(r2)
    3328:	003a4006 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x011e_frac_sdm = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x011F)
    332c:	00c047c4 	movi	r3,287
    3330:	88c0151e 	bne	r17,r3,3388 <set_addrs_to_default+0x1b84>
    {
        regs->reg_0x011f_pw_div2_loch = (value >> 12) & 0x7;
    3334:	8007d33a 	srai	r3,r16,12
    3338:	18c001cc 	andi	r3,r3,7
    333c:	10c1ab15 	stw	r3,1708(r2)
        regs->reg_0x011f_pw_div4_loch = (value >> 9) & 0x7;
    3340:	8007d27a 	srai	r3,r16,9
    3344:	18c001cc 	andi	r3,r3,7
    3348:	10c1ac15 	stw	r3,1712(r2)
        regs->reg_0x011f_div_loch = (value >> 6) & 0x7;
    334c:	8007d1ba 	srai	r3,r16,6
    3350:	18c001cc 	andi	r3,r3,7
    3354:	10c1ad15 	stw	r3,1716(r2)
        regs->reg_0x011f_tst_sx = (value >> 3) & 0x7;
    3358:	8007d0fa 	srai	r3,r16,3
    335c:	18c001cc 	andi	r3,r3,7
    3360:	10c1ae15 	stw	r3,1720(r2)
        regs->reg_0x011f_sel_sdmclk = (value >> 2) & 0x1;
    3364:	8007d0ba 	srai	r3,r16,2
    3368:	18c0004c 	andi	r3,r3,1
    336c:	10c1af15 	stw	r3,1724(r2)
        regs->reg_0x011f_sx_dither_en = (value >> 1) & 0x1;
    3370:	8007d07a 	srai	r3,r16,1
        regs->reg_0x011f_rev_sdmclk = (value >> 0) & 0x1;
    3374:	8400004c 	andi	r16,r16,1
    3378:	1401b115 	stw	r16,1732(r2)
        regs->reg_0x011f_pw_div2_loch = (value >> 12) & 0x7;
        regs->reg_0x011f_pw_div4_loch = (value >> 9) & 0x7;
        regs->reg_0x011f_div_loch = (value >> 6) & 0x7;
        regs->reg_0x011f_tst_sx = (value >> 3) & 0x7;
        regs->reg_0x011f_sel_sdmclk = (value >> 2) & 0x1;
        regs->reg_0x011f_sx_dither_en = (value >> 1) & 0x1;
    337c:	18c0004c 	andi	r3,r3,1
    3380:	10c1b015 	stw	r3,1728(r2)
    3384:	003a2906 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x011f_rev_sdmclk = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0120)
    3388:	00c04804 	movi	r3,288
    338c:	88c0051e 	bne	r17,r3,33a4 <set_addrs_to_default+0x1ba0>
    {
        regs->reg_0x0120_vdiv_vco = (value >> 8) & 0xff;
    3390:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0120_ict_vco = (value >> 0) & 0xff;
    3394:	84003fcc 	andi	r16,r16,255
    3398:	1401b315 	stw	r16,1740(r2)
        regs->reg_0x011f_rev_sdmclk = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0120)
    {
        regs->reg_0x0120_vdiv_vco = (value >> 8) & 0xff;
    339c:	10c1b215 	stw	r3,1736(r2)
    33a0:	003a2206 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0120_ict_vco = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0121)
    33a4:	00c04844 	movi	r3,289
    33a8:	88c00b1e 	bne	r17,r3,33d8 <set_addrs_to_default+0x1bd4>
    {
        regs->reg_0x0121_rsel_ldo_vco = (value >> 11) & 0x1f;
    33ac:	8007d2fa 	srai	r3,r16,11
    33b0:	10c1b415 	stw	r3,1744(r2)
        regs->reg_0x0121_csw_vco = (value >> 3) & 0xff;
    33b4:	8007d0fa 	srai	r3,r16,3
    33b8:	18c03fcc 	andi	r3,r3,255
    33bc:	10c1b515 	stw	r3,1748(r2)
        regs->reg_0x0121_sel_vco = (value >> 1) & 0x3;
    33c0:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0121_coarse_start = (value >> 0) & 0x1;
    33c4:	8400004c 	andi	r16,r16,1
    33c8:	1401b715 	stw	r16,1756(r2)
    }
    if (addr == 0x0121)
    {
        regs->reg_0x0121_rsel_ldo_vco = (value >> 11) & 0x1f;
        regs->reg_0x0121_csw_vco = (value >> 3) & 0xff;
        regs->reg_0x0121_sel_vco = (value >> 1) & 0x3;
    33cc:	18c000cc 	andi	r3,r3,3
    33d0:	10c1b615 	stw	r3,1752(r2)
    33d4:	003a1506 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0121_coarse_start = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0122)
    33d8:	00c04884 	movi	r3,290
    33dc:	88c0091e 	bne	r17,r3,3404 <set_addrs_to_default+0x1c00>
    {
        regs->reg_0x0122_revph_pfd = (value >> 12) & 0x1;
    33e0:	8007d33a 	srai	r3,r16,12
    33e4:	18c0004c 	andi	r3,r3,1
    33e8:	10c1b815 	stw	r3,1760(r2)
        regs->reg_0x0122_ioffset_cp = (value >> 6) & 0x3f;
    33ec:	8007d1ba 	srai	r3,r16,6
        regs->reg_0x0122_ipulse_cp = (value >> 0) & 0x3f;
    33f0:	84000fcc 	andi	r16,r16,63
    33f4:	1401ba15 	stw	r16,1768(r2)
        return;
    }
    if (addr == 0x0122)
    {
        regs->reg_0x0122_revph_pfd = (value >> 12) & 0x1;
        regs->reg_0x0122_ioffset_cp = (value >> 6) & 0x3f;
    33f8:	18c00fcc 	andi	r3,r3,63
    33fc:	10c1b915 	stw	r3,1764(r2)
    3400:	003a0a06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0122_ipulse_cp = (value >> 0) & 0x3f;
        return;
    }
    if (addr == 0x0123)
    3404:	00c048c4 	movi	r3,291
    3408:	88c0141e 	bne	r17,r3,345c <set_addrs_to_default+0x1c58>
    {
        regs->reg_0x0123_coarse_stepdone = (value >> 15) & 0x1;
    340c:	8007d3fa 	srai	r3,r16,15
    3410:	10c1bb15 	stw	r3,1772(r2)
        regs->reg_0x0123_coarsepll_compo = (value >> 14) & 0x1;
    3414:	8007d3ba 	srai	r3,r16,14
    3418:	18c0004c 	andi	r3,r3,1
    341c:	10c1bc15 	stw	r3,1776(r2)
        regs->reg_0x0123_vco_cmpho = (value >> 13) & 0x1;
    3420:	8007d37a 	srai	r3,r16,13
    3424:	18c0004c 	andi	r3,r3,1
    3428:	10c1bd15 	stw	r3,1780(r2)
        regs->reg_0x0123_vco_cmplo = (value >> 12) & 0x1;
    342c:	8007d33a 	srai	r3,r16,12
    3430:	18c0004c 	andi	r3,r3,1
    3434:	10c1be15 	stw	r3,1784(r2)
        regs->reg_0x0123_cp2_pll = (value >> 8) & 0xf;
    3438:	8007d23a 	srai	r3,r16,8
    343c:	18c003cc 	andi	r3,r3,15
    3440:	10c1bf15 	stw	r3,1788(r2)
        regs->reg_0x0123_cp3_pll = (value >> 4) & 0xf;
    3444:	8007d13a 	srai	r3,r16,4
        regs->reg_0x0123_cz = (value >> 0) & 0xf;
    3448:	840003cc 	andi	r16,r16,15
    344c:	1401c115 	stw	r16,1796(r2)
        regs->reg_0x0123_coarse_stepdone = (value >> 15) & 0x1;
        regs->reg_0x0123_coarsepll_compo = (value >> 14) & 0x1;
        regs->reg_0x0123_vco_cmpho = (value >> 13) & 0x1;
        regs->reg_0x0123_vco_cmplo = (value >> 12) & 0x1;
        regs->reg_0x0123_cp2_pll = (value >> 8) & 0xf;
        regs->reg_0x0123_cp3_pll = (value >> 4) & 0xf;
    3450:	18c003cc 	andi	r3,r3,15
    3454:	10c1c015 	stw	r3,1792(r2)
    3458:	0039f406 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0123_cz = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x0124)
    345c:	00c04904 	movi	r3,292
    3460:	88c00f1e 	bne	r17,r3,34a0 <set_addrs_to_default+0x1c9c>
    {
        regs->reg_0x0124_en_dir_sxx = (value >> 4) & 0x1;
    3464:	8007d13a 	srai	r3,r16,4
    3468:	18c0004c 	andi	r3,r3,1
    346c:	10c1c215 	stw	r3,1800(r2)
        regs->reg_0x0124_en_dir_rbb = (value >> 3) & 0x1;
    3470:	8007d0fa 	srai	r3,r16,3
    3474:	18c0004c 	andi	r3,r3,1
    3478:	10c1c315 	stw	r3,1804(r2)
        regs->reg_0x0124_en_dir_rfe = (value >> 2) & 0x1;
    347c:	8007d0ba 	srai	r3,r16,2
    3480:	18c0004c 	andi	r3,r3,1
    3484:	10c1c415 	stw	r3,1808(r2)
        regs->reg_0x0124_en_dir_tbb = (value >> 1) & 0x1;
    3488:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0124_en_dir_trf = (value >> 0) & 0x1;
    348c:	8400004c 	andi	r16,r16,1
    3490:	1401c615 	stw	r16,1816(r2)
    if (addr == 0x0124)
    {
        regs->reg_0x0124_en_dir_sxx = (value >> 4) & 0x1;
        regs->reg_0x0124_en_dir_rbb = (value >> 3) & 0x1;
        regs->reg_0x0124_en_dir_rfe = (value >> 2) & 0x1;
        regs->reg_0x0124_en_dir_tbb = (value >> 1) & 0x1;
    3494:	18c0004c 	andi	r3,r3,1
    3498:	10c1c515 	stw	r3,1812(r2)
    349c:	0039e306 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0124_en_dir_trf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0125)
    34a0:	00c04944 	movi	r3,293
    34a4:	88c0021e 	bne	r17,r3,34b0 <set_addrs_to_default+0x1cac>
    {
        regs->reg_0x0125_value = (value >> 0) & 0xffff;
    34a8:	1401c715 	stw	r16,1820(r2)
    34ac:	0039df06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0126)
    34b0:	00c04984 	movi	r3,294
    34b4:	88c0021e 	bne	r17,r3,34c0 <set_addrs_to_default+0x1cbc>
    {
        regs->reg_0x0126_value = (value >> 0) & 0xffff;
    34b8:	1401c815 	stw	r16,1824(r2)
    34bc:	0039db06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0200)
    34c0:	00c08004 	movi	r3,512
    34c4:	88c01b1e 	bne	r17,r3,3534 <set_addrs_to_default+0x1d30>
    {
        regs->reg_0x0200_tsgfc = (value >> 9) & 0x1;
    34c8:	8007d27a 	srai	r3,r16,9
    34cc:	18c0004c 	andi	r3,r3,1
    34d0:	10c1c915 	stw	r3,1828(r2)
        regs->reg_0x0200_tsgfcw = (value >> 7) & 0x3;
    34d4:	8007d1fa 	srai	r3,r16,7
    34d8:	18c000cc 	andi	r3,r3,3
    34dc:	10c1ca15 	stw	r3,1832(r2)
        regs->reg_0x0200_tsgdcldq = (value >> 6) & 0x1;
    34e0:	8007d1ba 	srai	r3,r16,6
    34e4:	18c0004c 	andi	r3,r3,1
    34e8:	10c1cb15 	stw	r3,1836(r2)
        regs->reg_0x0200_tsgdcldi = (value >> 5) & 0x1;
    34ec:	8007d17a 	srai	r3,r16,5
    34f0:	18c0004c 	andi	r3,r3,1
    34f4:	10c1cc15 	stw	r3,1840(r2)
        regs->reg_0x0200_tsgswapiq = (value >> 4) & 0x1;
    34f8:	8007d13a 	srai	r3,r16,4
    34fc:	18c0004c 	andi	r3,r3,1
    3500:	10c1cd15 	stw	r3,1844(r2)
        regs->reg_0x0200_tsgmode = (value >> 3) & 0x1;
    3504:	8007d0fa 	srai	r3,r16,3
    3508:	18c0004c 	andi	r3,r3,1
    350c:	10c1ce15 	stw	r3,1848(r2)
        regs->reg_0x0200_insel = (value >> 2) & 0x1;
    3510:	8007d0ba 	srai	r3,r16,2
    3514:	18c0004c 	andi	r3,r3,1
    3518:	10c1cf15 	stw	r3,1852(r2)
        regs->reg_0x0200_bstart = (value >> 1) & 0x1;
    351c:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0200_en = (value >> 0) & 0x1;
    3520:	8400004c 	andi	r16,r16,1
    3524:	1401d115 	stw	r16,1860(r2)
        regs->reg_0x0200_tsgdcldq = (value >> 6) & 0x1;
        regs->reg_0x0200_tsgdcldi = (value >> 5) & 0x1;
        regs->reg_0x0200_tsgswapiq = (value >> 4) & 0x1;
        regs->reg_0x0200_tsgmode = (value >> 3) & 0x1;
        regs->reg_0x0200_insel = (value >> 2) & 0x1;
        regs->reg_0x0200_bstart = (value >> 1) & 0x1;
    3528:	18c0004c 	andi	r3,r3,1
    352c:	10c1d015 	stw	r3,1856(r2)
    3530:	0039be06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0200_en = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0201)
    3534:	00c08044 	movi	r3,513
    3538:	88c0031e 	bne	r17,r3,3548 <set_addrs_to_default+0x1d44>
    {
        regs->reg_0x0201_gcorrq = (value >> 0) & 0x7ff;
    353c:	8401ffcc 	andi	r16,r16,2047
    3540:	1401d215 	stw	r16,1864(r2)
    3544:	0039b906 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0202)
    3548:	00c08084 	movi	r3,514
    354c:	88c0031e 	bne	r17,r3,355c <set_addrs_to_default+0x1d58>
    {
        regs->reg_0x0202_gcorri = (value >> 0) & 0x7ff;
    3550:	8401ffcc 	andi	r16,r16,2047
    3554:	1401d315 	stw	r16,1868(r2)
    3558:	0039b406 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0203)
    355c:	00c080c4 	movi	r3,515
    3560:	88c0061e 	bne	r17,r3,357c <set_addrs_to_default+0x1d78>
    {
        regs->reg_0x0203_hbi_ovr = (value >> 12) & 0x7;
    3564:	8007d33a 	srai	r3,r16,12
        regs->reg_0x0203_iqcorr = (value >> 0) & 0xfff;
    3568:	8403ffcc 	andi	r16,r16,4095
    356c:	1401d515 	stw	r16,1876(r2)
        regs->reg_0x0202_gcorri = (value >> 0) & 0x7ff;
        return;
    }
    if (addr == 0x0203)
    {
        regs->reg_0x0203_hbi_ovr = (value >> 12) & 0x7;
    3570:	18c001cc 	andi	r3,r3,7
    3574:	10c1d415 	stw	r3,1872(r2)
    3578:	0039ac06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0203_iqcorr = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0204)
    357c:	00c08104 	movi	r3,516
    3580:	88c0051e 	bne	r17,r3,3598 <set_addrs_to_default+0x1d94>
    {
        regs->reg_0x0204_dccorri = (value >> 8) & 0xff;
    3584:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0204_dccorrq = (value >> 0) & 0xff;
    3588:	84003fcc 	andi	r16,r16,255
    358c:	1401d715 	stw	r16,1884(r2)
        regs->reg_0x0203_iqcorr = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0204)
    {
        regs->reg_0x0204_dccorri = (value >> 8) & 0xff;
    3590:	10c1d615 	stw	r3,1880(r2)
    3594:	0039a506 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0204_dccorrq = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0205)
    3598:	00c08144 	movi	r3,517
    359c:	88c0061e 	bne	r17,r3,35b8 <set_addrs_to_default+0x1db4>
    {
        regs->reg_0x0205_gfir1_l = (value >> 8) & 0x7;
    35a0:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0205_gfir1_n = (value >> 0) & 0xff;
    35a4:	84003fcc 	andi	r16,r16,255
    35a8:	1401d915 	stw	r16,1892(r2)
        regs->reg_0x0204_dccorrq = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0205)
    {
        regs->reg_0x0205_gfir1_l = (value >> 8) & 0x7;
    35ac:	18c001cc 	andi	r3,r3,7
    35b0:	10c1d815 	stw	r3,1888(r2)
    35b4:	00399d06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0205_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0206)
    35b8:	00c08184 	movi	r3,518
    35bc:	88c0061e 	bne	r17,r3,35d8 <set_addrs_to_default+0x1dd4>
    {
        regs->reg_0x0206_gfir2_l = (value >> 8) & 0x7;
    35c0:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0206_gfir2_n = (value >> 0) & 0xff;
    35c4:	84003fcc 	andi	r16,r16,255
    35c8:	1401db15 	stw	r16,1900(r2)
        regs->reg_0x0205_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0206)
    {
        regs->reg_0x0206_gfir2_l = (value >> 8) & 0x7;
    35cc:	18c001cc 	andi	r3,r3,7
    35d0:	10c1da15 	stw	r3,1896(r2)
    35d4:	00399506 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0206_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0207)
    35d8:	00c081c4 	movi	r3,519
    35dc:	88c0061e 	bne	r17,r3,35f8 <set_addrs_to_default+0x1df4>
    {
        regs->reg_0x0207_gfir3_l = (value >> 8) & 0x7;
    35e0:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0207_gfir3_n = (value >> 0) & 0xff;
    35e4:	84003fcc 	andi	r16,r16,255
    35e8:	1401dd15 	stw	r16,1908(r2)
        regs->reg_0x0206_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0207)
    {
        regs->reg_0x0207_gfir3_l = (value >> 8) & 0x7;
    35ec:	18c001cc 	andi	r3,r3,7
    35f0:	10c1dc15 	stw	r3,1904(r2)
    35f4:	00398d06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0207_gfir3_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0208)
    35f8:	00c08204 	movi	r3,520
    35fc:	88c01d1e 	bne	r17,r3,3674 <set_addrs_to_default+0x1e70>
    {
        regs->reg_0x0208_cmix_gain = (value >> 14) & 0x3;
    3600:	8007d3ba 	srai	r3,r16,14
    3604:	10c1de15 	stw	r3,1912(r2)
        regs->reg_0x0208_cmix_sc = (value >> 13) & 0x1;
    3608:	8007d37a 	srai	r3,r16,13
    360c:	18c0004c 	andi	r3,r3,1
    3610:	10c1df15 	stw	r3,1916(r2)
        regs->reg_0x0208_cmix_byp = (value >> 8) & 0x1;
    3614:	8007d23a 	srai	r3,r16,8
    3618:	18c0004c 	andi	r3,r3,1
    361c:	10c1e015 	stw	r3,1920(r2)
        regs->reg_0x0208_isinc_byp = (value >> 7) & 0x1;
    3620:	8007d1fa 	srai	r3,r16,7
    3624:	18c0004c 	andi	r3,r3,1
    3628:	10c1e115 	stw	r3,1924(r2)
        regs->reg_0x0208_gfir3_byp = (value >> 6) & 0x1;
    362c:	8007d1ba 	srai	r3,r16,6
    3630:	18c0004c 	andi	r3,r3,1
    3634:	10c1e215 	stw	r3,1928(r2)
        regs->reg_0x0208_gfir2_byp = (value >> 5) & 0x1;
    3638:	8007d17a 	srai	r3,r16,5
    363c:	18c0004c 	andi	r3,r3,1
    3640:	10c1e315 	stw	r3,1932(r2)
        regs->reg_0x0208_gfir1_byp = (value >> 4) & 0x1;
    3644:	8007d13a 	srai	r3,r16,4
    3648:	18c0004c 	andi	r3,r3,1
    364c:	10c1e415 	stw	r3,1936(r2)
        regs->reg_0x0208_dc_byp = (value >> 3) & 0x1;
    3650:	8007d0fa 	srai	r3,r16,3
    3654:	18c0004c 	andi	r3,r3,1
    3658:	10c1e515 	stw	r3,1940(r2)
        regs->reg_0x0208_gc_byp = (value >> 1) & 0x1;
    365c:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0208_ph_byp = (value >> 0) & 0x1;
    3660:	8400004c 	andi	r16,r16,1
    3664:	1401e715 	stw	r16,1948(r2)
        regs->reg_0x0208_isinc_byp = (value >> 7) & 0x1;
        regs->reg_0x0208_gfir3_byp = (value >> 6) & 0x1;
        regs->reg_0x0208_gfir2_byp = (value >> 5) & 0x1;
        regs->reg_0x0208_gfir1_byp = (value >> 4) & 0x1;
        regs->reg_0x0208_dc_byp = (value >> 3) & 0x1;
        regs->reg_0x0208_gc_byp = (value >> 1) & 0x1;
    3668:	18c0004c 	andi	r3,r3,1
    366c:	10c1e615 	stw	r3,1944(r2)
    3670:	00396e06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0208_ph_byp = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0209)
    3674:	00c08244 	movi	r3,521
    3678:	88c0021e 	bne	r17,r3,3684 <set_addrs_to_default+0x1e80>
    {
        regs->reg_0x0209_value = (value >> 0) & 0xffff;
    367c:	1401e815 	stw	r16,1952(r2)
    3680:	00396a06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x020a)
    3684:	00c08284 	movi	r3,522
    3688:	88c0021e 	bne	r17,r3,3694 <set_addrs_to_default+0x1e90>
    {
        regs->reg_0x020a_value = (value >> 0) & 0xffff;
    368c:	1401e915 	stw	r16,1956(r2)
    3690:	00396606 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x020C)
    3694:	00c08304 	movi	r3,524
    3698:	88c0021e 	bne	r17,r3,36a4 <set_addrs_to_default+0x1ea0>
    {
        regs->reg_0x020c_dc_reg = (value >> 0) & 0xffff;
    369c:	1401ea15 	stw	r16,1960(r2)
    36a0:	00396206 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0240)
    36a4:	00c09004 	movi	r3,576
    36a8:	88c0091e 	bne	r17,r3,36d0 <set_addrs_to_default+0x1ecc>
    {
        regs->reg_0x0240_dthbit = (value >> 5) & 0xf;
    36ac:	8007d17a 	srai	r3,r16,5
    36b0:	18c003cc 	andi	r3,r3,15
    36b4:	10c1eb15 	stw	r3,1964(r2)
        regs->reg_0x0240_sel = (value >> 1) & 0xf;
    36b8:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0240_mode = (value >> 0) & 0x1;
    36bc:	8400004c 	andi	r16,r16,1
    36c0:	1401ed15 	stw	r16,1972(r2)
        return;
    }
    if (addr == 0x0240)
    {
        regs->reg_0x0240_dthbit = (value >> 5) & 0xf;
        regs->reg_0x0240_sel = (value >> 1) & 0xf;
    36c4:	18c003cc 	andi	r3,r3,15
    36c8:	10c1ec15 	stw	r3,1968(r2)
    36cc:	00395706 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0240_mode = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0241)
    36d0:	00c09044 	movi	r3,577
    36d4:	88c0021e 	bne	r17,r3,36e0 <set_addrs_to_default+0x1edc>
    {
        regs->reg_0x0241_pho = (value >> 0) & 0xffff;
    36d8:	1401ee15 	stw	r16,1976(r2)
    36dc:	00395306 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0242)
    36e0:	00c09084 	movi	r3,578
    36e4:	88c0021e 	bne	r17,r3,36f0 <set_addrs_to_default+0x1eec>
    {
        regs->reg_0x0242_fcw0_hi = (value >> 0) & 0xffff;
    36e8:	1401ef15 	stw	r16,1980(r2)
    36ec:	00394f06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0243)
    36f0:	00c090c4 	movi	r3,579
    36f4:	88c0021e 	bne	r17,r3,3700 <set_addrs_to_default+0x1efc>
    {
        regs->reg_0x0243_fcw0_lo = (value >> 0) & 0xffff;
    36f8:	1401f015 	stw	r16,1984(r2)
    36fc:	00394b06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0400)
    3700:	00c10004 	movi	r3,1024
    3704:	88c0201e 	bne	r17,r3,3788 <set_addrs_to_default+0x1f84>
    {
        regs->reg_0x0400_capture = (value >> 15) & 0x1;
    3708:	8007d3fa 	srai	r3,r16,15
    370c:	10c1f115 	stw	r3,1988(r2)
        regs->reg_0x0400_capsel = (value >> 13) & 0x3;
    3710:	8007d37a 	srai	r3,r16,13
    3714:	18c000cc 	andi	r3,r3,3
    3718:	10c1f215 	stw	r3,1992(r2)
        regs->reg_0x0400_tsgfc = (value >> 9) & 0x1;
    371c:	8007d27a 	srai	r3,r16,9
    3720:	18c0004c 	andi	r3,r3,1
    3724:	10c1f315 	stw	r3,1996(r2)
        regs->reg_0x0400_tsgfcw = (value >> 7) & 0x3;
    3728:	8007d1fa 	srai	r3,r16,7
    372c:	18c000cc 	andi	r3,r3,3
    3730:	10c1f415 	stw	r3,2000(r2)
        regs->reg_0x0400_tsgdcldq = (value >> 6) & 0x1;
    3734:	8007d1ba 	srai	r3,r16,6
    3738:	18c0004c 	andi	r3,r3,1
    373c:	10c1f515 	stw	r3,2004(r2)
        regs->reg_0x0400_tsgdcldi = (value >> 5) & 0x1;
    3740:	8007d17a 	srai	r3,r16,5
    3744:	18c0004c 	andi	r3,r3,1
    3748:	10c1f615 	stw	r3,2008(r2)
        regs->reg_0x0400_tsgswapiq = (value >> 4) & 0x1;
    374c:	8007d13a 	srai	r3,r16,4
    3750:	18c0004c 	andi	r3,r3,1
    3754:	10c1f715 	stw	r3,2012(r2)
        regs->reg_0x0400_tsgmode = (value >> 3) & 0x1;
    3758:	8007d0fa 	srai	r3,r16,3
    375c:	18c0004c 	andi	r3,r3,1
    3760:	10c1f815 	stw	r3,2016(r2)
        regs->reg_0x0400_insel = (value >> 2) & 0x1;
    3764:	8007d0ba 	srai	r3,r16,2
    3768:	18c0004c 	andi	r3,r3,1
    376c:	10c1f915 	stw	r3,2020(r2)
        regs->reg_0x0400_bstart = (value >> 1) & 0x1;
    3770:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0400_en = (value >> 0) & 0x1;
    3774:	8400004c 	andi	r16,r16,1
    3778:	1401fb15 	stw	r16,2028(r2)
        regs->reg_0x0400_tsgdcldq = (value >> 6) & 0x1;
        regs->reg_0x0400_tsgdcldi = (value >> 5) & 0x1;
        regs->reg_0x0400_tsgswapiq = (value >> 4) & 0x1;
        regs->reg_0x0400_tsgmode = (value >> 3) & 0x1;
        regs->reg_0x0400_insel = (value >> 2) & 0x1;
        regs->reg_0x0400_bstart = (value >> 1) & 0x1;
    377c:	18c0004c 	andi	r3,r3,1
    3780:	10c1fa15 	stw	r3,2024(r2)
    3784:	00392906 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0400_en = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0401)
    3788:	00c10044 	movi	r3,1025
    378c:	88c0031e 	bne	r17,r3,379c <set_addrs_to_default+0x1f98>
    {
        regs->reg_0x0401_gcorrq = (value >> 0) & 0x7ff;
    3790:	8401ffcc 	andi	r16,r16,2047
    3794:	1401fc15 	stw	r16,2032(r2)
    3798:	00392406 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0402)
    379c:	00c10084 	movi	r3,1026
    37a0:	88c0031e 	bne	r17,r3,37b0 <set_addrs_to_default+0x1fac>
    {
        regs->reg_0x0402_gcorri = (value >> 0) & 0x7ff;
    37a4:	8401ffcc 	andi	r16,r16,2047
    37a8:	1401fd15 	stw	r16,2036(r2)
    37ac:	00391f06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0403)
    37b0:	00c100c4 	movi	r3,1027
    37b4:	88c0061e 	bne	r17,r3,37d0 <set_addrs_to_default+0x1fcc>
    {
        regs->reg_0x0403_hbd_ovr = (value >> 12) & 0x7;
    37b8:	8007d33a 	srai	r3,r16,12
        regs->reg_0x0403_iqcorr = (value >> 0) & 0xfff;
    37bc:	8403ffcc 	andi	r16,r16,4095
    37c0:	1401ff15 	stw	r16,2044(r2)
        regs->reg_0x0402_gcorri = (value >> 0) & 0x7ff;
        return;
    }
    if (addr == 0x0403)
    {
        regs->reg_0x0403_hbd_ovr = (value >> 12) & 0x7;
    37c4:	18c001cc 	andi	r3,r3,7
    37c8:	10c1fe15 	stw	r3,2040(r2)
    37cc:	00391706 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0403_iqcorr = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0404)
    37d0:	00c10104 	movi	r3,1028
    37d4:	88c0031e 	bne	r17,r3,37e4 <set_addrs_to_default+0x1fe0>
    {
        regs->reg_0x0404_dccorr_avg = (value >> 0) & 0x7;
    37d8:	840001cc 	andi	r16,r16,7
    37dc:	14020015 	stw	r16,2048(r2)
    37e0:	00391206 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0405)
    37e4:	00c10144 	movi	r3,1029
    37e8:	88c0061e 	bne	r17,r3,3804 <set_addrs_to_default+0x2000>
    {
        regs->reg_0x0405_gfir1_l = (value >> 8) & 0x7;
    37ec:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0405_gfir1_n = (value >> 0) & 0xff;
    37f0:	84003fcc 	andi	r16,r16,255
    37f4:	14020215 	stw	r16,2056(r2)
        regs->reg_0x0404_dccorr_avg = (value >> 0) & 0x7;
        return;
    }
    if (addr == 0x0405)
    {
        regs->reg_0x0405_gfir1_l = (value >> 8) & 0x7;
    37f8:	18c001cc 	andi	r3,r3,7
    37fc:	10c20115 	stw	r3,2052(r2)
    3800:	00390a06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0405_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0406)
    3804:	00c10184 	movi	r3,1030
    3808:	88c0061e 	bne	r17,r3,3824 <set_addrs_to_default+0x2020>
    {
        regs->reg_0x0406_gfir2_l = (value >> 8) & 0x7;
    380c:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0406_gfir2_n = (value >> 0) & 0xff;
    3810:	84003fcc 	andi	r16,r16,255
    3814:	14020415 	stw	r16,2064(r2)
        regs->reg_0x0405_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0406)
    {
        regs->reg_0x0406_gfir2_l = (value >> 8) & 0x7;
    3818:	18c001cc 	andi	r3,r3,7
    381c:	10c20315 	stw	r3,2060(r2)
    3820:	00390206 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0406_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0407)
    3824:	00c101c4 	movi	r3,1031
    3828:	88c0061e 	bne	r17,r3,3844 <set_addrs_to_default+0x2040>
    {
        regs->reg_0x0407_gfir3_l = (value >> 8) & 0x7;
    382c:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0407_gfir3_n = (value >> 0) & 0xff;
    3830:	84003fcc 	andi	r16,r16,255
    3834:	14020615 	stw	r16,2072(r2)
        regs->reg_0x0406_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0407)
    {
        regs->reg_0x0407_gfir3_l = (value >> 8) & 0x7;
    3838:	18c001cc 	andi	r3,r3,7
    383c:	10c20515 	stw	r3,2068(r2)
    3840:	0038fa06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0407_gfir3_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0408)
    3844:	00c10204 	movi	r3,1032
    3848:	88c0021e 	bne	r17,r3,3854 <set_addrs_to_default+0x2050>
    {
        regs->reg_0x0408_agc_k_lsb = (value >> 0) & 0xffff;
    384c:	14020715 	stw	r16,2076(r2)
    3850:	0038f606 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0409)
    3854:	00c10244 	movi	r3,1033
    3858:	88c0051e 	bne	r17,r3,3870 <set_addrs_to_default+0x206c>
    {
        regs->reg_0x0409_agc_adesired = (value >> 4) & 0xfff;
    385c:	8007d13a 	srai	r3,r16,4
        regs->reg_0x0409_agc_k_msb = (value >> 0) & 0x3;
    3860:	840000cc 	andi	r16,r16,3
    3864:	14020915 	stw	r16,2084(r2)
        regs->reg_0x0408_agc_k_lsb = (value >> 0) & 0xffff;
        return;
    }
    if (addr == 0x0409)
    {
        regs->reg_0x0409_agc_adesired = (value >> 4) & 0xfff;
    3868:	10c20815 	stw	r3,2080(r2)
    386c:	0038ef06 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0409_agc_k_msb = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x040A)
    3870:	00c10284 	movi	r3,1034
    3874:	88c0061e 	bne	r17,r3,3890 <set_addrs_to_default+0x208c>
    {
        regs->reg_0x040a_agc_mode = (value >> 12) & 0x3;
    3878:	8007d33a 	srai	r3,r16,12
        regs->reg_0x040a_agc_avg = (value >> 0) & 0x7;
    387c:	840001cc 	andi	r16,r16,7
    3880:	14020b15 	stw	r16,2092(r2)
        regs->reg_0x0409_agc_k_msb = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x040A)
    {
        regs->reg_0x040a_agc_mode = (value >> 12) & 0x3;
    3884:	18c000cc 	andi	r3,r3,3
    3888:	10c20a15 	stw	r3,2088(r2)
    388c:	0038e706 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x040a_agc_avg = (value >> 0) & 0x7;
        return;
    }
    if (addr == 0x040B)
    3890:	00c102c4 	movi	r3,1035
    3894:	88c0021e 	bne	r17,r3,38a0 <set_addrs_to_default+0x209c>
    {
        regs->reg_0x040b_dc_reg = (value >> 0) & 0xffff;
    3898:	14020c15 	stw	r16,2096(r2)
    389c:	0038e306 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x040C)
    38a0:	00c10304 	movi	r3,1036
    38a4:	88c01d1e 	bne	r17,r3,391c <set_addrs_to_default+0x2118>
    {
        regs->reg_0x040c_cmix_gain = (value >> 14) & 0x3;
    38a8:	8007d3ba 	srai	r3,r16,14
    38ac:	10c20d15 	stw	r3,2100(r2)
        regs->reg_0x040c_cmix_sc = (value >> 13) & 0x1;
    38b0:	8007d37a 	srai	r3,r16,13
    38b4:	18c0004c 	andi	r3,r3,1
    38b8:	10c20e15 	stw	r3,2104(r2)
        regs->reg_0x040c_cmix_byp = (value >> 7) & 0x1;
    38bc:	8007d1fa 	srai	r3,r16,7
    38c0:	18c0004c 	andi	r3,r3,1
    38c4:	10c20f15 	stw	r3,2108(r2)
        regs->reg_0x040c_agc_byp = (value >> 6) & 0x1;
    38c8:	8007d1ba 	srai	r3,r16,6
    38cc:	18c0004c 	andi	r3,r3,1
    38d0:	10c21015 	stw	r3,2112(r2)
        regs->reg_0x040c_gfir3_byp = (value >> 5) & 0x1;
    38d4:	8007d17a 	srai	r3,r16,5
    38d8:	18c0004c 	andi	r3,r3,1
    38dc:	10c21115 	stw	r3,2116(r2)
        regs->reg_0x040c_gfir2_byp = (value >> 4) & 0x1;
    38e0:	8007d13a 	srai	r3,r16,4
    38e4:	18c0004c 	andi	r3,r3,1
    38e8:	10c21215 	stw	r3,2120(r2)
        regs->reg_0x040c_gfir1_byp = (value >> 3) & 0x1;
    38ec:	8007d0fa 	srai	r3,r16,3
    38f0:	18c0004c 	andi	r3,r3,1
    38f4:	10c21315 	stw	r3,2124(r2)
        regs->reg_0x040c_dc_byp = (value >> 2) & 0x1;
    38f8:	8007d0ba 	srai	r3,r16,2
    38fc:	18c0004c 	andi	r3,r3,1
    3900:	10c21415 	stw	r3,2128(r2)
        regs->reg_0x040c_gc_byp = (value >> 1) & 0x1;
    3904:	8007d07a 	srai	r3,r16,1
        regs->reg_0x040c_ph_byp = (value >> 0) & 0x1;
    3908:	8400004c 	andi	r16,r16,1
    390c:	14021615 	stw	r16,2136(r2)
        regs->reg_0x040c_agc_byp = (value >> 6) & 0x1;
        regs->reg_0x040c_gfir3_byp = (value >> 5) & 0x1;
        regs->reg_0x040c_gfir2_byp = (value >> 4) & 0x1;
        regs->reg_0x040c_gfir1_byp = (value >> 3) & 0x1;
        regs->reg_0x040c_dc_byp = (value >> 2) & 0x1;
        regs->reg_0x040c_gc_byp = (value >> 1) & 0x1;
    3910:	18c0004c 	andi	r3,r3,1
    3914:	10c21515 	stw	r3,2132(r2)
    3918:	0038c406 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x040c_ph_byp = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x040e)
    391c:	00c10384 	movi	r3,1038
    3920:	88c0021e 	bne	r17,r3,392c <set_addrs_to_default+0x2128>
    {
        regs->reg_0x040e_value = (value >> 0) & 0xffff;
    3924:	14021715 	stw	r16,2140(r2)
    3928:	0038c006 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0440)
    392c:	00c11004 	movi	r3,1088
    3930:	88c0091e 	bne	r17,r3,3958 <set_addrs_to_default+0x2154>
    {
        regs->reg_0x0440_dthbit = (value >> 5) & 0xf;
    3934:	8007d17a 	srai	r3,r16,5
    3938:	18c003cc 	andi	r3,r3,15
    393c:	10c21815 	stw	r3,2144(r2)
        regs->reg_0x0440_sel = (value >> 1) & 0xf;
    3940:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0440_mode = (value >> 0) & 0x1;
    3944:	8400004c 	andi	r16,r16,1
    3948:	14021a15 	stw	r16,2152(r2)
        return;
    }
    if (addr == 0x0440)
    {
        regs->reg_0x0440_dthbit = (value >> 5) & 0xf;
        regs->reg_0x0440_sel = (value >> 1) & 0xf;
    394c:	18c003cc 	andi	r3,r3,15
    3950:	10c21915 	stw	r3,2148(r2)
    3954:	0038b506 	br	1c2c <__alt_data_end+0xfffc342c>
        regs->reg_0x0440_mode = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0441)
    3958:	00c11044 	movi	r3,1089
    395c:	88c0021e 	bne	r17,r3,3968 <set_addrs_to_default+0x2164>
    {
        regs->reg_0x0441_pho = (value >> 0) & 0xffff;
    3960:	14021b15 	stw	r16,2156(r2)
    3964:	0038b106 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0442)
    3968:	00c11084 	movi	r3,1090
    396c:	88c0021e 	bne	r17,r3,3978 <set_addrs_to_default+0x2174>
    {
        regs->reg_0x0442_fcw0_hi = (value >> 0) & 0xffff;
    3970:	14021c15 	stw	r16,2160(r2)
    3974:	0038ad06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0443)
    3978:	00c110c4 	movi	r3,1091
    397c:	88c0021e 	bne	r17,r3,3988 <set_addrs_to_default+0x2184>
    {
        regs->reg_0x0443_fcw0_lo = (value >> 0) & 0xffff;
    3980:	14021d15 	stw	r16,2164(r2)
    3984:	0038a906 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x05c0)
    3988:	00c17004 	movi	r3,1472
    398c:	88c0021e 	bne	r17,r3,3998 <set_addrs_to_default+0x2194>
    {
        regs->reg_0x05c0_value = (value >> 0) & 0xffff;
    3990:	14021e15 	stw	r16,2168(r2)
    3994:	0038a506 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x05c1)
    3998:	00c17044 	movi	r3,1473
    399c:	88c0021e 	bne	r17,r3,39a8 <set_addrs_to_default+0x21a4>
    {
        regs->reg_0x05c1_value = (value >> 0) & 0xffff;
    39a0:	14021f15 	stw	r16,2172(r2)
    39a4:	0038a106 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x05c2)
    39a8:	00c17084 	movi	r3,1474
    39ac:	88c0021e 	bne	r17,r3,39b8 <set_addrs_to_default+0x21b4>
    {
        regs->reg_0x05c2_value = (value >> 0) & 0xffff;
    39b0:	14022015 	stw	r16,2176(r2)
    39b4:	00389d06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x05c3)
    39b8:	00c170c4 	movi	r3,1475
    39bc:	88c0021e 	bne	r17,r3,39c8 <set_addrs_to_default+0x21c4>
    {
        regs->reg_0x05c3_value = (value >> 0) & 0xffff;
    39c0:	14022115 	stw	r16,2180(r2)
    39c4:	00389906 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x05c4)
    39c8:	00c17104 	movi	r3,1476
    39cc:	88c0021e 	bne	r17,r3,39d8 <set_addrs_to_default+0x21d4>
    {
        regs->reg_0x05c4_value = (value >> 0) & 0xffff;
    39d0:	14022215 	stw	r16,2184(r2)
    39d4:	00389506 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x05c5)
    39d8:	00c17144 	movi	r3,1477
    39dc:	88c0021e 	bne	r17,r3,39e8 <set_addrs_to_default+0x21e4>
    {
        regs->reg_0x05c5_value = (value >> 0) & 0xffff;
    39e0:	14022315 	stw	r16,2188(r2)
    39e4:	00389106 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x05c6)
    39e8:	00c17184 	movi	r3,1478
    39ec:	88c0021e 	bne	r17,r3,39f8 <set_addrs_to_default+0x21f4>
    {
        regs->reg_0x05c6_value = (value >> 0) & 0xffff;
    39f0:	14022415 	stw	r16,2192(r2)
    39f4:	00388d06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x05c7)
    39f8:	00c171c4 	movi	r3,1479
    39fc:	88c0021e 	bne	r17,r3,3a08 <set_addrs_to_default+0x2204>
    {
        regs->reg_0x05c7_value = (value >> 0) & 0xffff;
    3a00:	14022515 	stw	r16,2196(r2)
    3a04:	00388906 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x05c8)
    3a08:	00c17204 	movi	r3,1480
    3a0c:	88c0021e 	bne	r17,r3,3a18 <set_addrs_to_default+0x2214>
    {
        regs->reg_0x05c8_value = (value >> 0) & 0xffff;
    3a10:	14022615 	stw	r16,2200(r2)
    3a14:	00388506 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x05c9)
    3a18:	00c17244 	movi	r3,1481
    3a1c:	88c0021e 	bne	r17,r3,3a28 <set_addrs_to_default+0x2224>
    {
        regs->reg_0x05c9_value = (value >> 0) & 0xffff;
    3a20:	14022715 	stw	r16,2204(r2)
    3a24:	00388106 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x05ca)
    3a28:	00c17284 	movi	r3,1482
    3a2c:	88c0021e 	bne	r17,r3,3a38 <set_addrs_to_default+0x2234>
    {
        regs->reg_0x05ca_value = (value >> 0) & 0xffff;
    3a30:	14022815 	stw	r16,2208(r2)
    3a34:	00387d06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x05cb)
    3a38:	00c172c4 	movi	r3,1483
    3a3c:	88c0021e 	bne	r17,r3,3a48 <set_addrs_to_default+0x2244>
    {
        regs->reg_0x05cb_value = (value >> 0) & 0xffff;
    3a40:	14022915 	stw	r16,2212(r2)
    3a44:	00387906 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x05cc)
    3a48:	00c17304 	movi	r3,1484
    3a4c:	88c0021e 	bne	r17,r3,3a58 <set_addrs_to_default+0x2254>
    {
        regs->reg_0x05cc_value = (value >> 0) & 0xffff;
    3a50:	14022a15 	stw	r16,2216(r2)
    3a54:	00387506 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0600)
    3a58:	00c18004 	movi	r3,1536
    3a5c:	88c0021e 	bne	r17,r3,3a68 <set_addrs_to_default+0x2264>
    {
        regs->reg_0x0600_value = (value >> 0) & 0xffff;
    3a60:	14022b15 	stw	r16,2220(r2)
    3a64:	00387106 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0601)
    3a68:	00c18044 	movi	r3,1537
    3a6c:	88c0021e 	bne	r17,r3,3a78 <set_addrs_to_default+0x2274>
    {
        regs->reg_0x0601_value = (value >> 0) & 0xffff;
    3a70:	14022c15 	stw	r16,2224(r2)
    3a74:	00386d06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0602)
    3a78:	00c18084 	movi	r3,1538
    3a7c:	88c0021e 	bne	r17,r3,3a88 <set_addrs_to_default+0x2284>
    {
        regs->reg_0x0602_value = (value >> 0) & 0xffff;
    3a80:	14022d15 	stw	r16,2228(r2)
    3a84:	00386906 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0603)
    3a88:	00c180c4 	movi	r3,1539
    3a8c:	88c0021e 	bne	r17,r3,3a98 <set_addrs_to_default+0x2294>
    {
        regs->reg_0x0603_value = (value >> 0) & 0xffff;
    3a90:	14022e15 	stw	r16,2232(r2)
    3a94:	00386506 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0604)
    3a98:	00c18104 	movi	r3,1540
    3a9c:	88c0021e 	bne	r17,r3,3aa8 <set_addrs_to_default+0x22a4>
    {
        regs->reg_0x0604_value = (value >> 0) & 0xffff;
    3aa0:	14022f15 	stw	r16,2236(r2)
    3aa4:	00386106 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0605)
    3aa8:	00c18144 	movi	r3,1541
    3aac:	88c0021e 	bne	r17,r3,3ab8 <set_addrs_to_default+0x22b4>
    {
        regs->reg_0x0605_value = (value >> 0) & 0xffff;
    3ab0:	14023015 	stw	r16,2240(r2)
    3ab4:	00385d06 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0606)
    3ab8:	00c18184 	movi	r3,1542
    3abc:	88c0021e 	bne	r17,r3,3ac8 <set_addrs_to_default+0x22c4>
    {
        regs->reg_0x0606_value = (value >> 0) & 0xffff;
    3ac0:	14023115 	stw	r16,2244(r2)
    3ac4:	00385906 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0640)
    3ac8:	00c19004 	movi	r3,1600
    3acc:	88c0021e 	bne	r17,r3,3ad8 <set_addrs_to_default+0x22d4>
    {
        regs->reg_0x0640_value = (value >> 0) & 0xffff;
    3ad0:	14023215 	stw	r16,2248(r2)
    3ad4:	00385506 	br	1c2c <__alt_data_end+0xfffc342c>
        return;
    }
    if (addr == 0x0641)
    3ad8:	00c19044 	movi	r3,1601
    3adc:	88f8531e 	bne	r17,r3,1c2c <__alt_data_end+0xfffc342c>
    {
        regs->reg_0x0641_value = (value >> 0) & 0xffff;
    3ae0:	14023315 	stw	r16,2252(r2)
    3ae4:	00385106 	br	1c2c <__alt_data_end+0xfffc342c>
        int value = LMS7002M_regs_default(addr);
        if (value == -1) continue; //not in map
        LMS7002M_regs_set(LMS7002M_regs(self), addr, value);
        LMS7002M_regs_spi_write(self, addr);
    }
}
    3ae8:	dfc00817 	ldw	ra,32(sp)
    3aec:	ddc00717 	ldw	r23,28(sp)
    3af0:	dd800617 	ldw	r22,24(sp)
    3af4:	dd400517 	ldw	r21,20(sp)
    3af8:	dd000417 	ldw	r20,16(sp)
    3afc:	dcc00317 	ldw	r19,12(sp)
    3b00:	dc800217 	ldw	r18,8(sp)
    3b04:	dc400117 	ldw	r17,4(sp)
    3b08:	dc000017 	ldw	r16,0(sp)
    3b0c:	dec00904 	addi	sp,sp,36
    3b10:	f800283a 	ret

00003b14 <cal_gain_selection>:

int cal_gain_selection(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    3b14:	defff904 	addi	sp,sp,-28
    3b18:	dd400515 	stw	r21,20(sp)
    3b1c:	dd000415 	stw	r20,16(sp)
    3b20:	dcc00315 	stw	r19,12(sp)
    3b24:	dc800215 	stw	r18,8(sp)
    3b28:	dc400115 	stw	r17,4(sp)
    3b2c:	dc000015 	stw	r16,0(sp)
    3b30:	dfc00615 	stw	ra,24(sp)
    3b34:	2021883a 	mov	r16,r4
    3b38:	2823883a 	mov	r17,r5
    while (true)
    {
        const int rssi_value_50k = cal_read_rssi(self, channel);
        if (rssi_value_50k < 0x8400) break;
    3b3c:	04a0ffd4 	movui	r18,33791

        LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb++;
        if (LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb > 63)
    3b40:	04c00fc4 	movi	r19,63
        {
            if (LMS7002M_regs(self)->reg_0x0119_g_pga_rbb > 31) break;
    3b44:	050007c4 	movi	r20,31
            LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    3b48:	05400044 	movi	r21,1

int cal_gain_selection(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    while (true)
    {
        const int rssi_value_50k = cal_read_rssi(self, channel);
    3b4c:	880b883a 	mov	r5,r17
    3b50:	8009883a 	mov	r4,r16
    3b54:	00017ac0 	call	17ac <cal_read_rssi>
        if (rssi_value_50k < 0x8400) break;
    3b58:	10bfffcc 	andi	r2,r2,65535
    3b5c:	90801c0e 	bge	r18,r2,3bd0 <cal_gain_selection+0xbc>

        LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb++;
    3b60:	8009883a 	mov	r4,r16
    3b64:	00091e00 	call	91e0 <LMS7002M_regs>
    3b68:	10c15717 	ldw	r3,1372(r2)
        if (LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb > 63)
    3b6c:	8009883a 	mov	r4,r16
    while (true)
    {
        const int rssi_value_50k = cal_read_rssi(self, channel);
        if (rssi_value_50k < 0x8400) break;

        LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb++;
    3b70:	18c00044 	addi	r3,r3,1
    3b74:	10c15715 	stw	r3,1372(r2)
        if (LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb > 63)
    3b78:	00091e00 	call	91e0 <LMS7002M_regs>
    3b7c:	10815717 	ldw	r2,1372(r2)
    3b80:	98800c0e 	bge	r19,r2,3bb4 <cal_gain_selection+0xa0>
        {
            if (LMS7002M_regs(self)->reg_0x0119_g_pga_rbb > 31) break;
    3b84:	8009883a 	mov	r4,r16
    3b88:	00091e00 	call	91e0 <LMS7002M_regs>
    3b8c:	10819417 	ldw	r2,1616(r2)
    3b90:	a0800f16 	blt	r20,r2,3bd0 <cal_gain_selection+0xbc>
            LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    3b94:	8009883a 	mov	r4,r16
    3b98:	00091e00 	call	91e0 <LMS7002M_regs>
    3b9c:	15415715 	stw	r21,1372(r2)
            LMS7002M_regs(self)->reg_0x0119_g_pga_rbb += 6;
    3ba0:	8009883a 	mov	r4,r16
    3ba4:	00091e00 	call	91e0 <LMS7002M_regs>
    3ba8:	10c19417 	ldw	r3,1616(r2)
    3bac:	18c00184 	addi	r3,r3,6
    3bb0:	10c19415 	stw	r3,1616(r2)
        }

        LMS7002M_regs_spi_write(self, 0x0108);
    3bb4:	8009883a 	mov	r4,r16
    3bb8:	01404204 	movi	r5,264
    3bbc:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
        LMS7002M_regs_spi_write(self, 0x0119);
    3bc0:	01404644 	movi	r5,281
    3bc4:	8009883a 	mov	r4,r16
    3bc8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    }
    3bcc:	003fdf06 	br	3b4c <__alt_data_end+0xfffc534c>
    return cal_read_rssi(self, channel);
    3bd0:	880b883a 	mov	r5,r17
    3bd4:	8009883a 	mov	r4,r16
    3bd8:	00017ac0 	call	17ac <cal_read_rssi>
}
    3bdc:	10bfffcc 	andi	r2,r2,65535
    3be0:	dfc00617 	ldw	ra,24(sp)
    3be4:	dd400517 	ldw	r21,20(sp)
    3be8:	dd000417 	ldw	r20,16(sp)
    3bec:	dcc00317 	ldw	r19,12(sp)
    3bf0:	dc800217 	ldw	r18,8(sp)
    3bf4:	dc400117 	ldw	r17,4(sp)
    3bf8:	dc000017 	ldw	r16,0(sp)
    3bfc:	dec00704 	addi	sp,sp,28
    3c00:	f800283a 	ret

00003c04 <cal_setup_cgen>:

int cal_setup_cgen(LMS7002M_t *self, const double bw)
{
    3c04:	defff804 	addi	sp,sp,-32
    3c08:	dcc00515 	stw	r19,20(sp)
    3c0c:	3027883a 	mov	r19,r6
    3c10:	dd000615 	stw	r20,24(sp)
    3c14:	dc800415 	stw	r18,16(sp)
    double cgen_freq = bw*20;
    3c18:	000d883a 	mov	r6,zero
    3c1c:	01d00d34 	movhi	r7,16436
    }
    return cal_read_rssi(self, channel);
}

int cal_setup_cgen(LMS7002M_t *self, const double bw)
{
    3c20:	2025883a 	mov	r18,r4
    3c24:	2829883a 	mov	r20,r5
    double cgen_freq = bw*20;
    3c28:	2809883a 	mov	r4,r5
    3c2c:	980b883a 	mov	r5,r19
    }
    return cal_read_rssi(self, channel);
}

int cal_setup_cgen(LMS7002M_t *self, const double bw)
{
    3c30:	dc400315 	stw	r17,12(sp)
    3c34:	dc000215 	stw	r16,8(sp)
    3c38:	dfc00715 	stw	ra,28(sp)
    double cgen_freq = bw*20;
    3c3c:	002767c0 	call	2767c <__muldf3>
    if (cgen_freq < 60e6) cgen_freq = 60e6;
    3c40:	01d06374 	movhi	r7,16781
    3c44:	000d883a 	mov	r6,zero
    3c48:	39e70e04 	addi	r7,r7,-25544
    3c4c:	1009883a 	mov	r4,r2
    3c50:	180b883a 	mov	r5,r3
    return cal_read_rssi(self, channel);
}

int cal_setup_cgen(LMS7002M_t *self, const double bw)
{
    double cgen_freq = bw*20;
    3c54:	1021883a 	mov	r16,r2
    3c58:	1823883a 	mov	r17,r3
    if (cgen_freq < 60e6) cgen_freq = 60e6;
    3c5c:	00275880 	call	27588 <__ledf2>
    3c60:	10000b16 	blt	r2,zero,3c90 <cal_setup_cgen+0x8c>
    if (cgen_freq > 640e6) cgen_freq = 640e6;
    3c64:	01d070f4 	movhi	r7,16835
    3c68:	000d883a 	mov	r6,zero
    3c6c:	39c4b404 	addi	r7,r7,4816
    3c70:	8009883a 	mov	r4,r16
    3c74:	880b883a 	mov	r5,r17
    3c78:	00274ac0 	call	274ac <__gedf2>
    3c7c:	0080070e 	bge	zero,r2,3c9c <cal_setup_cgen+0x98>
    3c80:	045070f4 	movhi	r17,16835
    3c84:	0021883a 	mov	r16,zero
    3c88:	8c44b404 	addi	r17,r17,4816
    3c8c:	00000306 	br	3c9c <cal_setup_cgen+0x98>
}

int cal_setup_cgen(LMS7002M_t *self, const double bw)
{
    double cgen_freq = bw*20;
    if (cgen_freq < 60e6) cgen_freq = 60e6;
    3c90:	04506374 	movhi	r17,16781
    3c94:	0021883a 	mov	r16,zero
    3c98:	8c670e04 	addi	r17,r17,-25544
    if (cgen_freq > 640e6) cgen_freq = 640e6;
    while ((int)(cgen_freq/1e6) == (int)(bw/16e6)) cgen_freq -= 10e6;
    3c9c:	01d05bf4 	movhi	r7,16751
    3ca0:	980b883a 	mov	r5,r19
    3ca4:	000d883a 	mov	r6,zero
    3ca8:	39e12004 	addi	r7,r7,-31616
    3cac:	a009883a 	mov	r4,r20
    3cb0:	0026a540 	call	26a54 <__divdf3>
    3cb4:	1009883a 	mov	r4,r2
    3cb8:	180b883a 	mov	r5,r3
    3cbc:	00287e40 	call	287e4 <__fixdfsi>
    3cc0:	1027883a 	mov	r19,r2
    3cc4:	01d04bf4 	movhi	r7,16687
    3cc8:	8009883a 	mov	r4,r16
    3ccc:	880b883a 	mov	r5,r17
    3cd0:	000d883a 	mov	r6,zero
    3cd4:	39e12004 	addi	r7,r7,-31616
    3cd8:	0026a540 	call	26a54 <__divdf3>
    3cdc:	1009883a 	mov	r4,r2
    3ce0:	180b883a 	mov	r5,r3
    3ce4:	00287e40 	call	287e4 <__fixdfsi>
    3ce8:	14c0091e 	bne	r2,r19,3d10 <cal_setup_cgen+0x10c>
    3cec:	01d058f4 	movhi	r7,16739
    3cf0:	8009883a 	mov	r4,r16
    3cf4:	880b883a 	mov	r5,r17
    3cf8:	000d883a 	mov	r6,zero
    3cfc:	39c4b404 	addi	r7,r7,4816
    3d00:	0027ee80 	call	27ee8 <__subdf3>
    3d04:	1021883a 	mov	r16,r2
    3d08:	1823883a 	mov	r17,r3
    3d0c:	003fed06 	br	3cc4 <__alt_data_end+0xfffc54c4>
    return LMS7002M_set_data_clock(self, self->cgen_fref, cgen_freq, NULL);
    3d10:	91447017 	ldw	r5,4544(r18)
    3d14:	91847117 	ldw	r6,4548(r18)
    3d18:	d8000115 	stw	zero,4(sp)
    3d1c:	dc400015 	stw	r17,0(sp)
    3d20:	800f883a 	mov	r7,r16
    3d24:	9009883a 	mov	r4,r18
    3d28:	00014180 	call	1418 <LMS7002M_set_data_clock>
}
    3d2c:	dfc00717 	ldw	ra,28(sp)
    3d30:	dd000617 	ldw	r20,24(sp)
    3d34:	dcc00517 	ldw	r19,20(sp)
    3d38:	dc800417 	ldw	r18,16(sp)
    3d3c:	dc400317 	ldw	r17,12(sp)
    3d40:	dc000217 	ldw	r16,8(sp)
    3d44:	dec00804 	addi	sp,sp,32
    3d48:	f800283a 	ret

00003d4c <LMS7002M_set_gfir_taps>:
    const LMS7002M_dir_t direction,
    const LMS7002M_chan_t channel,
    const int which,
    const short *taps,
    const size_t ntaps)
{
    3d4c:	defff604 	addi	sp,sp,-40
    3d50:	dc800215 	stw	r18,8(sp)
    3d54:	dc800a17 	ldw	r18,40(sp)
    3d58:	dd000415 	stw	r20,16(sp)
    3d5c:	2829883a 	mov	r20,r5
    LMS7002M_set_mac_ch(self, channel);
    3d60:	300b883a 	mov	r5,r6
    const LMS7002M_dir_t direction,
    const LMS7002M_chan_t channel,
    const int which,
    const short *taps,
    const size_t ntaps)
{
    3d64:	dd400515 	stw	r21,20(sp)
    3d68:	dc400115 	stw	r17,4(sp)
    3d6c:	dc000015 	stw	r16,0(sp)
    3d70:	dfc00915 	stw	ra,36(sp)
    3d74:	df000815 	stw	fp,32(sp)
    3d78:	ddc00715 	stw	r23,28(sp)
    3d7c:	dd800615 	stw	r22,24(sp)
    3d80:	dcc00315 	stw	r19,12(sp)
    3d84:	2023883a 	mov	r17,r4
    3d88:	3821883a 	mov	r16,r7
    3d8c:	dd400b17 	ldw	r21,44(sp)
    LMS7002M_set_mac_ch(self, channel);
    3d90:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    3d94:	00800044 	movi	r2,1

    //bypass the filter for null/empty filter taps
    const bool bypass = (taps == NULL) || (ntaps == 0);
    3d98:	90000226 	beq	r18,zero,3da4 <LMS7002M_set_gfir_taps+0x58>
    3d9c:	a827003a 	cmpeq	r19,r21,zero
    3da0:	00000106 	br	3da8 <LMS7002M_set_gfir_taps+0x5c>
    3da4:	1027883a 	mov	r19,r2
    if (direction == LMS_RX)
    3da8:	00c00084 	movi	r3,2
    3dac:	a0c00e1e 	bne	r20,r3,3de8 <LMS7002M_set_gfir_taps+0x9c>
    {
        if (which == 1) self->regs->reg_0x040c_gfir1_byp = bypass?1:0;
    3db0:	8080031e 	bne	r16,r2,3dc0 <LMS7002M_set_gfir_taps+0x74>
    3db4:	88846917 	ldw	r2,4516(r17)
    3db8:	14c21315 	stw	r19,2124(r2)
    3dbc:	00000806 	br	3de0 <LMS7002M_set_gfir_taps+0x94>
        if (which == 2) self->regs->reg_0x040c_gfir2_byp = bypass?1:0;
    3dc0:	8500031e 	bne	r16,r20,3dd0 <LMS7002M_set_gfir_taps+0x84>
    3dc4:	88846917 	ldw	r2,4516(r17)
    3dc8:	14c21215 	stw	r19,2120(r2)
    3dcc:	00000406 	br	3de0 <LMS7002M_set_gfir_taps+0x94>
        if (which == 3) self->regs->reg_0x040c_gfir3_byp = bypass?1:0;
    3dd0:	008000c4 	movi	r2,3
    3dd4:	8080021e 	bne	r16,r2,3de0 <LMS7002M_set_gfir_taps+0x94>
    3dd8:	88846917 	ldw	r2,4516(r17)
    3ddc:	14c21115 	stw	r19,2116(r2)
        LMS7002M_regs_spi_write(self, 0x040c);
    3de0:	01410304 	movi	r5,1036
    3de4:	00000e06 	br	3e20 <LMS7002M_set_gfir_taps+0xd4>
    }
    if (direction == LMS_TX)
    3de8:	a0800f1e 	bne	r20,r2,3e28 <LMS7002M_set_gfir_taps+0xdc>
    {
        if (which == 1) self->regs->reg_0x0208_gfir1_byp = bypass?1:0;
    3dec:	8500031e 	bne	r16,r20,3dfc <LMS7002M_set_gfir_taps+0xb0>
    3df0:	88846917 	ldw	r2,4516(r17)
    3df4:	14c1e415 	stw	r19,1936(r2)
    3df8:	00000806 	br	3e1c <LMS7002M_set_gfir_taps+0xd0>
        if (which == 2) self->regs->reg_0x0208_gfir2_byp = bypass?1:0;
    3dfc:	80c0031e 	bne	r16,r3,3e0c <LMS7002M_set_gfir_taps+0xc0>
    3e00:	88846917 	ldw	r2,4516(r17)
    3e04:	14c1e315 	stw	r19,1932(r2)
    3e08:	00000406 	br	3e1c <LMS7002M_set_gfir_taps+0xd0>
        if (which == 3) self->regs->reg_0x0208_gfir3_byp = bypass?1:0;
    3e0c:	008000c4 	movi	r2,3
    3e10:	8080021e 	bne	r16,r2,3e1c <LMS7002M_set_gfir_taps+0xd0>
    3e14:	88846917 	ldw	r2,4516(r17)
    3e18:	14c1e215 	stw	r19,1928(r2)
        LMS7002M_regs_spi_write(self, 0x0208);
    3e1c:	01408204 	movi	r5,520
    3e20:	8809883a 	mov	r4,r17
    3e24:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    }

    //bypass programed, skip writing taps
    if (bypass) return 0;
    3e28:	98005a1e 	bne	r19,zero,3f94 <LMS7002M_set_gfir_taps+0x248>

    //bounds check
    if (which < 1) return -1;
    3e2c:	80ffffc4 	addi	r3,r16,-1
    3e30:	00800084 	movi	r2,2
    3e34:	10c05936 	bltu	r2,r3,3f9c <LMS7002M_set_gfir_taps+0x250>
    if (which > 3) return -1;
    if (which == 1 && ntaps != 5*8) return -2;
    3e38:	00c00044 	movi	r3,1
    3e3c:	80c0031e 	bne	r16,r3,3e4c <LMS7002M_set_gfir_taps+0x100>
    3e40:	00c00a04 	movi	r3,40
    3e44:	a8c00826 	beq	r21,r3,3e68 <LMS7002M_set_gfir_taps+0x11c>
    3e48:	00005606 	br	3fa4 <LMS7002M_set_gfir_taps+0x258>
    if (which == 2 && ntaps != 5*8) return -2;
    3e4c:	8080031e 	bne	r16,r2,3e5c <LMS7002M_set_gfir_taps+0x110>
    3e50:	00800a04 	movi	r2,40
    3e54:	a8801d26 	beq	r21,r2,3ecc <LMS7002M_set_gfir_taps+0x180>
    3e58:	00005206 	br	3fa4 <LMS7002M_set_gfir_taps+0x258>
    if (which == 3 && ntaps != 3*5*8) return -2;
    3e5c:	00c01e04 	movi	r3,120
    3e60:	a8c03326 	beq	r21,r3,3f30 <LMS7002M_set_gfir_taps+0x1e4>
    3e64:	00004f06 	br	3fa4 <LMS7002M_set_gfir_taps+0x258>

    //taps configuration logic from LMS7002_MainControl::LoadGFIRCoefficients
    if (which == 1)
    {
        int addr = (direction == LMS_RX)?0x0480:0x0280;
    3e68:	a0800226 	beq	r20,r2,3e74 <LMS7002M_set_gfir_taps+0x128>
    3e6c:	0400a004 	movi	r16,640
    3e70:	00000106 	br	3e78 <LMS7002M_set_gfir_taps+0x12c>
    3e74:	04012004 	movi	r16,1152
    3e78:	01600034 	movhi	r5,32768
    3e7c:	8009883a 	mov	r4,r16
    3e80:	0025f840 	call	25f84 <__mulsi3>
    3e84:	8027883a 	mov	r19,r16
    3e88:	85000a04 	addi	r20,r16,40
    3e8c:	102f883a 	mov	r23,r2
    3e90:	bcc7c83a 	sub	r3,r23,r19
    3e94:	85800204 	addi	r22,r16,8
    3e98:	18eb883a 	add	r21,r3,r3
        for (int k=0; k<5; ++k)
        {
            for (int i=0; i<8; ++i)
            {
                LMS7002M_spi_write(self, addr, taps[k*8+i]);
    3e9c:	8407883a 	add	r3,r16,r16
    3ea0:	1d47883a 	add	r3,r3,r21
    3ea4:	90c7883a 	add	r3,r18,r3
    3ea8:	1980000f 	ldh	r6,0(r3)
    3eac:	800b883a 	mov	r5,r16
    3eb0:	8809883a 	mov	r4,r17
                ++addr;
    3eb4:	84000044 	addi	r16,r16,1
        int addr = (direction == LMS_RX)?0x0480:0x0280;
        for (int k=0; k<5; ++k)
        {
            for (int i=0; i<8; ++i)
            {
                LMS7002M_spi_write(self, addr, taps[k*8+i]);
    3eb8:	000697c0 	call	697c <LMS7002M_spi_write>
    if (which == 1)
    {
        int addr = (direction == LMS_RX)?0x0480:0x0280;
        for (int k=0; k<5; ++k)
        {
            for (int i=0; i<8; ++i)
    3ebc:	b43ff71e 	bne	r22,r16,3e9c <__alt_data_end+0xfffc569c>
    3ec0:	b021883a 	mov	r16,r22

    //taps configuration logic from LMS7002_MainControl::LoadGFIRCoefficients
    if (which == 1)
    {
        int addr = (direction == LMS_RX)?0x0480:0x0280;
        for (int k=0; k<5; ++k)
    3ec4:	a5bff21e 	bne	r20,r22,3e90 <__alt_data_end+0xfffc5690>
    3ec8:	00003206 	br	3f94 <LMS7002M_set_gfir_taps+0x248>
            }
        }
    }
    else if (which == 2)
    {
        int addr = (direction == LMS_RX)?0x04c0:0x02c0;
    3ecc:	a4000226 	beq	r20,r16,3ed8 <LMS7002M_set_gfir_taps+0x18c>
    3ed0:	0400b004 	movi	r16,704
    3ed4:	00000106 	br	3edc <LMS7002M_set_gfir_taps+0x190>
    3ed8:	04013004 	movi	r16,1216
    3edc:	01600034 	movhi	r5,32768
    3ee0:	8009883a 	mov	r4,r16
    3ee4:	0025f840 	call	25f84 <__mulsi3>
    3ee8:	8027883a 	mov	r19,r16
    3eec:	85000a04 	addi	r20,r16,40
    3ef0:	102f883a 	mov	r23,r2
    3ef4:	bcc7c83a 	sub	r3,r23,r19
    3ef8:	85800204 	addi	r22,r16,8
    3efc:	18eb883a 	add	r21,r3,r3
        for (int k=0; k<5; ++k)
        {
            for (int i=0; i<8; ++i)
            {
                LMS7002M_spi_write(self, addr, taps[k*8+i]);
    3f00:	8407883a 	add	r3,r16,r16
    3f04:	1d47883a 	add	r3,r3,r21
    3f08:	90c7883a 	add	r3,r18,r3
    3f0c:	1980000f 	ldh	r6,0(r3)
    3f10:	800b883a 	mov	r5,r16
    3f14:	8809883a 	mov	r4,r17
                ++addr;
    3f18:	84000044 	addi	r16,r16,1
        int addr = (direction == LMS_RX)?0x04c0:0x02c0;
        for (int k=0; k<5; ++k)
        {
            for (int i=0; i<8; ++i)
            {
                LMS7002M_spi_write(self, addr, taps[k*8+i]);
    3f1c:	000697c0 	call	697c <LMS7002M_spi_write>
    else if (which == 2)
    {
        int addr = (direction == LMS_RX)?0x04c0:0x02c0;
        for (int k=0; k<5; ++k)
        {
            for (int i=0; i<8; ++i)
    3f20:	b43ff71e 	bne	r22,r16,3f00 <__alt_data_end+0xfffc5700>
    3f24:	b021883a 	mov	r16,r22
        }
    }
    else if (which == 2)
    {
        int addr = (direction == LMS_RX)?0x04c0:0x02c0;
        for (int k=0; k<5; ++k)
    3f28:	a5bff21e 	bne	r20,r22,3ef4 <__alt_data_end+0xfffc56f4>
    3f2c:	00001906 	br	3f94 <LMS7002M_set_gfir_taps+0x248>
            }
        }
    }
    else if (which == 3)
    {
        int addr = (direction == LMS_RX)?0x0500:0x0300;
    3f30:	a0800226 	beq	r20,r2,3f3c <LMS7002M_set_gfir_taps+0x1f0>
    3f34:	0140c004 	movi	r5,768
    3f38:	00000106 	br	3f40 <LMS7002M_set_gfir_taps+0x1f4>
    3f3c:	01414004 	movi	r5,1280
    3f40:	0167c83a 	sub	r19,zero,r5
    3f44:	2f003004 	addi	fp,r5,192
    3f48:	282f883a 	mov	r23,r5
    3f4c:	2d800a04 	addi	r22,r5,40
    3f50:	9ceb883a 	add	r21,r19,r19
    3f54:	2d000204 	addi	r20,r5,8
    3f58:	2821883a 	mov	r16,r5
        {
            for (int k=0; k<5; ++k)
            {
                for (int i=0; i<8; ++i)
                {
                    coefValue = taps[coefIndex];
    3f5c:	8405883a 	add	r2,r16,r16
    3f60:	1545883a 	add	r2,r2,r21
    3f64:	9085883a 	add	r2,r18,r2
                    ++coefIndex;

                    LMS7002M_spi_write(self, addr, coefValue);
    3f68:	1180000b 	ldhu	r6,0(r2)
    3f6c:	800b883a 	mov	r5,r16
    3f70:	8809883a 	mov	r4,r17
                    ++addr;
    3f74:	84000044 	addi	r16,r16,1
                for (int i=0; i<8; ++i)
                {
                    coefValue = taps[coefIndex];
                    ++coefIndex;

                    LMS7002M_spi_write(self, addr, coefValue);
    3f78:	000697c0 	call	697c <LMS7002M_spi_write>
        unsigned short coefValue = 0;
        for (int n=0; n<3; ++n)
        {
            for (int k=0; k<5; ++k)
            {
                for (int i=0; i<8; ++i)
    3f7c:	a43ff71e 	bne	r20,r16,3f5c <__alt_data_end+0xfffc575c>
    3f80:	a00b883a 	mov	r5,r20
        int addr = (direction == LMS_RX)?0x0500:0x0300;
        int coefIndex = 0;
        unsigned short coefValue = 0;
        for (int n=0; n<3; ++n)
        {
            for (int k=0; k<5; ++k)
    3f84:	b53ff31e 	bne	r22,r20,3f54 <__alt_data_end+0xfffc5754>
    3f88:	b9401004 	addi	r5,r23,64
    3f8c:	9cfffa04 	addi	r19,r19,-24
    else if (which == 3)
    {
        int addr = (direction == LMS_RX)?0x0500:0x0300;
        int coefIndex = 0;
        unsigned short coefValue = 0;
        for (int n=0; n<3; ++n)
    3f90:	2f3fed1e 	bne	r5,fp,3f48 <__alt_data_end+0xfffc5748>
        if (which == 3) self->regs->reg_0x0208_gfir3_byp = bypass?1:0;
        LMS7002M_regs_spi_write(self, 0x0208);
    }

    //bypass programed, skip writing taps
    if (bypass) return 0;
    3f94:	0005883a 	mov	r2,zero
    3f98:	00000306 	br	3fa8 <LMS7002M_set_gfir_taps+0x25c>

    //bounds check
    if (which < 1) return -1;
    3f9c:	00bfffc4 	movi	r2,-1
    3fa0:	00000106 	br	3fa8 <LMS7002M_set_gfir_taps+0x25c>
    if (which > 3) return -1;
    if (which == 1 && ntaps != 5*8) return -2;
    3fa4:	00bfff84 	movi	r2,-2
            addr += 24; //skip reserved
        }
    }

    return 0; //OK
}
    3fa8:	dfc00917 	ldw	ra,36(sp)
    3fac:	df000817 	ldw	fp,32(sp)
    3fb0:	ddc00717 	ldw	r23,28(sp)
    3fb4:	dd800617 	ldw	r22,24(sp)
    3fb8:	dd400517 	ldw	r21,20(sp)
    3fbc:	dd000417 	ldw	r20,16(sp)
    3fc0:	dcc00317 	ldw	r19,12(sp)
    3fc4:	dc800217 	ldw	r18,8(sp)
    3fc8:	dc400117 	ldw	r17,4(sp)
    3fcc:	dc000017 	ldw	r16,0(sp)
    3fd0:	dec00a04 	addi	sp,sp,40
    3fd4:	f800283a 	ret

00003fd8 <LMS7002M_regs_set>:
    return -1;
}

static inline void LMS7002M_regs_set(LMS7002M_regs_t *regs, const int addr, const int value)
{
    if (addr == 0x0020)
    3fd8:	00800804 	movi	r2,32
    3fdc:	28802d1e 	bne	r5,r2,4094 <LMS7002M_regs_set+0xbc>
    {
        regs->reg_0x0020_lrst_tx_b = (value >> 15) & 0x1;
    3fe0:	3005d3fa 	srai	r2,r6,15
    3fe4:	1080004c 	andi	r2,r2,1
    3fe8:	20800015 	stw	r2,0(r4)
        regs->reg_0x0020_mrst_tx_b = (value >> 14) & 0x1;
    3fec:	3005d3ba 	srai	r2,r6,14
    3ff0:	1080004c 	andi	r2,r2,1
    3ff4:	20800115 	stw	r2,4(r4)
        regs->reg_0x0020_lrst_tx_a = (value >> 13) & 0x1;
    3ff8:	3005d37a 	srai	r2,r6,13
    3ffc:	1080004c 	andi	r2,r2,1
    4000:	20800215 	stw	r2,8(r4)
        regs->reg_0x0020_mrst_tx_a = (value >> 12) & 0x1;
    4004:	3005d33a 	srai	r2,r6,12
    4008:	1080004c 	andi	r2,r2,1
    400c:	20800315 	stw	r2,12(r4)
        regs->reg_0x0020_lrst_rx_b = (value >> 11) & 0x1;
    4010:	3005d2fa 	srai	r2,r6,11
    4014:	1080004c 	andi	r2,r2,1
    4018:	20800415 	stw	r2,16(r4)
        regs->reg_0x0020_mrst_rx_b = (value >> 10) & 0x1;
    401c:	3005d2ba 	srai	r2,r6,10
    4020:	1080004c 	andi	r2,r2,1
    4024:	20800515 	stw	r2,20(r4)
        regs->reg_0x0020_lrst_rx_a = (value >> 9) & 0x1;
    4028:	3005d27a 	srai	r2,r6,9
    402c:	1080004c 	andi	r2,r2,1
    4030:	20800615 	stw	r2,24(r4)
        regs->reg_0x0020_mrst_rx_a = (value >> 8) & 0x1;
    4034:	3005d23a 	srai	r2,r6,8
    4038:	1080004c 	andi	r2,r2,1
    403c:	20800715 	stw	r2,28(r4)
        regs->reg_0x0020_srst_rxfifo = (value >> 7) & 0x1;
    4040:	3005d1fa 	srai	r2,r6,7
    4044:	1080004c 	andi	r2,r2,1
    4048:	20800815 	stw	r2,32(r4)
        regs->reg_0x0020_srst_txfifo = (value >> 6) & 0x1;
    404c:	3005d1ba 	srai	r2,r6,6
    4050:	1080004c 	andi	r2,r2,1
    4054:	20800915 	stw	r2,36(r4)
        regs->reg_0x0020_rxen_b = (value >> 5) & 0x1;
    4058:	3005d17a 	srai	r2,r6,5
    405c:	1080004c 	andi	r2,r2,1
    4060:	20800a15 	stw	r2,40(r4)
        regs->reg_0x0020_rxen_a = (value >> 4) & 0x1;
    4064:	3005d13a 	srai	r2,r6,4
    4068:	1080004c 	andi	r2,r2,1
    406c:	20800b15 	stw	r2,44(r4)
        regs->reg_0x0020_txen_b = (value >> 3) & 0x1;
    4070:	3005d0fa 	srai	r2,r6,3
    4074:	1080004c 	andi	r2,r2,1
    4078:	20800c15 	stw	r2,48(r4)
        regs->reg_0x0020_txen_a = (value >> 2) & 0x1;
    407c:	3005d0ba 	srai	r2,r6,2
        regs->reg_0x0020_mac = (value >> 0) & 0x3;
    4080:	318000cc 	andi	r6,r6,3
    4084:	21800e15 	stw	r6,56(r4)
        regs->reg_0x0020_srst_rxfifo = (value >> 7) & 0x1;
        regs->reg_0x0020_srst_txfifo = (value >> 6) & 0x1;
        regs->reg_0x0020_rxen_b = (value >> 5) & 0x1;
        regs->reg_0x0020_rxen_a = (value >> 4) & 0x1;
        regs->reg_0x0020_txen_b = (value >> 3) & 0x1;
        regs->reg_0x0020_txen_a = (value >> 2) & 0x1;
    4088:	1080004c 	andi	r2,r2,1
    408c:	20800d15 	stw	r2,52(r4)
        regs->reg_0x0020_mac = (value >> 0) & 0x3;
        return;
    4090:	f800283a 	ret
    }
    if (addr == 0x0021)
    4094:	00800844 	movi	r2,33
    4098:	2880241e 	bne	r5,r2,412c <LMS7002M_regs_set+0x154>
    {
        regs->reg_0x0021_tx_clk_pe = (value >> 11) & 0x1;
    409c:	3005d2fa 	srai	r2,r6,11
    40a0:	1080004c 	andi	r2,r2,1
    40a4:	20800f15 	stw	r2,60(r4)
        regs->reg_0x0021_rx_clk_pe = (value >> 10) & 0x1;
    40a8:	3005d2ba 	srai	r2,r6,10
    40ac:	1080004c 	andi	r2,r2,1
    40b0:	20801015 	stw	r2,64(r4)
        regs->reg_0x0021_sda_pe = (value >> 9) & 0x1;
    40b4:	3005d27a 	srai	r2,r6,9
    40b8:	1080004c 	andi	r2,r2,1
    40bc:	20801115 	stw	r2,68(r4)
        regs->reg_0x0021_sda_ds = (value >> 8) & 0x1;
    40c0:	3005d23a 	srai	r2,r6,8
    40c4:	1080004c 	andi	r2,r2,1
    40c8:	20801215 	stw	r2,72(r4)
        regs->reg_0x0021_scl_pe = (value >> 7) & 0x1;
    40cc:	3005d1fa 	srai	r2,r6,7
    40d0:	1080004c 	andi	r2,r2,1
    40d4:	20801315 	stw	r2,76(r4)
        regs->reg_0x0021_scl_ds = (value >> 6) & 0x1;
    40d8:	3005d1ba 	srai	r2,r6,6
    40dc:	1080004c 	andi	r2,r2,1
    40e0:	20801415 	stw	r2,80(r4)
        regs->reg_0x0021_sdio_ds = (value >> 5) & 0x1;
    40e4:	3005d17a 	srai	r2,r6,5
    40e8:	1080004c 	andi	r2,r2,1
    40ec:	20801515 	stw	r2,84(r4)
        regs->reg_0x0021_sdio_pe = (value >> 4) & 0x1;
    40f0:	3005d13a 	srai	r2,r6,4
    40f4:	1080004c 	andi	r2,r2,1
    40f8:	20801615 	stw	r2,88(r4)
        regs->reg_0x0021_sdo_pe = (value >> 3) & 0x1;
    40fc:	3005d0fa 	srai	r2,r6,3
    4100:	1080004c 	andi	r2,r2,1
    4104:	20801715 	stw	r2,92(r4)
        regs->reg_0x0021_sclk_pe = (value >> 2) & 0x1;
    4108:	3005d0ba 	srai	r2,r6,2
    410c:	1080004c 	andi	r2,r2,1
    4110:	20801815 	stw	r2,96(r4)
        regs->reg_0x0021_sen_pe = (value >> 1) & 0x1;
    4114:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0021_spimode = (value >> 0) & 0x1;
    4118:	3180004c 	andi	r6,r6,1
    411c:	21801a15 	stw	r6,104(r4)
        regs->reg_0x0021_scl_ds = (value >> 6) & 0x1;
        regs->reg_0x0021_sdio_ds = (value >> 5) & 0x1;
        regs->reg_0x0021_sdio_pe = (value >> 4) & 0x1;
        regs->reg_0x0021_sdo_pe = (value >> 3) & 0x1;
        regs->reg_0x0021_sclk_pe = (value >> 2) & 0x1;
        regs->reg_0x0021_sen_pe = (value >> 1) & 0x1;
    4120:	1080004c 	andi	r2,r2,1
    4124:	20801915 	stw	r2,100(r4)
        regs->reg_0x0021_spimode = (value >> 0) & 0x1;
        return;
    4128:	f800283a 	ret
    }
    if (addr == 0x0022)
    412c:	00800884 	movi	r2,34
    4130:	2880241e 	bne	r5,r2,41c4 <LMS7002M_regs_set+0x1ec>
    {
        regs->reg_0x0022_diq2_ds = (value >> 11) & 0x1;
    4134:	3005d2fa 	srai	r2,r6,11
    4138:	1080004c 	andi	r2,r2,1
    413c:	20801b15 	stw	r2,108(r4)
        regs->reg_0x0022_diq2_pe = (value >> 10) & 0x1;
    4140:	3005d2ba 	srai	r2,r6,10
    4144:	1080004c 	andi	r2,r2,1
    4148:	20801c15 	stw	r2,112(r4)
        regs->reg_0x0022_iq_sel_en_2_pe = (value >> 9) & 0x1;
    414c:	3005d27a 	srai	r2,r6,9
    4150:	1080004c 	andi	r2,r2,1
    4154:	20801d15 	stw	r2,116(r4)
        regs->reg_0x0022_txnrx2_pe = (value >> 8) & 0x1;
    4158:	3005d23a 	srai	r2,r6,8
    415c:	1080004c 	andi	r2,r2,1
    4160:	20801e15 	stw	r2,120(r4)
        regs->reg_0x0022_fclk2_pe = (value >> 7) & 0x1;
    4164:	3005d1fa 	srai	r2,r6,7
    4168:	1080004c 	andi	r2,r2,1
    416c:	20801f15 	stw	r2,124(r4)
        regs->reg_0x0022_mclk2_pe = (value >> 6) & 0x1;
    4170:	3005d1ba 	srai	r2,r6,6
    4174:	1080004c 	andi	r2,r2,1
    4178:	20802015 	stw	r2,128(r4)
        regs->reg_0x0022_diq1_ds = (value >> 5) & 0x1;
    417c:	3005d17a 	srai	r2,r6,5
    4180:	1080004c 	andi	r2,r2,1
    4184:	20802115 	stw	r2,132(r4)
        regs->reg_0x0022_diq1_pe = (value >> 4) & 0x1;
    4188:	3005d13a 	srai	r2,r6,4
    418c:	1080004c 	andi	r2,r2,1
    4190:	20802215 	stw	r2,136(r4)
        regs->reg_0x0022_iq_sel_en_1_pe = (value >> 3) & 0x1;
    4194:	3005d0fa 	srai	r2,r6,3
    4198:	1080004c 	andi	r2,r2,1
    419c:	20802315 	stw	r2,140(r4)
        regs->reg_0x0022_txnrx1_pe = (value >> 2) & 0x1;
    41a0:	3005d0ba 	srai	r2,r6,2
    41a4:	1080004c 	andi	r2,r2,1
    41a8:	20802415 	stw	r2,144(r4)
        regs->reg_0x0022_fclk1_pe = (value >> 1) & 0x1;
    41ac:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0022_mclk1_pe = (value >> 0) & 0x1;
    41b0:	3180004c 	andi	r6,r6,1
    41b4:	21802615 	stw	r6,152(r4)
        regs->reg_0x0022_mclk2_pe = (value >> 6) & 0x1;
        regs->reg_0x0022_diq1_ds = (value >> 5) & 0x1;
        regs->reg_0x0022_diq1_pe = (value >> 4) & 0x1;
        regs->reg_0x0022_iq_sel_en_1_pe = (value >> 3) & 0x1;
        regs->reg_0x0022_txnrx1_pe = (value >> 2) & 0x1;
        regs->reg_0x0022_fclk1_pe = (value >> 1) & 0x1;
    41b8:	1080004c 	andi	r2,r2,1
    41bc:	20802515 	stw	r2,148(r4)
        regs->reg_0x0022_mclk1_pe = (value >> 0) & 0x1;
        return;
    41c0:	f800283a 	ret
    }
    if (addr == 0x0023)
    41c4:	008008c4 	movi	r2,35
    41c8:	28802d1e 	bne	r5,r2,4280 <LMS7002M_regs_set+0x2a8>
    {
        regs->reg_0x0023_diqdirctr2 = (value >> 15) & 0x1;
    41cc:	3005d3fa 	srai	r2,r6,15
    41d0:	1080004c 	andi	r2,r2,1
    41d4:	20802715 	stw	r2,156(r4)
        regs->reg_0x0023_diqdir2 = (value >> 14) & 0x1;
    41d8:	3005d3ba 	srai	r2,r6,14
    41dc:	1080004c 	andi	r2,r2,1
    41e0:	20802815 	stw	r2,160(r4)
        regs->reg_0x0023_diqdirctr1 = (value >> 13) & 0x1;
    41e4:	3005d37a 	srai	r2,r6,13
    41e8:	1080004c 	andi	r2,r2,1
    41ec:	20802915 	stw	r2,164(r4)
        regs->reg_0x0023_diqdir1 = (value >> 12) & 0x1;
    41f0:	3005d33a 	srai	r2,r6,12
    41f4:	1080004c 	andi	r2,r2,1
    41f8:	20802a15 	stw	r2,168(r4)
        regs->reg_0x0023_enabledirctr2 = (value >> 11) & 0x1;
    41fc:	3005d2fa 	srai	r2,r6,11
    4200:	1080004c 	andi	r2,r2,1
    4204:	20802b15 	stw	r2,172(r4)
        regs->reg_0x0023_enabledir2 = (value >> 10) & 0x1;
    4208:	3005d2ba 	srai	r2,r6,10
    420c:	1080004c 	andi	r2,r2,1
    4210:	20802c15 	stw	r2,176(r4)
        regs->reg_0x0023_enabledirctr1 = (value >> 9) & 0x1;
    4214:	3005d27a 	srai	r2,r6,9
    4218:	1080004c 	andi	r2,r2,1
    421c:	20802d15 	stw	r2,180(r4)
        regs->reg_0x0023_enabledir1 = (value >> 8) & 0x1;
    4220:	3005d23a 	srai	r2,r6,8
    4224:	1080004c 	andi	r2,r2,1
    4228:	20802e15 	stw	r2,184(r4)
        regs->reg_0x0023_mod_en = (value >> 6) & 0x1;
    422c:	3005d1ba 	srai	r2,r6,6
    4230:	1080004c 	andi	r2,r2,1
    4234:	20802f15 	stw	r2,188(r4)
        regs->reg_0x0023_lml2_fidm = (value >> 5) & 0x1;
    4238:	3005d17a 	srai	r2,r6,5
    423c:	1080004c 	andi	r2,r2,1
    4240:	20803015 	stw	r2,192(r4)
        regs->reg_0x0023_lml2_rxntxiq = (value >> 4) & 0x1;
    4244:	3005d13a 	srai	r2,r6,4
    4248:	1080004c 	andi	r2,r2,1
    424c:	20803115 	stw	r2,196(r4)
        regs->reg_0x0023_lml2_mode = (value >> 3) & 0x1;
    4250:	3005d0fa 	srai	r2,r6,3
    4254:	1080004c 	andi	r2,r2,1
    4258:	20803215 	stw	r2,200(r4)
        regs->reg_0x0023_lml1_fidm = (value >> 2) & 0x1;
    425c:	3005d0ba 	srai	r2,r6,2
    4260:	1080004c 	andi	r2,r2,1
    4264:	20803315 	stw	r2,204(r4)
        regs->reg_0x0023_lml1_rxntxiq = (value >> 1) & 0x1;
    4268:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0023_lml1_mode = (value >> 0) & 0x1;
    426c:	3180004c 	andi	r6,r6,1
    4270:	21803515 	stw	r6,212(r4)
        regs->reg_0x0023_mod_en = (value >> 6) & 0x1;
        regs->reg_0x0023_lml2_fidm = (value >> 5) & 0x1;
        regs->reg_0x0023_lml2_rxntxiq = (value >> 4) & 0x1;
        regs->reg_0x0023_lml2_mode = (value >> 3) & 0x1;
        regs->reg_0x0023_lml1_fidm = (value >> 2) & 0x1;
        regs->reg_0x0023_lml1_rxntxiq = (value >> 1) & 0x1;
    4274:	1080004c 	andi	r2,r2,1
    4278:	20803415 	stw	r2,208(r4)
        regs->reg_0x0023_lml1_mode = (value >> 0) & 0x1;
        return;
    427c:	f800283a 	ret
    }
    if (addr == 0x0024)
    4280:	00800904 	movi	r2,36
    4284:	2880181e 	bne	r5,r2,42e8 <LMS7002M_regs_set+0x310>
    {
        regs->reg_0x0024_lml1_s3s = (value >> 14) & 0x3;
    4288:	3005d3ba 	srai	r2,r6,14
    428c:	108000cc 	andi	r2,r2,3
    4290:	20803615 	stw	r2,216(r4)
        regs->reg_0x0024_lml1_s2s = (value >> 12) & 0x3;
    4294:	3005d33a 	srai	r2,r6,12
    4298:	108000cc 	andi	r2,r2,3
    429c:	20803715 	stw	r2,220(r4)
        regs->reg_0x0024_lml1_s1s = (value >> 10) & 0x3;
    42a0:	3005d2ba 	srai	r2,r6,10
    42a4:	108000cc 	andi	r2,r2,3
    42a8:	20803815 	stw	r2,224(r4)
        regs->reg_0x0024_lml1_s0s = (value >> 8) & 0x3;
    42ac:	3005d23a 	srai	r2,r6,8
    42b0:	108000cc 	andi	r2,r2,3
    42b4:	20803915 	stw	r2,228(r4)
        regs->reg_0x0024_lml1_bqp = (value >> 6) & 0x3;
    42b8:	3005d1ba 	srai	r2,r6,6
    42bc:	108000cc 	andi	r2,r2,3
    42c0:	20803a15 	stw	r2,232(r4)
        regs->reg_0x0024_lml1_bip = (value >> 4) & 0x3;
    42c4:	3005d13a 	srai	r2,r6,4
    42c8:	108000cc 	andi	r2,r2,3
    42cc:	20803b15 	stw	r2,236(r4)
        regs->reg_0x0024_lml1_aqp = (value >> 2) & 0x3;
    42d0:	3005d0ba 	srai	r2,r6,2
        regs->reg_0x0024_lml1_aip = (value >> 0) & 0x3;
    42d4:	318000cc 	andi	r6,r6,3
    42d8:	21803d15 	stw	r6,244(r4)
        regs->reg_0x0024_lml1_s2s = (value >> 12) & 0x3;
        regs->reg_0x0024_lml1_s1s = (value >> 10) & 0x3;
        regs->reg_0x0024_lml1_s0s = (value >> 8) & 0x3;
        regs->reg_0x0024_lml1_bqp = (value >> 6) & 0x3;
        regs->reg_0x0024_lml1_bip = (value >> 4) & 0x3;
        regs->reg_0x0024_lml1_aqp = (value >> 2) & 0x3;
    42dc:	108000cc 	andi	r2,r2,3
    42e0:	20803c15 	stw	r2,240(r4)
        regs->reg_0x0024_lml1_aip = (value >> 0) & 0x3;
        return;
    42e4:	f800283a 	ret
    }
    if (addr == 0x0025)
    42e8:	00800944 	movi	r2,37
    42ec:	2880031e 	bne	r5,r2,42fc <LMS7002M_regs_set+0x324>
    {
        regs->reg_0x0025_value = (value >> 0) & 0xffff;
    42f0:	31bfffcc 	andi	r6,r6,65535
    42f4:	21803e15 	stw	r6,248(r4)
        return;
    42f8:	f800283a 	ret
    }
    if (addr == 0x0026)
    42fc:	00800984 	movi	r2,38
    4300:	2880031e 	bne	r5,r2,4310 <LMS7002M_regs_set+0x338>
    {
        regs->reg_0x0026_value = (value >> 0) & 0xffff;
    4304:	31bfffcc 	andi	r6,r6,65535
    4308:	21803f15 	stw	r6,252(r4)
        return;
    430c:	f800283a 	ret
    }
    if (addr == 0x0027)
    4310:	008009c4 	movi	r2,39
    4314:	2880181e 	bne	r5,r2,4378 <LMS7002M_regs_set+0x3a0>
    {
        regs->reg_0x0027_lml2_s3s = (value >> 14) & 0x3;
    4318:	3005d3ba 	srai	r2,r6,14
    431c:	108000cc 	andi	r2,r2,3
    4320:	20804015 	stw	r2,256(r4)
        regs->reg_0x0027_lml2_s2s = (value >> 12) & 0x3;
    4324:	3005d33a 	srai	r2,r6,12
    4328:	108000cc 	andi	r2,r2,3
    432c:	20804115 	stw	r2,260(r4)
        regs->reg_0x0027_lml2_s1s = (value >> 10) & 0x3;
    4330:	3005d2ba 	srai	r2,r6,10
    4334:	108000cc 	andi	r2,r2,3
    4338:	20804215 	stw	r2,264(r4)
        regs->reg_0x0027_lml2_s0s = (value >> 8) & 0x3;
    433c:	3005d23a 	srai	r2,r6,8
    4340:	108000cc 	andi	r2,r2,3
    4344:	20804315 	stw	r2,268(r4)
        regs->reg_0x0027_lml2_bqp = (value >> 6) & 0x3;
    4348:	3005d1ba 	srai	r2,r6,6
    434c:	108000cc 	andi	r2,r2,3
    4350:	20804415 	stw	r2,272(r4)
        regs->reg_0x0027_lml2_bip = (value >> 4) & 0x3;
    4354:	3005d13a 	srai	r2,r6,4
    4358:	108000cc 	andi	r2,r2,3
    435c:	20804515 	stw	r2,276(r4)
        regs->reg_0x0027_lml2_aqp = (value >> 2) & 0x3;
    4360:	3005d0ba 	srai	r2,r6,2
        regs->reg_0x0027_lml2_aip = (value >> 0) & 0x3;
    4364:	318000cc 	andi	r6,r6,3
    4368:	21804715 	stw	r6,284(r4)
        regs->reg_0x0027_lml2_s2s = (value >> 12) & 0x3;
        regs->reg_0x0027_lml2_s1s = (value >> 10) & 0x3;
        regs->reg_0x0027_lml2_s0s = (value >> 8) & 0x3;
        regs->reg_0x0027_lml2_bqp = (value >> 6) & 0x3;
        regs->reg_0x0027_lml2_bip = (value >> 4) & 0x3;
        regs->reg_0x0027_lml2_aqp = (value >> 2) & 0x3;
    436c:	108000cc 	andi	r2,r2,3
    4370:	20804615 	stw	r2,280(r4)
        regs->reg_0x0027_lml2_aip = (value >> 0) & 0x3;
        return;
    4374:	f800283a 	ret
    }
    if (addr == 0x0028)
    4378:	00800a04 	movi	r2,40
    437c:	2880031e 	bne	r5,r2,438c <LMS7002M_regs_set+0x3b4>
    {
        regs->reg_0x0028_value = (value >> 0) & 0xffff;
    4380:	31bfffcc 	andi	r6,r6,65535
    4384:	21804815 	stw	r6,288(r4)
        return;
    4388:	f800283a 	ret
    }
    if (addr == 0x0029)
    438c:	00800a44 	movi	r2,41
    4390:	2880031e 	bne	r5,r2,43a0 <LMS7002M_regs_set+0x3c8>
    {
        regs->reg_0x0029_value = (value >> 0) & 0xffff;
    4394:	31bfffcc 	andi	r6,r6,65535
    4398:	21804915 	stw	r6,292(r4)
        return;
    439c:	f800283a 	ret
    }
    if (addr == 0x002A)
    43a0:	00800a84 	movi	r2,42
    43a4:	2880121e 	bne	r5,r2,43f0 <LMS7002M_regs_set+0x418>
    {
        regs->reg_0x002a_rx_mux = (value >> 10) & 0x3;
    43a8:	3005d2ba 	srai	r2,r6,10
    43ac:	108000cc 	andi	r2,r2,3
    43b0:	20804a15 	stw	r2,296(r4)
        regs->reg_0x002a_tx_mux = (value >> 8) & 0x3;
    43b4:	3005d23a 	srai	r2,r6,8
    43b8:	108000cc 	andi	r2,r2,3
    43bc:	20804b15 	stw	r2,300(r4)
        regs->reg_0x002a_txrdclk_mux = (value >> 6) & 0x3;
    43c0:	3005d1ba 	srai	r2,r6,6
    43c4:	108000cc 	andi	r2,r2,3
    43c8:	20804c15 	stw	r2,304(r4)
        regs->reg_0x002a_txwrclk_mux = (value >> 4) & 0x3;
    43cc:	3005d13a 	srai	r2,r6,4
    43d0:	108000cc 	andi	r2,r2,3
    43d4:	20804d15 	stw	r2,308(r4)
        regs->reg_0x002a_rxrdclk_mux = (value >> 2) & 0x3;
    43d8:	3005d0ba 	srai	r2,r6,2
        regs->reg_0x002a_rxwrclk_mux = (value >> 0) & 0x3;
    43dc:	318000cc 	andi	r6,r6,3
    43e0:	21804f15 	stw	r6,316(r4)
    {
        regs->reg_0x002a_rx_mux = (value >> 10) & 0x3;
        regs->reg_0x002a_tx_mux = (value >> 8) & 0x3;
        regs->reg_0x002a_txrdclk_mux = (value >> 6) & 0x3;
        regs->reg_0x002a_txwrclk_mux = (value >> 4) & 0x3;
        regs->reg_0x002a_rxrdclk_mux = (value >> 2) & 0x3;
    43e4:	108000cc 	andi	r2,r2,3
    43e8:	20804e15 	stw	r2,312(r4)
        regs->reg_0x002a_rxwrclk_mux = (value >> 0) & 0x3;
        return;
    43ec:	f800283a 	ret
    }
    if (addr == 0x002B)
    43f0:	00800ac4 	movi	r2,43
    43f4:	2880121e 	bne	r5,r2,4440 <LMS7002M_regs_set+0x468>
    {
        regs->reg_0x002b_fclk2_inv = (value >> 15) & 0x1;
    43f8:	3005d3fa 	srai	r2,r6,15
    43fc:	1080004c 	andi	r2,r2,1
    4400:	20805015 	stw	r2,320(r4)
        regs->reg_0x002b_fclk1_inv = (value >> 14) & 0x1;
    4404:	3005d3ba 	srai	r2,r6,14
    4408:	1080004c 	andi	r2,r2,1
    440c:	20805115 	stw	r2,324(r4)
        regs->reg_0x002b_mclk2src = (value >> 4) & 0x3;
    4410:	3005d13a 	srai	r2,r6,4
    4414:	108000cc 	andi	r2,r2,3
    4418:	20805215 	stw	r2,328(r4)
        regs->reg_0x002b_mclk1src = (value >> 2) & 0x3;
    441c:	3005d0ba 	srai	r2,r6,2
    4420:	108000cc 	andi	r2,r2,3
    4424:	20805315 	stw	r2,332(r4)
        regs->reg_0x002b_txdiven = (value >> 1) & 0x1;
    4428:	3005d07a 	srai	r2,r6,1
        regs->reg_0x002b_rxdiven = (value >> 0) & 0x1;
    442c:	3180004c 	andi	r6,r6,1
    4430:	21805515 	stw	r6,340(r4)
    {
        regs->reg_0x002b_fclk2_inv = (value >> 15) & 0x1;
        regs->reg_0x002b_fclk1_inv = (value >> 14) & 0x1;
        regs->reg_0x002b_mclk2src = (value >> 4) & 0x3;
        regs->reg_0x002b_mclk1src = (value >> 2) & 0x3;
        regs->reg_0x002b_txdiven = (value >> 1) & 0x1;
    4434:	1080004c 	andi	r2,r2,1
    4438:	20805415 	stw	r2,336(r4)
        regs->reg_0x002b_rxdiven = (value >> 0) & 0x1;
        return;
    443c:	f800283a 	ret
    }
    if (addr == 0x002C)
    4440:	00800b04 	movi	r2,44
    4444:	2880061e 	bne	r5,r2,4460 <LMS7002M_regs_set+0x488>
    {
        regs->reg_0x002c_txtspclk_div = (value >> 8) & 0xff;
    4448:	3005d23a 	srai	r2,r6,8
        regs->reg_0x002c_rxtspclk_div = (value >> 0) & 0xff;
    444c:	31803fcc 	andi	r6,r6,255
    4450:	21805715 	stw	r6,348(r4)
        regs->reg_0x002b_rxdiven = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x002C)
    {
        regs->reg_0x002c_txtspclk_div = (value >> 8) & 0xff;
    4454:	10803fcc 	andi	r2,r2,255
    4458:	20805615 	stw	r2,344(r4)
        regs->reg_0x002c_rxtspclk_div = (value >> 0) & 0xff;
        return;
    445c:	f800283a 	ret
    }
    if (addr == 0x002E)
    4460:	00800b84 	movi	r2,46
    4464:	2880041e 	bne	r5,r2,4478 <LMS7002M_regs_set+0x4a0>
    {
        regs->reg_0x002e_mimo_siso = (value >> 15) & 0x1;
    4468:	300dd3fa 	srai	r6,r6,15
    446c:	3180004c 	andi	r6,r6,1
    4470:	21805815 	stw	r6,352(r4)
        return;
    4474:	f800283a 	ret
    }
    if (addr == 0x002F)
    4478:	00800bc4 	movi	r2,47
    447c:	2880091e 	bne	r5,r2,44a4 <LMS7002M_regs_set+0x4cc>
    {
        regs->reg_0x002f_ver = (value >> 11) & 0x1f;
    4480:	3005d2fa 	srai	r2,r6,11
    4484:	108007cc 	andi	r2,r2,31
    4488:	20805915 	stw	r2,356(r4)
        regs->reg_0x002f_rev = (value >> 6) & 0x1f;
    448c:	3005d1ba 	srai	r2,r6,6
        regs->reg_0x002f_mask = (value >> 0) & 0x3f;
    4490:	31800fcc 	andi	r6,r6,63
    4494:	21805b15 	stw	r6,364(r4)
        return;
    }
    if (addr == 0x002F)
    {
        regs->reg_0x002f_ver = (value >> 11) & 0x1f;
        regs->reg_0x002f_rev = (value >> 6) & 0x1f;
    4498:	108007cc 	andi	r2,r2,31
    449c:	20805a15 	stw	r2,360(r4)
        regs->reg_0x002f_mask = (value >> 0) & 0x3f;
        return;
    44a0:	f800283a 	ret
    }
    if (addr == 0x0081)
    44a4:	00802044 	movi	r2,129
    44a8:	28800c1e 	bne	r5,r2,44dc <LMS7002M_regs_set+0x504>
    {
        regs->reg_0x0081_en_dir_ldo = (value >> 3) & 0x1;
    44ac:	3005d0fa 	srai	r2,r6,3
    44b0:	1080004c 	andi	r2,r2,1
    44b4:	20805c15 	stw	r2,368(r4)
        regs->reg_0x0081_en_dir_cgen = (value >> 2) & 0x1;
    44b8:	3005d0ba 	srai	r2,r6,2
    44bc:	1080004c 	andi	r2,r2,1
    44c0:	20805d15 	stw	r2,372(r4)
        regs->reg_0x0081_en_dir_xbuf = (value >> 1) & 0x1;
    44c4:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0081_en_dir_afe = (value >> 0) & 0x1;
    44c8:	3180004c 	andi	r6,r6,1
    44cc:	21805f15 	stw	r6,380(r4)
    }
    if (addr == 0x0081)
    {
        regs->reg_0x0081_en_dir_ldo = (value >> 3) & 0x1;
        regs->reg_0x0081_en_dir_cgen = (value >> 2) & 0x1;
        regs->reg_0x0081_en_dir_xbuf = (value >> 1) & 0x1;
    44d0:	1080004c 	andi	r2,r2,1
    44d4:	20805e15 	stw	r2,376(r4)
        regs->reg_0x0081_en_dir_afe = (value >> 0) & 0x1;
        return;
    44d8:	f800283a 	ret
    }
    if (addr == 0x0082)
    44dc:	00802084 	movi	r2,130
    44e0:	28801e1e 	bne	r5,r2,455c <LMS7002M_regs_set+0x584>
    {
        regs->reg_0x0082_isel_dac_afe = (value >> 13) & 0x7;
    44e4:	3005d37a 	srai	r2,r6,13
    44e8:	108001cc 	andi	r2,r2,7
    44ec:	20806015 	stw	r2,384(r4)
        regs->reg_0x0082_mode_interleave_afe = (value >> 12) & 0x1;
    44f0:	3005d33a 	srai	r2,r6,12
    44f4:	1080004c 	andi	r2,r2,1
    44f8:	20806115 	stw	r2,388(r4)
        regs->reg_0x0082_mux_afe_1 = (value >> 10) & 0x3;
    44fc:	3005d2ba 	srai	r2,r6,10
    4500:	108000cc 	andi	r2,r2,3
    4504:	20806215 	stw	r2,392(r4)
        regs->reg_0x0082_mux_afe_2 = (value >> 8) & 0x3;
    4508:	3005d23a 	srai	r2,r6,8
    450c:	108000cc 	andi	r2,r2,3
    4510:	20806315 	stw	r2,396(r4)
        regs->reg_0x0082_pd_afe = (value >> 5) & 0x1;
    4514:	3005d17a 	srai	r2,r6,5
    4518:	1080004c 	andi	r2,r2,1
    451c:	20806415 	stw	r2,400(r4)
        regs->reg_0x0082_pd_rx_afe1 = (value >> 4) & 0x1;
    4520:	3005d13a 	srai	r2,r6,4
    4524:	1080004c 	andi	r2,r2,1
    4528:	20806515 	stw	r2,404(r4)
        regs->reg_0x0082_pd_rx_afe2 = (value >> 3) & 0x1;
    452c:	3005d0fa 	srai	r2,r6,3
    4530:	1080004c 	andi	r2,r2,1
    4534:	20806615 	stw	r2,408(r4)
        regs->reg_0x0082_pd_tx_afe1 = (value >> 2) & 0x1;
    4538:	3005d0ba 	srai	r2,r6,2
    453c:	1080004c 	andi	r2,r2,1
    4540:	20806715 	stw	r2,412(r4)
        regs->reg_0x0082_pd_tx_afe2 = (value >> 1) & 0x1;
    4544:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0082_en_g_afe = (value >> 0) & 0x1;
    4548:	3180004c 	andi	r6,r6,1
    454c:	21806915 	stw	r6,420(r4)
        regs->reg_0x0082_mux_afe_2 = (value >> 8) & 0x3;
        regs->reg_0x0082_pd_afe = (value >> 5) & 0x1;
        regs->reg_0x0082_pd_rx_afe1 = (value >> 4) & 0x1;
        regs->reg_0x0082_pd_rx_afe2 = (value >> 3) & 0x1;
        regs->reg_0x0082_pd_tx_afe1 = (value >> 2) & 0x1;
        regs->reg_0x0082_pd_tx_afe2 = (value >> 1) & 0x1;
    4550:	1080004c 	andi	r2,r2,1
    4554:	20806815 	stw	r2,416(r4)
        regs->reg_0x0082_en_g_afe = (value >> 0) & 0x1;
        return;
    4558:	f800283a 	ret
    }
    if (addr == 0x0084)
    455c:	00802104 	movi	r2,132
    4560:	2880151e 	bne	r5,r2,45b8 <LMS7002M_regs_set+0x5e0>
    {
        regs->reg_0x0084_mux_bias_out = (value >> 11) & 0x3;
    4564:	3005d2fa 	srai	r2,r6,11
    4568:	108000cc 	andi	r2,r2,3
    456c:	20806a15 	stw	r2,424(r4)
        regs->reg_0x0084_rp_calib_bias = (value >> 6) & 0x1f;
    4570:	3005d1ba 	srai	r2,r6,6
    4574:	108007cc 	andi	r2,r2,31
    4578:	20806b15 	stw	r2,428(r4)
        regs->reg_0x0084_pd_frp_bias = (value >> 4) & 0x1;
    457c:	3005d13a 	srai	r2,r6,4
    4580:	1080004c 	andi	r2,r2,1
    4584:	20806c15 	stw	r2,432(r4)
        regs->reg_0x0084_pd_f_bias = (value >> 3) & 0x1;
    4588:	3005d0fa 	srai	r2,r6,3
    458c:	1080004c 	andi	r2,r2,1
    4590:	20806d15 	stw	r2,436(r4)
        regs->reg_0x0084_pd_ptrp_bias = (value >> 2) & 0x1;
    4594:	3005d0ba 	srai	r2,r6,2
    4598:	1080004c 	andi	r2,r2,1
    459c:	20806e15 	stw	r2,440(r4)
        regs->reg_0x0084_pd_pt_bias = (value >> 1) & 0x1;
    45a0:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0084_pd_bias_master = (value >> 0) & 0x1;
    45a4:	3180004c 	andi	r6,r6,1
    45a8:	21807015 	stw	r6,448(r4)
        regs->reg_0x0084_mux_bias_out = (value >> 11) & 0x3;
        regs->reg_0x0084_rp_calib_bias = (value >> 6) & 0x1f;
        regs->reg_0x0084_pd_frp_bias = (value >> 4) & 0x1;
        regs->reg_0x0084_pd_f_bias = (value >> 3) & 0x1;
        regs->reg_0x0084_pd_ptrp_bias = (value >> 2) & 0x1;
        regs->reg_0x0084_pd_pt_bias = (value >> 1) & 0x1;
    45ac:	1080004c 	andi	r2,r2,1
    45b0:	20806f15 	stw	r2,444(r4)
        regs->reg_0x0084_pd_bias_master = (value >> 0) & 0x1;
        return;
    45b4:	f800283a 	ret
    }
    if (addr == 0x0085)
    45b8:	00802144 	movi	r2,133
    45bc:	28801b1e 	bne	r5,r2,462c <LMS7002M_regs_set+0x654>
    {
        regs->reg_0x0085_slfb_xbuf_rx = (value >> 8) & 0x1;
    45c0:	3005d23a 	srai	r2,r6,8
    45c4:	1080004c 	andi	r2,r2,1
    45c8:	20807115 	stw	r2,452(r4)
        regs->reg_0x0085_slfb_xbuf_tx = (value >> 7) & 0x1;
    45cc:	3005d1fa 	srai	r2,r6,7
    45d0:	1080004c 	andi	r2,r2,1
    45d4:	20807215 	stw	r2,456(r4)
        regs->reg_0x0085_byp_xbuf_rx = (value >> 6) & 0x1;
    45d8:	3005d1ba 	srai	r2,r6,6
    45dc:	1080004c 	andi	r2,r2,1
    45e0:	20807315 	stw	r2,460(r4)
        regs->reg_0x0085_byp_xbuf_tx = (value >> 5) & 0x1;
    45e4:	3005d17a 	srai	r2,r6,5
    45e8:	1080004c 	andi	r2,r2,1
    45ec:	20807415 	stw	r2,464(r4)
        regs->reg_0x0085_en_out2_xbuf_tx = (value >> 4) & 0x1;
    45f0:	3005d13a 	srai	r2,r6,4
    45f4:	1080004c 	andi	r2,r2,1
    45f8:	20807515 	stw	r2,468(r4)
        regs->reg_0x0085_en_tbufin_xbuf_rx = (value >> 3) & 0x1;
    45fc:	3005d0fa 	srai	r2,r6,3
    4600:	1080004c 	andi	r2,r2,1
    4604:	20807615 	stw	r2,472(r4)
        regs->reg_0x0085_pd_xbuf_rx = (value >> 2) & 0x1;
    4608:	3005d0ba 	srai	r2,r6,2
    460c:	1080004c 	andi	r2,r2,1
    4610:	20807715 	stw	r2,476(r4)
        regs->reg_0x0085_pd_xbuf_tx = (value >> 1) & 0x1;
    4614:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0085_en_g_xbuf = (value >> 0) & 0x1;
    4618:	3180004c 	andi	r6,r6,1
    461c:	21807915 	stw	r6,484(r4)
        regs->reg_0x0085_byp_xbuf_rx = (value >> 6) & 0x1;
        regs->reg_0x0085_byp_xbuf_tx = (value >> 5) & 0x1;
        regs->reg_0x0085_en_out2_xbuf_tx = (value >> 4) & 0x1;
        regs->reg_0x0085_en_tbufin_xbuf_rx = (value >> 3) & 0x1;
        regs->reg_0x0085_pd_xbuf_rx = (value >> 2) & 0x1;
        regs->reg_0x0085_pd_xbuf_tx = (value >> 1) & 0x1;
    4620:	1080004c 	andi	r2,r2,1
    4624:	20807815 	stw	r2,480(r4)
        regs->reg_0x0085_en_g_xbuf = (value >> 0) & 0x1;
        return;
    4628:	f800283a 	ret
    }
    if (addr == 0x0086)
    462c:	00802184 	movi	r2,134
    4630:	2880271e 	bne	r5,r2,46d0 <LMS7002M_regs_set+0x6f8>
    {
        regs->reg_0x0086_spdup_vco_cgen = (value >> 15) & 0x1;
    4634:	3005d3fa 	srai	r2,r6,15
    4638:	1080004c 	andi	r2,r2,1
    463c:	20807a15 	stw	r2,488(r4)
        regs->reg_0x0086_reset_n_cgen = (value >> 14) & 0x1;
    4640:	3005d3ba 	srai	r2,r6,14
    4644:	1080004c 	andi	r2,r2,1
    4648:	20807b15 	stw	r2,492(r4)
        regs->reg_0x0086_en_adcclkh_clkgn = (value >> 11) & 0x1;
    464c:	3005d2fa 	srai	r2,r6,11
    4650:	1080004c 	andi	r2,r2,1
    4654:	20807c15 	stw	r2,496(r4)
        regs->reg_0x0086_en_coarse_cklgen = (value >> 10) & 0x1;
    4658:	3005d2ba 	srai	r2,r6,10
    465c:	1080004c 	andi	r2,r2,1
    4660:	20807d15 	stw	r2,500(r4)
        regs->reg_0x0086_en_intonly_sdm_cgen = (value >> 9) & 0x1;
    4664:	3005d27a 	srai	r2,r6,9
    4668:	1080004c 	andi	r2,r2,1
    466c:	20807e15 	stw	r2,504(r4)
        regs->reg_0x0086_en_sdm_clk_cgen = (value >> 8) & 0x1;
    4670:	3005d23a 	srai	r2,r6,8
    4674:	1080004c 	andi	r2,r2,1
    4678:	20807f15 	stw	r2,508(r4)
        regs->reg_0x0086_pd_cp_cgen = (value >> 6) & 0x1;
    467c:	3005d1ba 	srai	r2,r6,6
    4680:	1080004c 	andi	r2,r2,1
    4684:	20808015 	stw	r2,512(r4)
        regs->reg_0x0086_pd_fdiv_fb_cgen = (value >> 5) & 0x1;
    4688:	3005d17a 	srai	r2,r6,5
    468c:	1080004c 	andi	r2,r2,1
    4690:	20808115 	stw	r2,516(r4)
        regs->reg_0x0086_pd_fdiv_o_cgen = (value >> 4) & 0x1;
    4694:	3005d13a 	srai	r2,r6,4
    4698:	1080004c 	andi	r2,r2,1
    469c:	20808215 	stw	r2,520(r4)
        regs->reg_0x0086_pd_sdm_cgen = (value >> 3) & 0x1;
    46a0:	3005d0fa 	srai	r2,r6,3
    46a4:	1080004c 	andi	r2,r2,1
    46a8:	20808315 	stw	r2,524(r4)
        regs->reg_0x0086_pd_vco_cgen = (value >> 2) & 0x1;
    46ac:	3005d0ba 	srai	r2,r6,2
    46b0:	1080004c 	andi	r2,r2,1
    46b4:	20808415 	stw	r2,528(r4)
        regs->reg_0x0086_pd_vco_comp_cgen = (value >> 1) & 0x1;
    46b8:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0086_en_g_cgen = (value >> 0) & 0x1;
    46bc:	3180004c 	andi	r6,r6,1
    46c0:	21808615 	stw	r6,536(r4)
        regs->reg_0x0086_pd_cp_cgen = (value >> 6) & 0x1;
        regs->reg_0x0086_pd_fdiv_fb_cgen = (value >> 5) & 0x1;
        regs->reg_0x0086_pd_fdiv_o_cgen = (value >> 4) & 0x1;
        regs->reg_0x0086_pd_sdm_cgen = (value >> 3) & 0x1;
        regs->reg_0x0086_pd_vco_cgen = (value >> 2) & 0x1;
        regs->reg_0x0086_pd_vco_comp_cgen = (value >> 1) & 0x1;
    46c4:	1080004c 	andi	r2,r2,1
    46c8:	20808515 	stw	r2,532(r4)
    46cc:	f800283a 	ret
        regs->reg_0x0086_en_g_cgen = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0087)
    46d0:	008021c4 	movi	r2,135
    46d4:	2880031e 	bne	r5,r2,46e4 <LMS7002M_regs_set+0x70c>
    {
        regs->reg_0x0087_frac_sdm_cgen = (value >> 0) & 0xffff;
    46d8:	31bfffcc 	andi	r6,r6,65535
    46dc:	21808715 	stw	r6,540(r4)
    46e0:	f800283a 	ret
        return;
    }
    if (addr == 0x0088)
    46e4:	00802204 	movi	r2,136
    46e8:	2880061e 	bne	r5,r2,4704 <LMS7002M_regs_set+0x72c>
    {
        regs->reg_0x0088_int_sdm_cgen = (value >> 4) & 0x3ff;
    46ec:	3005d13a 	srai	r2,r6,4
        regs->reg_0x0088_frac_sdm_cgen = (value >> 0) & 0xf;
    46f0:	318003cc 	andi	r6,r6,15
    46f4:	21808915 	stw	r6,548(r4)
        regs->reg_0x0087_frac_sdm_cgen = (value >> 0) & 0xffff;
        return;
    }
    if (addr == 0x0088)
    {
        regs->reg_0x0088_int_sdm_cgen = (value >> 4) & 0x3ff;
    46f8:	1080ffcc 	andi	r2,r2,1023
    46fc:	20808815 	stw	r2,544(r4)
    4700:	f800283a 	ret
        regs->reg_0x0088_frac_sdm_cgen = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x0089)
    4704:	00802244 	movi	r2,137
    4708:	2880121e 	bne	r5,r2,4754 <LMS7002M_regs_set+0x77c>
    {
        regs->reg_0x0089_rev_sdmclk_cgen = (value >> 15) & 0x1;
    470c:	3005d3fa 	srai	r2,r6,15
    4710:	1080004c 	andi	r2,r2,1
    4714:	20808a15 	stw	r2,552(r4)
        regs->reg_0x0089_sel_sdmclk_cgen = (value >> 14) & 0x1;
    4718:	3005d3ba 	srai	r2,r6,14
    471c:	1080004c 	andi	r2,r2,1
    4720:	20808b15 	stw	r2,556(r4)
        regs->reg_0x0089_sx_dither_en_cgen = (value >> 13) & 0x1;
    4724:	3005d37a 	srai	r2,r6,13
    4728:	1080004c 	andi	r2,r2,1
    472c:	20808c15 	stw	r2,560(r4)
        regs->reg_0x0089_clkh_ov_clkl_cgen = (value >> 11) & 0x3;
    4730:	3005d2fa 	srai	r2,r6,11
    4734:	108000cc 	andi	r2,r2,3
    4738:	20808d15 	stw	r2,564(r4)
        regs->reg_0x0089_div_outch_cgen = (value >> 3) & 0xff;
    473c:	3005d0fa 	srai	r2,r6,3
        regs->reg_0x0089_tst_cgen = (value >> 0) & 0x7;
    4740:	318001cc 	andi	r6,r6,7
    4744:	21808f15 	stw	r6,572(r4)
    {
        regs->reg_0x0089_rev_sdmclk_cgen = (value >> 15) & 0x1;
        regs->reg_0x0089_sel_sdmclk_cgen = (value >> 14) & 0x1;
        regs->reg_0x0089_sx_dither_en_cgen = (value >> 13) & 0x1;
        regs->reg_0x0089_clkh_ov_clkl_cgen = (value >> 11) & 0x3;
        regs->reg_0x0089_div_outch_cgen = (value >> 3) & 0xff;
    4748:	10803fcc 	andi	r2,r2,255
    474c:	20808e15 	stw	r2,568(r4)
    4750:	f800283a 	ret
        regs->reg_0x0089_tst_cgen = (value >> 0) & 0x7;
        return;
    }
    if (addr == 0x008A)
    4754:	00802284 	movi	r2,138
    4758:	28800f1e 	bne	r5,r2,4798 <LMS7002M_regs_set+0x7c0>
    {
        regs->reg_0x008a_rev_clkdac_cgen = (value >> 14) & 0x1;
    475c:	3005d3ba 	srai	r2,r6,14
    4760:	1080004c 	andi	r2,r2,1
    4764:	20809015 	stw	r2,576(r4)
        regs->reg_0x008a_rev_clkadc_cgen = (value >> 13) & 0x1;
    4768:	3005d37a 	srai	r2,r6,13
    476c:	1080004c 	andi	r2,r2,1
    4770:	20809115 	stw	r2,580(r4)
        regs->reg_0x008a_revph_pfd_cgen = (value >> 12) & 0x1;
    4774:	3005d33a 	srai	r2,r6,12
    4778:	1080004c 	andi	r2,r2,1
    477c:	20809215 	stw	r2,584(r4)
        regs->reg_0x008a_ioffset_cp_cgen = (value >> 6) & 0x3f;
    4780:	3005d1ba 	srai	r2,r6,6
        regs->reg_0x008a_ipulse_cp_cgen = (value >> 0) & 0x3f;
    4784:	31800fcc 	andi	r6,r6,63
    4788:	21809415 	stw	r6,592(r4)
    if (addr == 0x008A)
    {
        regs->reg_0x008a_rev_clkdac_cgen = (value >> 14) & 0x1;
        regs->reg_0x008a_rev_clkadc_cgen = (value >> 13) & 0x1;
        regs->reg_0x008a_revph_pfd_cgen = (value >> 12) & 0x1;
        regs->reg_0x008a_ioffset_cp_cgen = (value >> 6) & 0x3f;
    478c:	10800fcc 	andi	r2,r2,63
    4790:	20809315 	stw	r2,588(r4)
    4794:	f800283a 	ret
        regs->reg_0x008a_ipulse_cp_cgen = (value >> 0) & 0x3f;
        return;
    }
    if (addr == 0x008B)
    4798:	008022c4 	movi	r2,139
    479c:	2880091e 	bne	r5,r2,47c4 <LMS7002M_regs_set+0x7ec>
    {
        regs->reg_0x008b_ict_vco_cgen = (value >> 9) & 0x1f;
    47a0:	3005d27a 	srai	r2,r6,9
    47a4:	108007cc 	andi	r2,r2,31
    47a8:	20809515 	stw	r2,596(r4)
        regs->reg_0x008b_csw_vco_cgen = (value >> 1) & 0xff;
    47ac:	3005d07a 	srai	r2,r6,1
        regs->reg_0x008b_coarse_start_cgen = (value >> 0) & 0x1;
    47b0:	3180004c 	andi	r6,r6,1
    47b4:	21809715 	stw	r6,604(r4)
        return;
    }
    if (addr == 0x008B)
    {
        regs->reg_0x008b_ict_vco_cgen = (value >> 9) & 0x1f;
        regs->reg_0x008b_csw_vco_cgen = (value >> 1) & 0xff;
    47b8:	10803fcc 	andi	r2,r2,255
    47bc:	20809615 	stw	r2,600(r4)
    47c0:	f800283a 	ret
        regs->reg_0x008b_coarse_start_cgen = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x008C)
    47c4:	00802304 	movi	r2,140
    47c8:	2880151e 	bne	r5,r2,4820 <LMS7002M_regs_set+0x848>
    {
        regs->reg_0x008c_coarse_stepdone_cgen = (value >> 15) & 0x1;
    47cc:	3005d3fa 	srai	r2,r6,15
    47d0:	1080004c 	andi	r2,r2,1
    47d4:	20809815 	stw	r2,608(r4)
        regs->reg_0x008c_coarsepll_compo_cgen = (value >> 14) & 0x1;
    47d8:	3005d3ba 	srai	r2,r6,14
    47dc:	1080004c 	andi	r2,r2,1
    47e0:	20809915 	stw	r2,612(r4)
        regs->reg_0x008c_vco_cmpho_cgen = (value >> 13) & 0x1;
    47e4:	3005d37a 	srai	r2,r6,13
    47e8:	1080004c 	andi	r2,r2,1
    47ec:	20809a15 	stw	r2,616(r4)
        regs->reg_0x008c_vco_cmplo_cgen = (value >> 12) & 0x1;
    47f0:	3005d33a 	srai	r2,r6,12
    47f4:	1080004c 	andi	r2,r2,1
    47f8:	20809b15 	stw	r2,620(r4)
        regs->reg_0x008c_cp2_cgen = (value >> 8) & 0xf;
    47fc:	3005d23a 	srai	r2,r6,8
    4800:	108003cc 	andi	r2,r2,15
    4804:	20809c15 	stw	r2,624(r4)
        regs->reg_0x008c_cp3_cgen = (value >> 4) & 0xf;
    4808:	3005d13a 	srai	r2,r6,4
        regs->reg_0x008c_cz_cgen = (value >> 0) & 0xf;
    480c:	318003cc 	andi	r6,r6,15
    4810:	21809e15 	stw	r6,632(r4)
        regs->reg_0x008c_coarse_stepdone_cgen = (value >> 15) & 0x1;
        regs->reg_0x008c_coarsepll_compo_cgen = (value >> 14) & 0x1;
        regs->reg_0x008c_vco_cmpho_cgen = (value >> 13) & 0x1;
        regs->reg_0x008c_vco_cmplo_cgen = (value >> 12) & 0x1;
        regs->reg_0x008c_cp2_cgen = (value >> 8) & 0xf;
        regs->reg_0x008c_cp3_cgen = (value >> 4) & 0xf;
    4814:	108003cc 	andi	r2,r2,15
    4818:	20809d15 	stw	r2,628(r4)
    481c:	f800283a 	ret
        regs->reg_0x008c_cz_cgen = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x008D)
    4820:	00802344 	movi	r2,141
    4824:	2880031e 	bne	r5,r2,4834 <LMS7002M_regs_set+0x85c>
    {
        regs->reg_0x008d_resrv_cgn = (value >> 0) & 0x7;
    4828:	318001cc 	andi	r6,r6,7
    482c:	21809f15 	stw	r6,636(r4)
    4830:	f800283a 	ret
        return;
    }
    if (addr == 0x0092)
    4834:	00802484 	movi	r2,146
    4838:	2880301e 	bne	r5,r2,48fc <LMS7002M_regs_set+0x924>
    {
        regs->reg_0x0092_en_ldo_dig = (value >> 15) & 0x1;
    483c:	3005d3fa 	srai	r2,r6,15
    4840:	1080004c 	andi	r2,r2,1
    4844:	2080a015 	stw	r2,640(r4)
        regs->reg_0x0092_en_ldo_diggn = (value >> 14) & 0x1;
    4848:	3005d3ba 	srai	r2,r6,14
    484c:	1080004c 	andi	r2,r2,1
    4850:	2080a115 	stw	r2,644(r4)
        regs->reg_0x0092_en_ldo_digsxr = (value >> 13) & 0x1;
    4854:	3005d37a 	srai	r2,r6,13
    4858:	1080004c 	andi	r2,r2,1
    485c:	2080a215 	stw	r2,648(r4)
        regs->reg_0x0092_en_ldo_digsxt = (value >> 12) & 0x1;
    4860:	3005d33a 	srai	r2,r6,12
    4864:	1080004c 	andi	r2,r2,1
    4868:	2080a315 	stw	r2,652(r4)
        regs->reg_0x0092_en_ldo_divgn = (value >> 11) & 0x1;
    486c:	3005d2fa 	srai	r2,r6,11
    4870:	1080004c 	andi	r2,r2,1
    4874:	2080a415 	stw	r2,656(r4)
        regs->reg_0x0092_en_ldo_divsxr = (value >> 10) & 0x1;
    4878:	3005d2ba 	srai	r2,r6,10
    487c:	1080004c 	andi	r2,r2,1
    4880:	2080a515 	stw	r2,660(r4)
        regs->reg_0x0092_en_ldo_divsxt = (value >> 9) & 0x1;
    4884:	3005d27a 	srai	r2,r6,9
    4888:	1080004c 	andi	r2,r2,1
    488c:	2080a615 	stw	r2,664(r4)
        regs->reg_0x0092_en_ldo_lna12 = (value >> 8) & 0x1;
    4890:	3005d23a 	srai	r2,r6,8
    4894:	1080004c 	andi	r2,r2,1
    4898:	2080a715 	stw	r2,668(r4)
        regs->reg_0x0092_en_ldo_lna14 = (value >> 7) & 0x1;
    489c:	3005d1fa 	srai	r2,r6,7
    48a0:	1080004c 	andi	r2,r2,1
    48a4:	2080a815 	stw	r2,672(r4)
        regs->reg_0x0092_en_ldo_mxrfe = (value >> 6) & 0x1;
    48a8:	3005d1ba 	srai	r2,r6,6
    48ac:	1080004c 	andi	r2,r2,1
    48b0:	2080a915 	stw	r2,676(r4)
        regs->reg_0x0092_en_ldo_rbb = (value >> 5) & 0x1;
    48b4:	3005d17a 	srai	r2,r6,5
    48b8:	1080004c 	andi	r2,r2,1
    48bc:	2080aa15 	stw	r2,680(r4)
        regs->reg_0x0092_en_ldo_rxbuf = (value >> 4) & 0x1;
    48c0:	3005d13a 	srai	r2,r6,4
    48c4:	1080004c 	andi	r2,r2,1
    48c8:	2080ab15 	stw	r2,684(r4)
        regs->reg_0x0092_en_ldo_tbb = (value >> 3) & 0x1;
    48cc:	3005d0fa 	srai	r2,r6,3
    48d0:	1080004c 	andi	r2,r2,1
    48d4:	2080ac15 	stw	r2,688(r4)
        regs->reg_0x0092_en_ldo_tia12 = (value >> 2) & 0x1;
    48d8:	3005d0ba 	srai	r2,r6,2
    48dc:	1080004c 	andi	r2,r2,1
    48e0:	2080ad15 	stw	r2,692(r4)
        regs->reg_0x0092_en_ldo_tia14 = (value >> 1) & 0x1;
    48e4:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0092_en_g_ldo = (value >> 0) & 0x1;
    48e8:	3180004c 	andi	r6,r6,1
    48ec:	2180af15 	stw	r6,700(r4)
        regs->reg_0x0092_en_ldo_mxrfe = (value >> 6) & 0x1;
        regs->reg_0x0092_en_ldo_rbb = (value >> 5) & 0x1;
        regs->reg_0x0092_en_ldo_rxbuf = (value >> 4) & 0x1;
        regs->reg_0x0092_en_ldo_tbb = (value >> 3) & 0x1;
        regs->reg_0x0092_en_ldo_tia12 = (value >> 2) & 0x1;
        regs->reg_0x0092_en_ldo_tia14 = (value >> 1) & 0x1;
    48f0:	1080004c 	andi	r2,r2,1
    48f4:	2080ae15 	stw	r2,696(r4)
    48f8:	f800283a 	ret
        regs->reg_0x0092_en_g_ldo = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0093)
    48fc:	008024c4 	movi	r2,147
    4900:	2880301e 	bne	r5,r2,49c4 <LMS7002M_regs_set+0x9ec>
    {
        regs->reg_0x0093_en_loadimp_ldo_tlob = (value >> 15) & 0x1;
    4904:	3005d3fa 	srai	r2,r6,15
    4908:	1080004c 	andi	r2,r2,1
    490c:	2080b015 	stw	r2,704(r4)
        regs->reg_0x0093_en_loadimp_ldo_tpad = (value >> 14) & 0x1;
    4910:	3005d3ba 	srai	r2,r6,14
    4914:	1080004c 	andi	r2,r2,1
    4918:	2080b115 	stw	r2,708(r4)
        regs->reg_0x0093_en_loadimp_ldo_txbuf = (value >> 13) & 0x1;
    491c:	3005d37a 	srai	r2,r6,13
    4920:	1080004c 	andi	r2,r2,1
    4924:	2080b215 	stw	r2,712(r4)
        regs->reg_0x0093_en_loadimp_ldo_vcogn = (value >> 12) & 0x1;
    4928:	3005d33a 	srai	r2,r6,12
    492c:	1080004c 	andi	r2,r2,1
    4930:	2080b315 	stw	r2,716(r4)
        regs->reg_0x0093_en_loadimp_ldo_vcosxr = (value >> 11) & 0x1;
    4934:	3005d2fa 	srai	r2,r6,11
    4938:	1080004c 	andi	r2,r2,1
    493c:	2080b415 	stw	r2,720(r4)
        regs->reg_0x0093_en_loadimp_ldo_vcosxt = (value >> 10) & 0x1;
    4940:	3005d2ba 	srai	r2,r6,10
    4944:	1080004c 	andi	r2,r2,1
    4948:	2080b515 	stw	r2,724(r4)
        regs->reg_0x0093_en_ldo_afe = (value >> 9) & 0x1;
    494c:	3005d27a 	srai	r2,r6,9
    4950:	1080004c 	andi	r2,r2,1
    4954:	2080b615 	stw	r2,728(r4)
        regs->reg_0x0093_en_ldo_cpgn = (value >> 8) & 0x1;
    4958:	3005d23a 	srai	r2,r6,8
    495c:	1080004c 	andi	r2,r2,1
    4960:	2080b715 	stw	r2,732(r4)
        regs->reg_0x0093_en_ldo_cpsxr = (value >> 7) & 0x1;
    4964:	3005d1fa 	srai	r2,r6,7
    4968:	1080004c 	andi	r2,r2,1
    496c:	2080b815 	stw	r2,736(r4)
        regs->reg_0x0093_en_ldo_tlob = (value >> 6) & 0x1;
    4970:	3005d1ba 	srai	r2,r6,6
    4974:	1080004c 	andi	r2,r2,1
    4978:	2080b915 	stw	r2,740(r4)
        regs->reg_0x0093_en_ldo_tpad = (value >> 5) & 0x1;
    497c:	3005d17a 	srai	r2,r6,5
    4980:	1080004c 	andi	r2,r2,1
    4984:	2080ba15 	stw	r2,744(r4)
        regs->reg_0x0093_en_ldo_txbuf = (value >> 4) & 0x1;
    4988:	3005d13a 	srai	r2,r6,4
    498c:	1080004c 	andi	r2,r2,1
    4990:	2080bb15 	stw	r2,748(r4)
        regs->reg_0x0093_en_ldo_vcogn = (value >> 3) & 0x1;
    4994:	3005d0fa 	srai	r2,r6,3
    4998:	1080004c 	andi	r2,r2,1
    499c:	2080bc15 	stw	r2,752(r4)
        regs->reg_0x0093_en_ldo_vcosxr = (value >> 2) & 0x1;
    49a0:	3005d0ba 	srai	r2,r6,2
    49a4:	1080004c 	andi	r2,r2,1
    49a8:	2080bd15 	stw	r2,756(r4)
        regs->reg_0x0093_en_ldo_vcosxt = (value >> 1) & 0x1;
    49ac:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0093_en_ldo_cpsxt = (value >> 0) & 0x1;
    49b0:	3180004c 	andi	r6,r6,1
    49b4:	2180bf15 	stw	r6,764(r4)
        regs->reg_0x0093_en_ldo_tlob = (value >> 6) & 0x1;
        regs->reg_0x0093_en_ldo_tpad = (value >> 5) & 0x1;
        regs->reg_0x0093_en_ldo_txbuf = (value >> 4) & 0x1;
        regs->reg_0x0093_en_ldo_vcogn = (value >> 3) & 0x1;
        regs->reg_0x0093_en_ldo_vcosxr = (value >> 2) & 0x1;
        regs->reg_0x0093_en_ldo_vcosxt = (value >> 1) & 0x1;
    49b8:	1080004c 	andi	r2,r2,1
    49bc:	2080be15 	stw	r2,760(r4)
    49c0:	f800283a 	ret
        regs->reg_0x0093_en_ldo_cpsxt = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0094)
    49c4:	00802504 	movi	r2,148
    49c8:	2880301e 	bne	r5,r2,4a8c <LMS7002M_regs_set+0xab4>
    {
        regs->reg_0x0094_en_loadimp_ldo_cpsxt = (value >> 15) & 0x1;
    49cc:	3005d3fa 	srai	r2,r6,15
    49d0:	1080004c 	andi	r2,r2,1
    49d4:	2080c015 	stw	r2,768(r4)
        regs->reg_0x0094_en_loadimp_ldo_dig = (value >> 14) & 0x1;
    49d8:	3005d3ba 	srai	r2,r6,14
    49dc:	1080004c 	andi	r2,r2,1
    49e0:	2080c115 	stw	r2,772(r4)
        regs->reg_0x0094_en_loadimp_ldo_diggn = (value >> 13) & 0x1;
    49e4:	3005d37a 	srai	r2,r6,13
    49e8:	1080004c 	andi	r2,r2,1
    49ec:	2080c215 	stw	r2,776(r4)
        regs->reg_0x0094_en_loadimp_ldo_digsxr = (value >> 12) & 0x1;
    49f0:	3005d33a 	srai	r2,r6,12
    49f4:	1080004c 	andi	r2,r2,1
    49f8:	2080c315 	stw	r2,780(r4)
        regs->reg_0x0094_en_loadimp_ldo_digsxt = (value >> 11) & 0x1;
    49fc:	3005d2fa 	srai	r2,r6,11
    4a00:	1080004c 	andi	r2,r2,1
    4a04:	2080c415 	stw	r2,784(r4)
        regs->reg_0x0094_en_loadimp_ldo_divgn = (value >> 10) & 0x1;
    4a08:	3005d2ba 	srai	r2,r6,10
    4a0c:	1080004c 	andi	r2,r2,1
    4a10:	2080c515 	stw	r2,788(r4)
        regs->reg_0x0094_en_loadimp_ldo_divsxr = (value >> 9) & 0x1;
    4a14:	3005d27a 	srai	r2,r6,9
    4a18:	1080004c 	andi	r2,r2,1
    4a1c:	2080c615 	stw	r2,792(r4)
        regs->reg_0x0094_en_loadimp_ldo_divsxt = (value >> 8) & 0x1;
    4a20:	3005d23a 	srai	r2,r6,8
    4a24:	1080004c 	andi	r2,r2,1
    4a28:	2080c715 	stw	r2,796(r4)
        regs->reg_0x0094_en_loadimp_ldo_lna12 = (value >> 7) & 0x1;
    4a2c:	3005d1fa 	srai	r2,r6,7
    4a30:	1080004c 	andi	r2,r2,1
    4a34:	2080c815 	stw	r2,800(r4)
        regs->reg_0x0094_en_loadimp_ldo_lna14 = (value >> 6) & 0x1;
    4a38:	3005d1ba 	srai	r2,r6,6
    4a3c:	1080004c 	andi	r2,r2,1
    4a40:	2080c915 	stw	r2,804(r4)
        regs->reg_0x0094_en_loadimp_ldo_mxrfe = (value >> 5) & 0x1;
    4a44:	3005d17a 	srai	r2,r6,5
    4a48:	1080004c 	andi	r2,r2,1
    4a4c:	2080ca15 	stw	r2,808(r4)
        regs->reg_0x0094_en_loadimp_ldo_rbb = (value >> 4) & 0x1;
    4a50:	3005d13a 	srai	r2,r6,4
    4a54:	1080004c 	andi	r2,r2,1
    4a58:	2080cb15 	stw	r2,812(r4)
        regs->reg_0x0094_en_loadimp_ldo_rxbuf = (value >> 3) & 0x1;
    4a5c:	3005d0fa 	srai	r2,r6,3
    4a60:	1080004c 	andi	r2,r2,1
    4a64:	2080cc15 	stw	r2,816(r4)
        regs->reg_0x0094_en_loadimp_ldo_tbb = (value >> 2) & 0x1;
    4a68:	3005d0ba 	srai	r2,r6,2
    4a6c:	1080004c 	andi	r2,r2,1
    4a70:	2080cd15 	stw	r2,820(r4)
        regs->reg_0x0094_en_loadimp_ldo_tia12 = (value >> 1) & 0x1;
    4a74:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0094_en_loadimp_ldo_tia14 = (value >> 0) & 0x1;
    4a78:	3180004c 	andi	r6,r6,1
    4a7c:	2180cf15 	stw	r6,828(r4)
        regs->reg_0x0094_en_loadimp_ldo_lna14 = (value >> 6) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_mxrfe = (value >> 5) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_rbb = (value >> 4) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_rxbuf = (value >> 3) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_tbb = (value >> 2) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_tia12 = (value >> 1) & 0x1;
    4a80:	1080004c 	andi	r2,r2,1
    4a84:	2080ce15 	stw	r2,824(r4)
    4a88:	f800283a 	ret
        regs->reg_0x0094_en_loadimp_ldo_tia14 = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0095)
    4a8c:	00802544 	movi	r2,149
    4a90:	2880241e 	bne	r5,r2,4b24 <LMS7002M_regs_set+0xb4c>
    {
        regs->reg_0x0095_byp_ldo_tbb = (value >> 15) & 0x1;
    4a94:	3005d3fa 	srai	r2,r6,15
    4a98:	1080004c 	andi	r2,r2,1
    4a9c:	2080d015 	stw	r2,832(r4)
        regs->reg_0x0095_byp_ldo_tia12 = (value >> 14) & 0x1;
    4aa0:	3005d3ba 	srai	r2,r6,14
    4aa4:	1080004c 	andi	r2,r2,1
    4aa8:	2080d115 	stw	r2,836(r4)
        regs->reg_0x0095_byp_ldo_tia14 = (value >> 13) & 0x1;
    4aac:	3005d37a 	srai	r2,r6,13
    4ab0:	1080004c 	andi	r2,r2,1
    4ab4:	2080d215 	stw	r2,840(r4)
        regs->reg_0x0095_byp_ldo_tlob = (value >> 12) & 0x1;
    4ab8:	3005d33a 	srai	r2,r6,12
    4abc:	1080004c 	andi	r2,r2,1
    4ac0:	2080d315 	stw	r2,844(r4)
        regs->reg_0x0095_byp_ldo_tpad = (value >> 11) & 0x1;
    4ac4:	3005d2fa 	srai	r2,r6,11
    4ac8:	1080004c 	andi	r2,r2,1
    4acc:	2080d415 	stw	r2,848(r4)
        regs->reg_0x0095_byp_ldo_txbuf = (value >> 10) & 0x1;
    4ad0:	3005d2ba 	srai	r2,r6,10
    4ad4:	1080004c 	andi	r2,r2,1
    4ad8:	2080d515 	stw	r2,852(r4)
        regs->reg_0x0095_byp_ldo_vcogn = (value >> 9) & 0x1;
    4adc:	3005d27a 	srai	r2,r6,9
    4ae0:	1080004c 	andi	r2,r2,1
    4ae4:	2080d615 	stw	r2,856(r4)
        regs->reg_0x0095_byp_ldo_vcosxr = (value >> 8) & 0x1;
    4ae8:	3005d23a 	srai	r2,r6,8
    4aec:	1080004c 	andi	r2,r2,1
    4af0:	2080d715 	stw	r2,860(r4)
        regs->reg_0x0095_byp_ldo_vcosxt = (value >> 7) & 0x1;
    4af4:	3005d1fa 	srai	r2,r6,7
    4af8:	1080004c 	andi	r2,r2,1
    4afc:	2080d815 	stw	r2,864(r4)
        regs->reg_0x0095_en_loadimp_ldo_afe = (value >> 2) & 0x1;
    4b00:	3005d0ba 	srai	r2,r6,2
    4b04:	1080004c 	andi	r2,r2,1
    4b08:	2080d915 	stw	r2,868(r4)
        regs->reg_0x0095_en_loadimp_ldo_cpgn = (value >> 1) & 0x1;
    4b0c:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0095_en_loadimp_ldo_cpsxr = (value >> 0) & 0x1;
    4b10:	3180004c 	andi	r6,r6,1
    4b14:	2180db15 	stw	r6,876(r4)
        regs->reg_0x0095_byp_ldo_txbuf = (value >> 10) & 0x1;
        regs->reg_0x0095_byp_ldo_vcogn = (value >> 9) & 0x1;
        regs->reg_0x0095_byp_ldo_vcosxr = (value >> 8) & 0x1;
        regs->reg_0x0095_byp_ldo_vcosxt = (value >> 7) & 0x1;
        regs->reg_0x0095_en_loadimp_ldo_afe = (value >> 2) & 0x1;
        regs->reg_0x0095_en_loadimp_ldo_cpgn = (value >> 1) & 0x1;
    4b18:	1080004c 	andi	r2,r2,1
    4b1c:	2080da15 	stw	r2,872(r4)
    4b20:	f800283a 	ret
        regs->reg_0x0095_en_loadimp_ldo_cpsxr = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0096)
    4b24:	00802584 	movi	r2,150
    4b28:	2880301e 	bne	r5,r2,4bec <LMS7002M_regs_set+0xc14>
    {
        regs->reg_0x0096_byp_ldo_afe = (value >> 15) & 0x1;
    4b2c:	3005d3fa 	srai	r2,r6,15
    4b30:	1080004c 	andi	r2,r2,1
    4b34:	2080dc15 	stw	r2,880(r4)
        regs->reg_0x0096_byp_ldo_cpgn = (value >> 14) & 0x1;
    4b38:	3005d3ba 	srai	r2,r6,14
    4b3c:	1080004c 	andi	r2,r2,1
    4b40:	2080dd15 	stw	r2,884(r4)
        regs->reg_0x0096_byp_ldo_cpsxr = (value >> 13) & 0x1;
    4b44:	3005d37a 	srai	r2,r6,13
    4b48:	1080004c 	andi	r2,r2,1
    4b4c:	2080de15 	stw	r2,888(r4)
        regs->reg_0x0096_byp_ldo_cpsxt = (value >> 12) & 0x1;
    4b50:	3005d33a 	srai	r2,r6,12
    4b54:	1080004c 	andi	r2,r2,1
    4b58:	2080df15 	stw	r2,892(r4)
        regs->reg_0x0096_byp_ldo_dig = (value >> 11) & 0x1;
    4b5c:	3005d2fa 	srai	r2,r6,11
    4b60:	1080004c 	andi	r2,r2,1
    4b64:	2080e015 	stw	r2,896(r4)
        regs->reg_0x0096_byp_ldo_diggn = (value >> 10) & 0x1;
    4b68:	3005d2ba 	srai	r2,r6,10
    4b6c:	1080004c 	andi	r2,r2,1
    4b70:	2080e115 	stw	r2,900(r4)
        regs->reg_0x0096_byp_ldo_digsxr = (value >> 9) & 0x1;
    4b74:	3005d27a 	srai	r2,r6,9
    4b78:	1080004c 	andi	r2,r2,1
    4b7c:	2080e215 	stw	r2,904(r4)
        regs->reg_0x0096_byp_ldo_digsxt = (value >> 8) & 0x1;
    4b80:	3005d23a 	srai	r2,r6,8
    4b84:	1080004c 	andi	r2,r2,1
    4b88:	2080e315 	stw	r2,908(r4)
        regs->reg_0x0096_byp_ldo_divgn = (value >> 7) & 0x1;
    4b8c:	3005d1fa 	srai	r2,r6,7
    4b90:	1080004c 	andi	r2,r2,1
    4b94:	2080e415 	stw	r2,912(r4)
        regs->reg_0x0096_byp_ldo_divsxr = (value >> 6) & 0x1;
    4b98:	3005d1ba 	srai	r2,r6,6
    4b9c:	1080004c 	andi	r2,r2,1
    4ba0:	2080e515 	stw	r2,916(r4)
        regs->reg_0x0096_byp_ldo_divsxt = (value >> 5) & 0x1;
    4ba4:	3005d17a 	srai	r2,r6,5
    4ba8:	1080004c 	andi	r2,r2,1
    4bac:	2080e615 	stw	r2,920(r4)
        regs->reg_0x0096_byp_ldo_lna12 = (value >> 4) & 0x1;
    4bb0:	3005d13a 	srai	r2,r6,4
    4bb4:	1080004c 	andi	r2,r2,1
    4bb8:	2080e715 	stw	r2,924(r4)
        regs->reg_0x0096_byp_ldo_lna14 = (value >> 3) & 0x1;
    4bbc:	3005d0fa 	srai	r2,r6,3
    4bc0:	1080004c 	andi	r2,r2,1
    4bc4:	2080e815 	stw	r2,928(r4)
        regs->reg_0x0096_byp_ldo_mxrfe = (value >> 2) & 0x1;
    4bc8:	3005d0ba 	srai	r2,r6,2
    4bcc:	1080004c 	andi	r2,r2,1
    4bd0:	2080e915 	stw	r2,932(r4)
        regs->reg_0x0096_byp_ldo_rbb = (value >> 1) & 0x1;
    4bd4:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0096_byp_ldo_rxbuf = (value >> 0) & 0x1;
    4bd8:	3180004c 	andi	r6,r6,1
    4bdc:	2180eb15 	stw	r6,940(r4)
        regs->reg_0x0096_byp_ldo_divsxr = (value >> 6) & 0x1;
        regs->reg_0x0096_byp_ldo_divsxt = (value >> 5) & 0x1;
        regs->reg_0x0096_byp_ldo_lna12 = (value >> 4) & 0x1;
        regs->reg_0x0096_byp_ldo_lna14 = (value >> 3) & 0x1;
        regs->reg_0x0096_byp_ldo_mxrfe = (value >> 2) & 0x1;
        regs->reg_0x0096_byp_ldo_rbb = (value >> 1) & 0x1;
    4be0:	1080004c 	andi	r2,r2,1
    4be4:	2080ea15 	stw	r2,936(r4)
    4be8:	f800283a 	ret
        regs->reg_0x0096_byp_ldo_rxbuf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0097)
    4bec:	008025c4 	movi	r2,151
    4bf0:	2880301e 	bne	r5,r2,4cb4 <LMS7002M_regs_set+0xcdc>
    {
        regs->reg_0x0097_spdup_ldo_divsxr = (value >> 15) & 0x1;
    4bf4:	3005d3fa 	srai	r2,r6,15
    4bf8:	1080004c 	andi	r2,r2,1
    4bfc:	2080ec15 	stw	r2,944(r4)
        regs->reg_0x0097_spdup_ldo_divsxt = (value >> 14) & 0x1;
    4c00:	3005d3ba 	srai	r2,r6,14
    4c04:	1080004c 	andi	r2,r2,1
    4c08:	2080ed15 	stw	r2,948(r4)
        regs->reg_0x0097_spdup_ldo_lna12 = (value >> 13) & 0x1;
    4c0c:	3005d37a 	srai	r2,r6,13
    4c10:	1080004c 	andi	r2,r2,1
    4c14:	2080ee15 	stw	r2,952(r4)
        regs->reg_0x0097_spdup_ldo_lna14 = (value >> 12) & 0x1;
    4c18:	3005d33a 	srai	r2,r6,12
    4c1c:	1080004c 	andi	r2,r2,1
    4c20:	2080ef15 	stw	r2,956(r4)
        regs->reg_0x0097_spdup_ldo_mxrfe = (value >> 11) & 0x1;
    4c24:	3005d2fa 	srai	r2,r6,11
    4c28:	1080004c 	andi	r2,r2,1
    4c2c:	2080f015 	stw	r2,960(r4)
        regs->reg_0x0097_spdup_ldo_rbb = (value >> 10) & 0x1;
    4c30:	3005d2ba 	srai	r2,r6,10
    4c34:	1080004c 	andi	r2,r2,1
    4c38:	2080f115 	stw	r2,964(r4)
        regs->reg_0x0097_spdup_ldo_rxbuf = (value >> 9) & 0x1;
    4c3c:	3005d27a 	srai	r2,r6,9
    4c40:	1080004c 	andi	r2,r2,1
    4c44:	2080f215 	stw	r2,968(r4)
        regs->reg_0x0097_spdup_ldo_tbb = (value >> 8) & 0x1;
    4c48:	3005d23a 	srai	r2,r6,8
    4c4c:	1080004c 	andi	r2,r2,1
    4c50:	2080f315 	stw	r2,972(r4)
        regs->reg_0x0097_spdup_ldo_tia12 = (value >> 7) & 0x1;
    4c54:	3005d1fa 	srai	r2,r6,7
    4c58:	1080004c 	andi	r2,r2,1
    4c5c:	2080f415 	stw	r2,976(r4)
        regs->reg_0x0097_spdup_ldo_tia14 = (value >> 6) & 0x1;
    4c60:	3005d1ba 	srai	r2,r6,6
    4c64:	1080004c 	andi	r2,r2,1
    4c68:	2080f515 	stw	r2,980(r4)
        regs->reg_0x0097_spdup_ldo_tlob = (value >> 5) & 0x1;
    4c6c:	3005d17a 	srai	r2,r6,5
    4c70:	1080004c 	andi	r2,r2,1
    4c74:	2080f615 	stw	r2,984(r4)
        regs->reg_0x0097_spdup_ldo_tpad = (value >> 4) & 0x1;
    4c78:	3005d13a 	srai	r2,r6,4
    4c7c:	1080004c 	andi	r2,r2,1
    4c80:	2080f715 	stw	r2,988(r4)
        regs->reg_0x0097_spdup_ldo_txbuf = (value >> 3) & 0x1;
    4c84:	3005d0fa 	srai	r2,r6,3
    4c88:	1080004c 	andi	r2,r2,1
    4c8c:	2080f815 	stw	r2,992(r4)
        regs->reg_0x0097_spdup_ldo_vcogn = (value >> 2) & 0x1;
    4c90:	3005d0ba 	srai	r2,r6,2
    4c94:	1080004c 	andi	r2,r2,1
    4c98:	2080f915 	stw	r2,996(r4)
        regs->reg_0x0097_spdup_ldo_vcosxr = (value >> 1) & 0x1;
    4c9c:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0097_spdup_ldo_vcosxt = (value >> 0) & 0x1;
    4ca0:	3180004c 	andi	r6,r6,1
    4ca4:	2180fb15 	stw	r6,1004(r4)
        regs->reg_0x0097_spdup_ldo_tia14 = (value >> 6) & 0x1;
        regs->reg_0x0097_spdup_ldo_tlob = (value >> 5) & 0x1;
        regs->reg_0x0097_spdup_ldo_tpad = (value >> 4) & 0x1;
        regs->reg_0x0097_spdup_ldo_txbuf = (value >> 3) & 0x1;
        regs->reg_0x0097_spdup_ldo_vcogn = (value >> 2) & 0x1;
        regs->reg_0x0097_spdup_ldo_vcosxr = (value >> 1) & 0x1;
    4ca8:	1080004c 	andi	r2,r2,1
    4cac:	2080fa15 	stw	r2,1000(r4)
    4cb0:	f800283a 	ret
        regs->reg_0x0097_spdup_ldo_vcosxt = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0098)
    4cb4:	00802604 	movi	r2,152
    4cb8:	28801b1e 	bne	r5,r2,4d28 <LMS7002M_regs_set+0xd50>
    {
        regs->reg_0x0098_spdup_ldo_afe = (value >> 8) & 0x1;
    4cbc:	3005d23a 	srai	r2,r6,8
    4cc0:	1080004c 	andi	r2,r2,1
    4cc4:	2080fc15 	stw	r2,1008(r4)
        regs->reg_0x0098_spdup_ldo_cpgn = (value >> 7) & 0x1;
    4cc8:	3005d1fa 	srai	r2,r6,7
    4ccc:	1080004c 	andi	r2,r2,1
    4cd0:	2080fd15 	stw	r2,1012(r4)
        regs->reg_0x0098_spdup_ldo_cpsxr = (value >> 6) & 0x1;
    4cd4:	3005d1ba 	srai	r2,r6,6
    4cd8:	1080004c 	andi	r2,r2,1
    4cdc:	2080fe15 	stw	r2,1016(r4)
        regs->reg_0x0098_spdup_ldo_cpsxt = (value >> 5) & 0x1;
    4ce0:	3005d17a 	srai	r2,r6,5
    4ce4:	1080004c 	andi	r2,r2,1
    4ce8:	2080ff15 	stw	r2,1020(r4)
        regs->reg_0x0098_spdup_ldo_dig = (value >> 4) & 0x1;
    4cec:	3005d13a 	srai	r2,r6,4
    4cf0:	1080004c 	andi	r2,r2,1
    4cf4:	20810015 	stw	r2,1024(r4)
        regs->reg_0x0098_spdup_ldo_diggn = (value >> 3) & 0x1;
    4cf8:	3005d0fa 	srai	r2,r6,3
    4cfc:	1080004c 	andi	r2,r2,1
    4d00:	20810115 	stw	r2,1028(r4)
        regs->reg_0x0098_spdup_ldo_digsxr = (value >> 2) & 0x1;
    4d04:	3005d0ba 	srai	r2,r6,2
    4d08:	1080004c 	andi	r2,r2,1
    4d0c:	20810215 	stw	r2,1032(r4)
        regs->reg_0x0098_spdup_ldo_digsxt = (value >> 1) & 0x1;
    4d10:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0098_spdup_ldo_divgn = (value >> 0) & 0x1;
    4d14:	3180004c 	andi	r6,r6,1
    4d18:	21810415 	stw	r6,1040(r4)
        regs->reg_0x0098_spdup_ldo_cpsxr = (value >> 6) & 0x1;
        regs->reg_0x0098_spdup_ldo_cpsxt = (value >> 5) & 0x1;
        regs->reg_0x0098_spdup_ldo_dig = (value >> 4) & 0x1;
        regs->reg_0x0098_spdup_ldo_diggn = (value >> 3) & 0x1;
        regs->reg_0x0098_spdup_ldo_digsxr = (value >> 2) & 0x1;
        regs->reg_0x0098_spdup_ldo_digsxt = (value >> 1) & 0x1;
    4d1c:	1080004c 	andi	r2,r2,1
    4d20:	20810315 	stw	r2,1036(r4)
    4d24:	f800283a 	ret
        regs->reg_0x0098_spdup_ldo_divgn = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0099)
    4d28:	00802644 	movi	r2,153
    4d2c:	2880061e 	bne	r5,r2,4d48 <LMS7002M_regs_set+0xd70>
    {
        regs->reg_0x0099_rdiv_vcosxr = (value >> 8) & 0xff;
    4d30:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0099_rdiv_vcosxt = (value >> 0) & 0xff;
    4d34:	31803fcc 	andi	r6,r6,255
    4d38:	21810615 	stw	r6,1048(r4)
        regs->reg_0x0098_spdup_ldo_divgn = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0099)
    {
        regs->reg_0x0099_rdiv_vcosxr = (value >> 8) & 0xff;
    4d3c:	10803fcc 	andi	r2,r2,255
    4d40:	20810515 	stw	r2,1044(r4)
    4d44:	f800283a 	ret
        regs->reg_0x0099_rdiv_vcosxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009A)
    4d48:	00802684 	movi	r2,154
    4d4c:	2880061e 	bne	r5,r2,4d68 <LMS7002M_regs_set+0xd90>
    {
        regs->reg_0x009a_rdiv_txbuf = (value >> 8) & 0xff;
    4d50:	3005d23a 	srai	r2,r6,8
        regs->reg_0x009a_rdiv_vcogn = (value >> 0) & 0xff;
    4d54:	31803fcc 	andi	r6,r6,255
    4d58:	21810815 	stw	r6,1056(r4)
        regs->reg_0x0099_rdiv_vcosxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009A)
    {
        regs->reg_0x009a_rdiv_txbuf = (value >> 8) & 0xff;
    4d5c:	10803fcc 	andi	r2,r2,255
    4d60:	20810715 	stw	r2,1052(r4)
    4d64:	f800283a 	ret
        regs->reg_0x009a_rdiv_vcogn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009B)
    4d68:	008026c4 	movi	r2,155
    4d6c:	2880061e 	bne	r5,r2,4d88 <LMS7002M_regs_set+0xdb0>
    {
        regs->reg_0x009b_rdiv_tlob = (value >> 8) & 0xff;
    4d70:	3005d23a 	srai	r2,r6,8
        regs->reg_0x009b_rdiv_tpad = (value >> 0) & 0xff;
    4d74:	31803fcc 	andi	r6,r6,255
    4d78:	21810a15 	stw	r6,1064(r4)
        regs->reg_0x009a_rdiv_vcogn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009B)
    {
        regs->reg_0x009b_rdiv_tlob = (value >> 8) & 0xff;
    4d7c:	10803fcc 	andi	r2,r2,255
    4d80:	20810915 	stw	r2,1060(r4)
    4d84:	f800283a 	ret
        regs->reg_0x009b_rdiv_tpad = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009C)
    4d88:	00802704 	movi	r2,156
    4d8c:	2880061e 	bne	r5,r2,4da8 <LMS7002M_regs_set+0xdd0>
    {
        regs->reg_0x009c_rdiv_tia12 = (value >> 8) & 0xff;
    4d90:	3005d23a 	srai	r2,r6,8
        regs->reg_0x009c_rdiv_tia14 = (value >> 0) & 0xff;
    4d94:	31803fcc 	andi	r6,r6,255
    4d98:	21810c15 	stw	r6,1072(r4)
        regs->reg_0x009b_rdiv_tpad = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009C)
    {
        regs->reg_0x009c_rdiv_tia12 = (value >> 8) & 0xff;
    4d9c:	10803fcc 	andi	r2,r2,255
    4da0:	20810b15 	stw	r2,1068(r4)
    4da4:	f800283a 	ret
        regs->reg_0x009c_rdiv_tia14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009D)
    4da8:	00802744 	movi	r2,157
    4dac:	2880061e 	bne	r5,r2,4dc8 <LMS7002M_regs_set+0xdf0>
    {
        regs->reg_0x009d_rdiv_rxbuf = (value >> 8) & 0xff;
    4db0:	3005d23a 	srai	r2,r6,8
        regs->reg_0x009d_rdiv_tbb = (value >> 0) & 0xff;
    4db4:	31803fcc 	andi	r6,r6,255
    4db8:	21810e15 	stw	r6,1080(r4)
        regs->reg_0x009c_rdiv_tia14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009D)
    {
        regs->reg_0x009d_rdiv_rxbuf = (value >> 8) & 0xff;
    4dbc:	10803fcc 	andi	r2,r2,255
    4dc0:	20810d15 	stw	r2,1076(r4)
    4dc4:	f800283a 	ret
        regs->reg_0x009d_rdiv_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009E)
    4dc8:	00802784 	movi	r2,158
    4dcc:	2880061e 	bne	r5,r2,4de8 <LMS7002M_regs_set+0xe10>
    {
        regs->reg_0x009e_rdiv_mxrfe = (value >> 8) & 0xff;
    4dd0:	3005d23a 	srai	r2,r6,8
        regs->reg_0x009e_rdiv_rbb = (value >> 0) & 0xff;
    4dd4:	31803fcc 	andi	r6,r6,255
    4dd8:	21811015 	stw	r6,1088(r4)
        regs->reg_0x009d_rdiv_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009E)
    {
        regs->reg_0x009e_rdiv_mxrfe = (value >> 8) & 0xff;
    4ddc:	10803fcc 	andi	r2,r2,255
    4de0:	20810f15 	stw	r2,1084(r4)
    4de4:	f800283a 	ret
        regs->reg_0x009e_rdiv_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009F)
    4de8:	008027c4 	movi	r2,159
    4dec:	2880061e 	bne	r5,r2,4e08 <LMS7002M_regs_set+0xe30>
    {
        regs->reg_0x009f_rdiv_lna12 = (value >> 8) & 0xff;
    4df0:	3005d23a 	srai	r2,r6,8
        regs->reg_0x009f_rdiv_lna14 = (value >> 0) & 0xff;
    4df4:	31803fcc 	andi	r6,r6,255
    4df8:	21811215 	stw	r6,1096(r4)
        regs->reg_0x009e_rdiv_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009F)
    {
        regs->reg_0x009f_rdiv_lna12 = (value >> 8) & 0xff;
    4dfc:	10803fcc 	andi	r2,r2,255
    4e00:	20811115 	stw	r2,1092(r4)
    4e04:	f800283a 	ret
        regs->reg_0x009f_rdiv_lna14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A0)
    4e08:	00802804 	movi	r2,160
    4e0c:	2880061e 	bne	r5,r2,4e28 <LMS7002M_regs_set+0xe50>
    {
        regs->reg_0x00a0_rdiv_divsxr = (value >> 8) & 0xff;
    4e10:	3005d23a 	srai	r2,r6,8
        regs->reg_0x00a0_rdiv_divsxt = (value >> 0) & 0xff;
    4e14:	31803fcc 	andi	r6,r6,255
    4e18:	21811415 	stw	r6,1104(r4)
        regs->reg_0x009f_rdiv_lna14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A0)
    {
        regs->reg_0x00a0_rdiv_divsxr = (value >> 8) & 0xff;
    4e1c:	10803fcc 	andi	r2,r2,255
    4e20:	20811315 	stw	r2,1100(r4)
    4e24:	f800283a 	ret
        regs->reg_0x00a0_rdiv_divsxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A1)
    4e28:	00802844 	movi	r2,161
    4e2c:	2880061e 	bne	r5,r2,4e48 <LMS7002M_regs_set+0xe70>
    {
        regs->reg_0x00a1_rdiv_digsxt = (value >> 8) & 0xff;
    4e30:	3005d23a 	srai	r2,r6,8
        regs->reg_0x00a1_rdiv_divgn = (value >> 0) & 0xff;
    4e34:	31803fcc 	andi	r6,r6,255
    4e38:	21811615 	stw	r6,1112(r4)
        regs->reg_0x00a0_rdiv_divsxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A1)
    {
        regs->reg_0x00a1_rdiv_digsxt = (value >> 8) & 0xff;
    4e3c:	10803fcc 	andi	r2,r2,255
    4e40:	20811515 	stw	r2,1108(r4)
    4e44:	f800283a 	ret
        regs->reg_0x00a1_rdiv_divgn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A2)
    4e48:	00802884 	movi	r2,162
    4e4c:	2880061e 	bne	r5,r2,4e68 <LMS7002M_regs_set+0xe90>
    {
        regs->reg_0x00a2_rdiv_diggn = (value >> 8) & 0xff;
    4e50:	3005d23a 	srai	r2,r6,8
        regs->reg_0x00a2_rdiv_digsxr = (value >> 0) & 0xff;
    4e54:	31803fcc 	andi	r6,r6,255
    4e58:	21811815 	stw	r6,1120(r4)
        regs->reg_0x00a1_rdiv_divgn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A2)
    {
        regs->reg_0x00a2_rdiv_diggn = (value >> 8) & 0xff;
    4e5c:	10803fcc 	andi	r2,r2,255
    4e60:	20811715 	stw	r2,1116(r4)
    4e64:	f800283a 	ret
        regs->reg_0x00a2_rdiv_digsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A3)
    4e68:	008028c4 	movi	r2,163
    4e6c:	2880061e 	bne	r5,r2,4e88 <LMS7002M_regs_set+0xeb0>
    {
        regs->reg_0x00a3_rdiv_cpsxt = (value >> 8) & 0xff;
    4e70:	3005d23a 	srai	r2,r6,8
        regs->reg_0x00a3_rdiv_dig = (value >> 0) & 0xff;
    4e74:	31803fcc 	andi	r6,r6,255
    4e78:	21811a15 	stw	r6,1128(r4)
        regs->reg_0x00a2_rdiv_digsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A3)
    {
        regs->reg_0x00a3_rdiv_cpsxt = (value >> 8) & 0xff;
    4e7c:	10803fcc 	andi	r2,r2,255
    4e80:	20811915 	stw	r2,1124(r4)
    4e84:	f800283a 	ret
        regs->reg_0x00a3_rdiv_dig = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A4)
    4e88:	00802904 	movi	r2,164
    4e8c:	2880061e 	bne	r5,r2,4ea8 <LMS7002M_regs_set+0xed0>
    {
        regs->reg_0x00a4_rdiv_cpgn = (value >> 8) & 0xff;
    4e90:	3005d23a 	srai	r2,r6,8
        regs->reg_0x00a4_rdiv_cpsxr = (value >> 0) & 0xff;
    4e94:	31803fcc 	andi	r6,r6,255
    4e98:	21811c15 	stw	r6,1136(r4)
        regs->reg_0x00a3_rdiv_dig = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A4)
    {
        regs->reg_0x00a4_rdiv_cpgn = (value >> 8) & 0xff;
    4e9c:	10803fcc 	andi	r2,r2,255
    4ea0:	20811b15 	stw	r2,1132(r4)
    4ea4:	f800283a 	ret
        regs->reg_0x00a4_rdiv_cpsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A5)
    4ea8:	00802944 	movi	r2,165
    4eac:	2880061e 	bne	r5,r2,4ec8 <LMS7002M_regs_set+0xef0>
    {
        regs->reg_0x00a5_rdiv_spibuf = (value >> 8) & 0xff;
    4eb0:	3005d23a 	srai	r2,r6,8
        regs->reg_0x00a5_rdiv_afe = (value >> 0) & 0xff;
    4eb4:	31803fcc 	andi	r6,r6,255
    4eb8:	21811e15 	stw	r6,1144(r4)
        regs->reg_0x00a4_rdiv_cpsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A5)
    {
        regs->reg_0x00a5_rdiv_spibuf = (value >> 8) & 0xff;
    4ebc:	10803fcc 	andi	r2,r2,255
    4ec0:	20811d15 	stw	r2,1140(r4)
    4ec4:	f800283a 	ret
        regs->reg_0x00a5_rdiv_afe = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A6)
    4ec8:	00802984 	movi	r2,166
    4ecc:	2880271e 	bne	r5,r2,4f6c <LMS7002M_regs_set+0xf94>
    {
        regs->reg_0x00a6_spdup_ldo_spibuf = (value >> 12) & 0x1;
    4ed0:	3005d33a 	srai	r2,r6,12
    4ed4:	1080004c 	andi	r2,r2,1
    4ed8:	20811f15 	stw	r2,1148(r4)
        regs->reg_0x00a6_spdup_ldo_digip2 = (value >> 11) & 0x1;
    4edc:	3005d2fa 	srai	r2,r6,11
    4ee0:	1080004c 	andi	r2,r2,1
    4ee4:	20812015 	stw	r2,1152(r4)
        regs->reg_0x00a6_spdup_ldo_digip1 = (value >> 10) & 0x1;
    4ee8:	3005d2ba 	srai	r2,r6,10
    4eec:	1080004c 	andi	r2,r2,1
    4ef0:	20812115 	stw	r2,1156(r4)
        regs->reg_0x00a6_byp_ldo_spibuf = (value >> 9) & 0x1;
    4ef4:	3005d27a 	srai	r2,r6,9
    4ef8:	1080004c 	andi	r2,r2,1
    4efc:	20812215 	stw	r2,1160(r4)
        regs->reg_0x00a6_byp_ldo_digip2 = (value >> 8) & 0x1;
    4f00:	3005d23a 	srai	r2,r6,8
    4f04:	1080004c 	andi	r2,r2,1
    4f08:	20812315 	stw	r2,1164(r4)
        regs->reg_0x00a6_byp_ldo_digip1 = (value >> 7) & 0x1;
    4f0c:	3005d1fa 	srai	r2,r6,7
    4f10:	1080004c 	andi	r2,r2,1
    4f14:	20812415 	stw	r2,1168(r4)
        regs->reg_0x00a6_en_loadimp_ldo_spibuf = (value >> 6) & 0x1;
    4f18:	3005d1ba 	srai	r2,r6,6
    4f1c:	1080004c 	andi	r2,r2,1
    4f20:	20812515 	stw	r2,1172(r4)
        regs->reg_0x00a6_en_loadimp_ldo_digip2 = (value >> 5) & 0x1;
    4f24:	3005d17a 	srai	r2,r6,5
    4f28:	1080004c 	andi	r2,r2,1
    4f2c:	20812615 	stw	r2,1176(r4)
        regs->reg_0x00a6_en_loadimp_ldo_digip1 = (value >> 4) & 0x1;
    4f30:	3005d13a 	srai	r2,r6,4
    4f34:	1080004c 	andi	r2,r2,1
    4f38:	20812715 	stw	r2,1180(r4)
        regs->reg_0x00a6_pd_ldo_spibuf = (value >> 3) & 0x1;
    4f3c:	3005d0fa 	srai	r2,r6,3
    4f40:	1080004c 	andi	r2,r2,1
    4f44:	20812815 	stw	r2,1184(r4)
        regs->reg_0x00a6_pd_ldo_digip2 = (value >> 2) & 0x1;
    4f48:	3005d0ba 	srai	r2,r6,2
    4f4c:	1080004c 	andi	r2,r2,1
    4f50:	20812915 	stw	r2,1188(r4)
        regs->reg_0x00a6_pd_ldo_digip1 = (value >> 1) & 0x1;
    4f54:	3005d07a 	srai	r2,r6,1
        regs->reg_0x00a6_en_g_ldop = (value >> 0) & 0x1;
    4f58:	3180004c 	andi	r6,r6,1
    4f5c:	21812b15 	stw	r6,1196(r4)
        regs->reg_0x00a6_en_loadimp_ldo_spibuf = (value >> 6) & 0x1;
        regs->reg_0x00a6_en_loadimp_ldo_digip2 = (value >> 5) & 0x1;
        regs->reg_0x00a6_en_loadimp_ldo_digip1 = (value >> 4) & 0x1;
        regs->reg_0x00a6_pd_ldo_spibuf = (value >> 3) & 0x1;
        regs->reg_0x00a6_pd_ldo_digip2 = (value >> 2) & 0x1;
        regs->reg_0x00a6_pd_ldo_digip1 = (value >> 1) & 0x1;
    4f60:	1080004c 	andi	r2,r2,1
    4f64:	20812a15 	stw	r2,1192(r4)
    4f68:	f800283a 	ret
        regs->reg_0x00a6_en_g_ldop = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x00A7)
    4f6c:	008029c4 	movi	r2,167
    4f70:	2880061e 	bne	r5,r2,4f8c <LMS7002M_regs_set+0xfb4>
    {
        regs->reg_0x00a7_rdiv_digip2 = (value >> 8) & 0xff;
    4f74:	3005d23a 	srai	r2,r6,8
        regs->reg_0x00a7_rdiv_digip1 = (value >> 0) & 0xff;
    4f78:	31803fcc 	andi	r6,r6,255
    4f7c:	21812d15 	stw	r6,1204(r4)
        regs->reg_0x00a6_en_g_ldop = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x00A7)
    {
        regs->reg_0x00a7_rdiv_digip2 = (value >> 8) & 0xff;
    4f80:	10803fcc 	andi	r2,r2,255
    4f84:	20812c15 	stw	r2,1200(r4)
    4f88:	f800283a 	ret
        regs->reg_0x00a7_rdiv_digip1 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00a8)
    4f8c:	00802a04 	movi	r2,168
    4f90:	2880031e 	bne	r5,r2,4fa0 <LMS7002M_regs_set+0xfc8>
    {
        regs->reg_0x00a8_value = (value >> 0) & 0xffff;
    4f94:	31bfffcc 	andi	r6,r6,65535
    4f98:	21812e15 	stw	r6,1208(r4)
    4f9c:	f800283a 	ret
        return;
    }
    if (addr == 0x00aa)
    4fa0:	00802a84 	movi	r2,170
    4fa4:	2880031e 	bne	r5,r2,4fb4 <LMS7002M_regs_set+0xfdc>
    {
        regs->reg_0x00aa_value = (value >> 0) & 0xffff;
    4fa8:	31bfffcc 	andi	r6,r6,65535
    4fac:	21812f15 	stw	r6,1212(r4)
    4fb0:	f800283a 	ret
        return;
    }
    if (addr == 0x00ab)
    4fb4:	00802ac4 	movi	r2,171
    4fb8:	2880031e 	bne	r5,r2,4fc8 <LMS7002M_regs_set+0xff0>
    {
        regs->reg_0x00ab_value = (value >> 0) & 0xffff;
    4fbc:	31bfffcc 	andi	r6,r6,65535
    4fc0:	21813015 	stw	r6,1216(r4)
    4fc4:	f800283a 	ret
        return;
    }
    if (addr == 0x00ad)
    4fc8:	00802b44 	movi	r2,173
    4fcc:	2880031e 	bne	r5,r2,4fdc <LMS7002M_regs_set+0x1004>
    {
        regs->reg_0x00ad_value = (value >> 0) & 0xffff;
    4fd0:	31bfffcc 	andi	r6,r6,65535
    4fd4:	21813115 	stw	r6,1220(r4)
    4fd8:	f800283a 	ret
        return;
    }
    if (addr == 0x00ae)
    4fdc:	00802b84 	movi	r2,174
    4fe0:	2880031e 	bne	r5,r2,4ff0 <LMS7002M_regs_set+0x1018>
    {
        regs->reg_0x00ae_value = (value >> 0) & 0xffff;
    4fe4:	31bfffcc 	andi	r6,r6,65535
    4fe8:	21813215 	stw	r6,1224(r4)
    4fec:	f800283a 	ret
        return;
    }
    if (addr == 0x0100)
    4ff0:	00804004 	movi	r2,256
    4ff4:	2880181e 	bne	r5,r2,5058 <LMS7002M_regs_set+0x1080>
    {
        regs->reg_0x0100_en_lowbwlomx_tmx_trf = (value >> 15) & 0x1;
    4ff8:	3005d3fa 	srai	r2,r6,15
    4ffc:	1080004c 	andi	r2,r2,1
    5000:	20813315 	stw	r2,1228(r4)
        regs->reg_0x0100_en_nexttx_trf = (value >> 14) & 0x1;
    5004:	3005d3ba 	srai	r2,r6,14
    5008:	1080004c 	andi	r2,r2,1
    500c:	20813415 	stw	r2,1232(r4)
        regs->reg_0x0100_en_amphf_pdet_trf = (value >> 12) & 0x3;
    5010:	3005d33a 	srai	r2,r6,12
    5014:	108000cc 	andi	r2,r2,3
    5018:	20813515 	stw	r2,1236(r4)
        regs->reg_0x0100_loadr_pdet_trf = (value >> 10) & 0x3;
    501c:	3005d2ba 	srai	r2,r6,10
    5020:	108000cc 	andi	r2,r2,3
    5024:	20813615 	stw	r2,1240(r4)
        regs->reg_0x0100_pd_pdet_trf = (value >> 3) & 0x1;
    5028:	3005d0fa 	srai	r2,r6,3
    502c:	1080004c 	andi	r2,r2,1
    5030:	20813715 	stw	r2,1244(r4)
        regs->reg_0x0100_pd_tlobuf_trf = (value >> 2) & 0x1;
    5034:	3005d0ba 	srai	r2,r6,2
    5038:	1080004c 	andi	r2,r2,1
    503c:	20813815 	stw	r2,1248(r4)
        regs->reg_0x0100_pd_txpad_trf = (value >> 1) & 0x1;
    5040:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0100_en_g_trf = (value >> 0) & 0x1;
    5044:	3180004c 	andi	r6,r6,1
    5048:	21813a15 	stw	r6,1256(r4)
        regs->reg_0x0100_en_nexttx_trf = (value >> 14) & 0x1;
        regs->reg_0x0100_en_amphf_pdet_trf = (value >> 12) & 0x3;
        regs->reg_0x0100_loadr_pdet_trf = (value >> 10) & 0x3;
        regs->reg_0x0100_pd_pdet_trf = (value >> 3) & 0x1;
        regs->reg_0x0100_pd_tlobuf_trf = (value >> 2) & 0x1;
        regs->reg_0x0100_pd_txpad_trf = (value >> 1) & 0x1;
    504c:	1080004c 	andi	r2,r2,1
    5050:	20813915 	stw	r2,1252(r4)
    5054:	f800283a 	ret
        regs->reg_0x0100_en_g_trf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0101)
    5058:	00804044 	movi	r2,257
    505c:	28800f1e 	bne	r5,r2,509c <LMS7002M_regs_set+0x10c4>
    {
        regs->reg_0x0101_f_txpad_trf = (value >> 13) & 0x7;
    5060:	3005d37a 	srai	r2,r6,13
    5064:	108001cc 	andi	r2,r2,7
    5068:	20813b15 	stw	r2,1260(r4)
        regs->reg_0x0101_l_loopb_txpad_trf = (value >> 11) & 0x3;
    506c:	3005d2fa 	srai	r2,r6,11
    5070:	108000cc 	andi	r2,r2,3
    5074:	20813c15 	stw	r2,1264(r4)
        regs->reg_0x0101_loss_lin_txpad_trf = (value >> 6) & 0x1f;
    5078:	3005d1ba 	srai	r2,r6,6
    507c:	108007cc 	andi	r2,r2,31
    5080:	20813d15 	stw	r2,1268(r4)
        regs->reg_0x0101_loss_main_txpad_trf = (value >> 1) & 0x1f;
    5084:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0101_en_loopb_txpad_trf = (value >> 0) & 0x1;
    5088:	3180004c 	andi	r6,r6,1
    508c:	21813f15 	stw	r6,1276(r4)
    if (addr == 0x0101)
    {
        regs->reg_0x0101_f_txpad_trf = (value >> 13) & 0x7;
        regs->reg_0x0101_l_loopb_txpad_trf = (value >> 11) & 0x3;
        regs->reg_0x0101_loss_lin_txpad_trf = (value >> 6) & 0x1f;
        regs->reg_0x0101_loss_main_txpad_trf = (value >> 1) & 0x1f;
    5090:	108007cc 	andi	r2,r2,31
    5094:	20813e15 	stw	r2,1272(r4)
    5098:	f800283a 	ret
        regs->reg_0x0101_en_loopb_txpad_trf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0102)
    509c:	00804084 	movi	r2,258
    50a0:	28800c1e 	bne	r5,r2,50d4 <LMS7002M_regs_set+0x10fc>
    {
        regs->reg_0x0102_gcas_gndref_txpad_trf = (value >> 15) & 0x1;
    50a4:	3005d3fa 	srai	r2,r6,15
    50a8:	1080004c 	andi	r2,r2,1
    50ac:	20814015 	stw	r2,1280(r4)
        regs->reg_0x0102_ict_lin_txpad_trf = (value >> 10) & 0x1f;
    50b0:	3005d2ba 	srai	r2,r6,10
    50b4:	108007cc 	andi	r2,r2,31
    50b8:	20814115 	stw	r2,1284(r4)
        regs->reg_0x0102_ict_main_txpad_trf = (value >> 5) & 0x1f;
    50bc:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0102_vgcas_txpad_trf = (value >> 0) & 0x1f;
    50c0:	318007cc 	andi	r6,r6,31
    50c4:	21814315 	stw	r6,1292(r4)
    }
    if (addr == 0x0102)
    {
        regs->reg_0x0102_gcas_gndref_txpad_trf = (value >> 15) & 0x1;
        regs->reg_0x0102_ict_lin_txpad_trf = (value >> 10) & 0x1f;
        regs->reg_0x0102_ict_main_txpad_trf = (value >> 5) & 0x1f;
    50c8:	108007cc 	andi	r2,r2,31
    50cc:	20814215 	stw	r2,1288(r4)
    50d0:	f800283a 	ret
        regs->reg_0x0102_vgcas_txpad_trf = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0103)
    50d4:	008040c4 	movi	r2,259
    50d8:	28800c1e 	bne	r5,r2,510c <LMS7002M_regs_set+0x1134>
    {
        regs->reg_0x0103_sel_band1_trf = (value >> 11) & 0x1;
    50dc:	3005d2fa 	srai	r2,r6,11
    50e0:	1080004c 	andi	r2,r2,1
    50e4:	20814415 	stw	r2,1296(r4)
        regs->reg_0x0103_sel_band2_trf = (value >> 10) & 0x1;
    50e8:	3005d2ba 	srai	r2,r6,10
    50ec:	1080004c 	andi	r2,r2,1
    50f0:	20814515 	stw	r2,1300(r4)
        regs->reg_0x0103_lobiasn_txm_trf = (value >> 5) & 0x1f;
    50f4:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0103_lobiasp_txx_trf = (value >> 0) & 0x1f;
    50f8:	318007cc 	andi	r6,r6,31
    50fc:	21814715 	stw	r6,1308(r4)
    }
    if (addr == 0x0103)
    {
        regs->reg_0x0103_sel_band1_trf = (value >> 11) & 0x1;
        regs->reg_0x0103_sel_band2_trf = (value >> 10) & 0x1;
        regs->reg_0x0103_lobiasn_txm_trf = (value >> 5) & 0x1f;
    5100:	108007cc 	andi	r2,r2,31
    5104:	20814615 	stw	r2,1304(r4)
    5108:	f800283a 	ret
        regs->reg_0x0103_lobiasp_txx_trf = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0104)
    510c:	00804104 	movi	r2,260
    5110:	2880061e 	bne	r5,r2,512c <LMS7002M_regs_set+0x1154>
    {
        regs->reg_0x0104_cdc_i_trf = (value >> 4) & 0xf;
    5114:	3005d13a 	srai	r2,r6,4
        regs->reg_0x0104_cdc_q_trf = (value >> 0) & 0xf;
    5118:	318003cc 	andi	r6,r6,15
    511c:	21814915 	stw	r6,1316(r4)
        regs->reg_0x0103_lobiasp_txx_trf = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0104)
    {
        regs->reg_0x0104_cdc_i_trf = (value >> 4) & 0xf;
    5120:	108003cc 	andi	r2,r2,15
    5124:	20814815 	stw	r2,1312(r4)
    5128:	f800283a 	ret
        regs->reg_0x0104_cdc_q_trf = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x0105)
    512c:	00804144 	movi	r2,261
    5130:	2880151e 	bne	r5,r2,5188 <LMS7002M_regs_set+0x11b0>
    {
        regs->reg_0x0105_statpulse_tbb = (value >> 15) & 0x1;
    5134:	3005d3fa 	srai	r2,r6,15
    5138:	1080004c 	andi	r2,r2,1
    513c:	20814a15 	stw	r2,1320(r4)
        regs->reg_0x0105_loopb_tbb = (value >> 12) & 0x7;
    5140:	3005d33a 	srai	r2,r6,12
    5144:	108001cc 	andi	r2,r2,7
    5148:	20814b15 	stw	r2,1324(r4)
        regs->reg_0x0105_pd_lpfh_tbb = (value >> 4) & 0x1;
    514c:	3005d13a 	srai	r2,r6,4
    5150:	1080004c 	andi	r2,r2,1
    5154:	20814c15 	stw	r2,1328(r4)
        regs->reg_0x0105_pd_lpfiamp_tbb = (value >> 3) & 0x1;
    5158:	3005d0fa 	srai	r2,r6,3
    515c:	1080004c 	andi	r2,r2,1
    5160:	20814d15 	stw	r2,1332(r4)
        regs->reg_0x0105_pd_lpflad_tbb = (value >> 2) & 0x1;
    5164:	3005d0ba 	srai	r2,r6,2
    5168:	1080004c 	andi	r2,r2,1
    516c:	20814e15 	stw	r2,1336(r4)
        regs->reg_0x0105_pd_lpfs5_tbb = (value >> 1) & 0x1;
    5170:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0105_en_g_tbb = (value >> 0) & 0x1;
    5174:	3180004c 	andi	r6,r6,1
    5178:	21815015 	stw	r6,1344(r4)
        regs->reg_0x0105_statpulse_tbb = (value >> 15) & 0x1;
        regs->reg_0x0105_loopb_tbb = (value >> 12) & 0x7;
        regs->reg_0x0105_pd_lpfh_tbb = (value >> 4) & 0x1;
        regs->reg_0x0105_pd_lpfiamp_tbb = (value >> 3) & 0x1;
        regs->reg_0x0105_pd_lpflad_tbb = (value >> 2) & 0x1;
        regs->reg_0x0105_pd_lpfs5_tbb = (value >> 1) & 0x1;
    517c:	1080004c 	andi	r2,r2,1
    5180:	20814f15 	stw	r2,1340(r4)
    5184:	f800283a 	ret
        regs->reg_0x0105_en_g_tbb = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0106)
    5188:	00804184 	movi	r2,262
    518c:	2880091e 	bne	r5,r2,51b4 <LMS7002M_regs_set+0x11dc>
    {
        regs->reg_0x0106_ict_lpfs5_f_tbb = (value >> 10) & 0x1f;
    5190:	3005d2ba 	srai	r2,r6,10
    5194:	108007cc 	andi	r2,r2,31
    5198:	20815115 	stw	r2,1348(r4)
        regs->reg_0x0106_ict_lpfs5_pt_tbb = (value >> 5) & 0x1f;
    519c:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0106_ict_lpf_h_pt_tbb = (value >> 0) & 0x1f;
    51a0:	318007cc 	andi	r6,r6,31
    51a4:	21815315 	stw	r6,1356(r4)
        return;
    }
    if (addr == 0x0106)
    {
        regs->reg_0x0106_ict_lpfs5_f_tbb = (value >> 10) & 0x1f;
        regs->reg_0x0106_ict_lpfs5_pt_tbb = (value >> 5) & 0x1f;
    51a8:	108007cc 	andi	r2,r2,31
    51ac:	20815215 	stw	r2,1352(r4)
    51b0:	f800283a 	ret
        regs->reg_0x0106_ict_lpf_h_pt_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0107)
    51b4:	008041c4 	movi	r2,263
    51b8:	2880091e 	bne	r5,r2,51e0 <LMS7002M_regs_set+0x1208>
    {
        regs->reg_0x0107_ict_lpfh_f_tbb = (value >> 10) & 0x1f;
    51bc:	3005d2ba 	srai	r2,r6,10
    51c0:	108007cc 	andi	r2,r2,31
    51c4:	20815415 	stw	r2,1360(r4)
        regs->reg_0x0107_ict_lpflad_f_tbb = (value >> 5) & 0x1f;
    51c8:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0107_ict_lpflad_pt_tbb = (value >> 0) & 0x1f;
    51cc:	318007cc 	andi	r6,r6,31
    51d0:	21815615 	stw	r6,1368(r4)
        return;
    }
    if (addr == 0x0107)
    {
        regs->reg_0x0107_ict_lpfh_f_tbb = (value >> 10) & 0x1f;
        regs->reg_0x0107_ict_lpflad_f_tbb = (value >> 5) & 0x1f;
    51d4:	108007cc 	andi	r2,r2,31
    51d8:	20815515 	stw	r2,1364(r4)
    51dc:	f800283a 	ret
        regs->reg_0x0107_ict_lpflad_pt_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0108)
    51e0:	00804204 	movi	r2,264
    51e4:	2880091e 	bne	r5,r2,520c <LMS7002M_regs_set+0x1234>
    {
        regs->reg_0x0108_cg_iamp_tbb = (value >> 10) & 0x3f;
    51e8:	3005d2ba 	srai	r2,r6,10
    51ec:	10800fcc 	andi	r2,r2,63
    51f0:	20815715 	stw	r2,1372(r4)
        regs->reg_0x0108_ict_iamp_frp_tbb = (value >> 5) & 0x1f;
    51f4:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0108_ict_iamp_gg_frp_tbb = (value >> 0) & 0x1f;
    51f8:	318007cc 	andi	r6,r6,31
    51fc:	21815915 	stw	r6,1380(r4)
        return;
    }
    if (addr == 0x0108)
    {
        regs->reg_0x0108_cg_iamp_tbb = (value >> 10) & 0x3f;
        regs->reg_0x0108_ict_iamp_frp_tbb = (value >> 5) & 0x1f;
    5200:	108007cc 	andi	r2,r2,31
    5204:	20815815 	stw	r2,1376(r4)
    5208:	f800283a 	ret
        regs->reg_0x0108_ict_iamp_gg_frp_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0109)
    520c:	00804244 	movi	r2,265
    5210:	2880061e 	bne	r5,r2,522c <LMS7002M_regs_set+0x1254>
    {
        regs->reg_0x0109_rcal_lpfh_tbb = (value >> 8) & 0xff;
    5214:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0109_rcal_lpflad_tbb = (value >> 0) & 0xff;
    5218:	31803fcc 	andi	r6,r6,255
    521c:	21815b15 	stw	r6,1388(r4)
        regs->reg_0x0108_ict_iamp_gg_frp_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0109)
    {
        regs->reg_0x0109_rcal_lpfh_tbb = (value >> 8) & 0xff;
    5220:	10803fcc 	andi	r2,r2,255
    5224:	20815a15 	stw	r2,1384(r4)
    5228:	f800283a 	ret
        regs->reg_0x0109_rcal_lpflad_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x010A)
    522c:	00804284 	movi	r2,266
    5230:	28800c1e 	bne	r5,r2,5264 <LMS7002M_regs_set+0x128c>
    {
        regs->reg_0x010a_tstin_tbb = (value >> 14) & 0x3;
    5234:	3005d3ba 	srai	r2,r6,14
    5238:	108000cc 	andi	r2,r2,3
    523c:	20815c15 	stw	r2,1392(r4)
        regs->reg_0x010a_bypladder_tbb = (value >> 13) & 0x1;
    5240:	3005d37a 	srai	r2,r6,13
    5244:	1080004c 	andi	r2,r2,1
    5248:	20815d15 	stw	r2,1396(r4)
        regs->reg_0x010a_ccal_lpflad_tbb = (value >> 8) & 0x1f;
    524c:	3005d23a 	srai	r2,r6,8
        regs->reg_0x010a_rcal_lpfs5_tbb = (value >> 0) & 0xff;
    5250:	31803fcc 	andi	r6,r6,255
    5254:	21815f15 	stw	r6,1404(r4)
    }
    if (addr == 0x010A)
    {
        regs->reg_0x010a_tstin_tbb = (value >> 14) & 0x3;
        regs->reg_0x010a_bypladder_tbb = (value >> 13) & 0x1;
        regs->reg_0x010a_ccal_lpflad_tbb = (value >> 8) & 0x1f;
    5258:	108007cc 	andi	r2,r2,31
    525c:	20815e15 	stw	r2,1400(r4)
    5260:	f800283a 	ret
        regs->reg_0x010a_rcal_lpfs5_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x010b)
    5264:	008042c4 	movi	r2,267
    5268:	2880031e 	bne	r5,r2,5278 <LMS7002M_regs_set+0x12a0>
    {
        regs->reg_0x010b_value = (value >> 0) & 0xffff;
    526c:	31bfffcc 	andi	r6,r6,65535
    5270:	21816015 	stw	r6,1408(r4)
    5274:	f800283a 	ret
        return;
    }
    if (addr == 0x010C)
    5278:	00804304 	movi	r2,268
    527c:	28801e1e 	bne	r5,r2,52f8 <LMS7002M_regs_set+0x1320>
    {
        regs->reg_0x010c_cdc_i_rfe = (value >> 12) & 0xf;
    5280:	3005d33a 	srai	r2,r6,12
    5284:	108003cc 	andi	r2,r2,15
    5288:	20816115 	stw	r2,1412(r4)
        regs->reg_0x010c_cdc_q_rfe = (value >> 8) & 0xf;
    528c:	3005d23a 	srai	r2,r6,8
    5290:	108003cc 	andi	r2,r2,15
    5294:	20816215 	stw	r2,1416(r4)
        regs->reg_0x010c_pd_lna_rfe = (value >> 7) & 0x1;
    5298:	3005d1fa 	srai	r2,r6,7
    529c:	1080004c 	andi	r2,r2,1
    52a0:	20816315 	stw	r2,1420(r4)
        regs->reg_0x010c_pd_rloopb_1_rfe = (value >> 6) & 0x1;
    52a4:	3005d1ba 	srai	r2,r6,6
    52a8:	1080004c 	andi	r2,r2,1
    52ac:	20816415 	stw	r2,1424(r4)
        regs->reg_0x010c_pd_rloopb_2_rfe = (value >> 5) & 0x1;
    52b0:	3005d17a 	srai	r2,r6,5
    52b4:	1080004c 	andi	r2,r2,1
    52b8:	20816515 	stw	r2,1428(r4)
        regs->reg_0x010c_pd_mxlobuf_rfe = (value >> 4) & 0x1;
    52bc:	3005d13a 	srai	r2,r6,4
    52c0:	1080004c 	andi	r2,r2,1
    52c4:	20816615 	stw	r2,1432(r4)
        regs->reg_0x010c_pd_qgen_rfe = (value >> 3) & 0x1;
    52c8:	3005d0fa 	srai	r2,r6,3
    52cc:	1080004c 	andi	r2,r2,1
    52d0:	20816715 	stw	r2,1436(r4)
        regs->reg_0x010c_pd_rssi_rfe = (value >> 2) & 0x1;
    52d4:	3005d0ba 	srai	r2,r6,2
    52d8:	1080004c 	andi	r2,r2,1
    52dc:	20816815 	stw	r2,1440(r4)
        regs->reg_0x010c_pd_tia_rfe = (value >> 1) & 0x1;
    52e0:	3005d07a 	srai	r2,r6,1
        regs->reg_0x010c_en_g_rfe = (value >> 0) & 0x1;
    52e4:	3180004c 	andi	r6,r6,1
    52e8:	21816a15 	stw	r6,1448(r4)
        regs->reg_0x010c_pd_rloopb_1_rfe = (value >> 6) & 0x1;
        regs->reg_0x010c_pd_rloopb_2_rfe = (value >> 5) & 0x1;
        regs->reg_0x010c_pd_mxlobuf_rfe = (value >> 4) & 0x1;
        regs->reg_0x010c_pd_qgen_rfe = (value >> 3) & 0x1;
        regs->reg_0x010c_pd_rssi_rfe = (value >> 2) & 0x1;
        regs->reg_0x010c_pd_tia_rfe = (value >> 1) & 0x1;
    52ec:	1080004c 	andi	r2,r2,1
    52f0:	20816915 	stw	r2,1444(r4)
    52f4:	f800283a 	ret
        regs->reg_0x010c_en_g_rfe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x010D)
    52f8:	00804344 	movi	r2,269
    52fc:	2880151e 	bne	r5,r2,5354 <LMS7002M_regs_set+0x137c>
    {
        regs->reg_0x010d_sel_path_rfe = (value >> 7) & 0x3;
    5300:	3005d1fa 	srai	r2,r6,7
    5304:	108000cc 	andi	r2,r2,3
    5308:	20816b15 	stw	r2,1452(r4)
        regs->reg_0x010d_en_dcoff_rxfe_rfe = (value >> 6) & 0x1;
    530c:	3005d1ba 	srai	r2,r6,6
    5310:	1080004c 	andi	r2,r2,1
    5314:	20816c15 	stw	r2,1456(r4)
        regs->reg_0x010d_en_inshsw_lb1_rfe = (value >> 4) & 0x1;
    5318:	3005d13a 	srai	r2,r6,4
    531c:	1080004c 	andi	r2,r2,1
    5320:	20816d15 	stw	r2,1460(r4)
        regs->reg_0x010d_en_inshsw_lb2_rfe = (value >> 3) & 0x1;
    5324:	3005d0fa 	srai	r2,r6,3
    5328:	1080004c 	andi	r2,r2,1
    532c:	20816e15 	stw	r2,1464(r4)
        regs->reg_0x010d_en_inshsw_l_rfe = (value >> 2) & 0x1;
    5330:	3005d0ba 	srai	r2,r6,2
    5334:	1080004c 	andi	r2,r2,1
    5338:	20816f15 	stw	r2,1468(r4)
        regs->reg_0x010d_en_inshsw_w_rfe = (value >> 1) & 0x1;
    533c:	3005d07a 	srai	r2,r6,1
        regs->reg_0x010d_en_nextrx_rfe = (value >> 0) & 0x1;
    5340:	3180004c 	andi	r6,r6,1
    5344:	21817115 	stw	r6,1476(r4)
        regs->reg_0x010d_sel_path_rfe = (value >> 7) & 0x3;
        regs->reg_0x010d_en_dcoff_rxfe_rfe = (value >> 6) & 0x1;
        regs->reg_0x010d_en_inshsw_lb1_rfe = (value >> 4) & 0x1;
        regs->reg_0x010d_en_inshsw_lb2_rfe = (value >> 3) & 0x1;
        regs->reg_0x010d_en_inshsw_l_rfe = (value >> 2) & 0x1;
        regs->reg_0x010d_en_inshsw_w_rfe = (value >> 1) & 0x1;
    5348:	1080004c 	andi	r2,r2,1
    534c:	20817015 	stw	r2,1472(r4)
    5350:	f800283a 	ret
        regs->reg_0x010d_en_nextrx_rfe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x010E)
    5354:	00804384 	movi	r2,270
    5358:	2880061e 	bne	r5,r2,5374 <LMS7002M_regs_set+0x139c>
    {
        regs->reg_0x010e_dcoffi_rfe = (value >> 7) & 0x7f;
    535c:	3005d1fa 	srai	r2,r6,7
        regs->reg_0x010e_dcoffq_rfe = (value >> 0) & 0x7f;
    5360:	31801fcc 	andi	r6,r6,127
    5364:	21817315 	stw	r6,1484(r4)
        regs->reg_0x010d_en_nextrx_rfe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x010E)
    {
        regs->reg_0x010e_dcoffi_rfe = (value >> 7) & 0x7f;
    5368:	10801fcc 	andi	r2,r2,127
    536c:	20817215 	stw	r2,1480(r4)
    5370:	f800283a 	ret
        regs->reg_0x010e_dcoffq_rfe = (value >> 0) & 0x7f;
        return;
    }
    if (addr == 0x010F)
    5374:	008043c4 	movi	r2,271
    5378:	2880091e 	bne	r5,r2,53a0 <LMS7002M_regs_set+0x13c8>
    {
        regs->reg_0x010f_ict_loopb_rfe = (value >> 10) & 0x1f;
    537c:	3005d2ba 	srai	r2,r6,10
    5380:	108007cc 	andi	r2,r2,31
    5384:	20817415 	stw	r2,1488(r4)
        regs->reg_0x010f_ict_tiamain_rfe = (value >> 5) & 0x1f;
    5388:	3005d17a 	srai	r2,r6,5
        regs->reg_0x010f_ict_tiaout_rfe = (value >> 0) & 0x1f;
    538c:	318007cc 	andi	r6,r6,31
    5390:	21817615 	stw	r6,1496(r4)
        return;
    }
    if (addr == 0x010F)
    {
        regs->reg_0x010f_ict_loopb_rfe = (value >> 10) & 0x1f;
        regs->reg_0x010f_ict_tiamain_rfe = (value >> 5) & 0x1f;
    5394:	108007cc 	andi	r2,r2,31
    5398:	20817515 	stw	r2,1492(r4)
    539c:	f800283a 	ret
        regs->reg_0x010f_ict_tiaout_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0110)
    53a0:	00804404 	movi	r2,272
    53a4:	2880091e 	bne	r5,r2,53cc <LMS7002M_regs_set+0x13f4>
    {
        regs->reg_0x0110_ict_lnacmo_rfe = (value >> 10) & 0x1f;
    53a8:	3005d2ba 	srai	r2,r6,10
    53ac:	108007cc 	andi	r2,r2,31
    53b0:	20817715 	stw	r2,1500(r4)
        regs->reg_0x0110_ict_lna_rfe = (value >> 5) & 0x1f;
    53b4:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0110_ict_lodc_rfe = (value >> 0) & 0x1f;
    53b8:	318007cc 	andi	r6,r6,31
    53bc:	21817915 	stw	r6,1508(r4)
        return;
    }
    if (addr == 0x0110)
    {
        regs->reg_0x0110_ict_lnacmo_rfe = (value >> 10) & 0x1f;
        regs->reg_0x0110_ict_lna_rfe = (value >> 5) & 0x1f;
    53c0:	108007cc 	andi	r2,r2,31
    53c4:	20817815 	stw	r2,1504(r4)
    53c8:	f800283a 	ret
        regs->reg_0x0110_ict_lodc_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0111)
    53cc:	00804444 	movi	r2,273
    53d0:	2880061e 	bne	r5,r2,53ec <LMS7002M_regs_set+0x1414>
    {
        regs->reg_0x0111_cap_rxmxo_rfe = (value >> 5) & 0x1f;
    53d4:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0111_cgsin_lna_rfe = (value >> 0) & 0x1f;
    53d8:	318007cc 	andi	r6,r6,31
    53dc:	21817b15 	stw	r6,1516(r4)
        regs->reg_0x0110_ict_lodc_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0111)
    {
        regs->reg_0x0111_cap_rxmxo_rfe = (value >> 5) & 0x1f;
    53e0:	108007cc 	andi	r2,r2,31
    53e4:	20817a15 	stw	r2,1512(r4)
    53e8:	f800283a 	ret
        regs->reg_0x0111_cgsin_lna_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0112)
    53ec:	00804484 	movi	r2,274
    53f0:	2880061e 	bne	r5,r2,540c <LMS7002M_regs_set+0x1434>
    {
        regs->reg_0x0112_ccomp_tia_rfe = (value >> 12) & 0xf;
    53f4:	3005d33a 	srai	r2,r6,12
        regs->reg_0x0112_cfb_tia_rfe = (value >> 0) & 0xfff;
    53f8:	3183ffcc 	andi	r6,r6,4095
    53fc:	21817d15 	stw	r6,1524(r4)
        regs->reg_0x0111_cgsin_lna_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0112)
    {
        regs->reg_0x0112_ccomp_tia_rfe = (value >> 12) & 0xf;
    5400:	108003cc 	andi	r2,r2,15
    5404:	20817c15 	stw	r2,1520(r4)
    5408:	f800283a 	ret
        regs->reg_0x0112_cfb_tia_rfe = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0113)
    540c:	008044c4 	movi	r2,275
    5410:	2880091e 	bne	r5,r2,5438 <LMS7002M_regs_set+0x1460>
    {
        regs->reg_0x0113_g_lna_rfe = (value >> 6) & 0xf;
    5414:	3005d1ba 	srai	r2,r6,6
    5418:	108003cc 	andi	r2,r2,15
    541c:	20817e15 	stw	r2,1528(r4)
        regs->reg_0x0113_g_rxloopb_rfe = (value >> 2) & 0xf;
    5420:	3005d0ba 	srai	r2,r6,2
        regs->reg_0x0113_g_tia_rfe = (value >> 0) & 0x3;
    5424:	318000cc 	andi	r6,r6,3
    5428:	21818015 	stw	r6,1536(r4)
        return;
    }
    if (addr == 0x0113)
    {
        regs->reg_0x0113_g_lna_rfe = (value >> 6) & 0xf;
        regs->reg_0x0113_g_rxloopb_rfe = (value >> 2) & 0xf;
    542c:	108003cc 	andi	r2,r2,15
    5430:	20817f15 	stw	r2,1532(r4)
    5434:	f800283a 	ret
        regs->reg_0x0113_g_tia_rfe = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0114)
    5438:	00804504 	movi	r2,276
    543c:	2880061e 	bne	r5,r2,5458 <LMS7002M_regs_set+0x1480>
    {
        regs->reg_0x0114_rcomp_tia_rfe = (value >> 5) & 0xf;
    5440:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0114_rfb_tia_rfe = (value >> 0) & 0x1f;
    5444:	318007cc 	andi	r6,r6,31
    5448:	21818215 	stw	r6,1544(r4)
        regs->reg_0x0113_g_tia_rfe = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0114)
    {
        regs->reg_0x0114_rcomp_tia_rfe = (value >> 5) & 0xf;
    544c:	108003cc 	andi	r2,r2,15
    5450:	20818115 	stw	r2,1540(r4)
    5454:	f800283a 	ret
        regs->reg_0x0114_rfb_tia_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0115)
    5458:	00804544 	movi	r2,277
    545c:	2880121e 	bne	r5,r2,54a8 <LMS7002M_regs_set+0x14d0>
    {
        regs->reg_0x0115_en_lb_lpfh_rbb = (value >> 15) & 0x1;
    5460:	3005d3fa 	srai	r2,r6,15
    5464:	1080004c 	andi	r2,r2,1
    5468:	20818315 	stw	r2,1548(r4)
        regs->reg_0x0115_en_lb_lpfl_rbb = (value >> 14) & 0x1;
    546c:	3005d3ba 	srai	r2,r6,14
    5470:	1080004c 	andi	r2,r2,1
    5474:	20818415 	stw	r2,1552(r4)
        regs->reg_0x0115_pd_lpfh_rbb = (value >> 3) & 0x1;
    5478:	3005d0fa 	srai	r2,r6,3
    547c:	1080004c 	andi	r2,r2,1
    5480:	20818515 	stw	r2,1556(r4)
        regs->reg_0x0115_pd_lpfl_rbb = (value >> 2) & 0x1;
    5484:	3005d0ba 	srai	r2,r6,2
    5488:	1080004c 	andi	r2,r2,1
    548c:	20818615 	stw	r2,1560(r4)
        regs->reg_0x0115_pd_pga_rbb = (value >> 1) & 0x1;
    5490:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0115_en_g_rbb = (value >> 0) & 0x1;
    5494:	3180004c 	andi	r6,r6,1
    5498:	21818815 	stw	r6,1568(r4)
    {
        regs->reg_0x0115_en_lb_lpfh_rbb = (value >> 15) & 0x1;
        regs->reg_0x0115_en_lb_lpfl_rbb = (value >> 14) & 0x1;
        regs->reg_0x0115_pd_lpfh_rbb = (value >> 3) & 0x1;
        regs->reg_0x0115_pd_lpfl_rbb = (value >> 2) & 0x1;
        regs->reg_0x0115_pd_pga_rbb = (value >> 1) & 0x1;
    549c:	1080004c 	andi	r2,r2,1
    54a0:	20818715 	stw	r2,1564(r4)
    54a4:	f800283a 	ret
        regs->reg_0x0115_en_g_rbb = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0116)
    54a8:	00804584 	movi	r2,278
    54ac:	2880091e 	bne	r5,r2,54d4 <LMS7002M_regs_set+0x14fc>
    {
        regs->reg_0x0116_r_ctl_lpf_rbb = (value >> 11) & 0x1f;
    54b0:	3005d2fa 	srai	r2,r6,11
    54b4:	108007cc 	andi	r2,r2,31
    54b8:	20818915 	stw	r2,1572(r4)
        regs->reg_0x0116_rcc_ctl_lpfh_rbb = (value >> 8) & 0x7;
    54bc:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0116_c_ctl_lpfh_rbb = (value >> 0) & 0xff;
    54c0:	31803fcc 	andi	r6,r6,255
    54c4:	21818b15 	stw	r6,1580(r4)
        return;
    }
    if (addr == 0x0116)
    {
        regs->reg_0x0116_r_ctl_lpf_rbb = (value >> 11) & 0x1f;
        regs->reg_0x0116_rcc_ctl_lpfh_rbb = (value >> 8) & 0x7;
    54c8:	108001cc 	andi	r2,r2,7
    54cc:	20818a15 	stw	r2,1576(r4)
    54d0:	f800283a 	ret
        regs->reg_0x0116_c_ctl_lpfh_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0117)
    54d4:	008045c4 	movi	r2,279
    54d8:	2880061e 	bne	r5,r2,54f4 <LMS7002M_regs_set+0x151c>
    {
        regs->reg_0x0117_rcc_ctl_lpfl_rbb = (value >> 11) & 0x7;
    54dc:	3005d2fa 	srai	r2,r6,11
        regs->reg_0x0117_c_ctl_lpfl_rbb = (value >> 0) & 0x7ff;
    54e0:	3181ffcc 	andi	r6,r6,2047
    54e4:	21818d15 	stw	r6,1588(r4)
        regs->reg_0x0116_c_ctl_lpfh_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0117)
    {
        regs->reg_0x0117_rcc_ctl_lpfl_rbb = (value >> 11) & 0x7;
    54e8:	108001cc 	andi	r2,r2,7
    54ec:	20818c15 	stw	r2,1584(r4)
    54f0:	f800283a 	ret
        regs->reg_0x0117_c_ctl_lpfl_rbb = (value >> 0) & 0x7ff;
        return;
    }
    if (addr == 0x0118)
    54f4:	00804604 	movi	r2,280
    54f8:	2880091e 	bne	r5,r2,5520 <LMS7002M_regs_set+0x1548>
    {
        regs->reg_0x0118_input_ctl_pga_rbb = (value >> 13) & 0x7;
    54fc:	3005d37a 	srai	r2,r6,13
    5500:	108001cc 	andi	r2,r2,7
    5504:	20818e15 	stw	r2,1592(r4)
        regs->reg_0x0118_ict_lpf_in_rbb = (value >> 5) & 0x1f;
    5508:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0118_ict_lpf_out_rbb = (value >> 0) & 0x1f;
    550c:	318007cc 	andi	r6,r6,31
    5510:	21819015 	stw	r6,1600(r4)
        return;
    }
    if (addr == 0x0118)
    {
        regs->reg_0x0118_input_ctl_pga_rbb = (value >> 13) & 0x7;
        regs->reg_0x0118_ict_lpf_in_rbb = (value >> 5) & 0x1f;
    5514:	108007cc 	andi	r2,r2,31
    5518:	20818f15 	stw	r2,1596(r4)
    551c:	f800283a 	ret
        regs->reg_0x0118_ict_lpf_out_rbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0119)
    5520:	00804644 	movi	r2,281
    5524:	28800c1e 	bne	r5,r2,5558 <LMS7002M_regs_set+0x1580>
    {
        regs->reg_0x0119_osw_pga_rbb = (value >> 15) & 0x1;
    5528:	3005d3fa 	srai	r2,r6,15
    552c:	1080004c 	andi	r2,r2,1
    5530:	20819115 	stw	r2,1604(r4)
        regs->reg_0x0119_ict_pga_out_rbb = (value >> 10) & 0x1f;
    5534:	3005d2ba 	srai	r2,r6,10
    5538:	108007cc 	andi	r2,r2,31
    553c:	20819215 	stw	r2,1608(r4)
        regs->reg_0x0119_ict_pga_in_rbb = (value >> 5) & 0x1f;
    5540:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0119_g_pga_rbb = (value >> 0) & 0x1f;
    5544:	318007cc 	andi	r6,r6,31
    5548:	21819415 	stw	r6,1616(r4)
    }
    if (addr == 0x0119)
    {
        regs->reg_0x0119_osw_pga_rbb = (value >> 15) & 0x1;
        regs->reg_0x0119_ict_pga_out_rbb = (value >> 10) & 0x1f;
        regs->reg_0x0119_ict_pga_in_rbb = (value >> 5) & 0x1f;
    554c:	108007cc 	andi	r2,r2,31
    5550:	20819315 	stw	r2,1612(r4)
    5554:	f800283a 	ret
        regs->reg_0x0119_g_pga_rbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x011A)
    5558:	00804684 	movi	r2,282
    555c:	2880061e 	bne	r5,r2,5578 <LMS7002M_regs_set+0x15a0>
    {
        regs->reg_0x011a_rcc_ctl_pga_rbb = (value >> 9) & 0x1f;
    5560:	3005d27a 	srai	r2,r6,9
        regs->reg_0x011a_c_ctl_pga_rbb = (value >> 0) & 0xff;
    5564:	31803fcc 	andi	r6,r6,255
    5568:	21819615 	stw	r6,1624(r4)
        regs->reg_0x0119_g_pga_rbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x011A)
    {
        regs->reg_0x011a_rcc_ctl_pga_rbb = (value >> 9) & 0x1f;
    556c:	108007cc 	andi	r2,r2,31
    5570:	20819515 	stw	r2,1620(r4)
    5574:	f800283a 	ret
        regs->reg_0x011a_c_ctl_pga_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x011B)
    5578:	008046c4 	movi	r2,283
    557c:	2880031e 	bne	r5,r2,558c <LMS7002M_regs_set+0x15b4>
    {
        regs->reg_0x011b_resrv_rbb = (value >> 0) & 0x7f;
    5580:	31801fcc 	andi	r6,r6,127
    5584:	21819715 	stw	r6,1628(r4)
    5588:	f800283a 	ret
        return;
    }
    if (addr == 0x011C)
    558c:	00804704 	movi	r2,284
    5590:	2880301e 	bne	r5,r2,5654 <LMS7002M_regs_set+0x167c>
    {
        regs->reg_0x011c_reset_n = (value >> 15) & 0x1;
    5594:	3005d3fa 	srai	r2,r6,15
    5598:	1080004c 	andi	r2,r2,1
    559c:	20819815 	stw	r2,1632(r4)
        regs->reg_0x011c_spdup_vco = (value >> 14) & 0x1;
    55a0:	3005d3ba 	srai	r2,r6,14
    55a4:	1080004c 	andi	r2,r2,1
    55a8:	20819915 	stw	r2,1636(r4)
        regs->reg_0x011c_bypldo_vco = (value >> 13) & 0x1;
    55ac:	3005d37a 	srai	r2,r6,13
    55b0:	1080004c 	andi	r2,r2,1
    55b4:	20819a15 	stw	r2,1640(r4)
        regs->reg_0x011c_en_coarsepll = (value >> 12) & 0x1;
    55b8:	3005d33a 	srai	r2,r6,12
    55bc:	1080004c 	andi	r2,r2,1
    55c0:	20819b15 	stw	r2,1644(r4)
        regs->reg_0x011c_curlim_vco = (value >> 11) & 0x1;
    55c4:	3005d2fa 	srai	r2,r6,11
    55c8:	1080004c 	andi	r2,r2,1
    55cc:	20819c15 	stw	r2,1648(r4)
        regs->reg_0x011c_en_div2_divprog = (value >> 10) & 0x1;
    55d0:	3005d2ba 	srai	r2,r6,10
    55d4:	1080004c 	andi	r2,r2,1
    55d8:	20819d15 	stw	r2,1652(r4)
        regs->reg_0x011c_en_intonly_sdm = (value >> 9) & 0x1;
    55dc:	3005d27a 	srai	r2,r6,9
    55e0:	1080004c 	andi	r2,r2,1
    55e4:	20819e15 	stw	r2,1656(r4)
        regs->reg_0x011c_en_sdm_clk = (value >> 8) & 0x1;
    55e8:	3005d23a 	srai	r2,r6,8
    55ec:	1080004c 	andi	r2,r2,1
    55f0:	20819f15 	stw	r2,1660(r4)
        regs->reg_0x011c_pd_fbdiv = (value >> 7) & 0x1;
    55f4:	3005d1fa 	srai	r2,r6,7
    55f8:	1080004c 	andi	r2,r2,1
    55fc:	2081a015 	stw	r2,1664(r4)
        regs->reg_0x011c_pd_loch_t2rbuf = (value >> 6) & 0x1;
    5600:	3005d1ba 	srai	r2,r6,6
    5604:	1080004c 	andi	r2,r2,1
    5608:	2081a115 	stw	r2,1668(r4)
        regs->reg_0x011c_pd_cp = (value >> 5) & 0x1;
    560c:	3005d17a 	srai	r2,r6,5
    5610:	1080004c 	andi	r2,r2,1
    5614:	2081a215 	stw	r2,1672(r4)
        regs->reg_0x011c_pd_fdiv = (value >> 4) & 0x1;
    5618:	3005d13a 	srai	r2,r6,4
    561c:	1080004c 	andi	r2,r2,1
    5620:	2081a315 	stw	r2,1676(r4)
        regs->reg_0x011c_pd_sdm = (value >> 3) & 0x1;
    5624:	3005d0fa 	srai	r2,r6,3
    5628:	1080004c 	andi	r2,r2,1
    562c:	2081a415 	stw	r2,1680(r4)
        regs->reg_0x011c_pd_vco_comp = (value >> 2) & 0x1;
    5630:	3005d0ba 	srai	r2,r6,2
    5634:	1080004c 	andi	r2,r2,1
    5638:	2081a515 	stw	r2,1684(r4)
        regs->reg_0x011c_pd_vco = (value >> 1) & 0x1;
    563c:	3005d07a 	srai	r2,r6,1
        regs->reg_0x011c_en_g = (value >> 0) & 0x1;
    5640:	3180004c 	andi	r6,r6,1
    5644:	2181a715 	stw	r6,1692(r4)
        regs->reg_0x011c_pd_loch_t2rbuf = (value >> 6) & 0x1;
        regs->reg_0x011c_pd_cp = (value >> 5) & 0x1;
        regs->reg_0x011c_pd_fdiv = (value >> 4) & 0x1;
        regs->reg_0x011c_pd_sdm = (value >> 3) & 0x1;
        regs->reg_0x011c_pd_vco_comp = (value >> 2) & 0x1;
        regs->reg_0x011c_pd_vco = (value >> 1) & 0x1;
    5648:	1080004c 	andi	r2,r2,1
    564c:	2081a615 	stw	r2,1688(r4)
    5650:	f800283a 	ret
        regs->reg_0x011c_en_g = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x011D)
    5654:	00804744 	movi	r2,285
    5658:	2880031e 	bne	r5,r2,5668 <LMS7002M_regs_set+0x1690>
    {
        regs->reg_0x011d_frac_sdm = (value >> 0) & 0xffff;
    565c:	31bfffcc 	andi	r6,r6,65535
    5660:	2181a815 	stw	r6,1696(r4)
    5664:	f800283a 	ret
        return;
    }
    if (addr == 0x011E)
    5668:	00804784 	movi	r2,286
    566c:	2880061e 	bne	r5,r2,5688 <LMS7002M_regs_set+0x16b0>
    {
        regs->reg_0x011e_int_sdm = (value >> 4) & 0x3ff;
    5670:	3005d13a 	srai	r2,r6,4
        regs->reg_0x011e_frac_sdm = (value >> 0) & 0xf;
    5674:	318003cc 	andi	r6,r6,15
    5678:	2181aa15 	stw	r6,1704(r4)
        regs->reg_0x011d_frac_sdm = (value >> 0) & 0xffff;
        return;
    }
    if (addr == 0x011E)
    {
        regs->reg_0x011e_int_sdm = (value >> 4) & 0x3ff;
    567c:	1080ffcc 	andi	r2,r2,1023
    5680:	2081a915 	stw	r2,1700(r4)
    5684:	f800283a 	ret
        regs->reg_0x011e_frac_sdm = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x011F)
    5688:	008047c4 	movi	r2,287
    568c:	2880151e 	bne	r5,r2,56e4 <LMS7002M_regs_set+0x170c>
    {
        regs->reg_0x011f_pw_div2_loch = (value >> 12) & 0x7;
    5690:	3005d33a 	srai	r2,r6,12
    5694:	108001cc 	andi	r2,r2,7
    5698:	2081ab15 	stw	r2,1708(r4)
        regs->reg_0x011f_pw_div4_loch = (value >> 9) & 0x7;
    569c:	3005d27a 	srai	r2,r6,9
    56a0:	108001cc 	andi	r2,r2,7
    56a4:	2081ac15 	stw	r2,1712(r4)
        regs->reg_0x011f_div_loch = (value >> 6) & 0x7;
    56a8:	3005d1ba 	srai	r2,r6,6
    56ac:	108001cc 	andi	r2,r2,7
    56b0:	2081ad15 	stw	r2,1716(r4)
        regs->reg_0x011f_tst_sx = (value >> 3) & 0x7;
    56b4:	3005d0fa 	srai	r2,r6,3
    56b8:	108001cc 	andi	r2,r2,7
    56bc:	2081ae15 	stw	r2,1720(r4)
        regs->reg_0x011f_sel_sdmclk = (value >> 2) & 0x1;
    56c0:	3005d0ba 	srai	r2,r6,2
    56c4:	1080004c 	andi	r2,r2,1
    56c8:	2081af15 	stw	r2,1724(r4)
        regs->reg_0x011f_sx_dither_en = (value >> 1) & 0x1;
    56cc:	3005d07a 	srai	r2,r6,1
        regs->reg_0x011f_rev_sdmclk = (value >> 0) & 0x1;
    56d0:	3180004c 	andi	r6,r6,1
    56d4:	2181b115 	stw	r6,1732(r4)
        regs->reg_0x011f_pw_div2_loch = (value >> 12) & 0x7;
        regs->reg_0x011f_pw_div4_loch = (value >> 9) & 0x7;
        regs->reg_0x011f_div_loch = (value >> 6) & 0x7;
        regs->reg_0x011f_tst_sx = (value >> 3) & 0x7;
        regs->reg_0x011f_sel_sdmclk = (value >> 2) & 0x1;
        regs->reg_0x011f_sx_dither_en = (value >> 1) & 0x1;
    56d8:	1080004c 	andi	r2,r2,1
    56dc:	2081b015 	stw	r2,1728(r4)
    56e0:	f800283a 	ret
        regs->reg_0x011f_rev_sdmclk = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0120)
    56e4:	00804804 	movi	r2,288
    56e8:	2880061e 	bne	r5,r2,5704 <LMS7002M_regs_set+0x172c>
    {
        regs->reg_0x0120_vdiv_vco = (value >> 8) & 0xff;
    56ec:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0120_ict_vco = (value >> 0) & 0xff;
    56f0:	31803fcc 	andi	r6,r6,255
    56f4:	2181b315 	stw	r6,1740(r4)
        regs->reg_0x011f_rev_sdmclk = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0120)
    {
        regs->reg_0x0120_vdiv_vco = (value >> 8) & 0xff;
    56f8:	10803fcc 	andi	r2,r2,255
    56fc:	2081b215 	stw	r2,1736(r4)
    5700:	f800283a 	ret
        regs->reg_0x0120_ict_vco = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0121)
    5704:	00804844 	movi	r2,289
    5708:	28800c1e 	bne	r5,r2,573c <LMS7002M_regs_set+0x1764>
    {
        regs->reg_0x0121_rsel_ldo_vco = (value >> 11) & 0x1f;
    570c:	3005d2fa 	srai	r2,r6,11
    5710:	108007cc 	andi	r2,r2,31
    5714:	2081b415 	stw	r2,1744(r4)
        regs->reg_0x0121_csw_vco = (value >> 3) & 0xff;
    5718:	3005d0fa 	srai	r2,r6,3
    571c:	10803fcc 	andi	r2,r2,255
    5720:	2081b515 	stw	r2,1748(r4)
        regs->reg_0x0121_sel_vco = (value >> 1) & 0x3;
    5724:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0121_coarse_start = (value >> 0) & 0x1;
    5728:	3180004c 	andi	r6,r6,1
    572c:	2181b715 	stw	r6,1756(r4)
    }
    if (addr == 0x0121)
    {
        regs->reg_0x0121_rsel_ldo_vco = (value >> 11) & 0x1f;
        regs->reg_0x0121_csw_vco = (value >> 3) & 0xff;
        regs->reg_0x0121_sel_vco = (value >> 1) & 0x3;
    5730:	108000cc 	andi	r2,r2,3
    5734:	2081b615 	stw	r2,1752(r4)
    5738:	f800283a 	ret
        regs->reg_0x0121_coarse_start = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0122)
    573c:	00804884 	movi	r2,290
    5740:	2880091e 	bne	r5,r2,5768 <LMS7002M_regs_set+0x1790>
    {
        regs->reg_0x0122_revph_pfd = (value >> 12) & 0x1;
    5744:	3005d33a 	srai	r2,r6,12
    5748:	1080004c 	andi	r2,r2,1
    574c:	2081b815 	stw	r2,1760(r4)
        regs->reg_0x0122_ioffset_cp = (value >> 6) & 0x3f;
    5750:	3005d1ba 	srai	r2,r6,6
        regs->reg_0x0122_ipulse_cp = (value >> 0) & 0x3f;
    5754:	31800fcc 	andi	r6,r6,63
    5758:	2181ba15 	stw	r6,1768(r4)
        return;
    }
    if (addr == 0x0122)
    {
        regs->reg_0x0122_revph_pfd = (value >> 12) & 0x1;
        regs->reg_0x0122_ioffset_cp = (value >> 6) & 0x3f;
    575c:	10800fcc 	andi	r2,r2,63
    5760:	2081b915 	stw	r2,1764(r4)
    5764:	f800283a 	ret
        regs->reg_0x0122_ipulse_cp = (value >> 0) & 0x3f;
        return;
    }
    if (addr == 0x0123)
    5768:	008048c4 	movi	r2,291
    576c:	2880151e 	bne	r5,r2,57c4 <LMS7002M_regs_set+0x17ec>
    {
        regs->reg_0x0123_coarse_stepdone = (value >> 15) & 0x1;
    5770:	3005d3fa 	srai	r2,r6,15
    5774:	1080004c 	andi	r2,r2,1
    5778:	2081bb15 	stw	r2,1772(r4)
        regs->reg_0x0123_coarsepll_compo = (value >> 14) & 0x1;
    577c:	3005d3ba 	srai	r2,r6,14
    5780:	1080004c 	andi	r2,r2,1
    5784:	2081bc15 	stw	r2,1776(r4)
        regs->reg_0x0123_vco_cmpho = (value >> 13) & 0x1;
    5788:	3005d37a 	srai	r2,r6,13
    578c:	1080004c 	andi	r2,r2,1
    5790:	2081bd15 	stw	r2,1780(r4)
        regs->reg_0x0123_vco_cmplo = (value >> 12) & 0x1;
    5794:	3005d33a 	srai	r2,r6,12
    5798:	1080004c 	andi	r2,r2,1
    579c:	2081be15 	stw	r2,1784(r4)
        regs->reg_0x0123_cp2_pll = (value >> 8) & 0xf;
    57a0:	3005d23a 	srai	r2,r6,8
    57a4:	108003cc 	andi	r2,r2,15
    57a8:	2081bf15 	stw	r2,1788(r4)
        regs->reg_0x0123_cp3_pll = (value >> 4) & 0xf;
    57ac:	3005d13a 	srai	r2,r6,4
        regs->reg_0x0123_cz = (value >> 0) & 0xf;
    57b0:	318003cc 	andi	r6,r6,15
    57b4:	2181c115 	stw	r6,1796(r4)
        regs->reg_0x0123_coarse_stepdone = (value >> 15) & 0x1;
        regs->reg_0x0123_coarsepll_compo = (value >> 14) & 0x1;
        regs->reg_0x0123_vco_cmpho = (value >> 13) & 0x1;
        regs->reg_0x0123_vco_cmplo = (value >> 12) & 0x1;
        regs->reg_0x0123_cp2_pll = (value >> 8) & 0xf;
        regs->reg_0x0123_cp3_pll = (value >> 4) & 0xf;
    57b8:	108003cc 	andi	r2,r2,15
    57bc:	2081c015 	stw	r2,1792(r4)
    57c0:	f800283a 	ret
        regs->reg_0x0123_cz = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x0124)
    57c4:	00804904 	movi	r2,292
    57c8:	28800f1e 	bne	r5,r2,5808 <LMS7002M_regs_set+0x1830>
    {
        regs->reg_0x0124_en_dir_sxx = (value >> 4) & 0x1;
    57cc:	3005d13a 	srai	r2,r6,4
    57d0:	1080004c 	andi	r2,r2,1
    57d4:	2081c215 	stw	r2,1800(r4)
        regs->reg_0x0124_en_dir_rbb = (value >> 3) & 0x1;
    57d8:	3005d0fa 	srai	r2,r6,3
    57dc:	1080004c 	andi	r2,r2,1
    57e0:	2081c315 	stw	r2,1804(r4)
        regs->reg_0x0124_en_dir_rfe = (value >> 2) & 0x1;
    57e4:	3005d0ba 	srai	r2,r6,2
    57e8:	1080004c 	andi	r2,r2,1
    57ec:	2081c415 	stw	r2,1808(r4)
        regs->reg_0x0124_en_dir_tbb = (value >> 1) & 0x1;
    57f0:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0124_en_dir_trf = (value >> 0) & 0x1;
    57f4:	3180004c 	andi	r6,r6,1
    57f8:	2181c615 	stw	r6,1816(r4)
    if (addr == 0x0124)
    {
        regs->reg_0x0124_en_dir_sxx = (value >> 4) & 0x1;
        regs->reg_0x0124_en_dir_rbb = (value >> 3) & 0x1;
        regs->reg_0x0124_en_dir_rfe = (value >> 2) & 0x1;
        regs->reg_0x0124_en_dir_tbb = (value >> 1) & 0x1;
    57fc:	1080004c 	andi	r2,r2,1
    5800:	2081c515 	stw	r2,1812(r4)
    5804:	f800283a 	ret
        regs->reg_0x0124_en_dir_trf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0125)
    5808:	00804944 	movi	r2,293
    580c:	2880031e 	bne	r5,r2,581c <LMS7002M_regs_set+0x1844>
    {
        regs->reg_0x0125_value = (value >> 0) & 0xffff;
    5810:	31bfffcc 	andi	r6,r6,65535
    5814:	2181c715 	stw	r6,1820(r4)
    5818:	f800283a 	ret
        return;
    }
    if (addr == 0x0126)
    581c:	00804984 	movi	r2,294
    5820:	2880031e 	bne	r5,r2,5830 <LMS7002M_regs_set+0x1858>
    {
        regs->reg_0x0126_value = (value >> 0) & 0xffff;
    5824:	31bfffcc 	andi	r6,r6,65535
    5828:	2181c815 	stw	r6,1824(r4)
    582c:	f800283a 	ret
        return;
    }
    if (addr == 0x0200)
    5830:	00808004 	movi	r2,512
    5834:	28801b1e 	bne	r5,r2,58a4 <LMS7002M_regs_set+0x18cc>
    {
        regs->reg_0x0200_tsgfc = (value >> 9) & 0x1;
    5838:	3005d27a 	srai	r2,r6,9
    583c:	1080004c 	andi	r2,r2,1
    5840:	2081c915 	stw	r2,1828(r4)
        regs->reg_0x0200_tsgfcw = (value >> 7) & 0x3;
    5844:	3005d1fa 	srai	r2,r6,7
    5848:	108000cc 	andi	r2,r2,3
    584c:	2081ca15 	stw	r2,1832(r4)
        regs->reg_0x0200_tsgdcldq = (value >> 6) & 0x1;
    5850:	3005d1ba 	srai	r2,r6,6
    5854:	1080004c 	andi	r2,r2,1
    5858:	2081cb15 	stw	r2,1836(r4)
        regs->reg_0x0200_tsgdcldi = (value >> 5) & 0x1;
    585c:	3005d17a 	srai	r2,r6,5
    5860:	1080004c 	andi	r2,r2,1
    5864:	2081cc15 	stw	r2,1840(r4)
        regs->reg_0x0200_tsgswapiq = (value >> 4) & 0x1;
    5868:	3005d13a 	srai	r2,r6,4
    586c:	1080004c 	andi	r2,r2,1
    5870:	2081cd15 	stw	r2,1844(r4)
        regs->reg_0x0200_tsgmode = (value >> 3) & 0x1;
    5874:	3005d0fa 	srai	r2,r6,3
    5878:	1080004c 	andi	r2,r2,1
    587c:	2081ce15 	stw	r2,1848(r4)
        regs->reg_0x0200_insel = (value >> 2) & 0x1;
    5880:	3005d0ba 	srai	r2,r6,2
    5884:	1080004c 	andi	r2,r2,1
    5888:	2081cf15 	stw	r2,1852(r4)
        regs->reg_0x0200_bstart = (value >> 1) & 0x1;
    588c:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0200_en = (value >> 0) & 0x1;
    5890:	3180004c 	andi	r6,r6,1
    5894:	2181d115 	stw	r6,1860(r4)
        regs->reg_0x0200_tsgdcldq = (value >> 6) & 0x1;
        regs->reg_0x0200_tsgdcldi = (value >> 5) & 0x1;
        regs->reg_0x0200_tsgswapiq = (value >> 4) & 0x1;
        regs->reg_0x0200_tsgmode = (value >> 3) & 0x1;
        regs->reg_0x0200_insel = (value >> 2) & 0x1;
        regs->reg_0x0200_bstart = (value >> 1) & 0x1;
    5898:	1080004c 	andi	r2,r2,1
    589c:	2081d015 	stw	r2,1856(r4)
    58a0:	f800283a 	ret
        regs->reg_0x0200_en = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0201)
    58a4:	00808044 	movi	r2,513
    58a8:	2880031e 	bne	r5,r2,58b8 <LMS7002M_regs_set+0x18e0>
    {
        regs->reg_0x0201_gcorrq = (value >> 0) & 0x7ff;
    58ac:	3181ffcc 	andi	r6,r6,2047
    58b0:	2181d215 	stw	r6,1864(r4)
    58b4:	f800283a 	ret
        return;
    }
    if (addr == 0x0202)
    58b8:	00808084 	movi	r2,514
    58bc:	2880031e 	bne	r5,r2,58cc <LMS7002M_regs_set+0x18f4>
    {
        regs->reg_0x0202_gcorri = (value >> 0) & 0x7ff;
    58c0:	3181ffcc 	andi	r6,r6,2047
    58c4:	2181d315 	stw	r6,1868(r4)
    58c8:	f800283a 	ret
        return;
    }
    if (addr == 0x0203)
    58cc:	008080c4 	movi	r2,515
    58d0:	2880061e 	bne	r5,r2,58ec <LMS7002M_regs_set+0x1914>
    {
        regs->reg_0x0203_hbi_ovr = (value >> 12) & 0x7;
    58d4:	3005d33a 	srai	r2,r6,12
        regs->reg_0x0203_iqcorr = (value >> 0) & 0xfff;
    58d8:	3183ffcc 	andi	r6,r6,4095
    58dc:	2181d515 	stw	r6,1876(r4)
        regs->reg_0x0202_gcorri = (value >> 0) & 0x7ff;
        return;
    }
    if (addr == 0x0203)
    {
        regs->reg_0x0203_hbi_ovr = (value >> 12) & 0x7;
    58e0:	108001cc 	andi	r2,r2,7
    58e4:	2081d415 	stw	r2,1872(r4)
    58e8:	f800283a 	ret
        regs->reg_0x0203_iqcorr = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0204)
    58ec:	00808104 	movi	r2,516
    58f0:	2880061e 	bne	r5,r2,590c <LMS7002M_regs_set+0x1934>
    {
        regs->reg_0x0204_dccorri = (value >> 8) & 0xff;
    58f4:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0204_dccorrq = (value >> 0) & 0xff;
    58f8:	31803fcc 	andi	r6,r6,255
    58fc:	2181d715 	stw	r6,1884(r4)
        regs->reg_0x0203_iqcorr = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0204)
    {
        regs->reg_0x0204_dccorri = (value >> 8) & 0xff;
    5900:	10803fcc 	andi	r2,r2,255
    5904:	2081d615 	stw	r2,1880(r4)
    5908:	f800283a 	ret
        regs->reg_0x0204_dccorrq = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0205)
    590c:	00808144 	movi	r2,517
    5910:	2880061e 	bne	r5,r2,592c <LMS7002M_regs_set+0x1954>
    {
        regs->reg_0x0205_gfir1_l = (value >> 8) & 0x7;
    5914:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0205_gfir1_n = (value >> 0) & 0xff;
    5918:	31803fcc 	andi	r6,r6,255
    591c:	2181d915 	stw	r6,1892(r4)
        regs->reg_0x0204_dccorrq = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0205)
    {
        regs->reg_0x0205_gfir1_l = (value >> 8) & 0x7;
    5920:	108001cc 	andi	r2,r2,7
    5924:	2081d815 	stw	r2,1888(r4)
    5928:	f800283a 	ret
        regs->reg_0x0205_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0206)
    592c:	00808184 	movi	r2,518
    5930:	2880061e 	bne	r5,r2,594c <LMS7002M_regs_set+0x1974>
    {
        regs->reg_0x0206_gfir2_l = (value >> 8) & 0x7;
    5934:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0206_gfir2_n = (value >> 0) & 0xff;
    5938:	31803fcc 	andi	r6,r6,255
    593c:	2181db15 	stw	r6,1900(r4)
        regs->reg_0x0205_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0206)
    {
        regs->reg_0x0206_gfir2_l = (value >> 8) & 0x7;
    5940:	108001cc 	andi	r2,r2,7
    5944:	2081da15 	stw	r2,1896(r4)
    5948:	f800283a 	ret
        regs->reg_0x0206_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0207)
    594c:	008081c4 	movi	r2,519
    5950:	2880061e 	bne	r5,r2,596c <LMS7002M_regs_set+0x1994>
    {
        regs->reg_0x0207_gfir3_l = (value >> 8) & 0x7;
    5954:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0207_gfir3_n = (value >> 0) & 0xff;
    5958:	31803fcc 	andi	r6,r6,255
    595c:	2181dd15 	stw	r6,1908(r4)
        regs->reg_0x0206_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0207)
    {
        regs->reg_0x0207_gfir3_l = (value >> 8) & 0x7;
    5960:	108001cc 	andi	r2,r2,7
    5964:	2081dc15 	stw	r2,1904(r4)
    5968:	f800283a 	ret
        regs->reg_0x0207_gfir3_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0208)
    596c:	00808204 	movi	r2,520
    5970:	28801e1e 	bne	r5,r2,59ec <LMS7002M_regs_set+0x1a14>
    {
        regs->reg_0x0208_cmix_gain = (value >> 14) & 0x3;
    5974:	3005d3ba 	srai	r2,r6,14
    5978:	108000cc 	andi	r2,r2,3
    597c:	2081de15 	stw	r2,1912(r4)
        regs->reg_0x0208_cmix_sc = (value >> 13) & 0x1;
    5980:	3005d37a 	srai	r2,r6,13
    5984:	1080004c 	andi	r2,r2,1
    5988:	2081df15 	stw	r2,1916(r4)
        regs->reg_0x0208_cmix_byp = (value >> 8) & 0x1;
    598c:	3005d23a 	srai	r2,r6,8
    5990:	1080004c 	andi	r2,r2,1
    5994:	2081e015 	stw	r2,1920(r4)
        regs->reg_0x0208_isinc_byp = (value >> 7) & 0x1;
    5998:	3005d1fa 	srai	r2,r6,7
    599c:	1080004c 	andi	r2,r2,1
    59a0:	2081e115 	stw	r2,1924(r4)
        regs->reg_0x0208_gfir3_byp = (value >> 6) & 0x1;
    59a4:	3005d1ba 	srai	r2,r6,6
    59a8:	1080004c 	andi	r2,r2,1
    59ac:	2081e215 	stw	r2,1928(r4)
        regs->reg_0x0208_gfir2_byp = (value >> 5) & 0x1;
    59b0:	3005d17a 	srai	r2,r6,5
    59b4:	1080004c 	andi	r2,r2,1
    59b8:	2081e315 	stw	r2,1932(r4)
        regs->reg_0x0208_gfir1_byp = (value >> 4) & 0x1;
    59bc:	3005d13a 	srai	r2,r6,4
    59c0:	1080004c 	andi	r2,r2,1
    59c4:	2081e415 	stw	r2,1936(r4)
        regs->reg_0x0208_dc_byp = (value >> 3) & 0x1;
    59c8:	3005d0fa 	srai	r2,r6,3
    59cc:	1080004c 	andi	r2,r2,1
    59d0:	2081e515 	stw	r2,1940(r4)
        regs->reg_0x0208_gc_byp = (value >> 1) & 0x1;
    59d4:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0208_ph_byp = (value >> 0) & 0x1;
    59d8:	3180004c 	andi	r6,r6,1
    59dc:	2181e715 	stw	r6,1948(r4)
        regs->reg_0x0208_isinc_byp = (value >> 7) & 0x1;
        regs->reg_0x0208_gfir3_byp = (value >> 6) & 0x1;
        regs->reg_0x0208_gfir2_byp = (value >> 5) & 0x1;
        regs->reg_0x0208_gfir1_byp = (value >> 4) & 0x1;
        regs->reg_0x0208_dc_byp = (value >> 3) & 0x1;
        regs->reg_0x0208_gc_byp = (value >> 1) & 0x1;
    59e0:	1080004c 	andi	r2,r2,1
    59e4:	2081e615 	stw	r2,1944(r4)
    59e8:	f800283a 	ret
        regs->reg_0x0208_ph_byp = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0209)
    59ec:	00808244 	movi	r2,521
    59f0:	2880031e 	bne	r5,r2,5a00 <LMS7002M_regs_set+0x1a28>
    {
        regs->reg_0x0209_value = (value >> 0) & 0xffff;
    59f4:	31bfffcc 	andi	r6,r6,65535
    59f8:	2181e815 	stw	r6,1952(r4)
    59fc:	f800283a 	ret
        return;
    }
    if (addr == 0x020a)
    5a00:	00808284 	movi	r2,522
    5a04:	2880031e 	bne	r5,r2,5a14 <LMS7002M_regs_set+0x1a3c>
    {
        regs->reg_0x020a_value = (value >> 0) & 0xffff;
    5a08:	31bfffcc 	andi	r6,r6,65535
    5a0c:	2181e915 	stw	r6,1956(r4)
    5a10:	f800283a 	ret
        return;
    }
    if (addr == 0x020C)
    5a14:	00808304 	movi	r2,524
    5a18:	2880031e 	bne	r5,r2,5a28 <LMS7002M_regs_set+0x1a50>
    {
        regs->reg_0x020c_dc_reg = (value >> 0) & 0xffff;
    5a1c:	31bfffcc 	andi	r6,r6,65535
    5a20:	2181ea15 	stw	r6,1960(r4)
    5a24:	f800283a 	ret
        return;
    }
    if (addr == 0x0240)
    5a28:	00809004 	movi	r2,576
    5a2c:	2880091e 	bne	r5,r2,5a54 <LMS7002M_regs_set+0x1a7c>
    {
        regs->reg_0x0240_dthbit = (value >> 5) & 0xf;
    5a30:	3005d17a 	srai	r2,r6,5
    5a34:	108003cc 	andi	r2,r2,15
    5a38:	2081eb15 	stw	r2,1964(r4)
        regs->reg_0x0240_sel = (value >> 1) & 0xf;
    5a3c:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0240_mode = (value >> 0) & 0x1;
    5a40:	3180004c 	andi	r6,r6,1
    5a44:	2181ed15 	stw	r6,1972(r4)
        return;
    }
    if (addr == 0x0240)
    {
        regs->reg_0x0240_dthbit = (value >> 5) & 0xf;
        regs->reg_0x0240_sel = (value >> 1) & 0xf;
    5a48:	108003cc 	andi	r2,r2,15
    5a4c:	2081ec15 	stw	r2,1968(r4)
    5a50:	f800283a 	ret
        regs->reg_0x0240_mode = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0241)
    5a54:	00809044 	movi	r2,577
    5a58:	2880031e 	bne	r5,r2,5a68 <LMS7002M_regs_set+0x1a90>
    {
        regs->reg_0x0241_pho = (value >> 0) & 0xffff;
    5a5c:	31bfffcc 	andi	r6,r6,65535
    5a60:	2181ee15 	stw	r6,1976(r4)
    5a64:	f800283a 	ret
        return;
    }
    if (addr == 0x0242)
    5a68:	00809084 	movi	r2,578
    5a6c:	2880031e 	bne	r5,r2,5a7c <LMS7002M_regs_set+0x1aa4>
    {
        regs->reg_0x0242_fcw0_hi = (value >> 0) & 0xffff;
    5a70:	31bfffcc 	andi	r6,r6,65535
    5a74:	2181ef15 	stw	r6,1980(r4)
    5a78:	f800283a 	ret
        return;
    }
    if (addr == 0x0243)
    5a7c:	008090c4 	movi	r2,579
    5a80:	2880031e 	bne	r5,r2,5a90 <LMS7002M_regs_set+0x1ab8>
    {
        regs->reg_0x0243_fcw0_lo = (value >> 0) & 0xffff;
    5a84:	31bfffcc 	andi	r6,r6,65535
    5a88:	2181f015 	stw	r6,1984(r4)
    5a8c:	f800283a 	ret
        return;
    }
    if (addr == 0x0400)
    5a90:	00810004 	movi	r2,1024
    5a94:	2880211e 	bne	r5,r2,5b1c <LMS7002M_regs_set+0x1b44>
    {
        regs->reg_0x0400_capture = (value >> 15) & 0x1;
    5a98:	3005d3fa 	srai	r2,r6,15
    5a9c:	1080004c 	andi	r2,r2,1
    5aa0:	2081f115 	stw	r2,1988(r4)
        regs->reg_0x0400_capsel = (value >> 13) & 0x3;
    5aa4:	3005d37a 	srai	r2,r6,13
    5aa8:	108000cc 	andi	r2,r2,3
    5aac:	2081f215 	stw	r2,1992(r4)
        regs->reg_0x0400_tsgfc = (value >> 9) & 0x1;
    5ab0:	3005d27a 	srai	r2,r6,9
    5ab4:	1080004c 	andi	r2,r2,1
    5ab8:	2081f315 	stw	r2,1996(r4)
        regs->reg_0x0400_tsgfcw = (value >> 7) & 0x3;
    5abc:	3005d1fa 	srai	r2,r6,7
    5ac0:	108000cc 	andi	r2,r2,3
    5ac4:	2081f415 	stw	r2,2000(r4)
        regs->reg_0x0400_tsgdcldq = (value >> 6) & 0x1;
    5ac8:	3005d1ba 	srai	r2,r6,6
    5acc:	1080004c 	andi	r2,r2,1
    5ad0:	2081f515 	stw	r2,2004(r4)
        regs->reg_0x0400_tsgdcldi = (value >> 5) & 0x1;
    5ad4:	3005d17a 	srai	r2,r6,5
    5ad8:	1080004c 	andi	r2,r2,1
    5adc:	2081f615 	stw	r2,2008(r4)
        regs->reg_0x0400_tsgswapiq = (value >> 4) & 0x1;
    5ae0:	3005d13a 	srai	r2,r6,4
    5ae4:	1080004c 	andi	r2,r2,1
    5ae8:	2081f715 	stw	r2,2012(r4)
        regs->reg_0x0400_tsgmode = (value >> 3) & 0x1;
    5aec:	3005d0fa 	srai	r2,r6,3
    5af0:	1080004c 	andi	r2,r2,1
    5af4:	2081f815 	stw	r2,2016(r4)
        regs->reg_0x0400_insel = (value >> 2) & 0x1;
    5af8:	3005d0ba 	srai	r2,r6,2
    5afc:	1080004c 	andi	r2,r2,1
    5b00:	2081f915 	stw	r2,2020(r4)
        regs->reg_0x0400_bstart = (value >> 1) & 0x1;
    5b04:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0400_en = (value >> 0) & 0x1;
    5b08:	3180004c 	andi	r6,r6,1
    5b0c:	2181fb15 	stw	r6,2028(r4)
        regs->reg_0x0400_tsgdcldq = (value >> 6) & 0x1;
        regs->reg_0x0400_tsgdcldi = (value >> 5) & 0x1;
        regs->reg_0x0400_tsgswapiq = (value >> 4) & 0x1;
        regs->reg_0x0400_tsgmode = (value >> 3) & 0x1;
        regs->reg_0x0400_insel = (value >> 2) & 0x1;
        regs->reg_0x0400_bstart = (value >> 1) & 0x1;
    5b10:	1080004c 	andi	r2,r2,1
    5b14:	2081fa15 	stw	r2,2024(r4)
    5b18:	f800283a 	ret
        regs->reg_0x0400_en = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0401)
    5b1c:	00810044 	movi	r2,1025
    5b20:	2880031e 	bne	r5,r2,5b30 <LMS7002M_regs_set+0x1b58>
    {
        regs->reg_0x0401_gcorrq = (value >> 0) & 0x7ff;
    5b24:	3181ffcc 	andi	r6,r6,2047
    5b28:	2181fc15 	stw	r6,2032(r4)
    5b2c:	f800283a 	ret
        return;
    }
    if (addr == 0x0402)
    5b30:	00810084 	movi	r2,1026
    5b34:	2880031e 	bne	r5,r2,5b44 <LMS7002M_regs_set+0x1b6c>
    {
        regs->reg_0x0402_gcorri = (value >> 0) & 0x7ff;
    5b38:	3181ffcc 	andi	r6,r6,2047
    5b3c:	2181fd15 	stw	r6,2036(r4)
    5b40:	f800283a 	ret
        return;
    }
    if (addr == 0x0403)
    5b44:	008100c4 	movi	r2,1027
    5b48:	2880061e 	bne	r5,r2,5b64 <LMS7002M_regs_set+0x1b8c>
    {
        regs->reg_0x0403_hbd_ovr = (value >> 12) & 0x7;
    5b4c:	3005d33a 	srai	r2,r6,12
        regs->reg_0x0403_iqcorr = (value >> 0) & 0xfff;
    5b50:	3183ffcc 	andi	r6,r6,4095
    5b54:	2181ff15 	stw	r6,2044(r4)
        regs->reg_0x0402_gcorri = (value >> 0) & 0x7ff;
        return;
    }
    if (addr == 0x0403)
    {
        regs->reg_0x0403_hbd_ovr = (value >> 12) & 0x7;
    5b58:	108001cc 	andi	r2,r2,7
    5b5c:	2081fe15 	stw	r2,2040(r4)
    5b60:	f800283a 	ret
        regs->reg_0x0403_iqcorr = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0404)
    5b64:	00810104 	movi	r2,1028
    5b68:	2880031e 	bne	r5,r2,5b78 <LMS7002M_regs_set+0x1ba0>
    {
        regs->reg_0x0404_dccorr_avg = (value >> 0) & 0x7;
    5b6c:	318001cc 	andi	r6,r6,7
    5b70:	21820015 	stw	r6,2048(r4)
    5b74:	f800283a 	ret
        return;
    }
    if (addr == 0x0405)
    5b78:	00810144 	movi	r2,1029
    5b7c:	2880061e 	bne	r5,r2,5b98 <LMS7002M_regs_set+0x1bc0>
    {
        regs->reg_0x0405_gfir1_l = (value >> 8) & 0x7;
    5b80:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0405_gfir1_n = (value >> 0) & 0xff;
    5b84:	31803fcc 	andi	r6,r6,255
    5b88:	21820215 	stw	r6,2056(r4)
        regs->reg_0x0404_dccorr_avg = (value >> 0) & 0x7;
        return;
    }
    if (addr == 0x0405)
    {
        regs->reg_0x0405_gfir1_l = (value >> 8) & 0x7;
    5b8c:	108001cc 	andi	r2,r2,7
    5b90:	20820115 	stw	r2,2052(r4)
    5b94:	f800283a 	ret
        regs->reg_0x0405_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0406)
    5b98:	00810184 	movi	r2,1030
    5b9c:	2880061e 	bne	r5,r2,5bb8 <LMS7002M_regs_set+0x1be0>
    {
        regs->reg_0x0406_gfir2_l = (value >> 8) & 0x7;
    5ba0:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0406_gfir2_n = (value >> 0) & 0xff;
    5ba4:	31803fcc 	andi	r6,r6,255
    5ba8:	21820415 	stw	r6,2064(r4)
        regs->reg_0x0405_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0406)
    {
        regs->reg_0x0406_gfir2_l = (value >> 8) & 0x7;
    5bac:	108001cc 	andi	r2,r2,7
    5bb0:	20820315 	stw	r2,2060(r4)
    5bb4:	f800283a 	ret
        regs->reg_0x0406_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0407)
    5bb8:	008101c4 	movi	r2,1031
    5bbc:	2880061e 	bne	r5,r2,5bd8 <LMS7002M_regs_set+0x1c00>
    {
        regs->reg_0x0407_gfir3_l = (value >> 8) & 0x7;
    5bc0:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0407_gfir3_n = (value >> 0) & 0xff;
    5bc4:	31803fcc 	andi	r6,r6,255
    5bc8:	21820615 	stw	r6,2072(r4)
        regs->reg_0x0406_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0407)
    {
        regs->reg_0x0407_gfir3_l = (value >> 8) & 0x7;
    5bcc:	108001cc 	andi	r2,r2,7
    5bd0:	20820515 	stw	r2,2068(r4)
    5bd4:	f800283a 	ret
        regs->reg_0x0407_gfir3_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0408)
    5bd8:	00810204 	movi	r2,1032
    5bdc:	2880031e 	bne	r5,r2,5bec <LMS7002M_regs_set+0x1c14>
    {
        regs->reg_0x0408_agc_k_lsb = (value >> 0) & 0xffff;
    5be0:	31bfffcc 	andi	r6,r6,65535
    5be4:	21820715 	stw	r6,2076(r4)
    5be8:	f800283a 	ret
        return;
    }
    if (addr == 0x0409)
    5bec:	00810244 	movi	r2,1033
    5bf0:	2880061e 	bne	r5,r2,5c0c <LMS7002M_regs_set+0x1c34>
    {
        regs->reg_0x0409_agc_adesired = (value >> 4) & 0xfff;
    5bf4:	3005d13a 	srai	r2,r6,4
        regs->reg_0x0409_agc_k_msb = (value >> 0) & 0x3;
    5bf8:	318000cc 	andi	r6,r6,3
    5bfc:	21820915 	stw	r6,2084(r4)
        regs->reg_0x0408_agc_k_lsb = (value >> 0) & 0xffff;
        return;
    }
    if (addr == 0x0409)
    {
        regs->reg_0x0409_agc_adesired = (value >> 4) & 0xfff;
    5c00:	1083ffcc 	andi	r2,r2,4095
    5c04:	20820815 	stw	r2,2080(r4)
    5c08:	f800283a 	ret
        regs->reg_0x0409_agc_k_msb = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x040A)
    5c0c:	00810284 	movi	r2,1034
    5c10:	2880061e 	bne	r5,r2,5c2c <LMS7002M_regs_set+0x1c54>
    {
        regs->reg_0x040a_agc_mode = (value >> 12) & 0x3;
    5c14:	3005d33a 	srai	r2,r6,12
        regs->reg_0x040a_agc_avg = (value >> 0) & 0x7;
    5c18:	318001cc 	andi	r6,r6,7
    5c1c:	21820b15 	stw	r6,2092(r4)
        regs->reg_0x0409_agc_k_msb = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x040A)
    {
        regs->reg_0x040a_agc_mode = (value >> 12) & 0x3;
    5c20:	108000cc 	andi	r2,r2,3
    5c24:	20820a15 	stw	r2,2088(r4)
    5c28:	f800283a 	ret
        regs->reg_0x040a_agc_avg = (value >> 0) & 0x7;
        return;
    }
    if (addr == 0x040B)
    5c2c:	008102c4 	movi	r2,1035
    5c30:	2880031e 	bne	r5,r2,5c40 <LMS7002M_regs_set+0x1c68>
    {
        regs->reg_0x040b_dc_reg = (value >> 0) & 0xffff;
    5c34:	31bfffcc 	andi	r6,r6,65535
    5c38:	21820c15 	stw	r6,2096(r4)
    5c3c:	f800283a 	ret
        return;
    }
    if (addr == 0x040C)
    5c40:	00810304 	movi	r2,1036
    5c44:	28801e1e 	bne	r5,r2,5cc0 <LMS7002M_regs_set+0x1ce8>
    {
        regs->reg_0x040c_cmix_gain = (value >> 14) & 0x3;
    5c48:	3005d3ba 	srai	r2,r6,14
    5c4c:	108000cc 	andi	r2,r2,3
    5c50:	20820d15 	stw	r2,2100(r4)
        regs->reg_0x040c_cmix_sc = (value >> 13) & 0x1;
    5c54:	3005d37a 	srai	r2,r6,13
    5c58:	1080004c 	andi	r2,r2,1
    5c5c:	20820e15 	stw	r2,2104(r4)
        regs->reg_0x040c_cmix_byp = (value >> 7) & 0x1;
    5c60:	3005d1fa 	srai	r2,r6,7
    5c64:	1080004c 	andi	r2,r2,1
    5c68:	20820f15 	stw	r2,2108(r4)
        regs->reg_0x040c_agc_byp = (value >> 6) & 0x1;
    5c6c:	3005d1ba 	srai	r2,r6,6
    5c70:	1080004c 	andi	r2,r2,1
    5c74:	20821015 	stw	r2,2112(r4)
        regs->reg_0x040c_gfir3_byp = (value >> 5) & 0x1;
    5c78:	3005d17a 	srai	r2,r6,5
    5c7c:	1080004c 	andi	r2,r2,1
    5c80:	20821115 	stw	r2,2116(r4)
        regs->reg_0x040c_gfir2_byp = (value >> 4) & 0x1;
    5c84:	3005d13a 	srai	r2,r6,4
    5c88:	1080004c 	andi	r2,r2,1
    5c8c:	20821215 	stw	r2,2120(r4)
        regs->reg_0x040c_gfir1_byp = (value >> 3) & 0x1;
    5c90:	3005d0fa 	srai	r2,r6,3
    5c94:	1080004c 	andi	r2,r2,1
    5c98:	20821315 	stw	r2,2124(r4)
        regs->reg_0x040c_dc_byp = (value >> 2) & 0x1;
    5c9c:	3005d0ba 	srai	r2,r6,2
    5ca0:	1080004c 	andi	r2,r2,1
    5ca4:	20821415 	stw	r2,2128(r4)
        regs->reg_0x040c_gc_byp = (value >> 1) & 0x1;
    5ca8:	3005d07a 	srai	r2,r6,1
        regs->reg_0x040c_ph_byp = (value >> 0) & 0x1;
    5cac:	3180004c 	andi	r6,r6,1
    5cb0:	21821615 	stw	r6,2136(r4)
        regs->reg_0x040c_agc_byp = (value >> 6) & 0x1;
        regs->reg_0x040c_gfir3_byp = (value >> 5) & 0x1;
        regs->reg_0x040c_gfir2_byp = (value >> 4) & 0x1;
        regs->reg_0x040c_gfir1_byp = (value >> 3) & 0x1;
        regs->reg_0x040c_dc_byp = (value >> 2) & 0x1;
        regs->reg_0x040c_gc_byp = (value >> 1) & 0x1;
    5cb4:	1080004c 	andi	r2,r2,1
    5cb8:	20821515 	stw	r2,2132(r4)
    5cbc:	f800283a 	ret
        regs->reg_0x040c_ph_byp = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x040e)
    5cc0:	00810384 	movi	r2,1038
    5cc4:	2880031e 	bne	r5,r2,5cd4 <LMS7002M_regs_set+0x1cfc>
    {
        regs->reg_0x040e_value = (value >> 0) & 0xffff;
    5cc8:	31bfffcc 	andi	r6,r6,65535
    5ccc:	21821715 	stw	r6,2140(r4)
    5cd0:	f800283a 	ret
        return;
    }
    if (addr == 0x0440)
    5cd4:	00811004 	movi	r2,1088
    5cd8:	2880091e 	bne	r5,r2,5d00 <LMS7002M_regs_set+0x1d28>
    {
        regs->reg_0x0440_dthbit = (value >> 5) & 0xf;
    5cdc:	3005d17a 	srai	r2,r6,5
    5ce0:	108003cc 	andi	r2,r2,15
    5ce4:	20821815 	stw	r2,2144(r4)
        regs->reg_0x0440_sel = (value >> 1) & 0xf;
    5ce8:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0440_mode = (value >> 0) & 0x1;
    5cec:	3180004c 	andi	r6,r6,1
    5cf0:	21821a15 	stw	r6,2152(r4)
        return;
    }
    if (addr == 0x0440)
    {
        regs->reg_0x0440_dthbit = (value >> 5) & 0xf;
        regs->reg_0x0440_sel = (value >> 1) & 0xf;
    5cf4:	108003cc 	andi	r2,r2,15
    5cf8:	20821915 	stw	r2,2148(r4)
    5cfc:	f800283a 	ret
        regs->reg_0x0440_mode = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0441)
    5d00:	00811044 	movi	r2,1089
    5d04:	2880031e 	bne	r5,r2,5d14 <LMS7002M_regs_set+0x1d3c>
    {
        regs->reg_0x0441_pho = (value >> 0) & 0xffff;
    5d08:	31bfffcc 	andi	r6,r6,65535
    5d0c:	21821b15 	stw	r6,2156(r4)
    5d10:	f800283a 	ret
        return;
    }
    if (addr == 0x0442)
    5d14:	00811084 	movi	r2,1090
    5d18:	2880031e 	bne	r5,r2,5d28 <LMS7002M_regs_set+0x1d50>
    {
        regs->reg_0x0442_fcw0_hi = (value >> 0) & 0xffff;
    5d1c:	31bfffcc 	andi	r6,r6,65535
    5d20:	21821c15 	stw	r6,2160(r4)
    5d24:	f800283a 	ret
        return;
    }
    if (addr == 0x0443)
    5d28:	008110c4 	movi	r2,1091
    5d2c:	2880031e 	bne	r5,r2,5d3c <LMS7002M_regs_set+0x1d64>
    {
        regs->reg_0x0443_fcw0_lo = (value >> 0) & 0xffff;
    5d30:	31bfffcc 	andi	r6,r6,65535
    5d34:	21821d15 	stw	r6,2164(r4)
    5d38:	f800283a 	ret
        return;
    }
    if (addr == 0x05c0)
    5d3c:	00817004 	movi	r2,1472
    5d40:	2880031e 	bne	r5,r2,5d50 <LMS7002M_regs_set+0x1d78>
    {
        regs->reg_0x05c0_value = (value >> 0) & 0xffff;
    5d44:	31bfffcc 	andi	r6,r6,65535
    5d48:	21821e15 	stw	r6,2168(r4)
    5d4c:	f800283a 	ret
        return;
    }
    if (addr == 0x05c1)
    5d50:	00817044 	movi	r2,1473
    5d54:	2880031e 	bne	r5,r2,5d64 <LMS7002M_regs_set+0x1d8c>
    {
        regs->reg_0x05c1_value = (value >> 0) & 0xffff;
    5d58:	31bfffcc 	andi	r6,r6,65535
    5d5c:	21821f15 	stw	r6,2172(r4)
    5d60:	f800283a 	ret
        return;
    }
    if (addr == 0x05c2)
    5d64:	00817084 	movi	r2,1474
    5d68:	2880031e 	bne	r5,r2,5d78 <LMS7002M_regs_set+0x1da0>
    {
        regs->reg_0x05c2_value = (value >> 0) & 0xffff;
    5d6c:	31bfffcc 	andi	r6,r6,65535
    5d70:	21822015 	stw	r6,2176(r4)
    5d74:	f800283a 	ret
        return;
    }
    if (addr == 0x05c3)
    5d78:	008170c4 	movi	r2,1475
    5d7c:	2880031e 	bne	r5,r2,5d8c <LMS7002M_regs_set+0x1db4>
    {
        regs->reg_0x05c3_value = (value >> 0) & 0xffff;
    5d80:	31bfffcc 	andi	r6,r6,65535
    5d84:	21822115 	stw	r6,2180(r4)
    5d88:	f800283a 	ret
        return;
    }
    if (addr == 0x05c4)
    5d8c:	00817104 	movi	r2,1476
    5d90:	2880031e 	bne	r5,r2,5da0 <LMS7002M_regs_set+0x1dc8>
    {
        regs->reg_0x05c4_value = (value >> 0) & 0xffff;
    5d94:	31bfffcc 	andi	r6,r6,65535
    5d98:	21822215 	stw	r6,2184(r4)
    5d9c:	f800283a 	ret
        return;
    }
    if (addr == 0x05c5)
    5da0:	00817144 	movi	r2,1477
    5da4:	2880031e 	bne	r5,r2,5db4 <LMS7002M_regs_set+0x1ddc>
    {
        regs->reg_0x05c5_value = (value >> 0) & 0xffff;
    5da8:	31bfffcc 	andi	r6,r6,65535
    5dac:	21822315 	stw	r6,2188(r4)
    5db0:	f800283a 	ret
        return;
    }
    if (addr == 0x05c6)
    5db4:	00817184 	movi	r2,1478
    5db8:	2880031e 	bne	r5,r2,5dc8 <LMS7002M_regs_set+0x1df0>
    {
        regs->reg_0x05c6_value = (value >> 0) & 0xffff;
    5dbc:	31bfffcc 	andi	r6,r6,65535
    5dc0:	21822415 	stw	r6,2192(r4)
    5dc4:	f800283a 	ret
        return;
    }
    if (addr == 0x05c7)
    5dc8:	008171c4 	movi	r2,1479
    5dcc:	2880031e 	bne	r5,r2,5ddc <LMS7002M_regs_set+0x1e04>
    {
        regs->reg_0x05c7_value = (value >> 0) & 0xffff;
    5dd0:	31bfffcc 	andi	r6,r6,65535
    5dd4:	21822515 	stw	r6,2196(r4)
    5dd8:	f800283a 	ret
        return;
    }
    if (addr == 0x05c8)
    5ddc:	00817204 	movi	r2,1480
    5de0:	2880031e 	bne	r5,r2,5df0 <LMS7002M_regs_set+0x1e18>
    {
        regs->reg_0x05c8_value = (value >> 0) & 0xffff;
    5de4:	31bfffcc 	andi	r6,r6,65535
    5de8:	21822615 	stw	r6,2200(r4)
    5dec:	f800283a 	ret
        return;
    }
    if (addr == 0x05c9)
    5df0:	00817244 	movi	r2,1481
    5df4:	2880031e 	bne	r5,r2,5e04 <LMS7002M_regs_set+0x1e2c>
    {
        regs->reg_0x05c9_value = (value >> 0) & 0xffff;
    5df8:	31bfffcc 	andi	r6,r6,65535
    5dfc:	21822715 	stw	r6,2204(r4)
    5e00:	f800283a 	ret
        return;
    }
    if (addr == 0x05ca)
    5e04:	00817284 	movi	r2,1482
    5e08:	2880031e 	bne	r5,r2,5e18 <LMS7002M_regs_set+0x1e40>
    {
        regs->reg_0x05ca_value = (value >> 0) & 0xffff;
    5e0c:	31bfffcc 	andi	r6,r6,65535
    5e10:	21822815 	stw	r6,2208(r4)
    5e14:	f800283a 	ret
        return;
    }
    if (addr == 0x05cb)
    5e18:	008172c4 	movi	r2,1483
    5e1c:	2880031e 	bne	r5,r2,5e2c <LMS7002M_regs_set+0x1e54>
    {
        regs->reg_0x05cb_value = (value >> 0) & 0xffff;
    5e20:	31bfffcc 	andi	r6,r6,65535
    5e24:	21822915 	stw	r6,2212(r4)
    5e28:	f800283a 	ret
        return;
    }
    if (addr == 0x05cc)
    5e2c:	00817304 	movi	r2,1484
    5e30:	2880031e 	bne	r5,r2,5e40 <LMS7002M_regs_set+0x1e68>
    {
        regs->reg_0x05cc_value = (value >> 0) & 0xffff;
    5e34:	31bfffcc 	andi	r6,r6,65535
    5e38:	21822a15 	stw	r6,2216(r4)
    5e3c:	f800283a 	ret
        return;
    }
    if (addr == 0x0600)
    5e40:	00818004 	movi	r2,1536
    5e44:	2880031e 	bne	r5,r2,5e54 <LMS7002M_regs_set+0x1e7c>
    {
        regs->reg_0x0600_value = (value >> 0) & 0xffff;
    5e48:	31bfffcc 	andi	r6,r6,65535
    5e4c:	21822b15 	stw	r6,2220(r4)
    5e50:	f800283a 	ret
        return;
    }
    if (addr == 0x0601)
    5e54:	00818044 	movi	r2,1537
    5e58:	2880031e 	bne	r5,r2,5e68 <LMS7002M_regs_set+0x1e90>
    {
        regs->reg_0x0601_value = (value >> 0) & 0xffff;
    5e5c:	31bfffcc 	andi	r6,r6,65535
    5e60:	21822c15 	stw	r6,2224(r4)
    5e64:	f800283a 	ret
        return;
    }
    if (addr == 0x0602)
    5e68:	00818084 	movi	r2,1538
    5e6c:	2880031e 	bne	r5,r2,5e7c <LMS7002M_regs_set+0x1ea4>
    {
        regs->reg_0x0602_value = (value >> 0) & 0xffff;
    5e70:	31bfffcc 	andi	r6,r6,65535
    5e74:	21822d15 	stw	r6,2228(r4)
    5e78:	f800283a 	ret
        return;
    }
    if (addr == 0x0603)
    5e7c:	008180c4 	movi	r2,1539
    5e80:	2880031e 	bne	r5,r2,5e90 <LMS7002M_regs_set+0x1eb8>
    {
        regs->reg_0x0603_value = (value >> 0) & 0xffff;
    5e84:	31bfffcc 	andi	r6,r6,65535
    5e88:	21822e15 	stw	r6,2232(r4)
    5e8c:	f800283a 	ret
        return;
    }
    if (addr == 0x0604)
    5e90:	00818104 	movi	r2,1540
    5e94:	2880031e 	bne	r5,r2,5ea4 <LMS7002M_regs_set+0x1ecc>
    {
        regs->reg_0x0604_value = (value >> 0) & 0xffff;
    5e98:	31bfffcc 	andi	r6,r6,65535
    5e9c:	21822f15 	stw	r6,2236(r4)
    5ea0:	f800283a 	ret
        return;
    }
    if (addr == 0x0605)
    5ea4:	00818144 	movi	r2,1541
    5ea8:	2880031e 	bne	r5,r2,5eb8 <LMS7002M_regs_set+0x1ee0>
    {
        regs->reg_0x0605_value = (value >> 0) & 0xffff;
    5eac:	31bfffcc 	andi	r6,r6,65535
    5eb0:	21823015 	stw	r6,2240(r4)
    5eb4:	f800283a 	ret
        return;
    }
    if (addr == 0x0606)
    5eb8:	00818184 	movi	r2,1542
    5ebc:	2880031e 	bne	r5,r2,5ecc <LMS7002M_regs_set+0x1ef4>
    {
        regs->reg_0x0606_value = (value >> 0) & 0xffff;
    5ec0:	31bfffcc 	andi	r6,r6,65535
    5ec4:	21823115 	stw	r6,2244(r4)
    5ec8:	f800283a 	ret
        return;
    }
    if (addr == 0x0640)
    5ecc:	00819004 	movi	r2,1600
    5ed0:	2880031e 	bne	r5,r2,5ee0 <LMS7002M_regs_set+0x1f08>
    {
        regs->reg_0x0640_value = (value >> 0) & 0xffff;
    5ed4:	31bfffcc 	andi	r6,r6,65535
    5ed8:	21823215 	stw	r6,2248(r4)
    5edc:	f800283a 	ret
        return;
    }
    if (addr == 0x0641)
    5ee0:	00819044 	movi	r2,1601
    5ee4:	2880021e 	bne	r5,r2,5ef0 <LMS7002M_regs_set+0x1f18>
    {
        regs->reg_0x0641_value = (value >> 0) & 0xffff;
    5ee8:	31bfffcc 	andi	r6,r6,65535
    5eec:	21823315 	stw	r6,2252(r4)
    5ef0:	f800283a 	ret

00005ef4 <LMS7002M_regs_init>:
/***********************************************************************
 * Implementation details below
 **********************************************************************/

static inline void LMS7002M_regs_init(LMS7002M_regs_t *regs)
{
    5ef4:	defff304 	addi	sp,sp,-52
    5ef8:	dcc00615 	stw	r19,24(sp)
    5efc:	dc400415 	stw	r17,16(sp)
    LMS7002M_regs_set(regs, 0x0020, 0xffff);
    5f00:	04c00804 	movi	r19,32
    5f04:	047fffd4 	movui	r17,65535
    5f08:	880d883a 	mov	r6,r17
    5f0c:	980b883a 	mov	r5,r19
/***********************************************************************
 * Implementation details below
 **********************************************************************/

static inline void LMS7002M_regs_init(LMS7002M_regs_t *regs)
{
    5f10:	dfc00c15 	stw	ra,48(sp)
    5f14:	df000b15 	stw	fp,44(sp)
    5f18:	ddc00a15 	stw	r23,40(sp)
    5f1c:	dd800915 	stw	r22,36(sp)
    5f20:	dd400815 	stw	r21,32(sp)
    5f24:	dd000715 	stw	r20,28(sp)
    5f28:	dc800515 	stw	r18,20(sp)
    5f2c:	dc000315 	stw	r16,12(sp)
    5f30:	2021883a 	mov	r16,r4
    LMS7002M_regs_set(regs, 0x0020, 0xffff);
    5f34:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0021, 0xe9f);
    5f38:	8009883a 	mov	r4,r16
    5f3c:	0183a7c4 	movi	r6,3743
    5f40:	01400844 	movi	r5,33
    5f44:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0022, 0x7df);
    5f48:	8009883a 	mov	r4,r16
    5f4c:	0181f7c4 	movi	r6,2015
    5f50:	01400884 	movi	r5,34
    5f54:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0023, 0x5559);
    5f58:	8009883a 	mov	r4,r16
    5f5c:	01955644 	movi	r6,21849
    5f60:	014008c4 	movi	r5,35
    5f64:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0024, 0xe4e4);
    5f68:	05393914 	movui	r20,58596
    5f6c:	a00d883a 	mov	r6,r20
    5f70:	8009883a 	mov	r4,r16
    5f74:	01400904 	movi	r5,36
    5f78:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0025, 0x101);
    5f7c:	04804044 	movi	r18,257
    5f80:	900d883a 	mov	r6,r18
    5f84:	8009883a 	mov	r4,r16
    5f88:	01400944 	movi	r5,37
    5f8c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0026, 0x101);
    5f90:	900d883a 	mov	r6,r18
    5f94:	8009883a 	mov	r4,r16
    5f98:	01400984 	movi	r5,38
    5f9c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0027, 0xe4e4);
    5fa0:	a00d883a 	mov	r6,r20
    5fa4:	8009883a 	mov	r4,r16
    5fa8:	014009c4 	movi	r5,39
    5fac:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0028, 0x101);
    5fb0:	900d883a 	mov	r6,r18
    5fb4:	8009883a 	mov	r4,r16
    5fb8:	01400a04 	movi	r5,40
    5fbc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0029, 0x101);
    5fc0:	900d883a 	mov	r6,r18
    5fc4:	8009883a 	mov	r4,r16
    5fc8:	01400a44 	movi	r5,41
    5fcc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x002A, 0x86);
    5fd0:	05402184 	movi	r21,134
    5fd4:	a80d883a 	mov	r6,r21
    5fd8:	8009883a 	mov	r4,r16
    5fdc:	01400a84 	movi	r5,42
    5fe0:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x002B, 0x10);
    5fe4:	8009883a 	mov	r4,r16
    5fe8:	01800404 	movi	r6,16
    5fec:	01400ac4 	movi	r5,43
    5ff0:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x002C, 0xffff);
    5ff4:	880d883a 	mov	r6,r17
    5ff8:	8009883a 	mov	r4,r16
    5ffc:	01400b04 	movi	r5,44
    6000:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x002E, 0x0);
    6004:	8009883a 	mov	r4,r16
    6008:	000d883a 	mov	r6,zero
    600c:	01400b84 	movi	r5,46
    6010:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x002F, 0x3840);
    6014:	8009883a 	mov	r4,r16
    6018:	018e1004 	movi	r6,14400
    601c:	01400bc4 	movi	r5,47
    6020:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0081, 0x0);
    6024:	05802044 	movi	r22,129
    6028:	b00b883a 	mov	r5,r22
    602c:	8009883a 	mov	r4,r16
    6030:	000d883a 	mov	r6,zero
    6034:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0082, 0x800b);
    6038:	8009883a 	mov	r4,r16
    603c:	01a002d4 	movui	r6,32779
    6040:	01402084 	movi	r5,130
    6044:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0084, 0x400);
    6048:	05010004 	movi	r20,1024
    604c:	a00d883a 	mov	r6,r20
    6050:	8009883a 	mov	r4,r16
    6054:	01402104 	movi	r5,132
    6058:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0085, 0x1);
    605c:	04400044 	movi	r17,1
    6060:	880d883a 	mov	r6,r17
    6064:	8009883a 	mov	r4,r16
    6068:	01402144 	movi	r5,133
    606c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0086, 0x4901);
    6070:	a80b883a 	mov	r5,r21
    6074:	8009883a 	mov	r4,r16
    6078:	01924044 	movi	r6,18689
    607c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0087, 0x400);
    6080:	a00d883a 	mov	r6,r20
    6084:	8009883a 	mov	r4,r16
    6088:	014021c4 	movi	r5,135
    608c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0088, 0x780);
    6090:	01c02204 	movi	r7,136
    6094:	0701e004 	movi	fp,1920
    6098:	380b883a 	mov	r5,r7
    609c:	e00d883a 	mov	r6,fp
    60a0:	8009883a 	mov	r4,r16
    60a4:	d9c00115 	stw	r7,4(sp)
    60a8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0089, 0x20);
    60ac:	980d883a 	mov	r6,r19
    60b0:	8009883a 	mov	r4,r16
    60b4:	01402244 	movi	r5,137
    60b8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x008A, 0x514);
    60bc:	8009883a 	mov	r4,r16
    60c0:	01814504 	movi	r6,1300
    60c4:	01402284 	movi	r5,138
    60c8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x008B, 0x2100);
    60cc:	8009883a 	mov	r4,r16
    60d0:	01884004 	movi	r6,8448
    60d4:	014022c4 	movi	r5,139
    60d8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x008C, 0x67b);
    60dc:	05c19ec4 	movi	r23,1659
    60e0:	b80d883a 	mov	r6,r23
    60e4:	8009883a 	mov	r4,r16
    60e8:	01402304 	movi	r5,140
    60ec:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x008D, 0x0);
    60f0:	00802344 	movi	r2,141
    60f4:	100b883a 	mov	r5,r2
    60f8:	8009883a 	mov	r4,r16
    60fc:	000d883a 	mov	r6,zero
    6100:	d8800215 	stw	r2,8(sp)
    6104:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0092, 0x1);
    6108:	880d883a 	mov	r6,r17
    610c:	8009883a 	mov	r4,r16
    6110:	01402484 	movi	r5,146
    6114:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0093, 0x0);
    6118:	8009883a 	mov	r4,r16
    611c:	000d883a 	mov	r6,zero
    6120:	014024c4 	movi	r5,147
    6124:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0094, 0x0);
    6128:	8009883a 	mov	r4,r16
    612c:	000d883a 	mov	r6,zero
    6130:	01402504 	movi	r5,148
    6134:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0095, 0x0);
    6138:	8009883a 	mov	r4,r16
    613c:	000d883a 	mov	r6,zero
    6140:	01402544 	movi	r5,149
    6144:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0096, 0x0);
    6148:	8009883a 	mov	r4,r16
    614c:	000d883a 	mov	r6,zero
    6150:	01402584 	movi	r5,150
    6154:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0097, 0x0);
    6158:	8009883a 	mov	r4,r16
    615c:	000d883a 	mov	r6,zero
    6160:	014025c4 	movi	r5,151
    6164:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0098, 0x0);
    6168:	8009883a 	mov	r4,r16
    616c:	000d883a 	mov	r6,zero
    6170:	01402604 	movi	r5,152
    LMS7002M_regs_set(regs, 0x0099, 0x6565);
    6174:	04595944 	movi	r17,25957
    LMS7002M_regs_set(regs, 0x0093, 0x0);
    LMS7002M_regs_set(regs, 0x0094, 0x0);
    LMS7002M_regs_set(regs, 0x0095, 0x0);
    LMS7002M_regs_set(regs, 0x0096, 0x0);
    LMS7002M_regs_set(regs, 0x0097, 0x0);
    LMS7002M_regs_set(regs, 0x0098, 0x0);
    6178:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0099, 0x6565);
    617c:	880d883a 	mov	r6,r17
    6180:	8009883a 	mov	r4,r16
    6184:	01402644 	movi	r5,153
    6188:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x009A, 0x658c);
    618c:	05596304 	movi	r21,25996
    6190:	a80d883a 	mov	r6,r21
    6194:	8009883a 	mov	r4,r16
    6198:	01402684 	movi	r5,154
    619c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x009B, 0x6565);
    61a0:	880d883a 	mov	r6,r17
    61a4:	8009883a 	mov	r4,r16
    61a8:	014026c4 	movi	r5,155
    61ac:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x009C, 0x658c);
    61b0:	a80d883a 	mov	r6,r21
    61b4:	8009883a 	mov	r4,r16
    61b8:	01402704 	movi	r5,156
    61bc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x009D, 0x6565);
    61c0:	880d883a 	mov	r6,r17
    61c4:	8009883a 	mov	r4,r16
    61c8:	01402744 	movi	r5,157
    61cc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x009E, 0x658c);
    61d0:	00c02784 	movi	r3,158
    61d4:	180b883a 	mov	r5,r3
    61d8:	a80d883a 	mov	r6,r21
    61dc:	8009883a 	mov	r4,r16
    61e0:	d8c00015 	stw	r3,0(sp)
    61e4:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x009F, 0x658c);
    61e8:	a80d883a 	mov	r6,r21
    61ec:	8009883a 	mov	r4,r16
    61f0:	014027c4 	movi	r5,159
    61f4:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A0, 0x6565);
    61f8:	05402804 	movi	r21,160
    61fc:	880d883a 	mov	r6,r17
    6200:	a80b883a 	mov	r5,r21
    6204:	8009883a 	mov	r4,r16
    6208:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A1, 0x6565);
    620c:	880d883a 	mov	r6,r17
    6210:	8009883a 	mov	r4,r16
    6214:	01402844 	movi	r5,161
    6218:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A2, 0x6565);
    621c:	880d883a 	mov	r6,r17
    6220:	8009883a 	mov	r4,r16
    6224:	01402884 	movi	r5,162
    6228:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A3, 0x6565);
    622c:	880d883a 	mov	r6,r17
    6230:	8009883a 	mov	r4,r16
    6234:	014028c4 	movi	r5,163
    6238:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A4, 0x6565);
    623c:	880d883a 	mov	r6,r17
    6240:	8009883a 	mov	r4,r16
    6244:	01402904 	movi	r5,164
    6248:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A5, 0x6565);
    624c:	880d883a 	mov	r6,r17
    6250:	8009883a 	mov	r4,r16
    6254:	01402944 	movi	r5,165
    6258:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A6, 0xf);
    625c:	8009883a 	mov	r4,r16
    6260:	018003c4 	movi	r6,15
    6264:	01402984 	movi	r5,166
    6268:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A7, 0x6565);
    626c:	880d883a 	mov	r6,r17
    6270:	8009883a 	mov	r4,r16
    6274:	014029c4 	movi	r5,167
    6278:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00a8, 0x0);
    627c:	8009883a 	mov	r4,r16
    6280:	000d883a 	mov	r6,zero
    6284:	01402a04 	movi	r5,168
    6288:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00aa, 0x0);
    628c:	8009883a 	mov	r4,r16
    6290:	000d883a 	mov	r6,zero
    6294:	01402a84 	movi	r5,170
    6298:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00ab, 0x0);
    629c:	8009883a 	mov	r4,r16
    62a0:	000d883a 	mov	r6,zero
    62a4:	01402ac4 	movi	r5,171
    62a8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00ad, 0x3ff);
    62ac:	8009883a 	mov	r4,r16
    62b0:	0180ffc4 	movi	r6,1023
    62b4:	01402b44 	movi	r5,173
    62b8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00ae, 0xf000);
    62bc:	8009883a 	mov	r4,r16
    62c0:	01bc0014 	movui	r6,61440
    62c4:	01402b84 	movi	r5,174
    62c8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0100, 0x3409);
    62cc:	8009883a 	mov	r4,r16
    62d0:	018d0244 	movi	r6,13321
    62d4:	01404004 	movi	r5,256
    62d8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0101, 0x7800);
    62dc:	900b883a 	mov	r5,r18
    62e0:	8009883a 	mov	r4,r16
    62e4:	019e0004 	movi	r6,30720
    62e8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0102, 0x3180);
    62ec:	8009883a 	mov	r4,r16
    62f0:	018c6004 	movi	r6,12672
    62f4:	01404084 	movi	r5,258
    62f8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0103, 0xa12);
    62fc:	8009883a 	mov	r4,r16
    6300:	01828484 	movi	r6,2578
    6304:	014040c4 	movi	r5,259
    6308:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0104, 0x88);
    630c:	d9c00117 	ldw	r7,4(sp)
    6310:	8009883a 	mov	r4,r16
    6314:	01404104 	movi	r5,260
    6318:	380d883a 	mov	r6,r7
    631c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0105, 0x7);
    6320:	8009883a 	mov	r4,r16
    6324:	018001c4 	movi	r6,7
    6328:	01404144 	movi	r5,261
    632c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0106, 0x318c);
    6330:	044c6304 	movi	r17,12684
    6334:	880d883a 	mov	r6,r17
    6338:	8009883a 	mov	r4,r16
    633c:	01404184 	movi	r5,262
    6340:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0107, 0x318c);
    6344:	880d883a 	mov	r6,r17
    6348:	8009883a 	mov	r4,r16
    634c:	014041c4 	movi	r5,263
    6350:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0108, 0x9426);
    6354:	8009883a 	mov	r4,r16
    6358:	01a50994 	movui	r6,37926
    635c:	01404204 	movi	r5,264
    6360:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0109, 0x61c1);
    6364:	8009883a 	mov	r4,r16
    6368:	01987044 	movi	r6,25025
    636c:	01404244 	movi	r5,265
    6370:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x010A, 0x104c);
    6374:	8009883a 	mov	r4,r16
    6378:	01841304 	movi	r6,4172
    637c:	01404284 	movi	r5,266
    6380:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x010b, 0x0);
    6384:	8009883a 	mov	r4,r16
    6388:	000d883a 	mov	r6,zero
    638c:	014042c4 	movi	r5,267
    6390:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x010C, 0x88fd);
    6394:	8009883a 	mov	r4,r16
    6398:	01a23f54 	movui	r6,35069
    639c:	01404304 	movi	r5,268
    63a0:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x010D, 0x9e);
    63a4:	d8c00017 	ldw	r3,0(sp)
    63a8:	8009883a 	mov	r4,r16
    63ac:	01404344 	movi	r5,269
    63b0:	180d883a 	mov	r6,r3
    63b4:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x010E, 0x2040);
    63b8:	8009883a 	mov	r4,r16
    63bc:	01881004 	movi	r6,8256
    63c0:	01404384 	movi	r5,270
    63c4:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x010F, 0x3042);
    63c8:	8009883a 	mov	r4,r16
    63cc:	018c1084 	movi	r6,12354
    63d0:	014043c4 	movi	r5,271
    63d4:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0110, 0xbf4);
    63d8:	8009883a 	mov	r4,r16
    63dc:	0182fd04 	movi	r6,3060
    63e0:	01404404 	movi	r5,272
    63e4:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0111, 0x83);
    63e8:	8009883a 	mov	r4,r16
    63ec:	018020c4 	movi	r6,131
    63f0:	01404444 	movi	r5,273
    63f4:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0112, 0xc0e6);
    63f8:	8009883a 	mov	r4,r16
    63fc:	01b03994 	movui	r6,49382
    6400:	01404484 	movi	r5,274
    6404:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0113, 0x3c3);
    6408:	8009883a 	mov	r4,r16
    640c:	0180f0c4 	movi	r6,963
    6410:	014044c4 	movi	r5,275
    6414:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0114, 0x8d);
    6418:	d8800217 	ldw	r2,8(sp)
    641c:	8009883a 	mov	r4,r16
    6420:	01404504 	movi	r5,276
    6424:	100d883a 	mov	r6,r2
    6428:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0115, 0x9);
    642c:	8009883a 	mov	r4,r16
    6430:	01800244 	movi	r6,9
    6434:	01404544 	movi	r5,277
    6438:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0116, 0x8180);
    643c:	8009883a 	mov	r4,r16
    6440:	01a06014 	movui	r6,33152
    6444:	01404584 	movi	r5,278
    6448:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0117, 0x280c);
    644c:	8009883a 	mov	r4,r16
    6450:	018a0304 	movi	r6,10252
    6454:	014045c4 	movi	r5,279
    6458:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0118, 0x18c);
    645c:	8009883a 	mov	r4,r16
    6460:	01806304 	movi	r6,396
    6464:	01404604 	movi	r5,280
    6468:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0119, 0x18cb);
    646c:	8009883a 	mov	r4,r16
    6470:	018632c4 	movi	r6,6347
    6474:	01404644 	movi	r5,281
    6478:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x011A, 0x2e02);
    647c:	8009883a 	mov	r4,r16
    6480:	018b8084 	movi	r6,11778
    6484:	01404684 	movi	r5,282
    6488:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x011B, 0x0);
    648c:	8009883a 	mov	r4,r16
    6490:	000d883a 	mov	r6,zero
    6494:	014046c4 	movi	r5,283
    6498:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x011C, 0xad43);
    649c:	8009883a 	mov	r4,r16
    64a0:	01ab50d4 	movui	r6,44355
    64a4:	01404704 	movi	r5,284
    64a8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x011D, 0x400);
    64ac:	a00d883a 	mov	r6,r20
    64b0:	8009883a 	mov	r4,r16
    64b4:	01404744 	movi	r5,285
    64b8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x011E, 0x780);
    64bc:	e00d883a 	mov	r6,fp
    64c0:	8009883a 	mov	r4,r16
    64c4:	01404784 	movi	r5,286
    64c8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x011F, 0x3640);
    64cc:	8009883a 	mov	r4,r16
    64d0:	018d9004 	movi	r6,13888
    64d4:	014047c4 	movi	r5,287
    64d8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0120, 0xb9ff);
    64dc:	8009883a 	mov	r4,r16
    64e0:	01ae7fd4 	movui	r6,47615
    64e4:	01404804 	movi	r5,288
    64e8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0121, 0x3404);
    64ec:	8009883a 	mov	r4,r16
    64f0:	018d0104 	movi	r6,13316
    64f4:	01404844 	movi	r5,289
    64f8:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0122, 0x33f);
    64fc:	8009883a 	mov	r4,r16
    6500:	0180cfc4 	movi	r6,831
    6504:	01404884 	movi	r5,290
    6508:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0123, 0x67b);
    650c:	b80d883a 	mov	r6,r23
    6510:	8009883a 	mov	r4,r16
    6514:	014048c4 	movi	r5,291
    6518:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0124, 0x0);
    651c:	8009883a 	mov	r4,r16
    6520:	000d883a 	mov	r6,zero
    6524:	01404904 	movi	r5,292
    6528:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0125, 0x9400);
    652c:	8009883a 	mov	r4,r16
    6530:	01a50014 	movui	r6,37888
    6534:	01404944 	movi	r5,293
    6538:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0126, 0x12ff);
    653c:	8009883a 	mov	r4,r16
    6540:	0184bfc4 	movi	r6,4863
    6544:	01404984 	movi	r5,294
    6548:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0200, 0x81);
    654c:	b00d883a 	mov	r6,r22
    6550:	8009883a 	mov	r4,r16
    6554:	01408004 	movi	r5,512
    6558:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0201, 0x7ff);
    655c:	0441ffc4 	movi	r17,2047
    6560:	880d883a 	mov	r6,r17
    6564:	8009883a 	mov	r4,r16
    6568:	01408044 	movi	r5,513
    656c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0202, 0x7ff);
    6570:	880d883a 	mov	r6,r17
    6574:	8009883a 	mov	r4,r16
    6578:	01408084 	movi	r5,514
    657c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0203, 0x0);
    6580:	8009883a 	mov	r4,r16
    6584:	000d883a 	mov	r6,zero
    6588:	014080c4 	movi	r5,515
    658c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0204, 0x0);
    6590:	8009883a 	mov	r4,r16
    6594:	000d883a 	mov	r6,zero
    6598:	01408104 	movi	r5,516
    659c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0205, 0x0);
    65a0:	8009883a 	mov	r4,r16
    65a4:	000d883a 	mov	r6,zero
    65a8:	01408144 	movi	r5,517
    65ac:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0206, 0x0);
    65b0:	8009883a 	mov	r4,r16
    65b4:	000d883a 	mov	r6,zero
    65b8:	01408184 	movi	r5,518
    65bc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0207, 0x0);
    65c0:	8009883a 	mov	r4,r16
    65c4:	000d883a 	mov	r6,zero
    65c8:	014081c4 	movi	r5,519
    65cc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0208, 0x0);
    65d0:	8009883a 	mov	r4,r16
    65d4:	000d883a 	mov	r6,zero
    65d8:	01408204 	movi	r5,520
    65dc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0209, 0x0);
    65e0:	8009883a 	mov	r4,r16
    65e4:	000d883a 	mov	r6,zero
    65e8:	01408244 	movi	r5,521
    65ec:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x020a, 0x0);
    65f0:	8009883a 	mov	r4,r16
    65f4:	000d883a 	mov	r6,zero
    65f8:	01408284 	movi	r5,522
    65fc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x020C, 0x0);
    6600:	8009883a 	mov	r4,r16
    6604:	000d883a 	mov	r6,zero
    6608:	01408304 	movi	r5,524
    660c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0240, 0x20);
    6610:	980d883a 	mov	r6,r19
    6614:	8009883a 	mov	r4,r16
    6618:	01409004 	movi	r5,576
    661c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0241, 0x0);
    6620:	8009883a 	mov	r4,r16
    6624:	000d883a 	mov	r6,zero
    6628:	01409044 	movi	r5,577
    662c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0242, 0x0);
    6630:	8009883a 	mov	r4,r16
    6634:	000d883a 	mov	r6,zero
    6638:	01409084 	movi	r5,578
    663c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0243, 0x0);
    6640:	8009883a 	mov	r4,r16
    6644:	000d883a 	mov	r6,zero
    6648:	014090c4 	movi	r5,579
    664c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0400, 0x81);
    6650:	b00d883a 	mov	r6,r22
    6654:	a00b883a 	mov	r5,r20
    6658:	8009883a 	mov	r4,r16
    665c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0401, 0x7ff);
    6660:	880d883a 	mov	r6,r17
    6664:	8009883a 	mov	r4,r16
    6668:	01410044 	movi	r5,1025
    666c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0402, 0x7ff);
    6670:	880d883a 	mov	r6,r17
    6674:	8009883a 	mov	r4,r16
    6678:	01410084 	movi	r5,1026
    667c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0403, 0x0);
    6680:	8009883a 	mov	r4,r16
    6684:	000d883a 	mov	r6,zero
    6688:	014100c4 	movi	r5,1027
    668c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0404, 0x0);
    6690:	8009883a 	mov	r4,r16
    6694:	000d883a 	mov	r6,zero
    6698:	01410104 	movi	r5,1028
    669c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0405, 0x0);
    66a0:	8009883a 	mov	r4,r16
    66a4:	000d883a 	mov	r6,zero
    66a8:	01410144 	movi	r5,1029
    66ac:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0406, 0x0);
    66b0:	8009883a 	mov	r4,r16
    66b4:	000d883a 	mov	r6,zero
    66b8:	01410184 	movi	r5,1030
    66bc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0407, 0x0);
    66c0:	8009883a 	mov	r4,r16
    66c4:	000d883a 	mov	r6,zero
    66c8:	014101c4 	movi	r5,1031
    66cc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0408, 0x0);
    66d0:	8009883a 	mov	r4,r16
    66d4:	000d883a 	mov	r6,zero
    66d8:	01410204 	movi	r5,1032
    66dc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0409, 0x0);
    66e0:	8009883a 	mov	r4,r16
    66e4:	000d883a 	mov	r6,zero
    66e8:	01410244 	movi	r5,1033
    66ec:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x040A, 0x0);
    66f0:	8009883a 	mov	r4,r16
    66f4:	000d883a 	mov	r6,zero
    66f8:	01410284 	movi	r5,1034
    66fc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x040B, 0x0);
    6700:	8009883a 	mov	r4,r16
    6704:	000d883a 	mov	r6,zero
    6708:	014102c4 	movi	r5,1035
    670c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x040C, 0x0);
    6710:	8009883a 	mov	r4,r16
    6714:	000d883a 	mov	r6,zero
    6718:	01410304 	movi	r5,1036
    671c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x040e, 0x0);
    6720:	8009883a 	mov	r4,r16
    6724:	000d883a 	mov	r6,zero
    6728:	01410384 	movi	r5,1038
    672c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0440, 0x20);
    6730:	980d883a 	mov	r6,r19
    6734:	8009883a 	mov	r4,r16
    6738:	01411004 	movi	r5,1088
    673c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0441, 0x0);
    6740:	8009883a 	mov	r4,r16
    6744:	000d883a 	mov	r6,zero
    6748:	01411044 	movi	r5,1089
    674c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0442, 0x0);
    6750:	8009883a 	mov	r4,r16
    6754:	000d883a 	mov	r6,zero
    6758:	01411084 	movi	r5,1090
    675c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0443, 0x0);
    6760:	8009883a 	mov	r4,r16
    6764:	000d883a 	mov	r6,zero
    6768:	014110c4 	movi	r5,1091
    676c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c0, 0x0);
    6770:	8009883a 	mov	r4,r16
    6774:	000d883a 	mov	r6,zero
    6778:	01417004 	movi	r5,1472
    677c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c1, 0x0);
    6780:	8009883a 	mov	r4,r16
    6784:	000d883a 	mov	r6,zero
    6788:	01417044 	movi	r5,1473
    678c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c2, 0x0);
    6790:	8009883a 	mov	r4,r16
    6794:	000d883a 	mov	r6,zero
    6798:	01417084 	movi	r5,1474
    679c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c3, 0x0);
    67a0:	8009883a 	mov	r4,r16
    67a4:	000d883a 	mov	r6,zero
    67a8:	014170c4 	movi	r5,1475
    67ac:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c4, 0x0);
    67b0:	8009883a 	mov	r4,r16
    67b4:	000d883a 	mov	r6,zero
    67b8:	01417104 	movi	r5,1476
    67bc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c5, 0x0);
    67c0:	8009883a 	mov	r4,r16
    67c4:	000d883a 	mov	r6,zero
    67c8:	01417144 	movi	r5,1477
    67cc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c6, 0x0);
    67d0:	8009883a 	mov	r4,r16
    67d4:	000d883a 	mov	r6,zero
    67d8:	01417184 	movi	r5,1478
    67dc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c7, 0x0);
    67e0:	8009883a 	mov	r4,r16
    67e4:	000d883a 	mov	r6,zero
    67e8:	014171c4 	movi	r5,1479
    67ec:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c8, 0x0);
    67f0:	8009883a 	mov	r4,r16
    67f4:	000d883a 	mov	r6,zero
    67f8:	01417204 	movi	r5,1480
    67fc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c9, 0x0);
    6800:	8009883a 	mov	r4,r16
    6804:	000d883a 	mov	r6,zero
    6808:	01417244 	movi	r5,1481
    680c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05ca, 0x0);
    6810:	8009883a 	mov	r4,r16
    6814:	000d883a 	mov	r6,zero
    6818:	01417284 	movi	r5,1482
    681c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05cb, 0x0);
    6820:	8009883a 	mov	r4,r16
    6824:	000d883a 	mov	r6,zero
    6828:	014172c4 	movi	r5,1483
    682c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05cc, 0x0);
    6830:	8009883a 	mov	r4,r16
    6834:	000d883a 	mov	r6,zero
    6838:	01417304 	movi	r5,1484
    683c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0600, 0xf00);
    6840:	8009883a 	mov	r4,r16
    6844:	0183c004 	movi	r6,3840
    6848:	01418004 	movi	r5,1536
    684c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0601, 0x0);
    6850:	8009883a 	mov	r4,r16
    6854:	000d883a 	mov	r6,zero
    6858:	01418044 	movi	r5,1537
    685c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0602, 0x2000);
    6860:	8009883a 	mov	r4,r16
    6864:	01880004 	movi	r6,8192
    6868:	01418084 	movi	r5,1538
    686c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0603, 0x0);
    6870:	8009883a 	mov	r4,r16
    6874:	000d883a 	mov	r6,zero
    6878:	014180c4 	movi	r5,1539
    687c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0604, 0x0);
    6880:	8009883a 	mov	r4,r16
    6884:	000d883a 	mov	r6,zero
    6888:	01418104 	movi	r5,1540
    688c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0605, 0x0);
    6890:	8009883a 	mov	r4,r16
    6894:	000d883a 	mov	r6,zero
    6898:	01418144 	movi	r5,1541
    689c:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0606, 0x0);
    68a0:	8009883a 	mov	r4,r16
    68a4:	000d883a 	mov	r6,zero
    68a8:	01418184 	movi	r5,1542
    68ac:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0640, 0xa0);
    68b0:	a80d883a 	mov	r6,r21
    68b4:	8009883a 	mov	r4,r16
    68b8:	01419004 	movi	r5,1600
    68bc:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0641, 0x1020);
    68c0:	01840804 	movi	r6,4128
    68c4:	01419044 	movi	r5,1601
    68c8:	8009883a 	mov	r4,r16
}
    68cc:	dfc00c17 	ldw	ra,48(sp)
    68d0:	df000b17 	ldw	fp,44(sp)
    68d4:	ddc00a17 	ldw	r23,40(sp)
    68d8:	dd800917 	ldw	r22,36(sp)
    68dc:	dd400817 	ldw	r21,32(sp)
    68e0:	dd000717 	ldw	r20,28(sp)
    68e4:	dcc00617 	ldw	r19,24(sp)
    68e8:	dc800517 	ldw	r18,20(sp)
    68ec:	dc400417 	ldw	r17,16(sp)
    68f0:	dc000317 	ldw	r16,12(sp)
    68f4:	dec00d04 	addi	sp,sp,52
    LMS7002M_regs_set(regs, 0x0603, 0x0);
    LMS7002M_regs_set(regs, 0x0604, 0x0);
    LMS7002M_regs_set(regs, 0x0605, 0x0);
    LMS7002M_regs_set(regs, 0x0606, 0x0);
    LMS7002M_regs_set(regs, 0x0640, 0xa0);
    LMS7002M_regs_set(regs, 0x0641, 0x1020);
    68f8:	0003fd81 	jmpi	3fd8 <LMS7002M_regs_set>

000068fc <LMS7002M_create>:

/***********************************************************************
 * Create/destroy implementations
 **********************************************************************/
LMS7002M_t *LMS7002M_create(LMS7002M_spi_transact_t transact)
{
    68fc:	defffd04 	addi	sp,sp,-12
    6900:	dc000015 	stw	r16,0(sp)
    LMS7002M_t *self = &static_self;
    if (self == NULL) return NULL;
    self->spi_transact = transact;
    6904:	040000f4 	movhi	r16,3
    6908:	84319f04 	addi	r16,r16,-14724

/***********************************************************************
 * Create/destroy implementations
 **********************************************************************/
LMS7002M_t *LMS7002M_create(LMS7002M_spi_transact_t transact)
{
    690c:	dc400115 	stw	r17,4(sp)
    LMS7002M_t *self = &static_self;
    if (self == NULL) return NULL;
    self->spi_transact = transact;
    LMS7002M_regs_init(&self->_regs[0]);
    6910:	84400104 	addi	r17,r16,4
 **********************************************************************/
LMS7002M_t *LMS7002M_create(LMS7002M_spi_transact_t transact)
{
    LMS7002M_t *self = &static_self;
    if (self == NULL) return NULL;
    self->spi_transact = transact;
    6914:	81000015 	stw	r4,0(r16)
    LMS7002M_regs_init(&self->_regs[0]);
    6918:	8809883a 	mov	r4,r17

/***********************************************************************
 * Create/destroy implementations
 **********************************************************************/
LMS7002M_t *LMS7002M_create(LMS7002M_spi_transact_t transact)
{
    691c:	dfc00215 	stw	ra,8(sp)
    LMS7002M_t *self = &static_self;
    if (self == NULL) return NULL;
    self->spi_transact = transact;
    LMS7002M_regs_init(&self->_regs[0]);
    6920:	0005ef40 	call	5ef4 <LMS7002M_regs_init>
    LMS7002M_regs_init(&self->_regs[1]);
    6924:	81023504 	addi	r4,r16,2260
    6928:	0005ef40 	call	5ef4 <LMS7002M_regs_init>
    self->sxt_freq = 0.0;
    self->cgen_fref = 0.0;
    self->sxr_fref = 0.0;
    self->sxt_fref = 0.0;
    return self;
}
    692c:	8005883a 	mov	r2,r16
    LMS7002M_t *self = &static_self;
    if (self == NULL) return NULL;
    self->spi_transact = transact;
    LMS7002M_regs_init(&self->_regs[0]);
    LMS7002M_regs_init(&self->_regs[1]);
    self->regs = self->_regs;
    6930:	84446915 	stw	r17,4516(r16)
    self->cgen_freq = 0.0;
    6934:	80046a15 	stw	zero,4520(r16)
    6938:	80046b15 	stw	zero,4524(r16)
    self->sxr_freq = 0.0;
    693c:	80046c15 	stw	zero,4528(r16)
    6940:	80046d15 	stw	zero,4532(r16)
    self->sxt_freq = 0.0;
    6944:	80046e15 	stw	zero,4536(r16)
    6948:	80046f15 	stw	zero,4540(r16)
    self->cgen_fref = 0.0;
    694c:	80047015 	stw	zero,4544(r16)
    6950:	80047115 	stw	zero,4548(r16)
    self->sxr_fref = 0.0;
    6954:	80047215 	stw	zero,4552(r16)
    6958:	80047315 	stw	zero,4556(r16)
    self->sxt_fref = 0.0;
    695c:	80047415 	stw	zero,4560(r16)
    6960:	80047515 	stw	zero,4564(r16)
    return self;
}
    6964:	dfc00217 	ldw	ra,8(sp)
    6968:	dc400117 	ldw	r17,4(sp)
    696c:	dc000017 	ldw	r16,0(sp)
    6970:	dec00304 	addi	sp,sp,12
    6974:	f800283a 	ret

00006978 <LMS7002M_destroy>:

void LMS7002M_destroy(LMS7002M_t *self)
{
    6978:	f800283a 	ret

0000697c <LMS7002M_spi_write>:
/***********************************************************************
 * Helper calls to format SPI transactions
 **********************************************************************/
void LMS7002M_spi_write(LMS7002M_t *self, const int addr, const int value)
{
    uint32_t data = (((uint32_t)1) << 31) | (((uint32_t)addr) << 16) | (value & 0xffff);
    697c:	280a943a 	slli	r5,r5,16

/***********************************************************************
 * Helper calls to format SPI transactions
 **********************************************************************/
void LMS7002M_spi_write(LMS7002M_t *self, const int addr, const int value)
{
    6980:	defffd04 	addi	sp,sp,-12
    uint32_t data = (((uint32_t)1) << 31) | (((uint32_t)addr) << 16) | (value & 0xffff);
    6984:	31bfffcc 	andi	r6,r6,65535

/***********************************************************************
 * Helper calls to format SPI transactions
 **********************************************************************/
void LMS7002M_spi_write(LMS7002M_t *self, const int addr, const int value)
{
    6988:	dc000015 	stw	r16,0(sp)
    uint32_t data = (((uint32_t)1) << 31) | (((uint32_t)addr) << 16) | (value & 0xffff);
    698c:	34200034 	orhi	r16,r6,32768

/***********************************************************************
 * Helper calls to format SPI transactions
 **********************************************************************/
void LMS7002M_spi_write(LMS7002M_t *self, const int addr, const int value)
{
    6990:	dc400115 	stw	r17,4(sp)
    uint32_t data = (((uint32_t)1) << 31) | (((uint32_t)addr) << 16) | (value & 0xffff);
    6994:	8160b03a 	or	r16,r16,r5

/***********************************************************************
 * Helper calls to format SPI transactions
 **********************************************************************/
void LMS7002M_spi_write(LMS7002M_t *self, const int addr, const int value)
{
    6998:	2023883a 	mov	r17,r4
    uint32_t data = (((uint32_t)1) << 31) | (((uint32_t)addr) << 16) | (value & 0xffff);
    printf("%08x \n", data);
    699c:	010000f4 	movhi	r4,3
    69a0:	800b883a 	mov	r5,r16
    69a4:	21257104 	addi	r4,r4,-27196

/***********************************************************************
 * Helper calls to format SPI transactions
 **********************************************************************/
void LMS7002M_spi_write(LMS7002M_t *self, const int addr, const int value)
{
    69a8:	dfc00215 	stw	ra,8(sp)
    uint32_t data = (((uint32_t)1) << 31) | (((uint32_t)addr) << 16) | (value & 0xffff);
    printf("%08x \n", data);
    69ac:	001340c0 	call	1340c <printf>
    self->spi_transact(data, false/*no readback*/);
    69b0:	88800017 	ldw	r2,0(r17)
    69b4:	000b883a 	mov	r5,zero
    69b8:	8009883a 	mov	r4,r16
}
    69bc:	dfc00217 	ldw	ra,8(sp)
    69c0:	dc400117 	ldw	r17,4(sp)
    69c4:	dc000017 	ldw	r16,0(sp)
    69c8:	dec00304 	addi	sp,sp,12
 **********************************************************************/
void LMS7002M_spi_write(LMS7002M_t *self, const int addr, const int value)
{
    uint32_t data = (((uint32_t)1) << 31) | (((uint32_t)addr) << 16) | (value & 0xffff);
    printf("%08x \n", data);
    self->spi_transact(data, false/*no readback*/);
    69cc:	1000683a 	jmp	r2

000069d0 <LMS7002M_spi_read>:
}

int LMS7002M_spi_read(LMS7002M_t *self, const int addr)
{
    uint32_t data = (((uint32_t)addr) << 16);
    int return_int = self->spi_transact(data, true/*readback*/);
    69d0:	2806943a 	slli	r3,r5,16
    69d4:	20800017 	ldw	r2,0(r4)
    printf("%08x \n", data);
    self->spi_transact(data, false/*no readback*/);
}

int LMS7002M_spi_read(LMS7002M_t *self, const int addr)
{
    69d8:	defffe04 	addi	sp,sp,-8
    uint32_t data = (((uint32_t)addr) << 16);
    int return_int = self->spi_transact(data, true/*readback*/);
    69dc:	1809883a 	mov	r4,r3
    printf("%08x \n", data);
    self->spi_transact(data, false/*no readback*/);
}

int LMS7002M_spi_read(LMS7002M_t *self, const int addr)
{
    69e0:	dfc00115 	stw	ra,4(sp)
    69e4:	dc000015 	stw	r16,0(sp)
    uint32_t data = (((uint32_t)addr) << 16);
    int return_int = self->spi_transact(data, true/*readback*/);
    69e8:	01400044 	movi	r5,1
    69ec:	103ee83a 	callr	r2
    printf("%08x \n", return_int);
    69f0:	010000f4 	movhi	r4,3
    69f4:	100b883a 	mov	r5,r2
    69f8:	21257104 	addi	r4,r4,-27196
}

int LMS7002M_spi_read(LMS7002M_t *self, const int addr)
{
    uint32_t data = (((uint32_t)addr) << 16);
    int return_int = self->spi_transact(data, true/*readback*/);
    69fc:	1021883a 	mov	r16,r2
    printf("%08x \n", return_int);
    6a00:	001340c0 	call	1340c <printf>
    return_int = return_int & 0xffff;
    return return_int;
}
    6a04:	80bfffcc 	andi	r2,r16,65535
    6a08:	dfc00117 	ldw	ra,4(sp)
    6a0c:	dc000017 	ldw	r16,0(sp)
    6a10:	dec00204 	addi	sp,sp,8
    6a14:	f800283a 	ret

00006a18 <LMS7002M_regs_spi_write>:

void LMS7002M_regs_spi_write(LMS7002M_t *self, const int addr)
{
    6a18:	defffc04 	addi	sp,sp,-16
    6a1c:	dc800215 	stw	r18,8(sp)
    6a20:	dc400115 	stw	r17,4(sp)
    6a24:	dfc00315 	stw	ra,12(sp)
    6a28:	dc000015 	stw	r16,0(sp)
}

static inline int LMS7002M_regs_get(LMS7002M_regs_t *regs, const int addr)
{
    int value = 0;
    if (addr == 0x0020)
    6a2c:	00c00804 	movi	r3,32
    6a30:	2025883a 	mov	r18,r4
    6a34:	2823883a 	mov	r17,r5
    int value = LMS7002M_regs_get(self->regs, addr);
    6a38:	20846917 	ldw	r2,4516(r4)
    6a3c:	28c03b1e 	bne	r5,r3,6b2c <LMS7002M_regs_spi_write+0x114>
        value |= (regs->reg_0x0020_srst_txfifo & 0x1) << 6;
        value |= (regs->reg_0x0020_rxen_b & 0x1) << 5;
        value |= (regs->reg_0x0020_rxen_a & 0x1) << 4;
        value |= (regs->reg_0x0020_txen_b & 0x1) << 3;
        value |= (regs->reg_0x0020_txen_a & 0x1) << 2;
        value |= (regs->reg_0x0020_mac & 0x3) << 0;
    6a40:	10c00017 	ldw	r3,0(r2)
    6a44:	180693fa 	slli	r3,r3,15
    6a48:	1c3fffcc 	andi	r16,r3,65535
    6a4c:	10c00117 	ldw	r3,4(r2)
    6a50:	18c0004c 	andi	r3,r3,1
    6a54:	180693ba 	slli	r3,r3,14
    6a58:	80c6b03a 	or	r3,r16,r3
    6a5c:	14000e17 	ldw	r16,56(r2)
    6a60:	840000cc 	andi	r16,r16,3
    6a64:	1c20b03a 	or	r16,r3,r16
    6a68:	10c00217 	ldw	r3,8(r2)
    6a6c:	18c0004c 	andi	r3,r3,1
    6a70:	1806937a 	slli	r3,r3,13
    6a74:	80e0b03a 	or	r16,r16,r3
    6a78:	10c00317 	ldw	r3,12(r2)
    6a7c:	18c0004c 	andi	r3,r3,1
    6a80:	1806933a 	slli	r3,r3,12
    6a84:	80e0b03a 	or	r16,r16,r3
    6a88:	10c00417 	ldw	r3,16(r2)
    6a8c:	18c0004c 	andi	r3,r3,1
    6a90:	180692fa 	slli	r3,r3,11
    6a94:	80e0b03a 	or	r16,r16,r3
    6a98:	10c00517 	ldw	r3,20(r2)
    6a9c:	18c0004c 	andi	r3,r3,1
    6aa0:	180692ba 	slli	r3,r3,10
    6aa4:	80e0b03a 	or	r16,r16,r3
    6aa8:	10c00617 	ldw	r3,24(r2)
    6aac:	18c0004c 	andi	r3,r3,1
    6ab0:	1806927a 	slli	r3,r3,9
    6ab4:	80e0b03a 	or	r16,r16,r3
    6ab8:	10c00717 	ldw	r3,28(r2)
    6abc:	18c0004c 	andi	r3,r3,1
    6ac0:	1806923a 	slli	r3,r3,8
    6ac4:	80e0b03a 	or	r16,r16,r3
    6ac8:	10c00817 	ldw	r3,32(r2)
    6acc:	180691fa 	slli	r3,r3,7
    6ad0:	18c03fcc 	andi	r3,r3,255
    6ad4:	80e0b03a 	or	r16,r16,r3
    6ad8:	10c00917 	ldw	r3,36(r2)
    6adc:	18c0004c 	andi	r3,r3,1
    6ae0:	180691ba 	slli	r3,r3,6
    6ae4:	80e0b03a 	or	r16,r16,r3
    6ae8:	10c00a17 	ldw	r3,40(r2)
    6aec:	18c0004c 	andi	r3,r3,1
    6af0:	1806917a 	slli	r3,r3,5
    6af4:	80e0b03a 	or	r16,r16,r3
    6af8:	10c00b17 	ldw	r3,44(r2)
    6afc:	18c0004c 	andi	r3,r3,1
    6b00:	1806913a 	slli	r3,r3,4
    6b04:	80e0b03a 	or	r16,r16,r3
    6b08:	10c00c17 	ldw	r3,48(r2)
    6b0c:	18c0004c 	andi	r3,r3,1
    6b10:	180690fa 	slli	r3,r3,3
    6b14:	80e0b03a 	or	r16,r16,r3
    6b18:	10c00d17 	ldw	r3,52(r2)
    6b1c:	18c0004c 	andi	r3,r3,1
    6b20:	18c7883a 	add	r3,r3,r3
    6b24:	18c7883a 	add	r3,r3,r3
    6b28:	00003006 	br	6bec <LMS7002M_regs_spi_write+0x1d4>
    }
    if (addr == 0x0021)
    6b2c:	00c00844 	movi	r3,33
    6b30:	28c0301e 	bne	r5,r3,6bf4 <LMS7002M_regs_spi_write+0x1dc>
    {
        value |= (regs->reg_0x0021_tx_clk_pe & 0x1) << 11;
    6b34:	11000f17 	ldw	r4,60(r2)
        value |= (regs->reg_0x0021_sdio_ds & 0x1) << 5;
        value |= (regs->reg_0x0021_sdio_pe & 0x1) << 4;
        value |= (regs->reg_0x0021_sdo_pe & 0x1) << 3;
        value |= (regs->reg_0x0021_sclk_pe & 0x1) << 2;
        value |= (regs->reg_0x0021_sen_pe & 0x1) << 1;
        value |= (regs->reg_0x0021_spimode & 0x1) << 0;
    6b38:	10c01a17 	ldw	r3,104(r2)
        value |= (regs->reg_0x0020_txen_a & 0x1) << 2;
        value |= (regs->reg_0x0020_mac & 0x3) << 0;
    }
    if (addr == 0x0021)
    {
        value |= (regs->reg_0x0021_tx_clk_pe & 0x1) << 11;
    6b3c:	2100004c 	andi	r4,r4,1
    6b40:	200a92fa 	slli	r5,r4,11
        value |= (regs->reg_0x0021_sdio_ds & 0x1) << 5;
        value |= (regs->reg_0x0021_sdio_pe & 0x1) << 4;
        value |= (regs->reg_0x0021_sdo_pe & 0x1) << 3;
        value |= (regs->reg_0x0021_sclk_pe & 0x1) << 2;
        value |= (regs->reg_0x0021_sen_pe & 0x1) << 1;
        value |= (regs->reg_0x0021_spimode & 0x1) << 0;
    6b44:	11001017 	ldw	r4,64(r2)
    6b48:	18c0004c 	andi	r3,r3,1
    6b4c:	2100004c 	andi	r4,r4,1
    6b50:	200892ba 	slli	r4,r4,10
    6b54:	2148b03a 	or	r4,r4,r5
    6b58:	20c6b03a 	or	r3,r4,r3
    6b5c:	11001117 	ldw	r4,68(r2)
    6b60:	2100004c 	andi	r4,r4,1
    6b64:	2008927a 	slli	r4,r4,9
    6b68:	1906b03a 	or	r3,r3,r4
    6b6c:	11001217 	ldw	r4,72(r2)
    6b70:	2100004c 	andi	r4,r4,1
    6b74:	2008923a 	slli	r4,r4,8
    6b78:	1906b03a 	or	r3,r3,r4
    6b7c:	11001317 	ldw	r4,76(r2)
    6b80:	200891fa 	slli	r4,r4,7
    6b84:	21003fcc 	andi	r4,r4,255
    6b88:	1906b03a 	or	r3,r3,r4
    6b8c:	11001417 	ldw	r4,80(r2)
    6b90:	2100004c 	andi	r4,r4,1
    6b94:	200891ba 	slli	r4,r4,6
    6b98:	1906b03a 	or	r3,r3,r4
    6b9c:	11001517 	ldw	r4,84(r2)
    6ba0:	2100004c 	andi	r4,r4,1
    6ba4:	2008917a 	slli	r4,r4,5
    6ba8:	1906b03a 	or	r3,r3,r4
    6bac:	11001617 	ldw	r4,88(r2)
    6bb0:	2100004c 	andi	r4,r4,1
    6bb4:	2008913a 	slli	r4,r4,4
    6bb8:	1906b03a 	or	r3,r3,r4
    6bbc:	11001717 	ldw	r4,92(r2)
    6bc0:	2100004c 	andi	r4,r4,1
    6bc4:	200890fa 	slli	r4,r4,3
    6bc8:	1920b03a 	or	r16,r3,r4
    6bcc:	10c01817 	ldw	r3,96(r2)
    6bd0:	18c0004c 	andi	r3,r3,1
    6bd4:	18c7883a 	add	r3,r3,r3
    6bd8:	18c7883a 	add	r3,r3,r3
    6bdc:	80c6b03a 	or	r3,r16,r3
    6be0:	14001917 	ldw	r16,100(r2)
    6be4:	8400004c 	andi	r16,r16,1
    6be8:	8421883a 	add	r16,r16,r16
    6bec:	1c20b03a 	or	r16,r3,r16
    6bf0:	00009306 	br	6e40 <LMS7002M_regs_spi_write+0x428>
    }
    if (addr == 0x0022)
    6bf4:	00c00884 	movi	r3,34
    6bf8:	28c0301e 	bne	r5,r3,6cbc <LMS7002M_regs_spi_write+0x2a4>
        value |= (regs->reg_0x0022_diq1_ds & 0x1) << 5;
        value |= (regs->reg_0x0022_diq1_pe & 0x1) << 4;
        value |= (regs->reg_0x0022_iq_sel_en_1_pe & 0x1) << 3;
        value |= (regs->reg_0x0022_txnrx1_pe & 0x1) << 2;
        value |= (regs->reg_0x0022_fclk1_pe & 0x1) << 1;
        value |= (regs->reg_0x0022_mclk1_pe & 0x1) << 0;
    6bfc:	11001b17 	ldw	r4,108(r2)
    6c00:	10c01c17 	ldw	r3,112(r2)
    6c04:	2100004c 	andi	r4,r4,1
    6c08:	18c0004c 	andi	r3,r3,1
    6c0c:	180692ba 	slli	r3,r3,10
    6c10:	200892fa 	slli	r4,r4,11
    6c14:	20c8b03a 	or	r4,r4,r3
    6c18:	10c02617 	ldw	r3,152(r2)
    6c1c:	18c0004c 	andi	r3,r3,1
    6c20:	20c6b03a 	or	r3,r4,r3
    6c24:	11001d17 	ldw	r4,116(r2)
    6c28:	2100004c 	andi	r4,r4,1
    6c2c:	2008927a 	slli	r4,r4,9
    6c30:	1906b03a 	or	r3,r3,r4
    6c34:	11001e17 	ldw	r4,120(r2)
    6c38:	2100004c 	andi	r4,r4,1
    6c3c:	2008923a 	slli	r4,r4,8
    6c40:	1906b03a 	or	r3,r3,r4
    6c44:	11001f17 	ldw	r4,124(r2)
    6c48:	200891fa 	slli	r4,r4,7
    6c4c:	21003fcc 	andi	r4,r4,255
    6c50:	1906b03a 	or	r3,r3,r4
    6c54:	11002017 	ldw	r4,128(r2)
    6c58:	2100004c 	andi	r4,r4,1
    6c5c:	200891ba 	slli	r4,r4,6
    6c60:	1906b03a 	or	r3,r3,r4
    6c64:	11002117 	ldw	r4,132(r2)
    6c68:	2100004c 	andi	r4,r4,1
    6c6c:	2008917a 	slli	r4,r4,5
    6c70:	1906b03a 	or	r3,r3,r4
    6c74:	11002217 	ldw	r4,136(r2)
    6c78:	2100004c 	andi	r4,r4,1
    6c7c:	2008913a 	slli	r4,r4,4
    6c80:	1906b03a 	or	r3,r3,r4
    6c84:	11002317 	ldw	r4,140(r2)
    6c88:	2100004c 	andi	r4,r4,1
    6c8c:	200890fa 	slli	r4,r4,3
    6c90:	1920b03a 	or	r16,r3,r4
    6c94:	10c02417 	ldw	r3,144(r2)
    6c98:	18c0004c 	andi	r3,r3,1
    6c9c:	18c7883a 	add	r3,r3,r3
    6ca0:	18c7883a 	add	r3,r3,r3
    6ca4:	80c6b03a 	or	r3,r16,r3
    6ca8:	14002517 	ldw	r16,148(r2)
    6cac:	8400004c 	andi	r16,r16,1
    6cb0:	8421883a 	add	r16,r16,r16
    6cb4:	1c20b03a 	or	r16,r3,r16
    6cb8:	00006606 	br	6e54 <LMS7002M_regs_spi_write+0x43c>
    }
    if (addr == 0x0023)
    6cbc:	00c008c4 	movi	r3,35
    6cc0:	28c03c1e 	bne	r5,r3,6db4 <LMS7002M_regs_spi_write+0x39c>
    6cc4:	11002717 	ldw	r4,156(r2)
    6cc8:	10c02817 	ldw	r3,160(r2)
    6ccc:	200893fa 	slli	r4,r4,15
    6cd0:	18c0004c 	andi	r3,r3,1
    6cd4:	180693ba 	slli	r3,r3,14
    6cd8:	213fffcc 	andi	r4,r4,65535
    6cdc:	20c8b03a 	or	r4,r4,r3
    6ce0:	10c03517 	ldw	r3,212(r2)
    6ce4:	18c0004c 	andi	r3,r3,1
    6ce8:	20c6b03a 	or	r3,r4,r3
    6cec:	11002917 	ldw	r4,164(r2)
    6cf0:	2100004c 	andi	r4,r4,1
    6cf4:	2008937a 	slli	r4,r4,13
    6cf8:	1906b03a 	or	r3,r3,r4
    6cfc:	11002a17 	ldw	r4,168(r2)
    6d00:	2100004c 	andi	r4,r4,1
    6d04:	2008933a 	slli	r4,r4,12
    6d08:	1906b03a 	or	r3,r3,r4
    6d0c:	11002b17 	ldw	r4,172(r2)
    6d10:	2100004c 	andi	r4,r4,1
    6d14:	200892fa 	slli	r4,r4,11
    6d18:	1906b03a 	or	r3,r3,r4
    6d1c:	11002c17 	ldw	r4,176(r2)
    6d20:	2100004c 	andi	r4,r4,1
    6d24:	200892ba 	slli	r4,r4,10
    6d28:	1906b03a 	or	r3,r3,r4
    6d2c:	11002d17 	ldw	r4,180(r2)
    6d30:	2100004c 	andi	r4,r4,1
    6d34:	2008927a 	slli	r4,r4,9
    6d38:	1906b03a 	or	r3,r3,r4
    6d3c:	11002e17 	ldw	r4,184(r2)
    6d40:	2100004c 	andi	r4,r4,1
    6d44:	2008923a 	slli	r4,r4,8
    6d48:	1906b03a 	or	r3,r3,r4
    6d4c:	11002f17 	ldw	r4,188(r2)
    6d50:	2100004c 	andi	r4,r4,1
    6d54:	200891ba 	slli	r4,r4,6
    6d58:	1906b03a 	or	r3,r3,r4
    6d5c:	11003017 	ldw	r4,192(r2)
    6d60:	2100004c 	andi	r4,r4,1
    6d64:	2008917a 	slli	r4,r4,5
    6d68:	1906b03a 	or	r3,r3,r4
    6d6c:	11003117 	ldw	r4,196(r2)
    6d70:	2100004c 	andi	r4,r4,1
    6d74:	2008913a 	slli	r4,r4,4
    6d78:	1906b03a 	or	r3,r3,r4
    6d7c:	11003217 	ldw	r4,200(r2)
    6d80:	2100004c 	andi	r4,r4,1
    6d84:	200890fa 	slli	r4,r4,3
    6d88:	1920b03a 	or	r16,r3,r4
    6d8c:	10c03317 	ldw	r3,204(r2)
    6d90:	18c0004c 	andi	r3,r3,1
    6d94:	18c7883a 	add	r3,r3,r3
    6d98:	18c7883a 	add	r3,r3,r3
    6d9c:	80c6b03a 	or	r3,r16,r3
    6da0:	14003417 	ldw	r16,208(r2)
    6da4:	8400004c 	andi	r16,r16,1
    6da8:	8421883a 	add	r16,r16,r16
    6dac:	1c20b03a 	or	r16,r3,r16
    6db0:	00002d06 	br	6e68 <LMS7002M_regs_spi_write+0x450>
        value |= (regs->reg_0x0023_lml2_mode & 0x1) << 3;
        value |= (regs->reg_0x0023_lml1_fidm & 0x1) << 2;
        value |= (regs->reg_0x0023_lml1_rxntxiq & 0x1) << 1;
        value |= (regs->reg_0x0023_lml1_mode & 0x1) << 0;
    }
    if (addr == 0x0024)
    6db4:	00c00904 	movi	r3,36
    6db8:	28c0201e 	bne	r5,r3,6e3c <LMS7002M_regs_spi_write+0x424>
    6dbc:	10c03617 	ldw	r3,216(r2)
    6dc0:	180693ba 	slli	r3,r3,14
    6dc4:	1c3fffcc 	andi	r16,r3,65535
    6dc8:	10c03717 	ldw	r3,220(r2)
    6dcc:	18c000cc 	andi	r3,r3,3
    6dd0:	1806933a 	slli	r3,r3,12
    6dd4:	80c6b03a 	or	r3,r16,r3
    6dd8:	14003d17 	ldw	r16,244(r2)
    6ddc:	840000cc 	andi	r16,r16,3
    6de0:	1c20b03a 	or	r16,r3,r16
    6de4:	10c03817 	ldw	r3,224(r2)
    6de8:	18c000cc 	andi	r3,r3,3
    6dec:	180692ba 	slli	r3,r3,10
    6df0:	80e0b03a 	or	r16,r16,r3
    6df4:	10c03917 	ldw	r3,228(r2)
    6df8:	18c000cc 	andi	r3,r3,3
    6dfc:	1806923a 	slli	r3,r3,8
    6e00:	80e0b03a 	or	r16,r16,r3
    6e04:	10c03a17 	ldw	r3,232(r2)
    6e08:	180691ba 	slli	r3,r3,6
    6e0c:	18c03fcc 	andi	r3,r3,255
    6e10:	80e0b03a 	or	r16,r16,r3
    6e14:	10c03b17 	ldw	r3,236(r2)
    6e18:	18c000cc 	andi	r3,r3,3
    6e1c:	1806913a 	slli	r3,r3,4
    6e20:	80e0b03a 	or	r16,r16,r3
    6e24:	10c03c17 	ldw	r3,240(r2)
    6e28:	18c000cc 	andi	r3,r3,3
    6e2c:	18c7883a 	add	r3,r3,r3
    6e30:	18c7883a 	add	r3,r3,r3
    6e34:	80e0b03a 	or	r16,r16,r3
    6e38:	00003306 	br	6f08 <LMS7002M_regs_spi_write+0x4f0>
    }
}

static inline int LMS7002M_regs_get(LMS7002M_regs_t *regs, const int addr)
{
    int value = 0;
    6e3c:	0021883a 	mov	r16,zero
        value |= (regs->reg_0x0024_lml1_bqp & 0x3) << 6;
        value |= (regs->reg_0x0024_lml1_bip & 0x3) << 4;
        value |= (regs->reg_0x0024_lml1_aqp & 0x3) << 2;
        value |= (regs->reg_0x0024_lml1_aip & 0x3) << 0;
    }
    if (addr == 0x0025)
    6e40:	00c00944 	movi	r3,37
    6e44:	88c0031e 	bne	r17,r3,6e54 <LMS7002M_regs_spi_write+0x43c>
    {
        value |= (regs->reg_0x0025_value & 0xffff) << 0;
    6e48:	10c03e0b 	ldhu	r3,248(r2)
    6e4c:	80e0b03a 	or	r16,r16,r3
    6e50:	00003206 	br	6f1c <LMS7002M_regs_spi_write+0x504>
    }
    if (addr == 0x0026)
    6e54:	00c00984 	movi	r3,38
    6e58:	88c0031e 	bne	r17,r3,6e68 <LMS7002M_regs_spi_write+0x450>
    {
        value |= (regs->reg_0x0026_value & 0xffff) << 0;
    6e5c:	10c03f0b 	ldhu	r3,252(r2)
    6e60:	80e0b03a 	or	r16,r16,r3
    6e64:	00004806 	br	6f88 <LMS7002M_regs_spi_write+0x570>
    }
    if (addr == 0x0027)
    6e68:	00c009c4 	movi	r3,39
    6e6c:	88c0211e 	bne	r17,r3,6ef4 <LMS7002M_regs_spi_write+0x4dc>
        value |= (regs->reg_0x0027_lml2_s1s & 0x3) << 10;
        value |= (regs->reg_0x0027_lml2_s0s & 0x3) << 8;
        value |= (regs->reg_0x0027_lml2_bqp & 0x3) << 6;
        value |= (regs->reg_0x0027_lml2_bip & 0x3) << 4;
        value |= (regs->reg_0x0027_lml2_aqp & 0x3) << 2;
        value |= (regs->reg_0x0027_lml2_aip & 0x3) << 0;
    6e70:	11004017 	ldw	r4,256(r2)
    6e74:	10c04117 	ldw	r3,260(r2)
    6e78:	11404417 	ldw	r5,272(r2)
    6e7c:	200893ba 	slli	r4,r4,14
    6e80:	18c000cc 	andi	r3,r3,3
    6e84:	1806933a 	slli	r3,r3,12
    6e88:	213fffcc 	andi	r4,r4,65535
    6e8c:	280a91ba 	slli	r5,r5,6
    6e90:	20c8b03a 	or	r4,r4,r3
    6e94:	10c04717 	ldw	r3,284(r2)
    6e98:	29403fcc 	andi	r5,r5,255
    6e9c:	18c000cc 	andi	r3,r3,3
    6ea0:	20c6b03a 	or	r3,r4,r3
    6ea4:	11004217 	ldw	r4,264(r2)
    6ea8:	210000cc 	andi	r4,r4,3
    6eac:	200892ba 	slli	r4,r4,10
    6eb0:	1906b03a 	or	r3,r3,r4
    6eb4:	11004317 	ldw	r4,268(r2)
    6eb8:	210000cc 	andi	r4,r4,3
    6ebc:	2008923a 	slli	r4,r4,8
    6ec0:	1906b03a 	or	r3,r3,r4
    6ec4:	11004517 	ldw	r4,276(r2)
    6ec8:	1946b03a 	or	r3,r3,r5
    6ecc:	210000cc 	andi	r4,r4,3
    6ed0:	2008913a 	slli	r4,r4,4
    6ed4:	1908b03a 	or	r4,r3,r4
    6ed8:	10c04617 	ldw	r3,280(r2)
    6edc:	18c000cc 	andi	r3,r3,3
    6ee0:	18c7883a 	add	r3,r3,r3
    6ee4:	18c7883a 	add	r3,r3,r3
    6ee8:	20c6b03a 	or	r3,r4,r3
    6eec:	80e0b03a 	or	r16,r16,r3
    6ef0:	00004006 	br	6ff4 <LMS7002M_regs_spi_write+0x5dc>
    }
    if (addr == 0x0028)
    6ef4:	00c00a04 	movi	r3,40
    6ef8:	88c0031e 	bne	r17,r3,6f08 <LMS7002M_regs_spi_write+0x4f0>
    {
        value |= (regs->reg_0x0028_value & 0xffff) << 0;
    6efc:	10c0480b 	ldhu	r3,288(r2)
    6f00:	80e0b03a 	or	r16,r16,r3
    6f04:	00004406 	br	7018 <LMS7002M_regs_spi_write+0x600>
    }
    if (addr == 0x0029)
    6f08:	00c00a44 	movi	r3,41
    6f0c:	88c0031e 	bne	r17,r3,6f1c <LMS7002M_regs_spi_write+0x504>
    {
        value |= (regs->reg_0x0029_value & 0xffff) << 0;
    6f10:	10c0490b 	ldhu	r3,292(r2)
    6f14:	80e0b03a 	or	r16,r16,r3
    6f18:	00004606 	br	7034 <LMS7002M_regs_spi_write+0x61c>
    }
    if (addr == 0x002A)
    6f1c:	00c00a84 	movi	r3,42
    6f20:	88c0191e 	bne	r17,r3,6f88 <LMS7002M_regs_spi_write+0x570>
        value |= (regs->reg_0x002a_rx_mux & 0x3) << 10;
        value |= (regs->reg_0x002a_tx_mux & 0x3) << 8;
        value |= (regs->reg_0x002a_txrdclk_mux & 0x3) << 6;
        value |= (regs->reg_0x002a_txwrclk_mux & 0x3) << 4;
        value |= (regs->reg_0x002a_rxrdclk_mux & 0x3) << 2;
        value |= (regs->reg_0x002a_rxwrclk_mux & 0x3) << 0;
    6f24:	11404a17 	ldw	r5,296(r2)
    6f28:	10c04b17 	ldw	r3,300(r2)
    6f2c:	11004d17 	ldw	r4,308(r2)
    6f30:	294000cc 	andi	r5,r5,3
    6f34:	18c000cc 	andi	r3,r3,3
    6f38:	1806923a 	slli	r3,r3,8
    6f3c:	280a92ba 	slli	r5,r5,10
    6f40:	210000cc 	andi	r4,r4,3
    6f44:	2008913a 	slli	r4,r4,4
    6f48:	28cab03a 	or	r5,r5,r3
    6f4c:	10c04f17 	ldw	r3,316(r2)
    6f50:	18c000cc 	andi	r3,r3,3
    6f54:	28c6b03a 	or	r3,r5,r3
    6f58:	11404c17 	ldw	r5,304(r2)
    6f5c:	280a91ba 	slli	r5,r5,6
    6f60:	29403fcc 	andi	r5,r5,255
    6f64:	1946b03a 	or	r3,r3,r5
    6f68:	1908b03a 	or	r4,r3,r4
    6f6c:	10c04e17 	ldw	r3,312(r2)
    6f70:	18c000cc 	andi	r3,r3,3
    6f74:	18c7883a 	add	r3,r3,r3
    6f78:	18c7883a 	add	r3,r3,r3
    6f7c:	20c6b03a 	or	r3,r4,r3
    6f80:	80e0b03a 	or	r16,r16,r3
    6f84:	00003906 	br	706c <LMS7002M_regs_spi_write+0x654>
    }
    if (addr == 0x002B)
    6f88:	00c00ac4 	movi	r3,43
    6f8c:	88c0191e 	bne	r17,r3,6ff4 <LMS7002M_regs_spi_write+0x5dc>
        value |= (regs->reg_0x002b_fclk2_inv & 0x1) << 15;
        value |= (regs->reg_0x002b_fclk1_inv & 0x1) << 14;
        value |= (regs->reg_0x002b_mclk2src & 0x3) << 4;
        value |= (regs->reg_0x002b_mclk1src & 0x3) << 2;
        value |= (regs->reg_0x002b_txdiven & 0x1) << 1;
        value |= (regs->reg_0x002b_rxdiven & 0x1) << 0;
    6f90:	11405017 	ldw	r5,320(r2)
    6f94:	10c05117 	ldw	r3,324(r2)
    6f98:	11005217 	ldw	r4,328(r2)
    6f9c:	280a93fa 	slli	r5,r5,15
    6fa0:	18c0004c 	andi	r3,r3,1
    6fa4:	180693ba 	slli	r3,r3,14
    6fa8:	297fffcc 	andi	r5,r5,65535
    6fac:	210000cc 	andi	r4,r4,3
    6fb0:	28cab03a 	or	r5,r5,r3
    6fb4:	10c05517 	ldw	r3,340(r2)
    6fb8:	2008913a 	slli	r4,r4,4
    6fbc:	18c0004c 	andi	r3,r3,1
    6fc0:	28c6b03a 	or	r3,r5,r3
    6fc4:	1908b03a 	or	r4,r3,r4
    6fc8:	10c05317 	ldw	r3,332(r2)
    6fcc:	18c000cc 	andi	r3,r3,3
    6fd0:	18c7883a 	add	r3,r3,r3
    6fd4:	18c7883a 	add	r3,r3,r3
    6fd8:	20c6b03a 	or	r3,r4,r3
    6fdc:	11005417 	ldw	r4,336(r2)
    6fe0:	2100004c 	andi	r4,r4,1
    6fe4:	2109883a 	add	r4,r4,r4
    6fe8:	1906b03a 	or	r3,r3,r4
    6fec:	80e0b03a 	or	r16,r16,r3
    6ff0:	00003106 	br	70b8 <LMS7002M_regs_spi_write+0x6a0>
    }
    if (addr == 0x002C)
    6ff4:	00c00b04 	movi	r3,44
    6ff8:	88c0071e 	bne	r17,r3,7018 <LMS7002M_regs_spi_write+0x600>
    {
        value |= (regs->reg_0x002c_txtspclk_div & 0xff) << 8;
        value |= (regs->reg_0x002c_rxtspclk_div & 0xff) << 0;
    6ffc:	10c05617 	ldw	r3,344(r2)
    7000:	11005703 	ldbu	r4,348(r2)
    7004:	1806923a 	slli	r3,r3,8
    7008:	18ffffcc 	andi	r3,r3,65535
    700c:	1906b03a 	or	r3,r3,r4
    7010:	80e0b03a 	or	r16,r16,r3
    7014:	00005306 	br	7164 <LMS7002M_regs_spi_write+0x74c>
    }
    if (addr == 0x002E)
    7018:	00c00b84 	movi	r3,46
    701c:	88c0051e 	bne	r17,r3,7034 <LMS7002M_regs_spi_write+0x61c>
    {
        value |= (regs->reg_0x002e_mimo_siso & 0x1) << 15;
    7020:	10c05817 	ldw	r3,352(r2)
    7024:	180693fa 	slli	r3,r3,15
    7028:	18ffffcc 	andi	r3,r3,65535
    702c:	80e0b03a 	or	r16,r16,r3
    7030:	00006b06 	br	71e0 <LMS7002M_regs_spi_write+0x7c8>
    }
    if (addr == 0x002F)
    7034:	00c00bc4 	movi	r3,47
    7038:	88c00c1e 	bne	r17,r3,706c <LMS7002M_regs_spi_write+0x654>
    {
        value |= (regs->reg_0x002f_ver & 0x1f) << 11;
        value |= (regs->reg_0x002f_rev & 0x1f) << 6;
        value |= (regs->reg_0x002f_mask & 0x3f) << 0;
    703c:	10c05917 	ldw	r3,356(r2)
    7040:	180692fa 	slli	r3,r3,11
    7044:	193fffcc 	andi	r4,r3,65535
    7048:	10c05a17 	ldw	r3,360(r2)
    704c:	18c007cc 	andi	r3,r3,31
    7050:	180691ba 	slli	r3,r3,6
    7054:	20c6b03a 	or	r3,r4,r3
    7058:	11005b17 	ldw	r4,364(r2)
    705c:	21000fcc 	andi	r4,r4,63
    7060:	1906b03a 	or	r3,r3,r4
    7064:	80e0b03a 	or	r16,r16,r3
    7068:	00008406 	br	727c <LMS7002M_regs_spi_write+0x864>
    }
    if (addr == 0x0081)
    706c:	00c02044 	movi	r3,129
    7070:	88c0111e 	bne	r17,r3,70b8 <LMS7002M_regs_spi_write+0x6a0>
    {
        value |= (regs->reg_0x0081_en_dir_ldo & 0x1) << 3;
        value |= (regs->reg_0x0081_en_dir_cgen & 0x1) << 2;
        value |= (regs->reg_0x0081_en_dir_xbuf & 0x1) << 1;
        value |= (regs->reg_0x0081_en_dir_afe & 0x1) << 0;
    7074:	10c05c17 	ldw	r3,368(r2)
    7078:	18c0004c 	andi	r3,r3,1
    707c:	180890fa 	slli	r4,r3,3
    7080:	10c05d17 	ldw	r3,372(r2)
    7084:	18c0004c 	andi	r3,r3,1
    7088:	18c7883a 	add	r3,r3,r3
    708c:	18c7883a 	add	r3,r3,r3
    7090:	20c6b03a 	or	r3,r4,r3
    7094:	11005f17 	ldw	r4,380(r2)
    7098:	2100004c 	andi	r4,r4,1
    709c:	1906b03a 	or	r3,r3,r4
    70a0:	11005e17 	ldw	r4,376(r2)
    70a4:	2100004c 	andi	r4,r4,1
    70a8:	2109883a 	add	r4,r4,r4
    70ac:	1906b03a 	or	r3,r3,r4
    70b0:	80e0b03a 	or	r16,r16,r3
    70b4:	0000a806 	br	7358 <LMS7002M_regs_spi_write+0x940>
    }
    if (addr == 0x0082)
    70b8:	00c02084 	movi	r3,130
    70bc:	88c0291e 	bne	r17,r3,7164 <LMS7002M_regs_spi_write+0x74c>
        value |= (regs->reg_0x0082_pd_afe & 0x1) << 5;
        value |= (regs->reg_0x0082_pd_rx_afe1 & 0x1) << 4;
        value |= (regs->reg_0x0082_pd_rx_afe2 & 0x1) << 3;
        value |= (regs->reg_0x0082_pd_tx_afe1 & 0x1) << 2;
        value |= (regs->reg_0x0082_pd_tx_afe2 & 0x1) << 1;
        value |= (regs->reg_0x0082_en_g_afe & 0x1) << 0;
    70c0:	11006017 	ldw	r4,384(r2)
    70c4:	10c06117 	ldw	r3,388(r2)
    70c8:	11406517 	ldw	r5,404(r2)
    70cc:	2008937a 	slli	r4,r4,13
    70d0:	18c0004c 	andi	r3,r3,1
    70d4:	1806933a 	slli	r3,r3,12
    70d8:	213fffcc 	andi	r4,r4,65535
    70dc:	2940004c 	andi	r5,r5,1
    70e0:	20c8b03a 	or	r4,r4,r3
    70e4:	10c06917 	ldw	r3,420(r2)
    70e8:	280a913a 	slli	r5,r5,4
    70ec:	18c0004c 	andi	r3,r3,1
    70f0:	20c6b03a 	or	r3,r4,r3
    70f4:	11006217 	ldw	r4,392(r2)
    70f8:	210000cc 	andi	r4,r4,3
    70fc:	200892ba 	slli	r4,r4,10
    7100:	1906b03a 	or	r3,r3,r4
    7104:	11006317 	ldw	r4,396(r2)
    7108:	210000cc 	andi	r4,r4,3
    710c:	2008923a 	slli	r4,r4,8
    7110:	1906b03a 	or	r3,r3,r4
    7114:	11006417 	ldw	r4,400(r2)
    7118:	2100004c 	andi	r4,r4,1
    711c:	2008917a 	slli	r4,r4,5
    7120:	1906b03a 	or	r3,r3,r4
    7124:	11006617 	ldw	r4,408(r2)
    7128:	1946b03a 	or	r3,r3,r5
    712c:	2100004c 	andi	r4,r4,1
    7130:	200890fa 	slli	r4,r4,3
    7134:	1908b03a 	or	r4,r3,r4
    7138:	10c06717 	ldw	r3,412(r2)
    713c:	18c0004c 	andi	r3,r3,1
    7140:	18c7883a 	add	r3,r3,r3
    7144:	18c7883a 	add	r3,r3,r3
    7148:	20c6b03a 	or	r3,r4,r3
    714c:	11006817 	ldw	r4,416(r2)
    7150:	2100004c 	andi	r4,r4,1
    7154:	2109883a 	add	r4,r4,r4
    7158:	1906b03a 	or	r3,r3,r4
    715c:	80e0b03a 	or	r16,r16,r3
    7160:	00008206 	br	736c <LMS7002M_regs_spi_write+0x954>
    }
    if (addr == 0x0084)
    7164:	00c02104 	movi	r3,132
    7168:	88c01d1e 	bne	r17,r3,71e0 <LMS7002M_regs_spi_write+0x7c8>
        value |= (regs->reg_0x0084_rp_calib_bias & 0x1f) << 6;
        value |= (regs->reg_0x0084_pd_frp_bias & 0x1) << 4;
        value |= (regs->reg_0x0084_pd_f_bias & 0x1) << 3;
        value |= (regs->reg_0x0084_pd_ptrp_bias & 0x1) << 2;
        value |= (regs->reg_0x0084_pd_pt_bias & 0x1) << 1;
        value |= (regs->reg_0x0084_pd_bias_master & 0x1) << 0;
    716c:	11406a17 	ldw	r5,424(r2)
    7170:	10c06b17 	ldw	r3,428(r2)
    7174:	11006d17 	ldw	r4,436(r2)
    7178:	294000cc 	andi	r5,r5,3
    717c:	18c007cc 	andi	r3,r3,31
    7180:	180691ba 	slli	r3,r3,6
    7184:	280a92fa 	slli	r5,r5,11
    7188:	2100004c 	andi	r4,r4,1
    718c:	200890fa 	slli	r4,r4,3
    7190:	28cab03a 	or	r5,r5,r3
    7194:	10c07017 	ldw	r3,448(r2)
    7198:	18c0004c 	andi	r3,r3,1
    719c:	28c6b03a 	or	r3,r5,r3
    71a0:	11406c17 	ldw	r5,432(r2)
    71a4:	2940004c 	andi	r5,r5,1
    71a8:	280a913a 	slli	r5,r5,4
    71ac:	1946b03a 	or	r3,r3,r5
    71b0:	1908b03a 	or	r4,r3,r4
    71b4:	10c06e17 	ldw	r3,440(r2)
    71b8:	18c0004c 	andi	r3,r3,1
    71bc:	18c7883a 	add	r3,r3,r3
    71c0:	18c7883a 	add	r3,r3,r3
    71c4:	20c6b03a 	or	r3,r4,r3
    71c8:	11006f17 	ldw	r4,444(r2)
    71cc:	2100004c 	andi	r4,r4,1
    71d0:	2109883a 	add	r4,r4,r4
    71d4:	1906b03a 	or	r3,r3,r4
    71d8:	80e0b03a 	or	r16,r16,r3
    71dc:	00006d06 	br	7394 <LMS7002M_regs_spi_write+0x97c>
    }
    if (addr == 0x0085)
    71e0:	00c02144 	movi	r3,133
    71e4:	88c0251e 	bne	r17,r3,727c <LMS7002M_regs_spi_write+0x864>
        value |= (regs->reg_0x0085_byp_xbuf_tx & 0x1) << 5;
        value |= (regs->reg_0x0085_en_out2_xbuf_tx & 0x1) << 4;
        value |= (regs->reg_0x0085_en_tbufin_xbuf_rx & 0x1) << 3;
        value |= (regs->reg_0x0085_pd_xbuf_rx & 0x1) << 2;
        value |= (regs->reg_0x0085_pd_xbuf_tx & 0x1) << 1;
        value |= (regs->reg_0x0085_en_g_xbuf & 0x1) << 0;
    71e8:	11007117 	ldw	r4,452(r2)
    71ec:	10c07217 	ldw	r3,456(r2)
    71f0:	11407517 	ldw	r5,468(r2)
    71f4:	2100004c 	andi	r4,r4,1
    71f8:	180691fa 	slli	r3,r3,7
    71fc:	2008923a 	slli	r4,r4,8
    7200:	2940004c 	andi	r5,r5,1
    7204:	18c03fcc 	andi	r3,r3,255
    7208:	20c8b03a 	or	r4,r4,r3
    720c:	10c07917 	ldw	r3,484(r2)
    7210:	280a913a 	slli	r5,r5,4
    7214:	18c0004c 	andi	r3,r3,1
    7218:	20c6b03a 	or	r3,r4,r3
    721c:	11007317 	ldw	r4,460(r2)
    7220:	2100004c 	andi	r4,r4,1
    7224:	200891ba 	slli	r4,r4,6
    7228:	1906b03a 	or	r3,r3,r4
    722c:	11007417 	ldw	r4,464(r2)
    7230:	2100004c 	andi	r4,r4,1
    7234:	2008917a 	slli	r4,r4,5
    7238:	1906b03a 	or	r3,r3,r4
    723c:	11007617 	ldw	r4,472(r2)
    7240:	1946b03a 	or	r3,r3,r5
    7244:	2100004c 	andi	r4,r4,1
    7248:	200890fa 	slli	r4,r4,3
    724c:	1908b03a 	or	r4,r3,r4
    7250:	10c07717 	ldw	r3,476(r2)
    7254:	18c0004c 	andi	r3,r3,1
    7258:	18c7883a 	add	r3,r3,r3
    725c:	18c7883a 	add	r3,r3,r3
    7260:	20c6b03a 	or	r3,r4,r3
    7264:	11007817 	ldw	r4,480(r2)
    7268:	2100004c 	andi	r4,r4,1
    726c:	2109883a 	add	r4,r4,r4
    7270:	1906b03a 	or	r3,r3,r4
    7274:	80e0b03a 	or	r16,r16,r3
    7278:	00005f06 	br	73f8 <LMS7002M_regs_spi_write+0x9e0>
    }
    if (addr == 0x0086)
    727c:	00c02184 	movi	r3,134
    7280:	88c0351e 	bne	r17,r3,7358 <LMS7002M_regs_spi_write+0x940>
        value |= (regs->reg_0x0086_pd_fdiv_fb_cgen & 0x1) << 5;
        value |= (regs->reg_0x0086_pd_fdiv_o_cgen & 0x1) << 4;
        value |= (regs->reg_0x0086_pd_sdm_cgen & 0x1) << 3;
        value |= (regs->reg_0x0086_pd_vco_cgen & 0x1) << 2;
        value |= (regs->reg_0x0086_pd_vco_comp_cgen & 0x1) << 1;
        value |= (regs->reg_0x0086_en_g_cgen & 0x1) << 0;
    7284:	11007a17 	ldw	r4,488(r2)
    7288:	10c07b17 	ldw	r3,492(r2)
    728c:	11408217 	ldw	r5,520(r2)
    7290:	200893fa 	slli	r4,r4,15
    7294:	18c0004c 	andi	r3,r3,1
    7298:	180693ba 	slli	r3,r3,14
    729c:	213fffcc 	andi	r4,r4,65535
    72a0:	2940004c 	andi	r5,r5,1
    72a4:	20c8b03a 	or	r4,r4,r3
    72a8:	10c08617 	ldw	r3,536(r2)
    72ac:	280a913a 	slli	r5,r5,4
    72b0:	18c0004c 	andi	r3,r3,1
    72b4:	20c6b03a 	or	r3,r4,r3
    72b8:	11007c17 	ldw	r4,496(r2)
    72bc:	2100004c 	andi	r4,r4,1
    72c0:	200892fa 	slli	r4,r4,11
    72c4:	1906b03a 	or	r3,r3,r4
    72c8:	11007d17 	ldw	r4,500(r2)
    72cc:	2100004c 	andi	r4,r4,1
    72d0:	200892ba 	slli	r4,r4,10
    72d4:	1906b03a 	or	r3,r3,r4
    72d8:	11007e17 	ldw	r4,504(r2)
    72dc:	2100004c 	andi	r4,r4,1
    72e0:	2008927a 	slli	r4,r4,9
    72e4:	1906b03a 	or	r3,r3,r4
    72e8:	11007f17 	ldw	r4,508(r2)
    72ec:	2100004c 	andi	r4,r4,1
    72f0:	2008923a 	slli	r4,r4,8
    72f4:	1906b03a 	or	r3,r3,r4
    72f8:	11008017 	ldw	r4,512(r2)
    72fc:	2100004c 	andi	r4,r4,1
    7300:	200891ba 	slli	r4,r4,6
    7304:	1906b03a 	or	r3,r3,r4
    7308:	11008117 	ldw	r4,516(r2)
    730c:	2100004c 	andi	r4,r4,1
    7310:	2008917a 	slli	r4,r4,5
    7314:	1906b03a 	or	r3,r3,r4
    7318:	11008317 	ldw	r4,524(r2)
    731c:	1946b03a 	or	r3,r3,r5
    7320:	2100004c 	andi	r4,r4,1
    7324:	200890fa 	slli	r4,r4,3
    7328:	1908b03a 	or	r4,r3,r4
    732c:	10c08417 	ldw	r3,528(r2)
    7330:	18c0004c 	andi	r3,r3,1
    7334:	18c7883a 	add	r3,r3,r3
    7338:	18c7883a 	add	r3,r3,r3
    733c:	20c6b03a 	or	r3,r4,r3
    7340:	11008517 	ldw	r4,532(r2)
    7344:	2100004c 	andi	r4,r4,1
    7348:	2109883a 	add	r4,r4,r4
    734c:	1906b03a 	or	r3,r3,r4
    7350:	80e0b03a 	or	r16,r16,r3
    7354:	00003e06 	br	7450 <LMS7002M_regs_spi_write+0xa38>
    }
    if (addr == 0x0087)
    7358:	00c021c4 	movi	r3,135
    735c:	88c0031e 	bne	r17,r3,736c <LMS7002M_regs_spi_write+0x954>
    {
        value |= (regs->reg_0x0087_frac_sdm_cgen & 0xffff) << 0;
    7360:	10c0870b 	ldhu	r3,540(r2)
    7364:	80e0b03a 	or	r16,r16,r3
    7368:	00004606 	br	7484 <LMS7002M_regs_spi_write+0xa6c>
    }
    if (addr == 0x0088)
    736c:	00c02204 	movi	r3,136
    7370:	88c0081e 	bne	r17,r3,7394 <LMS7002M_regs_spi_write+0x97c>
    {
        value |= (regs->reg_0x0088_int_sdm_cgen & 0x3ff) << 4;
        value |= (regs->reg_0x0088_frac_sdm_cgen & 0xf) << 0;
    7374:	10c08817 	ldw	r3,544(r2)
    7378:	18c0ffcc 	andi	r3,r3,1023
    737c:	1808913a 	slli	r4,r3,4
    7380:	10c08917 	ldw	r3,548(r2)
    7384:	18c003cc 	andi	r3,r3,15
    7388:	20c6b03a 	or	r3,r4,r3
    738c:	80e0b03a 	or	r16,r16,r3
    7390:	00005a06 	br	74fc <LMS7002M_regs_spi_write+0xae4>
    }
    if (addr == 0x0089)
    7394:	00c02244 	movi	r3,137
    7398:	88c0171e 	bne	r17,r3,73f8 <LMS7002M_regs_spi_write+0x9e0>
        value |= (regs->reg_0x0089_rev_sdmclk_cgen & 0x1) << 15;
        value |= (regs->reg_0x0089_sel_sdmclk_cgen & 0x1) << 14;
        value |= (regs->reg_0x0089_sx_dither_en_cgen & 0x1) << 13;
        value |= (regs->reg_0x0089_clkh_ov_clkl_cgen & 0x3) << 11;
        value |= (regs->reg_0x0089_div_outch_cgen & 0xff) << 3;
        value |= (regs->reg_0x0089_tst_cgen & 0x7) << 0;
    739c:	11408a17 	ldw	r5,552(r2)
    73a0:	10c08b17 	ldw	r3,556(r2)
    73a4:	11008c17 	ldw	r4,560(r2)
    73a8:	280a93fa 	slli	r5,r5,15
    73ac:	18c0004c 	andi	r3,r3,1
    73b0:	180693ba 	slli	r3,r3,14
    73b4:	297fffcc 	andi	r5,r5,65535
    73b8:	2100004c 	andi	r4,r4,1
    73bc:	28cab03a 	or	r5,r5,r3
    73c0:	10c08f17 	ldw	r3,572(r2)
    73c4:	2008937a 	slli	r4,r4,13
    73c8:	18c001cc 	andi	r3,r3,7
    73cc:	28c6b03a 	or	r3,r5,r3
    73d0:	1908b03a 	or	r4,r3,r4
    73d4:	10c08d17 	ldw	r3,564(r2)
    73d8:	18c000cc 	andi	r3,r3,3
    73dc:	180692fa 	slli	r3,r3,11
    73e0:	20c6b03a 	or	r3,r4,r3
    73e4:	11008e03 	ldbu	r4,568(r2)
    73e8:	200890fa 	slli	r4,r4,3
    73ec:	1906b03a 	or	r3,r3,r4
    73f0:	80e0b03a 	or	r16,r16,r3
    73f4:	00004706 	br	7514 <LMS7002M_regs_spi_write+0xafc>
    }
    if (addr == 0x008A)
    73f8:	00c02284 	movi	r3,138
    73fc:	88c0141e 	bne	r17,r3,7450 <LMS7002M_regs_spi_write+0xa38>
    {
        value |= (regs->reg_0x008a_rev_clkdac_cgen & 0x1) << 14;
        value |= (regs->reg_0x008a_rev_clkadc_cgen & 0x1) << 13;
        value |= (regs->reg_0x008a_revph_pfd_cgen & 0x1) << 12;
        value |= (regs->reg_0x008a_ioffset_cp_cgen & 0x3f) << 6;
        value |= (regs->reg_0x008a_ipulse_cp_cgen & 0x3f) << 0;
    7400:	11409017 	ldw	r5,576(r2)
    7404:	10c09117 	ldw	r3,580(r2)
    7408:	11009217 	ldw	r4,584(r2)
    740c:	2940004c 	andi	r5,r5,1
    7410:	18c0004c 	andi	r3,r3,1
    7414:	1806937a 	slli	r3,r3,13
    7418:	280a93ba 	slli	r5,r5,14
    741c:	2100004c 	andi	r4,r4,1
    7420:	2008933a 	slli	r4,r4,12
    7424:	28cab03a 	or	r5,r5,r3
    7428:	10c09417 	ldw	r3,592(r2)
    742c:	18c00fcc 	andi	r3,r3,63
    7430:	28c6b03a 	or	r3,r5,r3
    7434:	1908b03a 	or	r4,r3,r4
    7438:	10c09317 	ldw	r3,588(r2)
    743c:	18c00fcc 	andi	r3,r3,63
    7440:	180691ba 	slli	r3,r3,6
    7444:	20c6b03a 	or	r3,r4,r3
    7448:	80e0b03a 	or	r16,r16,r3
    744c:	00007406 	br	7620 <LMS7002M_regs_spi_write+0xc08>
    }
    if (addr == 0x008B)
    7450:	00c022c4 	movi	r3,139
    7454:	88c00b1e 	bne	r17,r3,7484 <LMS7002M_regs_spi_write+0xa6c>
    {
        value |= (regs->reg_0x008b_ict_vco_cgen & 0x1f) << 9;
        value |= (regs->reg_0x008b_csw_vco_cgen & 0xff) << 1;
        value |= (regs->reg_0x008b_coarse_start_cgen & 0x1) << 0;
    7458:	10c09517 	ldw	r3,596(r2)
    745c:	18c007cc 	andi	r3,r3,31
    7460:	1808927a 	slli	r4,r3,9
    7464:	10c09603 	ldbu	r3,600(r2)
    7468:	18c7883a 	add	r3,r3,r3
    746c:	20c6b03a 	or	r3,r4,r3
    7470:	11009717 	ldw	r4,604(r2)
    7474:	2100004c 	andi	r4,r4,1
    7478:	1906b03a 	or	r3,r3,r4
    747c:	80e0b03a 	or	r16,r16,r3
    7480:	0000aa06 	br	772c <LMS7002M_regs_spi_write+0xd14>
    }
    if (addr == 0x008C)
    7484:	00c02304 	movi	r3,140
    7488:	88c01c1e 	bne	r17,r3,74fc <LMS7002M_regs_spi_write+0xae4>
        value |= (regs->reg_0x008c_coarsepll_compo_cgen & 0x1) << 14;
        value |= (regs->reg_0x008c_vco_cmpho_cgen & 0x1) << 13;
        value |= (regs->reg_0x008c_vco_cmplo_cgen & 0x1) << 12;
        value |= (regs->reg_0x008c_cp2_cgen & 0xf) << 8;
        value |= (regs->reg_0x008c_cp3_cgen & 0xf) << 4;
        value |= (regs->reg_0x008c_cz_cgen & 0xf) << 0;
    748c:	11409817 	ldw	r5,608(r2)
    7490:	10c09917 	ldw	r3,612(r2)
    7494:	11009a17 	ldw	r4,616(r2)
    7498:	280a93fa 	slli	r5,r5,15
    749c:	18c0004c 	andi	r3,r3,1
    74a0:	180693ba 	slli	r3,r3,14
    74a4:	297fffcc 	andi	r5,r5,65535
    74a8:	2100004c 	andi	r4,r4,1
    74ac:	28cab03a 	or	r5,r5,r3
    74b0:	10c09e17 	ldw	r3,632(r2)
    74b4:	2008937a 	slli	r4,r4,13
    74b8:	18c003cc 	andi	r3,r3,15
    74bc:	28c6b03a 	or	r3,r5,r3
    74c0:	11409b17 	ldw	r5,620(r2)
    74c4:	1906b03a 	or	r3,r3,r4
    74c8:	11009c17 	ldw	r4,624(r2)
    74cc:	2940004c 	andi	r5,r5,1
    74d0:	280a933a 	slli	r5,r5,12
    74d4:	210003cc 	andi	r4,r4,15
    74d8:	2008923a 	slli	r4,r4,8
    74dc:	1946b03a 	or	r3,r3,r5
    74e0:	1908b03a 	or	r4,r3,r4
    74e4:	10c09d17 	ldw	r3,628(r2)
    74e8:	1806913a 	slli	r3,r3,4
    74ec:	18c03fcc 	andi	r3,r3,255
    74f0:	20c6b03a 	or	r3,r4,r3
    74f4:	80e0b03a 	or	r16,r16,r3
    74f8:	0000cf06 	br	7838 <LMS7002M_regs_spi_write+0xe20>
    }
    if (addr == 0x008D)
    74fc:	00c02344 	movi	r3,141
    7500:	88c0041e 	bne	r17,r3,7514 <LMS7002M_regs_spi_write+0xafc>
    {
        value |= (regs->reg_0x008d_resrv_cgn & 0x7) << 0;
    7504:	10c09f17 	ldw	r3,636(r2)
    7508:	18c001cc 	andi	r3,r3,7
    750c:	80e0b03a 	or	r16,r16,r3
    7510:	0000fc06 	br	7904 <LMS7002M_regs_spi_write+0xeec>
    }
    if (addr == 0x0092)
    7514:	00c02484 	movi	r3,146
    7518:	88c0411e 	bne	r17,r3,7620 <LMS7002M_regs_spi_write+0xc08>
        value |= (regs->reg_0x0092_en_ldo_rbb & 0x1) << 5;
        value |= (regs->reg_0x0092_en_ldo_rxbuf & 0x1) << 4;
        value |= (regs->reg_0x0092_en_ldo_tbb & 0x1) << 3;
        value |= (regs->reg_0x0092_en_ldo_tia12 & 0x1) << 2;
        value |= (regs->reg_0x0092_en_ldo_tia14 & 0x1) << 1;
        value |= (regs->reg_0x0092_en_g_ldo & 0x1) << 0;
    751c:	1100a017 	ldw	r4,640(r2)
    7520:	10c0a117 	ldw	r3,644(r2)
    7524:	1140ab17 	ldw	r5,684(r2)
    7528:	200893fa 	slli	r4,r4,15
    752c:	18c0004c 	andi	r3,r3,1
    7530:	180693ba 	slli	r3,r3,14
    7534:	213fffcc 	andi	r4,r4,65535
    7538:	2940004c 	andi	r5,r5,1
    753c:	20c8b03a 	or	r4,r4,r3
    7540:	10c0af17 	ldw	r3,700(r2)
    7544:	280a913a 	slli	r5,r5,4
    7548:	18c0004c 	andi	r3,r3,1
    754c:	20c6b03a 	or	r3,r4,r3
    7550:	1100a217 	ldw	r4,648(r2)
    7554:	2100004c 	andi	r4,r4,1
    7558:	2008937a 	slli	r4,r4,13
    755c:	1906b03a 	or	r3,r3,r4
    7560:	1100a317 	ldw	r4,652(r2)
    7564:	2100004c 	andi	r4,r4,1
    7568:	2008933a 	slli	r4,r4,12
    756c:	1906b03a 	or	r3,r3,r4
    7570:	1100a417 	ldw	r4,656(r2)
    7574:	2100004c 	andi	r4,r4,1
    7578:	200892fa 	slli	r4,r4,11
    757c:	1906b03a 	or	r3,r3,r4
    7580:	1100a517 	ldw	r4,660(r2)
    7584:	2100004c 	andi	r4,r4,1
    7588:	200892ba 	slli	r4,r4,10
    758c:	1906b03a 	or	r3,r3,r4
    7590:	1100a617 	ldw	r4,664(r2)
    7594:	2100004c 	andi	r4,r4,1
    7598:	2008927a 	slli	r4,r4,9
    759c:	1906b03a 	or	r3,r3,r4
    75a0:	1100a717 	ldw	r4,668(r2)
    75a4:	2100004c 	andi	r4,r4,1
    75a8:	2008923a 	slli	r4,r4,8
    75ac:	1906b03a 	or	r3,r3,r4
    75b0:	1100a817 	ldw	r4,672(r2)
    75b4:	200891fa 	slli	r4,r4,7
    75b8:	21003fcc 	andi	r4,r4,255
    75bc:	1906b03a 	or	r3,r3,r4
    75c0:	1100a917 	ldw	r4,676(r2)
    75c4:	2100004c 	andi	r4,r4,1
    75c8:	200891ba 	slli	r4,r4,6
    75cc:	1906b03a 	or	r3,r3,r4
    75d0:	1100aa17 	ldw	r4,680(r2)
    75d4:	2100004c 	andi	r4,r4,1
    75d8:	2008917a 	slli	r4,r4,5
    75dc:	1906b03a 	or	r3,r3,r4
    75e0:	1100ac17 	ldw	r4,688(r2)
    75e4:	1946b03a 	or	r3,r3,r5
    75e8:	2100004c 	andi	r4,r4,1
    75ec:	200890fa 	slli	r4,r4,3
    75f0:	1908b03a 	or	r4,r3,r4
    75f4:	10c0ad17 	ldw	r3,692(r2)
    75f8:	18c0004c 	andi	r3,r3,1
    75fc:	18c7883a 	add	r3,r3,r3
    7600:	18c7883a 	add	r3,r3,r3
    7604:	20c6b03a 	or	r3,r4,r3
    7608:	1100ae17 	ldw	r4,696(r2)
    760c:	2100004c 	andi	r4,r4,1
    7610:	2109883a 	add	r4,r4,r4
    7614:	1906b03a 	or	r3,r3,r4
    7618:	80e0b03a 	or	r16,r16,r3
    761c:	0000fc06 	br	7a10 <LMS7002M_regs_spi_write+0xff8>
    }
    if (addr == 0x0093)
    7620:	00c024c4 	movi	r3,147
    7624:	88c0411e 	bne	r17,r3,772c <LMS7002M_regs_spi_write+0xd14>
        value |= (regs->reg_0x0093_en_ldo_tpad & 0x1) << 5;
        value |= (regs->reg_0x0093_en_ldo_txbuf & 0x1) << 4;
        value |= (regs->reg_0x0093_en_ldo_vcogn & 0x1) << 3;
        value |= (regs->reg_0x0093_en_ldo_vcosxr & 0x1) << 2;
        value |= (regs->reg_0x0093_en_ldo_vcosxt & 0x1) << 1;
        value |= (regs->reg_0x0093_en_ldo_cpsxt & 0x1) << 0;
    7628:	1100b017 	ldw	r4,704(r2)
    762c:	10c0b117 	ldw	r3,708(r2)
    7630:	1140bb17 	ldw	r5,748(r2)
    7634:	200893fa 	slli	r4,r4,15
    7638:	18c0004c 	andi	r3,r3,1
    763c:	180693ba 	slli	r3,r3,14
    7640:	213fffcc 	andi	r4,r4,65535
    7644:	2940004c 	andi	r5,r5,1
    7648:	20c8b03a 	or	r4,r4,r3
    764c:	10c0bf17 	ldw	r3,764(r2)
    7650:	280a913a 	slli	r5,r5,4
    7654:	18c0004c 	andi	r3,r3,1
    7658:	20c6b03a 	or	r3,r4,r3
    765c:	1100b217 	ldw	r4,712(r2)
    7660:	2100004c 	andi	r4,r4,1
    7664:	2008937a 	slli	r4,r4,13
    7668:	1906b03a 	or	r3,r3,r4
    766c:	1100b317 	ldw	r4,716(r2)
    7670:	2100004c 	andi	r4,r4,1
    7674:	2008933a 	slli	r4,r4,12
    7678:	1906b03a 	or	r3,r3,r4
    767c:	1100b417 	ldw	r4,720(r2)
    7680:	2100004c 	andi	r4,r4,1
    7684:	200892fa 	slli	r4,r4,11
    7688:	1906b03a 	or	r3,r3,r4
    768c:	1100b517 	ldw	r4,724(r2)
    7690:	2100004c 	andi	r4,r4,1
    7694:	200892ba 	slli	r4,r4,10
    7698:	1906b03a 	or	r3,r3,r4
    769c:	1100b617 	ldw	r4,728(r2)
    76a0:	2100004c 	andi	r4,r4,1
    76a4:	2008927a 	slli	r4,r4,9
    76a8:	1906b03a 	or	r3,r3,r4
    76ac:	1100b717 	ldw	r4,732(r2)
    76b0:	2100004c 	andi	r4,r4,1
    76b4:	2008923a 	slli	r4,r4,8
    76b8:	1906b03a 	or	r3,r3,r4
    76bc:	1100b817 	ldw	r4,736(r2)
    76c0:	200891fa 	slli	r4,r4,7
    76c4:	21003fcc 	andi	r4,r4,255
    76c8:	1906b03a 	or	r3,r3,r4
    76cc:	1100b917 	ldw	r4,740(r2)
    76d0:	2100004c 	andi	r4,r4,1
    76d4:	200891ba 	slli	r4,r4,6
    76d8:	1906b03a 	or	r3,r3,r4
    76dc:	1100ba17 	ldw	r4,744(r2)
    76e0:	2100004c 	andi	r4,r4,1
    76e4:	2008917a 	slli	r4,r4,5
    76e8:	1906b03a 	or	r3,r3,r4
    76ec:	1100bc17 	ldw	r4,752(r2)
    76f0:	1946b03a 	or	r3,r3,r5
    76f4:	2100004c 	andi	r4,r4,1
    76f8:	200890fa 	slli	r4,r4,3
    76fc:	1908b03a 	or	r4,r3,r4
    7700:	10c0bd17 	ldw	r3,756(r2)
    7704:	18c0004c 	andi	r3,r3,1
    7708:	18c7883a 	add	r3,r3,r3
    770c:	18c7883a 	add	r3,r3,r3
    7710:	20c6b03a 	or	r3,r4,r3
    7714:	1100be17 	ldw	r4,760(r2)
    7718:	2100004c 	andi	r4,r4,1
    771c:	2109883a 	add	r4,r4,r4
    7720:	1906b03a 	or	r3,r3,r4
    7724:	80e0b03a 	or	r16,r16,r3
    7728:	0000fc06 	br	7b1c <LMS7002M_regs_spi_write+0x1104>
    }
    if (addr == 0x0094)
    772c:	00c02504 	movi	r3,148
    7730:	88c0411e 	bne	r17,r3,7838 <LMS7002M_regs_spi_write+0xe20>
        value |= (regs->reg_0x0094_en_loadimp_ldo_mxrfe & 0x1) << 5;
        value |= (regs->reg_0x0094_en_loadimp_ldo_rbb & 0x1) << 4;
        value |= (regs->reg_0x0094_en_loadimp_ldo_rxbuf & 0x1) << 3;
        value |= (regs->reg_0x0094_en_loadimp_ldo_tbb & 0x1) << 2;
        value |= (regs->reg_0x0094_en_loadimp_ldo_tia12 & 0x1) << 1;
        value |= (regs->reg_0x0094_en_loadimp_ldo_tia14 & 0x1) << 0;
    7734:	1100c017 	ldw	r4,768(r2)
    7738:	10c0c117 	ldw	r3,772(r2)
    773c:	1140cb17 	ldw	r5,812(r2)
    7740:	200893fa 	slli	r4,r4,15
    7744:	18c0004c 	andi	r3,r3,1
    7748:	180693ba 	slli	r3,r3,14
    774c:	213fffcc 	andi	r4,r4,65535
    7750:	2940004c 	andi	r5,r5,1
    7754:	20c8b03a 	or	r4,r4,r3
    7758:	10c0cf17 	ldw	r3,828(r2)
    775c:	280a913a 	slli	r5,r5,4
    7760:	18c0004c 	andi	r3,r3,1
    7764:	20c6b03a 	or	r3,r4,r3
    7768:	1100c217 	ldw	r4,776(r2)
    776c:	2100004c 	andi	r4,r4,1
    7770:	2008937a 	slli	r4,r4,13
    7774:	1906b03a 	or	r3,r3,r4
    7778:	1100c317 	ldw	r4,780(r2)
    777c:	2100004c 	andi	r4,r4,1
    7780:	2008933a 	slli	r4,r4,12
    7784:	1906b03a 	or	r3,r3,r4
    7788:	1100c417 	ldw	r4,784(r2)
    778c:	2100004c 	andi	r4,r4,1
    7790:	200892fa 	slli	r4,r4,11
    7794:	1906b03a 	or	r3,r3,r4
    7798:	1100c517 	ldw	r4,788(r2)
    779c:	2100004c 	andi	r4,r4,1
    77a0:	200892ba 	slli	r4,r4,10
    77a4:	1906b03a 	or	r3,r3,r4
    77a8:	1100c617 	ldw	r4,792(r2)
    77ac:	2100004c 	andi	r4,r4,1
    77b0:	2008927a 	slli	r4,r4,9
    77b4:	1906b03a 	or	r3,r3,r4
    77b8:	1100c717 	ldw	r4,796(r2)
    77bc:	2100004c 	andi	r4,r4,1
    77c0:	2008923a 	slli	r4,r4,8
    77c4:	1906b03a 	or	r3,r3,r4
    77c8:	1100c817 	ldw	r4,800(r2)
    77cc:	200891fa 	slli	r4,r4,7
    77d0:	21003fcc 	andi	r4,r4,255
    77d4:	1906b03a 	or	r3,r3,r4
    77d8:	1100c917 	ldw	r4,804(r2)
    77dc:	2100004c 	andi	r4,r4,1
    77e0:	200891ba 	slli	r4,r4,6
    77e4:	1906b03a 	or	r3,r3,r4
    77e8:	1100ca17 	ldw	r4,808(r2)
    77ec:	2100004c 	andi	r4,r4,1
    77f0:	2008917a 	slli	r4,r4,5
    77f4:	1906b03a 	or	r3,r3,r4
    77f8:	1100cc17 	ldw	r4,816(r2)
    77fc:	1946b03a 	or	r3,r3,r5
    7800:	2100004c 	andi	r4,r4,1
    7804:	200890fa 	slli	r4,r4,3
    7808:	1908b03a 	or	r4,r3,r4
    780c:	10c0cd17 	ldw	r3,820(r2)
    7810:	18c0004c 	andi	r3,r3,1
    7814:	18c7883a 	add	r3,r3,r3
    7818:	18c7883a 	add	r3,r3,r3
    781c:	20c6b03a 	or	r3,r4,r3
    7820:	1100ce17 	ldw	r4,824(r2)
    7824:	2100004c 	andi	r4,r4,1
    7828:	2109883a 	add	r4,r4,r4
    782c:	1906b03a 	or	r3,r3,r4
    7830:	80e0b03a 	or	r16,r16,r3
    7834:	0000e006 	br	7bb8 <LMS7002M_regs_spi_write+0x11a0>
    }
    if (addr == 0x0095)
    7838:	00c02544 	movi	r3,149
    783c:	88c0311e 	bne	r17,r3,7904 <LMS7002M_regs_spi_write+0xeec>
        value |= (regs->reg_0x0095_byp_ldo_vcogn & 0x1) << 9;
        value |= (regs->reg_0x0095_byp_ldo_vcosxr & 0x1) << 8;
        value |= (regs->reg_0x0095_byp_ldo_vcosxt & 0x1) << 7;
        value |= (regs->reg_0x0095_en_loadimp_ldo_afe & 0x1) << 2;
        value |= (regs->reg_0x0095_en_loadimp_ldo_cpgn & 0x1) << 1;
        value |= (regs->reg_0x0095_en_loadimp_ldo_cpsxr & 0x1) << 0;
    7840:	1100d017 	ldw	r4,832(r2)
    7844:	10c0d117 	ldw	r3,836(r2)
    7848:	1140d717 	ldw	r5,860(r2)
    784c:	200893fa 	slli	r4,r4,15
    7850:	18c0004c 	andi	r3,r3,1
    7854:	180693ba 	slli	r3,r3,14
    7858:	213fffcc 	andi	r4,r4,65535
    785c:	2940004c 	andi	r5,r5,1
    7860:	20c8b03a 	or	r4,r4,r3
    7864:	10c0db17 	ldw	r3,876(r2)
    7868:	280a923a 	slli	r5,r5,8
    786c:	18c0004c 	andi	r3,r3,1
    7870:	20c6b03a 	or	r3,r4,r3
    7874:	1100d217 	ldw	r4,840(r2)
    7878:	2100004c 	andi	r4,r4,1
    787c:	2008937a 	slli	r4,r4,13
    7880:	1906b03a 	or	r3,r3,r4
    7884:	1100d317 	ldw	r4,844(r2)
    7888:	2100004c 	andi	r4,r4,1
    788c:	2008933a 	slli	r4,r4,12
    7890:	1906b03a 	or	r3,r3,r4
    7894:	1100d417 	ldw	r4,848(r2)
    7898:	2100004c 	andi	r4,r4,1
    789c:	200892fa 	slli	r4,r4,11
    78a0:	1906b03a 	or	r3,r3,r4
    78a4:	1100d517 	ldw	r4,852(r2)
    78a8:	2100004c 	andi	r4,r4,1
    78ac:	200892ba 	slli	r4,r4,10
    78b0:	1906b03a 	or	r3,r3,r4
    78b4:	1100d617 	ldw	r4,856(r2)
    78b8:	2100004c 	andi	r4,r4,1
    78bc:	2008927a 	slli	r4,r4,9
    78c0:	1906b03a 	or	r3,r3,r4
    78c4:	1100d817 	ldw	r4,864(r2)
    78c8:	1946b03a 	or	r3,r3,r5
    78cc:	200891fa 	slli	r4,r4,7
    78d0:	21003fcc 	andi	r4,r4,255
    78d4:	1908b03a 	or	r4,r3,r4
    78d8:	10c0d917 	ldw	r3,868(r2)
    78dc:	18c0004c 	andi	r3,r3,1
    78e0:	18c7883a 	add	r3,r3,r3
    78e4:	18c7883a 	add	r3,r3,r3
    78e8:	20c6b03a 	or	r3,r4,r3
    78ec:	1100da17 	ldw	r4,872(r2)
    78f0:	2100004c 	andi	r4,r4,1
    78f4:	2109883a 	add	r4,r4,r4
    78f8:	1906b03a 	or	r3,r3,r4
    78fc:	80e0b03a 	or	r16,r16,r3
    7900:	0000b606 	br	7bdc <LMS7002M_regs_spi_write+0x11c4>
    }
    if (addr == 0x0096)
    7904:	00c02584 	movi	r3,150
    7908:	88c0411e 	bne	r17,r3,7a10 <LMS7002M_regs_spi_write+0xff8>
        value |= (regs->reg_0x0096_byp_ldo_divsxt & 0x1) << 5;
        value |= (regs->reg_0x0096_byp_ldo_lna12 & 0x1) << 4;
        value |= (regs->reg_0x0096_byp_ldo_lna14 & 0x1) << 3;
        value |= (regs->reg_0x0096_byp_ldo_mxrfe & 0x1) << 2;
        value |= (regs->reg_0x0096_byp_ldo_rbb & 0x1) << 1;
        value |= (regs->reg_0x0096_byp_ldo_rxbuf & 0x1) << 0;
    790c:	1100dc17 	ldw	r4,880(r2)
    7910:	10c0dd17 	ldw	r3,884(r2)
    7914:	1140e717 	ldw	r5,924(r2)
    7918:	200893fa 	slli	r4,r4,15
    791c:	18c0004c 	andi	r3,r3,1
    7920:	180693ba 	slli	r3,r3,14
    7924:	213fffcc 	andi	r4,r4,65535
    7928:	2940004c 	andi	r5,r5,1
    792c:	20c8b03a 	or	r4,r4,r3
    7930:	10c0eb17 	ldw	r3,940(r2)
    7934:	280a913a 	slli	r5,r5,4
    7938:	18c0004c 	andi	r3,r3,1
    793c:	20c6b03a 	or	r3,r4,r3
    7940:	1100de17 	ldw	r4,888(r2)
    7944:	2100004c 	andi	r4,r4,1
    7948:	2008937a 	slli	r4,r4,13
    794c:	1906b03a 	or	r3,r3,r4
    7950:	1100df17 	ldw	r4,892(r2)
    7954:	2100004c 	andi	r4,r4,1
    7958:	2008933a 	slli	r4,r4,12
    795c:	1906b03a 	or	r3,r3,r4
    7960:	1100e017 	ldw	r4,896(r2)
    7964:	2100004c 	andi	r4,r4,1
    7968:	200892fa 	slli	r4,r4,11
    796c:	1906b03a 	or	r3,r3,r4
    7970:	1100e117 	ldw	r4,900(r2)
    7974:	2100004c 	andi	r4,r4,1
    7978:	200892ba 	slli	r4,r4,10
    797c:	1906b03a 	or	r3,r3,r4
    7980:	1100e217 	ldw	r4,904(r2)
    7984:	2100004c 	andi	r4,r4,1
    7988:	2008927a 	slli	r4,r4,9
    798c:	1906b03a 	or	r3,r3,r4
    7990:	1100e317 	ldw	r4,908(r2)
    7994:	2100004c 	andi	r4,r4,1
    7998:	2008923a 	slli	r4,r4,8
    799c:	1906b03a 	or	r3,r3,r4
    79a0:	1100e417 	ldw	r4,912(r2)
    79a4:	200891fa 	slli	r4,r4,7
    79a8:	21003fcc 	andi	r4,r4,255
    79ac:	1906b03a 	or	r3,r3,r4
    79b0:	1100e517 	ldw	r4,916(r2)
    79b4:	2100004c 	andi	r4,r4,1
    79b8:	200891ba 	slli	r4,r4,6
    79bc:	1906b03a 	or	r3,r3,r4
    79c0:	1100e617 	ldw	r4,920(r2)
    79c4:	2100004c 	andi	r4,r4,1
    79c8:	2008917a 	slli	r4,r4,5
    79cc:	1906b03a 	or	r3,r3,r4
    79d0:	1100e817 	ldw	r4,928(r2)
    79d4:	1946b03a 	or	r3,r3,r5
    79d8:	2100004c 	andi	r4,r4,1
    79dc:	200890fa 	slli	r4,r4,3
    79e0:	1908b03a 	or	r4,r3,r4
    79e4:	10c0e917 	ldw	r3,932(r2)
    79e8:	18c0004c 	andi	r3,r3,1
    79ec:	18c7883a 	add	r3,r3,r3
    79f0:	18c7883a 	add	r3,r3,r3
    79f4:	20c6b03a 	or	r3,r4,r3
    79f8:	1100ea17 	ldw	r4,936(r2)
    79fc:	2100004c 	andi	r4,r4,1
    7a00:	2109883a 	add	r4,r4,r4
    7a04:	1906b03a 	or	r3,r3,r4
    7a08:	80e0b03a 	or	r16,r16,r3
    7a0c:	00007c06 	br	7c00 <LMS7002M_regs_spi_write+0x11e8>
    }
    if (addr == 0x0097)
    7a10:	00c025c4 	movi	r3,151
    7a14:	88c0411e 	bne	r17,r3,7b1c <LMS7002M_regs_spi_write+0x1104>
        value |= (regs->reg_0x0097_spdup_ldo_tlob & 0x1) << 5;
        value |= (regs->reg_0x0097_spdup_ldo_tpad & 0x1) << 4;
        value |= (regs->reg_0x0097_spdup_ldo_txbuf & 0x1) << 3;
        value |= (regs->reg_0x0097_spdup_ldo_vcogn & 0x1) << 2;
        value |= (regs->reg_0x0097_spdup_ldo_vcosxr & 0x1) << 1;
        value |= (regs->reg_0x0097_spdup_ldo_vcosxt & 0x1) << 0;
    7a18:	1100ec17 	ldw	r4,944(r2)
    7a1c:	10c0ed17 	ldw	r3,948(r2)
    7a20:	1140f717 	ldw	r5,988(r2)
    7a24:	200893fa 	slli	r4,r4,15
    7a28:	18c0004c 	andi	r3,r3,1
    7a2c:	180693ba 	slli	r3,r3,14
    7a30:	213fffcc 	andi	r4,r4,65535
    7a34:	2940004c 	andi	r5,r5,1
    7a38:	20c8b03a 	or	r4,r4,r3
    7a3c:	10c0fb17 	ldw	r3,1004(r2)
    7a40:	280a913a 	slli	r5,r5,4
    7a44:	18c0004c 	andi	r3,r3,1
    7a48:	20c6b03a 	or	r3,r4,r3
    7a4c:	1100ee17 	ldw	r4,952(r2)
    7a50:	2100004c 	andi	r4,r4,1
    7a54:	2008937a 	slli	r4,r4,13
    7a58:	1906b03a 	or	r3,r3,r4
    7a5c:	1100ef17 	ldw	r4,956(r2)
    7a60:	2100004c 	andi	r4,r4,1
    7a64:	2008933a 	slli	r4,r4,12
    7a68:	1906b03a 	or	r3,r3,r4
    7a6c:	1100f017 	ldw	r4,960(r2)
    7a70:	2100004c 	andi	r4,r4,1
    7a74:	200892fa 	slli	r4,r4,11
    7a78:	1906b03a 	or	r3,r3,r4
    7a7c:	1100f117 	ldw	r4,964(r2)
    7a80:	2100004c 	andi	r4,r4,1
    7a84:	200892ba 	slli	r4,r4,10
    7a88:	1906b03a 	or	r3,r3,r4
    7a8c:	1100f217 	ldw	r4,968(r2)
    7a90:	2100004c 	andi	r4,r4,1
    7a94:	2008927a 	slli	r4,r4,9
    7a98:	1906b03a 	or	r3,r3,r4
    7a9c:	1100f317 	ldw	r4,972(r2)
    7aa0:	2100004c 	andi	r4,r4,1
    7aa4:	2008923a 	slli	r4,r4,8
    7aa8:	1906b03a 	or	r3,r3,r4
    7aac:	1100f417 	ldw	r4,976(r2)
    7ab0:	200891fa 	slli	r4,r4,7
    7ab4:	21003fcc 	andi	r4,r4,255
    7ab8:	1906b03a 	or	r3,r3,r4
    7abc:	1100f517 	ldw	r4,980(r2)
    7ac0:	2100004c 	andi	r4,r4,1
    7ac4:	200891ba 	slli	r4,r4,6
    7ac8:	1906b03a 	or	r3,r3,r4
    7acc:	1100f617 	ldw	r4,984(r2)
    7ad0:	2100004c 	andi	r4,r4,1
    7ad4:	2008917a 	slli	r4,r4,5
    7ad8:	1906b03a 	or	r3,r3,r4
    7adc:	1100f817 	ldw	r4,992(r2)
    7ae0:	1946b03a 	or	r3,r3,r5
    7ae4:	2100004c 	andi	r4,r4,1
    7ae8:	200890fa 	slli	r4,r4,3
    7aec:	1908b03a 	or	r4,r3,r4
    7af0:	10c0f917 	ldw	r3,996(r2)
    7af4:	18c0004c 	andi	r3,r3,1
    7af8:	18c7883a 	add	r3,r3,r3
    7afc:	18c7883a 	add	r3,r3,r3
    7b00:	20c6b03a 	or	r3,r4,r3
    7b04:	1100fa17 	ldw	r4,1000(r2)
    7b08:	2100004c 	andi	r4,r4,1
    7b0c:	2109883a 	add	r4,r4,r4
    7b10:	1906b03a 	or	r3,r3,r4
    7b14:	80e0b03a 	or	r16,r16,r3
    7b18:	00004206 	br	7c24 <LMS7002M_regs_spi_write+0x120c>
    }
    if (addr == 0x0098)
    7b1c:	00c02604 	movi	r3,152
    7b20:	88c0251e 	bne	r17,r3,7bb8 <LMS7002M_regs_spi_write+0x11a0>
        value |= (regs->reg_0x0098_spdup_ldo_cpsxt & 0x1) << 5;
        value |= (regs->reg_0x0098_spdup_ldo_dig & 0x1) << 4;
        value |= (regs->reg_0x0098_spdup_ldo_diggn & 0x1) << 3;
        value |= (regs->reg_0x0098_spdup_ldo_digsxr & 0x1) << 2;
        value |= (regs->reg_0x0098_spdup_ldo_digsxt & 0x1) << 1;
        value |= (regs->reg_0x0098_spdup_ldo_divgn & 0x1) << 0;
    7b24:	1100fc17 	ldw	r4,1008(r2)
    7b28:	10c0fd17 	ldw	r3,1012(r2)
    7b2c:	11410017 	ldw	r5,1024(r2)
    7b30:	2100004c 	andi	r4,r4,1
    7b34:	180691fa 	slli	r3,r3,7
    7b38:	2008923a 	slli	r4,r4,8
    7b3c:	2940004c 	andi	r5,r5,1
    7b40:	18c03fcc 	andi	r3,r3,255
    7b44:	20c8b03a 	or	r4,r4,r3
    7b48:	10c10417 	ldw	r3,1040(r2)
    7b4c:	280a913a 	slli	r5,r5,4
    7b50:	18c0004c 	andi	r3,r3,1
    7b54:	20c6b03a 	or	r3,r4,r3
    7b58:	1100fe17 	ldw	r4,1016(r2)
    7b5c:	2100004c 	andi	r4,r4,1
    7b60:	200891ba 	slli	r4,r4,6
    7b64:	1906b03a 	or	r3,r3,r4
    7b68:	1100ff17 	ldw	r4,1020(r2)
    7b6c:	2100004c 	andi	r4,r4,1
    7b70:	2008917a 	slli	r4,r4,5
    7b74:	1906b03a 	or	r3,r3,r4
    7b78:	11010117 	ldw	r4,1028(r2)
    7b7c:	1946b03a 	or	r3,r3,r5
    7b80:	2100004c 	andi	r4,r4,1
    7b84:	200890fa 	slli	r4,r4,3
    7b88:	1908b03a 	or	r4,r3,r4
    7b8c:	10c10217 	ldw	r3,1032(r2)
    7b90:	18c0004c 	andi	r3,r3,1
    7b94:	18c7883a 	add	r3,r3,r3
    7b98:	18c7883a 	add	r3,r3,r3
    7b9c:	20c6b03a 	or	r3,r4,r3
    7ba0:	11010317 	ldw	r4,1036(r2)
    7ba4:	2100004c 	andi	r4,r4,1
    7ba8:	2109883a 	add	r4,r4,r4
    7bac:	1906b03a 	or	r3,r3,r4
    7bb0:	80e0b03a 	or	r16,r16,r3
    7bb4:	00002406 	br	7c48 <LMS7002M_regs_spi_write+0x1230>
    }
    if (addr == 0x0099)
    7bb8:	00c02644 	movi	r3,153
    7bbc:	88c0071e 	bne	r17,r3,7bdc <LMS7002M_regs_spi_write+0x11c4>
    {
        value |= (regs->reg_0x0099_rdiv_vcosxr & 0xff) << 8;
        value |= (regs->reg_0x0099_rdiv_vcosxt & 0xff) << 0;
    7bc0:	10c10517 	ldw	r3,1044(r2)
    7bc4:	11010603 	ldbu	r4,1048(r2)
    7bc8:	1806923a 	slli	r3,r3,8
    7bcc:	18ffffcc 	andi	r3,r3,65535
    7bd0:	1906b03a 	or	r3,r3,r4
    7bd4:	80e0b03a 	or	r16,r16,r3
    7bd8:	00002406 	br	7c6c <LMS7002M_regs_spi_write+0x1254>
    }
    if (addr == 0x009A)
    7bdc:	00c02684 	movi	r3,154
    7be0:	88c0071e 	bne	r17,r3,7c00 <LMS7002M_regs_spi_write+0x11e8>
    {
        value |= (regs->reg_0x009a_rdiv_txbuf & 0xff) << 8;
        value |= (regs->reg_0x009a_rdiv_vcogn & 0xff) << 0;
    7be4:	10c10717 	ldw	r3,1052(r2)
    7be8:	11010803 	ldbu	r4,1056(r2)
    7bec:	1806923a 	slli	r3,r3,8
    7bf0:	18ffffcc 	andi	r3,r3,65535
    7bf4:	1906b03a 	or	r3,r3,r4
    7bf8:	80e0b03a 	or	r16,r16,r3
    7bfc:	00002406 	br	7c90 <LMS7002M_regs_spi_write+0x1278>
    }
    if (addr == 0x009B)
    7c00:	00c026c4 	movi	r3,155
    7c04:	88c0071e 	bne	r17,r3,7c24 <LMS7002M_regs_spi_write+0x120c>
    {
        value |= (regs->reg_0x009b_rdiv_tlob & 0xff) << 8;
        value |= (regs->reg_0x009b_rdiv_tpad & 0xff) << 0;
    7c08:	10c10917 	ldw	r3,1060(r2)
    7c0c:	11010a03 	ldbu	r4,1064(r2)
    7c10:	1806923a 	slli	r3,r3,8
    7c14:	18ffffcc 	andi	r3,r3,65535
    7c18:	1906b03a 	or	r3,r3,r4
    7c1c:	80e0b03a 	or	r16,r16,r3
    7c20:	00002406 	br	7cb4 <LMS7002M_regs_spi_write+0x129c>
    }
    if (addr == 0x009C)
    7c24:	00c02704 	movi	r3,156
    7c28:	88c0071e 	bne	r17,r3,7c48 <LMS7002M_regs_spi_write+0x1230>
    {
        value |= (regs->reg_0x009c_rdiv_tia12 & 0xff) << 8;
        value |= (regs->reg_0x009c_rdiv_tia14 & 0xff) << 0;
    7c2c:	10c10b17 	ldw	r3,1068(r2)
    7c30:	11010c03 	ldbu	r4,1072(r2)
    7c34:	1806923a 	slli	r3,r3,8
    7c38:	18ffffcc 	andi	r3,r3,65535
    7c3c:	1906b03a 	or	r3,r3,r4
    7c40:	80e0b03a 	or	r16,r16,r3
    7c44:	00002406 	br	7cd8 <LMS7002M_regs_spi_write+0x12c0>
    }
    if (addr == 0x009D)
    7c48:	00c02744 	movi	r3,157
    7c4c:	88c0071e 	bne	r17,r3,7c6c <LMS7002M_regs_spi_write+0x1254>
    {
        value |= (regs->reg_0x009d_rdiv_rxbuf & 0xff) << 8;
        value |= (regs->reg_0x009d_rdiv_tbb & 0xff) << 0;
    7c50:	10c10d17 	ldw	r3,1076(r2)
    7c54:	11010e03 	ldbu	r4,1080(r2)
    7c58:	1806923a 	slli	r3,r3,8
    7c5c:	18ffffcc 	andi	r3,r3,65535
    7c60:	1906b03a 	or	r3,r3,r4
    7c64:	80e0b03a 	or	r16,r16,r3
    7c68:	00002406 	br	7cfc <LMS7002M_regs_spi_write+0x12e4>
    }
    if (addr == 0x009E)
    7c6c:	00c02784 	movi	r3,158
    7c70:	88c0071e 	bne	r17,r3,7c90 <LMS7002M_regs_spi_write+0x1278>
    {
        value |= (regs->reg_0x009e_rdiv_mxrfe & 0xff) << 8;
        value |= (regs->reg_0x009e_rdiv_rbb & 0xff) << 0;
    7c74:	10c10f17 	ldw	r3,1084(r2)
    7c78:	11011003 	ldbu	r4,1088(r2)
    7c7c:	1806923a 	slli	r3,r3,8
    7c80:	18ffffcc 	andi	r3,r3,65535
    7c84:	1906b03a 	or	r3,r3,r4
    7c88:	80e0b03a 	or	r16,r16,r3
    7c8c:	00002406 	br	7d20 <LMS7002M_regs_spi_write+0x1308>
    }
    if (addr == 0x009F)
    7c90:	00c027c4 	movi	r3,159
    7c94:	88c0071e 	bne	r17,r3,7cb4 <LMS7002M_regs_spi_write+0x129c>
    {
        value |= (regs->reg_0x009f_rdiv_lna12 & 0xff) << 8;
        value |= (regs->reg_0x009f_rdiv_lna14 & 0xff) << 0;
    7c98:	10c11117 	ldw	r3,1092(r2)
    7c9c:	11011203 	ldbu	r4,1096(r2)
    7ca0:	1806923a 	slli	r3,r3,8
    7ca4:	18ffffcc 	andi	r3,r3,65535
    7ca8:	1906b03a 	or	r3,r3,r4
    7cac:	80e0b03a 	or	r16,r16,r3
    7cb0:	00002406 	br	7d44 <LMS7002M_regs_spi_write+0x132c>
    }
    if (addr == 0x00A0)
    7cb4:	00c02804 	movi	r3,160
    7cb8:	88c0071e 	bne	r17,r3,7cd8 <LMS7002M_regs_spi_write+0x12c0>
    {
        value |= (regs->reg_0x00a0_rdiv_divsxr & 0xff) << 8;
        value |= (regs->reg_0x00a0_rdiv_divsxt & 0xff) << 0;
    7cbc:	10c11317 	ldw	r3,1100(r2)
    7cc0:	11011403 	ldbu	r4,1104(r2)
    7cc4:	1806923a 	slli	r3,r3,8
    7cc8:	18ffffcc 	andi	r3,r3,65535
    7ccc:	1906b03a 	or	r3,r3,r4
    7cd0:	80e0b03a 	or	r16,r16,r3
    7cd4:	00002406 	br	7d68 <LMS7002M_regs_spi_write+0x1350>
    }
    if (addr == 0x00A1)
    7cd8:	00c02844 	movi	r3,161
    7cdc:	88c0071e 	bne	r17,r3,7cfc <LMS7002M_regs_spi_write+0x12e4>
    {
        value |= (regs->reg_0x00a1_rdiv_digsxt & 0xff) << 8;
        value |= (regs->reg_0x00a1_rdiv_divgn & 0xff) << 0;
    7ce0:	10c11517 	ldw	r3,1108(r2)
    7ce4:	11011603 	ldbu	r4,1112(r2)
    7ce8:	1806923a 	slli	r3,r3,8
    7cec:	18ffffcc 	andi	r3,r3,65535
    7cf0:	1906b03a 	or	r3,r3,r4
    7cf4:	80e0b03a 	or	r16,r16,r3
    7cf8:	00002406 	br	7d8c <LMS7002M_regs_spi_write+0x1374>
    }
    if (addr == 0x00A2)
    7cfc:	00c02884 	movi	r3,162
    7d00:	88c0071e 	bne	r17,r3,7d20 <LMS7002M_regs_spi_write+0x1308>
    {
        value |= (regs->reg_0x00a2_rdiv_diggn & 0xff) << 8;
        value |= (regs->reg_0x00a2_rdiv_digsxr & 0xff) << 0;
    7d04:	10c11717 	ldw	r3,1116(r2)
    7d08:	11011803 	ldbu	r4,1120(r2)
    7d0c:	1806923a 	slli	r3,r3,8
    7d10:	18ffffcc 	andi	r3,r3,65535
    7d14:	1906b03a 	or	r3,r3,r4
    7d18:	80e0b03a 	or	r16,r16,r3
    7d1c:	00005206 	br	7e68 <LMS7002M_regs_spi_write+0x1450>
    }
    if (addr == 0x00A3)
    7d20:	00c028c4 	movi	r3,163
    7d24:	88c0071e 	bne	r17,r3,7d44 <LMS7002M_regs_spi_write+0x132c>
    {
        value |= (regs->reg_0x00a3_rdiv_cpsxt & 0xff) << 8;
        value |= (regs->reg_0x00a3_rdiv_dig & 0xff) << 0;
    7d28:	10c11917 	ldw	r3,1124(r2)
    7d2c:	11011a03 	ldbu	r4,1128(r2)
    7d30:	1806923a 	slli	r3,r3,8
    7d34:	18ffffcc 	andi	r3,r3,65535
    7d38:	1906b03a 	or	r3,r3,r4
    7d3c:	80e0b03a 	or	r16,r16,r3
    7d40:	00005206 	br	7e8c <LMS7002M_regs_spi_write+0x1474>
    }
    if (addr == 0x00A4)
    7d44:	00c02904 	movi	r3,164
    7d48:	88c0071e 	bne	r17,r3,7d68 <LMS7002M_regs_spi_write+0x1350>
    {
        value |= (regs->reg_0x00a4_rdiv_cpgn & 0xff) << 8;
        value |= (regs->reg_0x00a4_rdiv_cpsxr & 0xff) << 0;
    7d4c:	10c11b17 	ldw	r3,1132(r2)
    7d50:	11011c03 	ldbu	r4,1136(r2)
    7d54:	1806923a 	slli	r3,r3,8
    7d58:	18ffffcc 	andi	r3,r3,65535
    7d5c:	1906b03a 	or	r3,r3,r4
    7d60:	80e0b03a 	or	r16,r16,r3
    7d64:	00004e06 	br	7ea0 <LMS7002M_regs_spi_write+0x1488>
    }
    if (addr == 0x00A5)
    7d68:	00c02944 	movi	r3,165
    7d6c:	88c0071e 	bne	r17,r3,7d8c <LMS7002M_regs_spi_write+0x1374>
    {
        value |= (regs->reg_0x00a5_rdiv_spibuf & 0xff) << 8;
        value |= (regs->reg_0x00a5_rdiv_afe & 0xff) << 0;
    7d70:	10c11d17 	ldw	r3,1140(r2)
    7d74:	11011e03 	ldbu	r4,1144(r2)
    7d78:	1806923a 	slli	r3,r3,8
    7d7c:	18ffffcc 	andi	r3,r3,65535
    7d80:	1906b03a 	or	r3,r3,r4
    7d84:	80e0b03a 	or	r16,r16,r3
    7d88:	00004a06 	br	7eb4 <LMS7002M_regs_spi_write+0x149c>
    }
    if (addr == 0x00A6)
    7d8c:	00c02984 	movi	r3,166
    7d90:	88c0351e 	bne	r17,r3,7e68 <LMS7002M_regs_spi_write+0x1450>
        value |= (regs->reg_0x00a6_en_loadimp_ldo_digip2 & 0x1) << 5;
        value |= (regs->reg_0x00a6_en_loadimp_ldo_digip1 & 0x1) << 4;
        value |= (regs->reg_0x00a6_pd_ldo_spibuf & 0x1) << 3;
        value |= (regs->reg_0x00a6_pd_ldo_digip2 & 0x1) << 2;
        value |= (regs->reg_0x00a6_pd_ldo_digip1 & 0x1) << 1;
        value |= (regs->reg_0x00a6_en_g_ldop & 0x1) << 0;
    7d94:	11011f17 	ldw	r4,1148(r2)
    7d98:	10c12017 	ldw	r3,1152(r2)
    7d9c:	11412717 	ldw	r5,1180(r2)
    7da0:	2100004c 	andi	r4,r4,1
    7da4:	18c0004c 	andi	r3,r3,1
    7da8:	180692fa 	slli	r3,r3,11
    7dac:	2008933a 	slli	r4,r4,12
    7db0:	2940004c 	andi	r5,r5,1
    7db4:	280a913a 	slli	r5,r5,4
    7db8:	20c8b03a 	or	r4,r4,r3
    7dbc:	10c12b17 	ldw	r3,1196(r2)
    7dc0:	18c0004c 	andi	r3,r3,1
    7dc4:	20c6b03a 	or	r3,r4,r3
    7dc8:	11012117 	ldw	r4,1156(r2)
    7dcc:	2100004c 	andi	r4,r4,1
    7dd0:	200892ba 	slli	r4,r4,10
    7dd4:	1906b03a 	or	r3,r3,r4
    7dd8:	11012217 	ldw	r4,1160(r2)
    7ddc:	2100004c 	andi	r4,r4,1
    7de0:	2008927a 	slli	r4,r4,9
    7de4:	1906b03a 	or	r3,r3,r4
    7de8:	11012317 	ldw	r4,1164(r2)
    7dec:	2100004c 	andi	r4,r4,1
    7df0:	2008923a 	slli	r4,r4,8
    7df4:	1906b03a 	or	r3,r3,r4
    7df8:	11012417 	ldw	r4,1168(r2)
    7dfc:	200891fa 	slli	r4,r4,7
    7e00:	21003fcc 	andi	r4,r4,255
    7e04:	1906b03a 	or	r3,r3,r4
    7e08:	11012517 	ldw	r4,1172(r2)
    7e0c:	2100004c 	andi	r4,r4,1
    7e10:	200891ba 	slli	r4,r4,6
    7e14:	1906b03a 	or	r3,r3,r4
    7e18:	11012617 	ldw	r4,1176(r2)
    7e1c:	2100004c 	andi	r4,r4,1
    7e20:	2008917a 	slli	r4,r4,5
    7e24:	1906b03a 	or	r3,r3,r4
    7e28:	11012817 	ldw	r4,1184(r2)
    7e2c:	1946b03a 	or	r3,r3,r5
    7e30:	2100004c 	andi	r4,r4,1
    7e34:	200890fa 	slli	r4,r4,3
    7e38:	1908b03a 	or	r4,r3,r4
    7e3c:	10c12917 	ldw	r3,1188(r2)
    7e40:	18c0004c 	andi	r3,r3,1
    7e44:	18c7883a 	add	r3,r3,r3
    7e48:	18c7883a 	add	r3,r3,r3
    7e4c:	20c6b03a 	or	r3,r4,r3
    7e50:	11012a17 	ldw	r4,1192(r2)
    7e54:	2100004c 	andi	r4,r4,1
    7e58:	2109883a 	add	r4,r4,r4
    7e5c:	1906b03a 	or	r3,r3,r4
    7e60:	80e0b03a 	or	r16,r16,r3
    7e64:	00001806 	br	7ec8 <LMS7002M_regs_spi_write+0x14b0>
    }
    if (addr == 0x00A7)
    7e68:	00c029c4 	movi	r3,167
    7e6c:	88c0071e 	bne	r17,r3,7e8c <LMS7002M_regs_spi_write+0x1474>
    {
        value |= (regs->reg_0x00a7_rdiv_digip2 & 0xff) << 8;
        value |= (regs->reg_0x00a7_rdiv_digip1 & 0xff) << 0;
    7e70:	10c12c17 	ldw	r3,1200(r2)
    7e74:	11012d03 	ldbu	r4,1204(r2)
    7e78:	1806923a 	slli	r3,r3,8
    7e7c:	18ffffcc 	andi	r3,r3,65535
    7e80:	1906b03a 	or	r3,r3,r4
    7e84:	80e0b03a 	or	r16,r16,r3
    7e88:	00001406 	br	7edc <LMS7002M_regs_spi_write+0x14c4>
    }
    if (addr == 0x00a8)
    7e8c:	00c02a04 	movi	r3,168
    7e90:	88c0031e 	bne	r17,r3,7ea0 <LMS7002M_regs_spi_write+0x1488>
    {
        value |= (regs->reg_0x00a8_value & 0xffff) << 0;
    7e94:	10c12e0b 	ldhu	r3,1208(r2)
    7e98:	80e0b03a 	or	r16,r16,r3
    7e9c:	00001406 	br	7ef0 <LMS7002M_regs_spi_write+0x14d8>
    }
    if (addr == 0x00aa)
    7ea0:	00c02a84 	movi	r3,170
    7ea4:	88c0031e 	bne	r17,r3,7eb4 <LMS7002M_regs_spi_write+0x149c>
    {
        value |= (regs->reg_0x00aa_value & 0xffff) << 0;
    7ea8:	10c12f0b 	ldhu	r3,1212(r2)
    7eac:	80e0b03a 	or	r16,r16,r3
    7eb0:	00003206 	br	7f7c <LMS7002M_regs_spi_write+0x1564>
    }
    if (addr == 0x00ab)
    7eb4:	00c02ac4 	movi	r3,171
    7eb8:	88c0031e 	bne	r17,r3,7ec8 <LMS7002M_regs_spi_write+0x14b0>
    {
        value |= (regs->reg_0x00ab_value & 0xffff) << 0;
    7ebc:	10c1300b 	ldhu	r3,1216(r2)
    7ec0:	80e0b03a 	or	r16,r16,r3
    7ec4:	00004306 	br	7fd4 <LMS7002M_regs_spi_write+0x15bc>
    }
    if (addr == 0x00ad)
    7ec8:	00c02b44 	movi	r3,173
    7ecc:	88c0031e 	bne	r17,r3,7edc <LMS7002M_regs_spi_write+0x14c4>
    {
        value |= (regs->reg_0x00ad_value & 0xffff) << 0;
    7ed0:	10c1310b 	ldhu	r3,1220(r2)
    7ed4:	80e0b03a 	or	r16,r16,r3
    7ed8:	00005006 	br	801c <LMS7002M_regs_spi_write+0x1604>
    }
    if (addr == 0x00ae)
    7edc:	00c02b84 	movi	r3,174
    7ee0:	88c0031e 	bne	r17,r3,7ef0 <LMS7002M_regs_spi_write+0x14d8>
    {
        value |= (regs->reg_0x00ae_value & 0xffff) << 0;
    7ee4:	10c1320b 	ldhu	r3,1224(r2)
    7ee8:	80e0b03a 	or	r16,r16,r3
    7eec:	00005d06 	br	8064 <LMS7002M_regs_spi_write+0x164c>
    }
    if (addr == 0x0100)
    7ef0:	00c04004 	movi	r3,256
    7ef4:	88c0211e 	bne	r17,r3,7f7c <LMS7002M_regs_spi_write+0x1564>
        value |= (regs->reg_0x0100_en_amphf_pdet_trf & 0x3) << 12;
        value |= (regs->reg_0x0100_loadr_pdet_trf & 0x3) << 10;
        value |= (regs->reg_0x0100_pd_pdet_trf & 0x1) << 3;
        value |= (regs->reg_0x0100_pd_tlobuf_trf & 0x1) << 2;
        value |= (regs->reg_0x0100_pd_txpad_trf & 0x1) << 1;
        value |= (regs->reg_0x0100_en_g_trf & 0x1) << 0;
    7ef8:	11413317 	ldw	r5,1228(r2)
    7efc:	10c13417 	ldw	r3,1232(r2)
    7f00:	11013517 	ldw	r4,1236(r2)
    7f04:	280a93fa 	slli	r5,r5,15
    7f08:	18c0004c 	andi	r3,r3,1
    7f0c:	180693ba 	slli	r3,r3,14
    7f10:	297fffcc 	andi	r5,r5,65535
    7f14:	210000cc 	andi	r4,r4,3
    7f18:	28cab03a 	or	r5,r5,r3
    7f1c:	10c13a17 	ldw	r3,1256(r2)
    7f20:	2008933a 	slli	r4,r4,12
    7f24:	18c0004c 	andi	r3,r3,1
    7f28:	28c6b03a 	or	r3,r5,r3
    7f2c:	11413617 	ldw	r5,1240(r2)
    7f30:	1906b03a 	or	r3,r3,r4
    7f34:	11013717 	ldw	r4,1244(r2)
    7f38:	294000cc 	andi	r5,r5,3
    7f3c:	280a92ba 	slli	r5,r5,10
    7f40:	2100004c 	andi	r4,r4,1
    7f44:	200890fa 	slli	r4,r4,3
    7f48:	1946b03a 	or	r3,r3,r5
    7f4c:	1908b03a 	or	r4,r3,r4
    7f50:	10c13817 	ldw	r3,1248(r2)
    7f54:	18c0004c 	andi	r3,r3,1
    7f58:	18c7883a 	add	r3,r3,r3
    7f5c:	18c7883a 	add	r3,r3,r3
    7f60:	20c6b03a 	or	r3,r4,r3
    7f64:	11013917 	ldw	r4,1252(r2)
    7f68:	2100004c 	andi	r4,r4,1
    7f6c:	2109883a 	add	r4,r4,r4
    7f70:	1906b03a 	or	r3,r3,r4
    7f74:	80e0b03a 	or	r16,r16,r3
    7f78:	00004406 	br	808c <LMS7002M_regs_spi_write+0x1674>
    }
    if (addr == 0x0101)
    7f7c:	00c04044 	movi	r3,257
    7f80:	88c0141e 	bne	r17,r3,7fd4 <LMS7002M_regs_spi_write+0x15bc>
    {
        value |= (regs->reg_0x0101_f_txpad_trf & 0x7) << 13;
        value |= (regs->reg_0x0101_l_loopb_txpad_trf & 0x3) << 11;
        value |= (regs->reg_0x0101_loss_lin_txpad_trf & 0x1f) << 6;
        value |= (regs->reg_0x0101_loss_main_txpad_trf & 0x1f) << 1;
        value |= (regs->reg_0x0101_en_loopb_txpad_trf & 0x1) << 0;
    7f84:	11013b17 	ldw	r4,1260(r2)
    7f88:	10c13c17 	ldw	r3,1264(r2)
    7f8c:	2008937a 	slli	r4,r4,13
    7f90:	18c000cc 	andi	r3,r3,3
    7f94:	180692fa 	slli	r3,r3,11
    7f98:	213fffcc 	andi	r4,r4,65535
    7f9c:	20c8b03a 	or	r4,r4,r3
    7fa0:	10c13f17 	ldw	r3,1276(r2)
    7fa4:	18c0004c 	andi	r3,r3,1
    7fa8:	20c6b03a 	or	r3,r4,r3
    7fac:	11013d17 	ldw	r4,1268(r2)
    7fb0:	210007cc 	andi	r4,r4,31
    7fb4:	200891ba 	slli	r4,r4,6
    7fb8:	190ab03a 	or	r5,r3,r4
    7fbc:	11013e17 	ldw	r4,1272(r2)
    7fc0:	20c007cc 	andi	r3,r4,31
    7fc4:	18c7883a 	add	r3,r3,r3
    7fc8:	28c6b03a 	or	r3,r5,r3
    7fcc:	80e0b03a 	or	r16,r16,r3
    7fd0:	00004d06 	br	8108 <LMS7002M_regs_spi_write+0x16f0>
    }
    if (addr == 0x0102)
    7fd4:	00c04084 	movi	r3,258
    7fd8:	88c0101e 	bne	r17,r3,801c <LMS7002M_regs_spi_write+0x1604>
    {
        value |= (regs->reg_0x0102_gcas_gndref_txpad_trf & 0x1) << 15;
        value |= (regs->reg_0x0102_ict_lin_txpad_trf & 0x1f) << 10;
        value |= (regs->reg_0x0102_ict_main_txpad_trf & 0x1f) << 5;
        value |= (regs->reg_0x0102_vgcas_txpad_trf & 0x1f) << 0;
    7fdc:	11014017 	ldw	r4,1280(r2)
    7fe0:	10c14117 	ldw	r3,1284(r2)
    7fe4:	200893fa 	slli	r4,r4,15
    7fe8:	18c007cc 	andi	r3,r3,31
    7fec:	180692ba 	slli	r3,r3,10
    7ff0:	213fffcc 	andi	r4,r4,65535
    7ff4:	20c8b03a 	or	r4,r4,r3
    7ff8:	10c14317 	ldw	r3,1292(r2)
    7ffc:	18c007cc 	andi	r3,r3,31
    8000:	20c8b03a 	or	r4,r4,r3
    8004:	10c14217 	ldw	r3,1288(r2)
    8008:	18c007cc 	andi	r3,r3,31
    800c:	1806917a 	slli	r3,r3,5
    8010:	20c6b03a 	or	r3,r4,r3
    8014:	80e0b03a 	or	r16,r16,r3
    8018:	00004906 	br	8140 <LMS7002M_regs_spi_write+0x1728>
    }
    if (addr == 0x0103)
    801c:	00c040c4 	movi	r3,259
    8020:	88c0101e 	bne	r17,r3,8064 <LMS7002M_regs_spi_write+0x164c>
    {
        value |= (regs->reg_0x0103_sel_band1_trf & 0x1) << 11;
        value |= (regs->reg_0x0103_sel_band2_trf & 0x1) << 10;
        value |= (regs->reg_0x0103_lobiasn_txm_trf & 0x1f) << 5;
        value |= (regs->reg_0x0103_lobiasp_txx_trf & 0x1f) << 0;
    8024:	11014417 	ldw	r4,1296(r2)
    8028:	10c14517 	ldw	r3,1300(r2)
    802c:	2100004c 	andi	r4,r4,1
    8030:	18c0004c 	andi	r3,r3,1
    8034:	180692ba 	slli	r3,r3,10
    8038:	200892fa 	slli	r4,r4,11
    803c:	20c8b03a 	or	r4,r4,r3
    8040:	10c14717 	ldw	r3,1308(r2)
    8044:	18c007cc 	andi	r3,r3,31
    8048:	20c8b03a 	or	r4,r4,r3
    804c:	10c14617 	ldw	r3,1304(r2)
    8050:	18c007cc 	andi	r3,r3,31
    8054:	1806917a 	slli	r3,r3,5
    8058:	20c6b03a 	or	r3,r4,r3
    805c:	80e0b03a 	or	r16,r16,r3
    8060:	00004506 	br	8178 <LMS7002M_regs_spi_write+0x1760>
    }
    if (addr == 0x0104)
    8064:	00c04104 	movi	r3,260
    8068:	88c0081e 	bne	r17,r3,808c <LMS7002M_regs_spi_write+0x1674>
    {
        value |= (regs->reg_0x0104_cdc_i_trf & 0xf) << 4;
        value |= (regs->reg_0x0104_cdc_q_trf & 0xf) << 0;
    806c:	10c14817 	ldw	r3,1312(r2)
    8070:	1806913a 	slli	r3,r3,4
    8074:	19003fcc 	andi	r4,r3,255
    8078:	10c14917 	ldw	r3,1316(r2)
    807c:	18c003cc 	andi	r3,r3,15
    8080:	20c6b03a 	or	r3,r4,r3
    8084:	80e0b03a 	or	r16,r16,r3
    8088:	00004906 	br	81b0 <LMS7002M_regs_spi_write+0x1798>
    }
    if (addr == 0x0105)
    808c:	00c04144 	movi	r3,261
    8090:	88c01d1e 	bne	r17,r3,8108 <LMS7002M_regs_spi_write+0x16f0>
        value |= (regs->reg_0x0105_loopb_tbb & 0x7) << 12;
        value |= (regs->reg_0x0105_pd_lpfh_tbb & 0x1) << 4;
        value |= (regs->reg_0x0105_pd_lpfiamp_tbb & 0x1) << 3;
        value |= (regs->reg_0x0105_pd_lpflad_tbb & 0x1) << 2;
        value |= (regs->reg_0x0105_pd_lpfs5_tbb & 0x1) << 1;
        value |= (regs->reg_0x0105_en_g_tbb & 0x1) << 0;
    8094:	11414a17 	ldw	r5,1320(r2)
    8098:	10c14b17 	ldw	r3,1324(r2)
    809c:	11014d17 	ldw	r4,1332(r2)
    80a0:	280a93fa 	slli	r5,r5,15
    80a4:	18c001cc 	andi	r3,r3,7
    80a8:	1806933a 	slli	r3,r3,12
    80ac:	297fffcc 	andi	r5,r5,65535
    80b0:	2100004c 	andi	r4,r4,1
    80b4:	28cab03a 	or	r5,r5,r3
    80b8:	10c15017 	ldw	r3,1344(r2)
    80bc:	200890fa 	slli	r4,r4,3
    80c0:	18c0004c 	andi	r3,r3,1
    80c4:	28c6b03a 	or	r3,r5,r3
    80c8:	11414c17 	ldw	r5,1328(r2)
    80cc:	2940004c 	andi	r5,r5,1
    80d0:	280a913a 	slli	r5,r5,4
    80d4:	1946b03a 	or	r3,r3,r5
    80d8:	1908b03a 	or	r4,r3,r4
    80dc:	10c14e17 	ldw	r3,1336(r2)
    80e0:	18c0004c 	andi	r3,r3,1
    80e4:	18c7883a 	add	r3,r3,r3
    80e8:	18c7883a 	add	r3,r3,r3
    80ec:	20c6b03a 	or	r3,r4,r3
    80f0:	11014f17 	ldw	r4,1340(r2)
    80f4:	2100004c 	andi	r4,r4,1
    80f8:	2109883a 	add	r4,r4,r4
    80fc:	1906b03a 	or	r3,r3,r4
    8100:	80e0b03a 	or	r16,r16,r3
    8104:	00003306 	br	81d4 <LMS7002M_regs_spi_write+0x17bc>
    }
    if (addr == 0x0106)
    8108:	00c04184 	movi	r3,262
    810c:	88c00c1e 	bne	r17,r3,8140 <LMS7002M_regs_spi_write+0x1728>
    {
        value |= (regs->reg_0x0106_ict_lpfs5_f_tbb & 0x1f) << 10;
        value |= (regs->reg_0x0106_ict_lpfs5_pt_tbb & 0x1f) << 5;
        value |= (regs->reg_0x0106_ict_lpf_h_pt_tbb & 0x1f) << 0;
    8110:	10c15117 	ldw	r3,1348(r2)
    8114:	18c007cc 	andi	r3,r3,31
    8118:	180892ba 	slli	r4,r3,10
    811c:	10c15217 	ldw	r3,1352(r2)
    8120:	18c007cc 	andi	r3,r3,31
    8124:	1806917a 	slli	r3,r3,5
    8128:	20c6b03a 	or	r3,r4,r3
    812c:	11015317 	ldw	r4,1356(r2)
    8130:	210007cc 	andi	r4,r4,31
    8134:	1906b03a 	or	r3,r3,r4
    8138:	80e0b03a 	or	r16,r16,r3
    813c:	00003606 	br	8218 <LMS7002M_regs_spi_write+0x1800>
    }
    if (addr == 0x0107)
    8140:	00c041c4 	movi	r3,263
    8144:	88c00c1e 	bne	r17,r3,8178 <LMS7002M_regs_spi_write+0x1760>
    {
        value |= (regs->reg_0x0107_ict_lpfh_f_tbb & 0x1f) << 10;
        value |= (regs->reg_0x0107_ict_lpflad_f_tbb & 0x1f) << 5;
        value |= (regs->reg_0x0107_ict_lpflad_pt_tbb & 0x1f) << 0;
    8148:	10c15417 	ldw	r3,1360(r2)
    814c:	18c007cc 	andi	r3,r3,31
    8150:	180892ba 	slli	r4,r3,10
    8154:	10c15517 	ldw	r3,1364(r2)
    8158:	18c007cc 	andi	r3,r3,31
    815c:	1806917a 	slli	r3,r3,5
    8160:	20c6b03a 	or	r3,r4,r3
    8164:	11015617 	ldw	r4,1368(r2)
    8168:	210007cc 	andi	r4,r4,31
    816c:	1906b03a 	or	r3,r3,r4
    8170:	80e0b03a 	or	r16,r16,r3
    8174:	00002d06 	br	822c <LMS7002M_regs_spi_write+0x1814>
    }
    if (addr == 0x0108)
    8178:	00c04204 	movi	r3,264
    817c:	88c00c1e 	bne	r17,r3,81b0 <LMS7002M_regs_spi_write+0x1798>
    {
        value |= (regs->reg_0x0108_cg_iamp_tbb & 0x3f) << 10;
        value |= (regs->reg_0x0108_ict_iamp_frp_tbb & 0x1f) << 5;
        value |= (regs->reg_0x0108_ict_iamp_gg_frp_tbb & 0x1f) << 0;
    8180:	10c15717 	ldw	r3,1372(r2)
    8184:	180692ba 	slli	r3,r3,10
    8188:	193fffcc 	andi	r4,r3,65535
    818c:	10c15817 	ldw	r3,1376(r2)
    8190:	18c007cc 	andi	r3,r3,31
    8194:	1806917a 	slli	r3,r3,5
    8198:	20c6b03a 	or	r3,r4,r3
    819c:	11015917 	ldw	r4,1380(r2)
    81a0:	210007cc 	andi	r4,r4,31
    81a4:	1906b03a 	or	r3,r3,r4
    81a8:	80e0b03a 	or	r16,r16,r3
    81ac:	00004a06 	br	82d8 <LMS7002M_regs_spi_write+0x18c0>
    }
    if (addr == 0x0109)
    81b0:	00c04244 	movi	r3,265
    81b4:	88c0071e 	bne	r17,r3,81d4 <LMS7002M_regs_spi_write+0x17bc>
    {
        value |= (regs->reg_0x0109_rcal_lpfh_tbb & 0xff) << 8;
        value |= (regs->reg_0x0109_rcal_lpflad_tbb & 0xff) << 0;
    81b8:	10c15a17 	ldw	r3,1384(r2)
    81bc:	11015b03 	ldbu	r4,1388(r2)
    81c0:	1806923a 	slli	r3,r3,8
    81c4:	18ffffcc 	andi	r3,r3,65535
    81c8:	1906b03a 	or	r3,r3,r4
    81cc:	80e0b03a 	or	r16,r16,r3
    81d0:	00006006 	br	8354 <LMS7002M_regs_spi_write+0x193c>
    }
    if (addr == 0x010A)
    81d4:	00c04284 	movi	r3,266
    81d8:	88c00f1e 	bne	r17,r3,8218 <LMS7002M_regs_spi_write+0x1800>
    {
        value |= (regs->reg_0x010a_tstin_tbb & 0x3) << 14;
        value |= (regs->reg_0x010a_bypladder_tbb & 0x1) << 13;
        value |= (regs->reg_0x010a_ccal_lpflad_tbb & 0x1f) << 8;
        value |= (regs->reg_0x010a_rcal_lpfs5_tbb & 0xff) << 0;
    81dc:	10c15c17 	ldw	r3,1392(r2)
    81e0:	180693ba 	slli	r3,r3,14
    81e4:	193fffcc 	andi	r4,r3,65535
    81e8:	10c15d17 	ldw	r3,1396(r2)
    81ec:	18c0004c 	andi	r3,r3,1
    81f0:	1806937a 	slli	r3,r3,13
    81f4:	20c6b03a 	or	r3,r4,r3
    81f8:	11015f03 	ldbu	r4,1404(r2)
    81fc:	1908b03a 	or	r4,r3,r4
    8200:	10c15e17 	ldw	r3,1400(r2)
    8204:	18c007cc 	andi	r3,r3,31
    8208:	1806923a 	slli	r3,r3,8
    820c:	20c6b03a 	or	r3,r4,r3
    8210:	80e0b03a 	or	r16,r16,r3
    8214:	00005906 	br	837c <LMS7002M_regs_spi_write+0x1964>
    }
    if (addr == 0x010b)
    8218:	00c042c4 	movi	r3,267
    821c:	88c0031e 	bne	r17,r3,822c <LMS7002M_regs_spi_write+0x1814>
    {
        value |= (regs->reg_0x010b_value & 0xffff) << 0;
    8220:	10c1600b 	ldhu	r3,1408(r2)
    8224:	80e0b03a 	or	r16,r16,r3
    8228:	00006206 	br	83b4 <LMS7002M_regs_spi_write+0x199c>
    }
    if (addr == 0x010C)
    822c:	00c04304 	movi	r3,268
    8230:	88c0291e 	bne	r17,r3,82d8 <LMS7002M_regs_spi_write+0x18c0>
        value |= (regs->reg_0x010c_pd_rloopb_2_rfe & 0x1) << 5;
        value |= (regs->reg_0x010c_pd_mxlobuf_rfe & 0x1) << 4;
        value |= (regs->reg_0x010c_pd_qgen_rfe & 0x1) << 3;
        value |= (regs->reg_0x010c_pd_rssi_rfe & 0x1) << 2;
        value |= (regs->reg_0x010c_pd_tia_rfe & 0x1) << 1;
        value |= (regs->reg_0x010c_en_g_rfe & 0x1) << 0;
    8234:	11016117 	ldw	r4,1412(r2)
    8238:	10c16217 	ldw	r3,1416(r2)
    823c:	11416617 	ldw	r5,1432(r2)
    8240:	2008933a 	slli	r4,r4,12
    8244:	18c003cc 	andi	r3,r3,15
    8248:	1806923a 	slli	r3,r3,8
    824c:	213fffcc 	andi	r4,r4,65535
    8250:	2940004c 	andi	r5,r5,1
    8254:	20c8b03a 	or	r4,r4,r3
    8258:	10c16a17 	ldw	r3,1448(r2)
    825c:	280a913a 	slli	r5,r5,4
    8260:	18c0004c 	andi	r3,r3,1
    8264:	20c6b03a 	or	r3,r4,r3
    8268:	11016317 	ldw	r4,1420(r2)
    826c:	200891fa 	slli	r4,r4,7
    8270:	21003fcc 	andi	r4,r4,255
    8274:	1906b03a 	or	r3,r3,r4
    8278:	11016417 	ldw	r4,1424(r2)
    827c:	2100004c 	andi	r4,r4,1
    8280:	200891ba 	slli	r4,r4,6
    8284:	1906b03a 	or	r3,r3,r4
    8288:	11016517 	ldw	r4,1428(r2)
    828c:	2100004c 	andi	r4,r4,1
    8290:	2008917a 	slli	r4,r4,5
    8294:	1906b03a 	or	r3,r3,r4
    8298:	11016717 	ldw	r4,1436(r2)
    829c:	1946b03a 	or	r3,r3,r5
    82a0:	2100004c 	andi	r4,r4,1
    82a4:	200890fa 	slli	r4,r4,3
    82a8:	1908b03a 	or	r4,r3,r4
    82ac:	10c16817 	ldw	r3,1440(r2)
    82b0:	18c0004c 	andi	r3,r3,1
    82b4:	18c7883a 	add	r3,r3,r3
    82b8:	18c7883a 	add	r3,r3,r3
    82bc:	20c6b03a 	or	r3,r4,r3
    82c0:	11016917 	ldw	r4,1444(r2)
    82c4:	2100004c 	andi	r4,r4,1
    82c8:	2109883a 	add	r4,r4,r4
    82cc:	1906b03a 	or	r3,r3,r4
    82d0:	80e0b03a 	or	r16,r16,r3
    82d4:	00004506 	br	83ec <LMS7002M_regs_spi_write+0x19d4>
    }
    if (addr == 0x010D)
    82d8:	00c04344 	movi	r3,269
    82dc:	88c01d1e 	bne	r17,r3,8354 <LMS7002M_regs_spi_write+0x193c>
        value |= (regs->reg_0x010d_en_dcoff_rxfe_rfe & 0x1) << 6;
        value |= (regs->reg_0x010d_en_inshsw_lb1_rfe & 0x1) << 4;
        value |= (regs->reg_0x010d_en_inshsw_lb2_rfe & 0x1) << 3;
        value |= (regs->reg_0x010d_en_inshsw_l_rfe & 0x1) << 2;
        value |= (regs->reg_0x010d_en_inshsw_w_rfe & 0x1) << 1;
        value |= (regs->reg_0x010d_en_nextrx_rfe & 0x1) << 0;
    82e0:	11416b17 	ldw	r5,1452(r2)
    82e4:	10c16c17 	ldw	r3,1456(r2)
    82e8:	11016e17 	ldw	r4,1464(r2)
    82ec:	294000cc 	andi	r5,r5,3
    82f0:	18c0004c 	andi	r3,r3,1
    82f4:	180691ba 	slli	r3,r3,6
    82f8:	280a91fa 	slli	r5,r5,7
    82fc:	2100004c 	andi	r4,r4,1
    8300:	200890fa 	slli	r4,r4,3
    8304:	28cab03a 	or	r5,r5,r3
    8308:	10c17117 	ldw	r3,1476(r2)
    830c:	18c0004c 	andi	r3,r3,1
    8310:	28c6b03a 	or	r3,r5,r3
    8314:	11416d17 	ldw	r5,1460(r2)
    8318:	2940004c 	andi	r5,r5,1
    831c:	280a913a 	slli	r5,r5,4
    8320:	1946b03a 	or	r3,r3,r5
    8324:	1908b03a 	or	r4,r3,r4
    8328:	10c16f17 	ldw	r3,1468(r2)
    832c:	18c0004c 	andi	r3,r3,1
    8330:	18c7883a 	add	r3,r3,r3
    8334:	18c7883a 	add	r3,r3,r3
    8338:	20c6b03a 	or	r3,r4,r3
    833c:	11017017 	ldw	r4,1472(r2)
    8340:	2100004c 	andi	r4,r4,1
    8344:	2109883a 	add	r4,r4,r4
    8348:	1906b03a 	or	r3,r3,r4
    834c:	80e0b03a 	or	r16,r16,r3
    8350:	00003006 	br	8414 <LMS7002M_regs_spi_write+0x19fc>
    }
    if (addr == 0x010E)
    8354:	00c04384 	movi	r3,270
    8358:	88c0081e 	bne	r17,r3,837c <LMS7002M_regs_spi_write+0x1964>
    {
        value |= (regs->reg_0x010e_dcoffi_rfe & 0x7f) << 7;
        value |= (regs->reg_0x010e_dcoffq_rfe & 0x7f) << 0;
    835c:	10c17217 	ldw	r3,1480(r2)
    8360:	18c01fcc 	andi	r3,r3,127
    8364:	180891fa 	slli	r4,r3,7
    8368:	10c17317 	ldw	r3,1484(r2)
    836c:	18c01fcc 	andi	r3,r3,127
    8370:	20c6b03a 	or	r3,r4,r3
    8374:	80e0b03a 	or	r16,r16,r3
    8378:	00003006 	br	843c <LMS7002M_regs_spi_write+0x1a24>
    }
    if (addr == 0x010F)
    837c:	00c043c4 	movi	r3,271
    8380:	88c00c1e 	bne	r17,r3,83b4 <LMS7002M_regs_spi_write+0x199c>
    {
        value |= (regs->reg_0x010f_ict_loopb_rfe & 0x1f) << 10;
        value |= (regs->reg_0x010f_ict_tiamain_rfe & 0x1f) << 5;
        value |= (regs->reg_0x010f_ict_tiaout_rfe & 0x1f) << 0;
    8384:	10c17417 	ldw	r3,1488(r2)
    8388:	18c007cc 	andi	r3,r3,31
    838c:	180892ba 	slli	r4,r3,10
    8390:	10c17517 	ldw	r3,1492(r2)
    8394:	18c007cc 	andi	r3,r3,31
    8398:	1806917a 	slli	r3,r3,5
    839c:	20c6b03a 	or	r3,r4,r3
    83a0:	11017617 	ldw	r4,1496(r2)
    83a4:	210007cc 	andi	r4,r4,31
    83a8:	1906b03a 	or	r3,r3,r4
    83ac:	80e0b03a 	or	r16,r16,r3
    83b0:	00003106 	br	8478 <LMS7002M_regs_spi_write+0x1a60>
    }
    if (addr == 0x0110)
    83b4:	00c04404 	movi	r3,272
    83b8:	88c00c1e 	bne	r17,r3,83ec <LMS7002M_regs_spi_write+0x19d4>
    {
        value |= (regs->reg_0x0110_ict_lnacmo_rfe & 0x1f) << 10;
        value |= (regs->reg_0x0110_ict_lna_rfe & 0x1f) << 5;
        value |= (regs->reg_0x0110_ict_lodc_rfe & 0x1f) << 0;
    83bc:	10c17717 	ldw	r3,1500(r2)
    83c0:	18c007cc 	andi	r3,r3,31
    83c4:	180892ba 	slli	r4,r3,10
    83c8:	10c17817 	ldw	r3,1504(r2)
    83cc:	18c007cc 	andi	r3,r3,31
    83d0:	1806917a 	slli	r3,r3,5
    83d4:	20c6b03a 	or	r3,r4,r3
    83d8:	11017917 	ldw	r4,1508(r2)
    83dc:	210007cc 	andi	r4,r4,31
    83e0:	1906b03a 	or	r3,r3,r4
    83e4:	80e0b03a 	or	r16,r16,r3
    83e8:	00002d06 	br	84a0 <LMS7002M_regs_spi_write+0x1a88>
    }
    if (addr == 0x0111)
    83ec:	00c04444 	movi	r3,273
    83f0:	88c0081e 	bne	r17,r3,8414 <LMS7002M_regs_spi_write+0x19fc>
    {
        value |= (regs->reg_0x0111_cap_rxmxo_rfe & 0x1f) << 5;
        value |= (regs->reg_0x0111_cgsin_lna_rfe & 0x1f) << 0;
    83f4:	10c17a17 	ldw	r3,1512(r2)
    83f8:	18c007cc 	andi	r3,r3,31
    83fc:	1808917a 	slli	r4,r3,5
    8400:	10c17b17 	ldw	r3,1516(r2)
    8404:	18c007cc 	andi	r3,r3,31
    8408:	20c6b03a 	or	r3,r4,r3
    840c:	80e0b03a 	or	r16,r16,r3
    8410:	00003e06 	br	850c <LMS7002M_regs_spi_write+0x1af4>
    }
    if (addr == 0x0112)
    8414:	00c04484 	movi	r3,274
    8418:	88c0081e 	bne	r17,r3,843c <LMS7002M_regs_spi_write+0x1a24>
    {
        value |= (regs->reg_0x0112_ccomp_tia_rfe & 0xf) << 12;
        value |= (regs->reg_0x0112_cfb_tia_rfe & 0xfff) << 0;
    841c:	10c17c17 	ldw	r3,1520(r2)
    8420:	1806933a 	slli	r3,r3,12
    8424:	193fffcc 	andi	r4,r3,65535
    8428:	10c17d17 	ldw	r3,1524(r2)
    842c:	18c3ffcc 	andi	r3,r3,4095
    8430:	20c6b03a 	or	r3,r4,r3
    8434:	80e0b03a 	or	r16,r16,r3
    8438:	00004106 	br	8540 <LMS7002M_regs_spi_write+0x1b28>
    }
    if (addr == 0x0113)
    843c:	00c044c4 	movi	r3,275
    8440:	88c00d1e 	bne	r17,r3,8478 <LMS7002M_regs_spi_write+0x1a60>
    {
        value |= (regs->reg_0x0113_g_lna_rfe & 0xf) << 6;
        value |= (regs->reg_0x0113_g_rxloopb_rfe & 0xf) << 2;
        value |= (regs->reg_0x0113_g_tia_rfe & 0x3) << 0;
    8444:	10c17e17 	ldw	r3,1528(r2)
    8448:	18c003cc 	andi	r3,r3,15
    844c:	180891ba 	slli	r4,r3,6
    8450:	10c17f17 	ldw	r3,1532(r2)
    8454:	18c003cc 	andi	r3,r3,15
    8458:	18c7883a 	add	r3,r3,r3
    845c:	18c7883a 	add	r3,r3,r3
    8460:	20c6b03a 	or	r3,r4,r3
    8464:	11018017 	ldw	r4,1536(r2)
    8468:	210000cc 	andi	r4,r4,3
    846c:	1906b03a 	or	r3,r3,r4
    8470:	80e0b03a 	or	r16,r16,r3
    8474:	00003c06 	br	8568 <LMS7002M_regs_spi_write+0x1b50>
    }
    if (addr == 0x0114)
    8478:	00c04504 	movi	r3,276
    847c:	88c0081e 	bne	r17,r3,84a0 <LMS7002M_regs_spi_write+0x1a88>
    {
        value |= (regs->reg_0x0114_rcomp_tia_rfe & 0xf) << 5;
        value |= (regs->reg_0x0114_rfb_tia_rfe & 0x1f) << 0;
    8480:	10c18117 	ldw	r3,1540(r2)
    8484:	18c003cc 	andi	r3,r3,15
    8488:	1808917a 	slli	r4,r3,5
    848c:	10c18217 	ldw	r3,1544(r2)
    8490:	18c007cc 	andi	r3,r3,31
    8494:	20c6b03a 	or	r3,r4,r3
    8498:	80e0b03a 	or	r16,r16,r3
    849c:	00004006 	br	85a0 <LMS7002M_regs_spi_write+0x1b88>
    }
    if (addr == 0x0115)
    84a0:	00c04544 	movi	r3,277
    84a4:	88c0191e 	bne	r17,r3,850c <LMS7002M_regs_spi_write+0x1af4>
        value |= (regs->reg_0x0115_en_lb_lpfh_rbb & 0x1) << 15;
        value |= (regs->reg_0x0115_en_lb_lpfl_rbb & 0x1) << 14;
        value |= (regs->reg_0x0115_pd_lpfh_rbb & 0x1) << 3;
        value |= (regs->reg_0x0115_pd_lpfl_rbb & 0x1) << 2;
        value |= (regs->reg_0x0115_pd_pga_rbb & 0x1) << 1;
        value |= (regs->reg_0x0115_en_g_rbb & 0x1) << 0;
    84a8:	11418317 	ldw	r5,1548(r2)
    84ac:	10c18417 	ldw	r3,1552(r2)
    84b0:	11018517 	ldw	r4,1556(r2)
    84b4:	280a93fa 	slli	r5,r5,15
    84b8:	18c0004c 	andi	r3,r3,1
    84bc:	180693ba 	slli	r3,r3,14
    84c0:	297fffcc 	andi	r5,r5,65535
    84c4:	2100004c 	andi	r4,r4,1
    84c8:	28cab03a 	or	r5,r5,r3
    84cc:	10c18817 	ldw	r3,1568(r2)
    84d0:	200890fa 	slli	r4,r4,3
    84d4:	18c0004c 	andi	r3,r3,1
    84d8:	28c6b03a 	or	r3,r5,r3
    84dc:	1908b03a 	or	r4,r3,r4
    84e0:	10c18617 	ldw	r3,1560(r2)
    84e4:	18c0004c 	andi	r3,r3,1
    84e8:	18c7883a 	add	r3,r3,r3
    84ec:	18c7883a 	add	r3,r3,r3
    84f0:	20c6b03a 	or	r3,r4,r3
    84f4:	11018717 	ldw	r4,1564(r2)
    84f8:	2100004c 	andi	r4,r4,1
    84fc:	2109883a 	add	r4,r4,r4
    8500:	1906b03a 	or	r3,r3,r4
    8504:	80e0b03a 	or	r16,r16,r3
    8508:	00003706 	br	85e8 <LMS7002M_regs_spi_write+0x1bd0>
    }
    if (addr == 0x0116)
    850c:	00c04584 	movi	r3,278
    8510:	88c00b1e 	bne	r17,r3,8540 <LMS7002M_regs_spi_write+0x1b28>
    {
        value |= (regs->reg_0x0116_r_ctl_lpf_rbb & 0x1f) << 11;
        value |= (regs->reg_0x0116_rcc_ctl_lpfh_rbb & 0x7) << 8;
        value |= (regs->reg_0x0116_c_ctl_lpfh_rbb & 0xff) << 0;
    8514:	10c18917 	ldw	r3,1572(r2)
    8518:	180692fa 	slli	r3,r3,11
    851c:	193fffcc 	andi	r4,r3,65535
    8520:	10c18a17 	ldw	r3,1576(r2)
    8524:	18c001cc 	andi	r3,r3,7
    8528:	1806923a 	slli	r3,r3,8
    852c:	20c6b03a 	or	r3,r4,r3
    8530:	11018b03 	ldbu	r4,1580(r2)
    8534:	1906b03a 	or	r3,r3,r4
    8538:	80e0b03a 	or	r16,r16,r3
    853c:	00003306 	br	860c <LMS7002M_regs_spi_write+0x1bf4>
    }
    if (addr == 0x0117)
    8540:	00c045c4 	movi	r3,279
    8544:	88c0081e 	bne	r17,r3,8568 <LMS7002M_regs_spi_write+0x1b50>
    {
        value |= (regs->reg_0x0117_rcc_ctl_lpfl_rbb & 0x7) << 11;
        value |= (regs->reg_0x0117_c_ctl_lpfl_rbb & 0x7ff) << 0;
    8548:	10c18c17 	ldw	r3,1584(r2)
    854c:	18c001cc 	andi	r3,r3,7
    8550:	180892fa 	slli	r4,r3,11
    8554:	10c18d17 	ldw	r3,1588(r2)
    8558:	18c1ffcc 	andi	r3,r3,2047
    855c:	20c6b03a 	or	r3,r4,r3
    8560:	80e0b03a 	or	r16,r16,r3
    8564:	00002f06 	br	8624 <LMS7002M_regs_spi_write+0x1c0c>
    }
    if (addr == 0x0118)
    8568:	00c04604 	movi	r3,280
    856c:	88c00c1e 	bne	r17,r3,85a0 <LMS7002M_regs_spi_write+0x1b88>
    {
        value |= (regs->reg_0x0118_input_ctl_pga_rbb & 0x7) << 13;
        value |= (regs->reg_0x0118_ict_lpf_in_rbb & 0x1f) << 5;
        value |= (regs->reg_0x0118_ict_lpf_out_rbb & 0x1f) << 0;
    8570:	10c18e17 	ldw	r3,1592(r2)
    8574:	1806937a 	slli	r3,r3,13
    8578:	193fffcc 	andi	r4,r3,65535
    857c:	10c18f17 	ldw	r3,1596(r2)
    8580:	18c007cc 	andi	r3,r3,31
    8584:	1806917a 	slli	r3,r3,5
    8588:	20c6b03a 	or	r3,r4,r3
    858c:	11019017 	ldw	r4,1600(r2)
    8590:	210007cc 	andi	r4,r4,31
    8594:	1906b03a 	or	r3,r3,r4
    8598:	80e0b03a 	or	r16,r16,r3
    859c:	00006406 	br	8730 <LMS7002M_regs_spi_write+0x1d18>
    }
    if (addr == 0x0119)
    85a0:	00c04644 	movi	r3,281
    85a4:	88c0101e 	bne	r17,r3,85e8 <LMS7002M_regs_spi_write+0x1bd0>
    {
        value |= (regs->reg_0x0119_osw_pga_rbb & 0x1) << 15;
        value |= (regs->reg_0x0119_ict_pga_out_rbb & 0x1f) << 10;
        value |= (regs->reg_0x0119_ict_pga_in_rbb & 0x1f) << 5;
        value |= (regs->reg_0x0119_g_pga_rbb & 0x1f) << 0;
    85a8:	11019117 	ldw	r4,1604(r2)
    85ac:	10c19217 	ldw	r3,1608(r2)
    85b0:	200893fa 	slli	r4,r4,15
    85b4:	18c007cc 	andi	r3,r3,31
    85b8:	180692ba 	slli	r3,r3,10
    85bc:	213fffcc 	andi	r4,r4,65535
    85c0:	20c8b03a 	or	r4,r4,r3
    85c4:	10c19417 	ldw	r3,1616(r2)
    85c8:	18c007cc 	andi	r3,r3,31
    85cc:	20c8b03a 	or	r4,r4,r3
    85d0:	10c19317 	ldw	r3,1612(r2)
    85d4:	18c007cc 	andi	r3,r3,31
    85d8:	1806917a 	slli	r3,r3,5
    85dc:	20c6b03a 	or	r3,r4,r3
    85e0:	80e0b03a 	or	r16,r16,r3
    85e4:	00005706 	br	8744 <LMS7002M_regs_spi_write+0x1d2c>
    }
    if (addr == 0x011A)
    85e8:	00c04684 	movi	r3,282
    85ec:	88c0071e 	bne	r17,r3,860c <LMS7002M_regs_spi_write+0x1bf4>
    {
        value |= (regs->reg_0x011a_rcc_ctl_pga_rbb & 0x1f) << 9;
        value |= (regs->reg_0x011a_c_ctl_pga_rbb & 0xff) << 0;
    85f0:	10c19517 	ldw	r3,1620(r2)
    85f4:	11019603 	ldbu	r4,1624(r2)
    85f8:	18c007cc 	andi	r3,r3,31
    85fc:	1806927a 	slli	r3,r3,9
    8600:	1906b03a 	or	r3,r3,r4
    8604:	80e0b03a 	or	r16,r16,r3
    8608:	00005806 	br	876c <LMS7002M_regs_spi_write+0x1d54>
    }
    if (addr == 0x011B)
    860c:	00c046c4 	movi	r3,283
    8610:	88c0041e 	bne	r17,r3,8624 <LMS7002M_regs_spi_write+0x1c0c>
    {
        value |= (regs->reg_0x011b_resrv_rbb & 0x7f) << 0;
    8614:	10c19717 	ldw	r3,1628(r2)
    8618:	18c01fcc 	andi	r3,r3,127
    861c:	80e0b03a 	or	r16,r16,r3
    8620:	00007106 	br	87e8 <LMS7002M_regs_spi_write+0x1dd0>
    }
    if (addr == 0x011C)
    8624:	00c04704 	movi	r3,284
    8628:	88c0411e 	bne	r17,r3,8730 <LMS7002M_regs_spi_write+0x1d18>
        value |= (regs->reg_0x011c_pd_cp & 0x1) << 5;
        value |= (regs->reg_0x011c_pd_fdiv & 0x1) << 4;
        value |= (regs->reg_0x011c_pd_sdm & 0x1) << 3;
        value |= (regs->reg_0x011c_pd_vco_comp & 0x1) << 2;
        value |= (regs->reg_0x011c_pd_vco & 0x1) << 1;
        value |= (regs->reg_0x011c_en_g & 0x1) << 0;
    862c:	11019817 	ldw	r4,1632(r2)
    8630:	10c19917 	ldw	r3,1636(r2)
    8634:	1141a317 	ldw	r5,1676(r2)
    8638:	200893fa 	slli	r4,r4,15
    863c:	18c0004c 	andi	r3,r3,1
    8640:	180693ba 	slli	r3,r3,14
    8644:	213fffcc 	andi	r4,r4,65535
    8648:	2940004c 	andi	r5,r5,1
    864c:	20c8b03a 	or	r4,r4,r3
    8650:	10c1a717 	ldw	r3,1692(r2)
    8654:	280a913a 	slli	r5,r5,4
    8658:	18c0004c 	andi	r3,r3,1
    865c:	20c6b03a 	or	r3,r4,r3
    8660:	11019a17 	ldw	r4,1640(r2)
    8664:	2100004c 	andi	r4,r4,1
    8668:	2008937a 	slli	r4,r4,13
    866c:	1906b03a 	or	r3,r3,r4
    8670:	11019b17 	ldw	r4,1644(r2)
    8674:	2100004c 	andi	r4,r4,1
    8678:	2008933a 	slli	r4,r4,12
    867c:	1906b03a 	or	r3,r3,r4
    8680:	11019c17 	ldw	r4,1648(r2)
    8684:	2100004c 	andi	r4,r4,1
    8688:	200892fa 	slli	r4,r4,11
    868c:	1906b03a 	or	r3,r3,r4
    8690:	11019d17 	ldw	r4,1652(r2)
    8694:	2100004c 	andi	r4,r4,1
    8698:	200892ba 	slli	r4,r4,10
    869c:	1906b03a 	or	r3,r3,r4
    86a0:	11019e17 	ldw	r4,1656(r2)
    86a4:	2100004c 	andi	r4,r4,1
    86a8:	2008927a 	slli	r4,r4,9
    86ac:	1906b03a 	or	r3,r3,r4
    86b0:	11019f17 	ldw	r4,1660(r2)
    86b4:	2100004c 	andi	r4,r4,1
    86b8:	2008923a 	slli	r4,r4,8
    86bc:	1906b03a 	or	r3,r3,r4
    86c0:	1101a017 	ldw	r4,1664(r2)
    86c4:	200891fa 	slli	r4,r4,7
    86c8:	21003fcc 	andi	r4,r4,255
    86cc:	1906b03a 	or	r3,r3,r4
    86d0:	1101a117 	ldw	r4,1668(r2)
    86d4:	2100004c 	andi	r4,r4,1
    86d8:	200891ba 	slli	r4,r4,6
    86dc:	1906b03a 	or	r3,r3,r4
    86e0:	1101a217 	ldw	r4,1672(r2)
    86e4:	2100004c 	andi	r4,r4,1
    86e8:	2008917a 	slli	r4,r4,5
    86ec:	1906b03a 	or	r3,r3,r4
    86f0:	1101a417 	ldw	r4,1680(r2)
    86f4:	1946b03a 	or	r3,r3,r5
    86f8:	2100004c 	andi	r4,r4,1
    86fc:	200890fa 	slli	r4,r4,3
    8700:	1908b03a 	or	r4,r3,r4
    8704:	10c1a517 	ldw	r3,1684(r2)
    8708:	18c0004c 	andi	r3,r3,1
    870c:	18c7883a 	add	r3,r3,r3
    8710:	18c7883a 	add	r3,r3,r3
    8714:	20c6b03a 	or	r3,r4,r3
    8718:	1101a617 	ldw	r4,1688(r2)
    871c:	2100004c 	andi	r4,r4,1
    8720:	2109883a 	add	r4,r4,r4
    8724:	1906b03a 	or	r3,r3,r4
    8728:	80e0b03a 	or	r16,r16,r3
    872c:	00003706 	br	880c <LMS7002M_regs_spi_write+0x1df4>
    }
    if (addr == 0x011D)
    8730:	00c04744 	movi	r3,285
    8734:	88c0031e 	bne	r17,r3,8744 <LMS7002M_regs_spi_write+0x1d2c>
    {
        value |= (regs->reg_0x011d_frac_sdm & 0xffff) << 0;
    8738:	10c1a80b 	ldhu	r3,1696(r2)
    873c:	80e0b03a 	or	r16,r16,r3
    8740:	00004306 	br	8850 <LMS7002M_regs_spi_write+0x1e38>
    }
    if (addr == 0x011E)
    8744:	00c04784 	movi	r3,286
    8748:	88c0081e 	bne	r17,r3,876c <LMS7002M_regs_spi_write+0x1d54>
    {
        value |= (regs->reg_0x011e_int_sdm & 0x3ff) << 4;
        value |= (regs->reg_0x011e_frac_sdm & 0xf) << 0;
    874c:	10c1a917 	ldw	r3,1700(r2)
    8750:	18c0ffcc 	andi	r3,r3,1023
    8754:	1808913a 	slli	r4,r3,4
    8758:	10c1aa17 	ldw	r3,1704(r2)
    875c:	18c003cc 	andi	r3,r3,15
    8760:	20c6b03a 	or	r3,r4,r3
    8764:	80e0b03a 	or	r16,r16,r3
    8768:	00004706 	br	8888 <LMS7002M_regs_spi_write+0x1e70>
    }
    if (addr == 0x011F)
    876c:	00c047c4 	movi	r3,287
    8770:	88c01d1e 	bne	r17,r3,87e8 <LMS7002M_regs_spi_write+0x1dd0>
        value |= (regs->reg_0x011f_pw_div4_loch & 0x7) << 9;
        value |= (regs->reg_0x011f_div_loch & 0x7) << 6;
        value |= (regs->reg_0x011f_tst_sx & 0x7) << 3;
        value |= (regs->reg_0x011f_sel_sdmclk & 0x1) << 2;
        value |= (regs->reg_0x011f_sx_dither_en & 0x1) << 1;
        value |= (regs->reg_0x011f_rev_sdmclk & 0x1) << 0;
    8774:	1141ab17 	ldw	r5,1708(r2)
    8778:	10c1ac17 	ldw	r3,1712(r2)
    877c:	1101ae17 	ldw	r4,1720(r2)
    8780:	294001cc 	andi	r5,r5,7
    8784:	18c001cc 	andi	r3,r3,7
    8788:	1806927a 	slli	r3,r3,9
    878c:	280a933a 	slli	r5,r5,12
    8790:	210001cc 	andi	r4,r4,7
    8794:	200890fa 	slli	r4,r4,3
    8798:	28cab03a 	or	r5,r5,r3
    879c:	10c1b117 	ldw	r3,1732(r2)
    87a0:	18c0004c 	andi	r3,r3,1
    87a4:	28c6b03a 	or	r3,r5,r3
    87a8:	1141ad17 	ldw	r5,1716(r2)
    87ac:	294001cc 	andi	r5,r5,7
    87b0:	280a91ba 	slli	r5,r5,6
    87b4:	1946b03a 	or	r3,r3,r5
    87b8:	1908b03a 	or	r4,r3,r4
    87bc:	10c1af17 	ldw	r3,1724(r2)
    87c0:	18c0004c 	andi	r3,r3,1
    87c4:	18c7883a 	add	r3,r3,r3
    87c8:	18c7883a 	add	r3,r3,r3
    87cc:	20c6b03a 	or	r3,r4,r3
    87d0:	1101b017 	ldw	r4,1728(r2)
    87d4:	2100004c 	andi	r4,r4,1
    87d8:	2109883a 	add	r4,r4,r4
    87dc:	1906b03a 	or	r3,r3,r4
    87e0:	80e0b03a 	or	r16,r16,r3
    87e4:	00004606 	br	8900 <LMS7002M_regs_spi_write+0x1ee8>
    }
    if (addr == 0x0120)
    87e8:	00c04804 	movi	r3,288
    87ec:	88c0071e 	bne	r17,r3,880c <LMS7002M_regs_spi_write+0x1df4>
    {
        value |= (regs->reg_0x0120_vdiv_vco & 0xff) << 8;
        value |= (regs->reg_0x0120_ict_vco & 0xff) << 0;
    87f0:	10c1b217 	ldw	r3,1736(r2)
    87f4:	1101b303 	ldbu	r4,1740(r2)
    87f8:	1806923a 	slli	r3,r3,8
    87fc:	18ffffcc 	andi	r3,r3,65535
    8800:	1906b03a 	or	r3,r3,r4
    8804:	80e0b03a 	or	r16,r16,r3
    8808:	00005406 	br	895c <LMS7002M_regs_spi_write+0x1f44>
    }
    if (addr == 0x0121)
    880c:	00c04844 	movi	r3,289
    8810:	88c00f1e 	bne	r17,r3,8850 <LMS7002M_regs_spi_write+0x1e38>
    {
        value |= (regs->reg_0x0121_rsel_ldo_vco & 0x1f) << 11;
        value |= (regs->reg_0x0121_csw_vco & 0xff) << 3;
        value |= (regs->reg_0x0121_sel_vco & 0x3) << 1;
        value |= (regs->reg_0x0121_coarse_start & 0x1) << 0;
    8814:	1141b417 	ldw	r5,1744(r2)
    8818:	10c1b503 	ldbu	r3,1748(r2)
    881c:	1101b717 	ldw	r4,1756(r2)
    8820:	280a92fa 	slli	r5,r5,11
    8824:	180690fa 	slli	r3,r3,3
    8828:	2100004c 	andi	r4,r4,1
    882c:	297fffcc 	andi	r5,r5,65535
    8830:	28c6b03a 	or	r3,r5,r3
    8834:	190ab03a 	or	r5,r3,r4
    8838:	1101b617 	ldw	r4,1752(r2)
    883c:	20c000cc 	andi	r3,r4,3
    8840:	18c7883a 	add	r3,r3,r3
    8844:	28c6b03a 	or	r3,r5,r3
    8848:	80e0b03a 	or	r16,r16,r3
    884c:	00004806 	br	8970 <LMS7002M_regs_spi_write+0x1f58>
    }
    if (addr == 0x0122)
    8850:	00c04884 	movi	r3,290
    8854:	88c00c1e 	bne	r17,r3,8888 <LMS7002M_regs_spi_write+0x1e70>
    {
        value |= (regs->reg_0x0122_revph_pfd & 0x1) << 12;
        value |= (regs->reg_0x0122_ioffset_cp & 0x3f) << 6;
        value |= (regs->reg_0x0122_ipulse_cp & 0x3f) << 0;
    8858:	10c1b817 	ldw	r3,1760(r2)
    885c:	18c0004c 	andi	r3,r3,1
    8860:	1808933a 	slli	r4,r3,12
    8864:	10c1b917 	ldw	r3,1764(r2)
    8868:	18c00fcc 	andi	r3,r3,63
    886c:	180691ba 	slli	r3,r3,6
    8870:	20c6b03a 	or	r3,r4,r3
    8874:	1101ba17 	ldw	r4,1768(r2)
    8878:	21000fcc 	andi	r4,r4,63
    887c:	1906b03a 	or	r3,r3,r4
    8880:	80e0b03a 	or	r16,r16,r3
    8884:	00003f06 	br	8984 <LMS7002M_regs_spi_write+0x1f6c>
    }
    if (addr == 0x0123)
    8888:	00c048c4 	movi	r3,291
    888c:	88c01c1e 	bne	r17,r3,8900 <LMS7002M_regs_spi_write+0x1ee8>
        value |= (regs->reg_0x0123_coarsepll_compo & 0x1) << 14;
        value |= (regs->reg_0x0123_vco_cmpho & 0x1) << 13;
        value |= (regs->reg_0x0123_vco_cmplo & 0x1) << 12;
        value |= (regs->reg_0x0123_cp2_pll & 0xf) << 8;
        value |= (regs->reg_0x0123_cp3_pll & 0xf) << 4;
        value |= (regs->reg_0x0123_cz & 0xf) << 0;
    8890:	1141bb17 	ldw	r5,1772(r2)
    8894:	10c1bc17 	ldw	r3,1776(r2)
    8898:	1101bd17 	ldw	r4,1780(r2)
    889c:	280a93fa 	slli	r5,r5,15
    88a0:	18c0004c 	andi	r3,r3,1
    88a4:	180693ba 	slli	r3,r3,14
    88a8:	297fffcc 	andi	r5,r5,65535
    88ac:	2100004c 	andi	r4,r4,1
    88b0:	28cab03a 	or	r5,r5,r3
    88b4:	10c1c117 	ldw	r3,1796(r2)
    88b8:	2008937a 	slli	r4,r4,13
    88bc:	18c003cc 	andi	r3,r3,15
    88c0:	28c6b03a 	or	r3,r5,r3
    88c4:	1141be17 	ldw	r5,1784(r2)
    88c8:	1906b03a 	or	r3,r3,r4
    88cc:	1101bf17 	ldw	r4,1788(r2)
    88d0:	2940004c 	andi	r5,r5,1
    88d4:	280a933a 	slli	r5,r5,12
    88d8:	210003cc 	andi	r4,r4,15
    88dc:	2008923a 	slli	r4,r4,8
    88e0:	1946b03a 	or	r3,r3,r5
    88e4:	1908b03a 	or	r4,r3,r4
    88e8:	10c1c017 	ldw	r3,1792(r2)
    88ec:	1806913a 	slli	r3,r3,4
    88f0:	18c03fcc 	andi	r3,r3,255
    88f4:	20c6b03a 	or	r3,r4,r3
    88f8:	80e0b03a 	or	r16,r16,r3
    88fc:	00004806 	br	8a20 <LMS7002M_regs_spi_write+0x2008>
    }
    if (addr == 0x0124)
    8900:	00c04904 	movi	r3,292
    8904:	88c0151e 	bne	r17,r3,895c <LMS7002M_regs_spi_write+0x1f44>
    {
        value |= (regs->reg_0x0124_en_dir_sxx & 0x1) << 4;
        value |= (regs->reg_0x0124_en_dir_rbb & 0x1) << 3;
        value |= (regs->reg_0x0124_en_dir_rfe & 0x1) << 2;
        value |= (regs->reg_0x0124_en_dir_tbb & 0x1) << 1;
        value |= (regs->reg_0x0124_en_dir_trf & 0x1) << 0;
    8908:	1101c217 	ldw	r4,1800(r2)
    890c:	10c1c317 	ldw	r3,1804(r2)
    8910:	2100004c 	andi	r4,r4,1
    8914:	18c0004c 	andi	r3,r3,1
    8918:	180690fa 	slli	r3,r3,3
    891c:	2008913a 	slli	r4,r4,4
    8920:	20c8b03a 	or	r4,r4,r3
    8924:	10c1c617 	ldw	r3,1816(r2)
    8928:	18c0004c 	andi	r3,r3,1
    892c:	20c8b03a 	or	r4,r4,r3
    8930:	10c1c417 	ldw	r3,1808(r2)
    8934:	18c0004c 	andi	r3,r3,1
    8938:	18c7883a 	add	r3,r3,r3
    893c:	18c7883a 	add	r3,r3,r3
    8940:	20c6b03a 	or	r3,r4,r3
    8944:	1101c517 	ldw	r4,1812(r2)
    8948:	2100004c 	andi	r4,r4,1
    894c:	2109883a 	add	r4,r4,r4
    8950:	1906b03a 	or	r3,r3,r4
    8954:	80e0b03a 	or	r16,r16,r3
    8958:	00003706 	br	8a38 <LMS7002M_regs_spi_write+0x2020>
    }
    if (addr == 0x0125)
    895c:	00c04944 	movi	r3,293
    8960:	88c0031e 	bne	r17,r3,8970 <LMS7002M_regs_spi_write+0x1f58>
    {
        value |= (regs->reg_0x0125_value & 0xffff) << 0;
    8964:	10c1c70b 	ldhu	r3,1820(r2)
    8968:	80e0b03a 	or	r16,r16,r3
    896c:	00003806 	br	8a50 <LMS7002M_regs_spi_write+0x2038>
    }
    if (addr == 0x0126)
    8970:	00c04984 	movi	r3,294
    8974:	88c0031e 	bne	r17,r3,8984 <LMS7002M_regs_spi_write+0x1f6c>
    {
        value |= (regs->reg_0x0126_value & 0xffff) << 0;
    8978:	10c1c80b 	ldhu	r3,1824(r2)
    897c:	80e0b03a 	or	r16,r16,r3
    8980:	00003d06 	br	8a78 <LMS7002M_regs_spi_write+0x2060>
    }
    if (addr == 0x0200)
    8984:	00c08004 	movi	r3,512
    8988:	88c0251e 	bne	r17,r3,8a20 <LMS7002M_regs_spi_write+0x2008>
        value |= (regs->reg_0x0200_tsgdcldi & 0x1) << 5;
        value |= (regs->reg_0x0200_tsgswapiq & 0x1) << 4;
        value |= (regs->reg_0x0200_tsgmode & 0x1) << 3;
        value |= (regs->reg_0x0200_insel & 0x1) << 2;
        value |= (regs->reg_0x0200_bstart & 0x1) << 1;
        value |= (regs->reg_0x0200_en & 0x1) << 0;
    898c:	1101c917 	ldw	r4,1828(r2)
    8990:	10c1ca17 	ldw	r3,1832(r2)
    8994:	1141cd17 	ldw	r5,1844(r2)
    8998:	2100004c 	andi	r4,r4,1
    899c:	18c000cc 	andi	r3,r3,3
    89a0:	180691fa 	slli	r3,r3,7
    89a4:	2008927a 	slli	r4,r4,9
    89a8:	2940004c 	andi	r5,r5,1
    89ac:	280a913a 	slli	r5,r5,4
    89b0:	20c8b03a 	or	r4,r4,r3
    89b4:	10c1d117 	ldw	r3,1860(r2)
    89b8:	18c0004c 	andi	r3,r3,1
    89bc:	20c6b03a 	or	r3,r4,r3
    89c0:	1101cb17 	ldw	r4,1836(r2)
    89c4:	2100004c 	andi	r4,r4,1
    89c8:	200891ba 	slli	r4,r4,6
    89cc:	1906b03a 	or	r3,r3,r4
    89d0:	1101cc17 	ldw	r4,1840(r2)
    89d4:	2100004c 	andi	r4,r4,1
    89d8:	2008917a 	slli	r4,r4,5
    89dc:	1906b03a 	or	r3,r3,r4
    89e0:	1101ce17 	ldw	r4,1848(r2)
    89e4:	1946b03a 	or	r3,r3,r5
    89e8:	2100004c 	andi	r4,r4,1
    89ec:	200890fa 	slli	r4,r4,3
    89f0:	1908b03a 	or	r4,r3,r4
    89f4:	10c1cf17 	ldw	r3,1852(r2)
    89f8:	18c0004c 	andi	r3,r3,1
    89fc:	18c7883a 	add	r3,r3,r3
    8a00:	18c7883a 	add	r3,r3,r3
    8a04:	20c6b03a 	or	r3,r4,r3
    8a08:	1101d017 	ldw	r4,1856(r2)
    8a0c:	2100004c 	andi	r4,r4,1
    8a10:	2109883a 	add	r4,r4,r4
    8a14:	1906b03a 	or	r3,r3,r4
    8a18:	80e0b03a 	or	r16,r16,r3
    8a1c:	00001f06 	br	8a9c <LMS7002M_regs_spi_write+0x2084>
    }
    if (addr == 0x0201)
    8a20:	00c08044 	movi	r3,513
    8a24:	88c0041e 	bne	r17,r3,8a38 <LMS7002M_regs_spi_write+0x2020>
    {
        value |= (regs->reg_0x0201_gcorrq & 0x7ff) << 0;
    8a28:	10c1d217 	ldw	r3,1864(r2)
    8a2c:	18c1ffcc 	andi	r3,r3,2047
    8a30:	80e0b03a 	or	r16,r16,r3
    8a34:	00002206 	br	8ac0 <LMS7002M_regs_spi_write+0x20a8>
    }
    if (addr == 0x0202)
    8a38:	00c08084 	movi	r3,514
    8a3c:	88c0041e 	bne	r17,r3,8a50 <LMS7002M_regs_spi_write+0x2038>
    {
        value |= (regs->reg_0x0202_gcorri & 0x7ff) << 0;
    8a40:	10c1d317 	ldw	r3,1868(r2)
    8a44:	18c1ffcc 	andi	r3,r3,2047
    8a48:	80e0b03a 	or	r16,r16,r3
    8a4c:	00002506 	br	8ae4 <LMS7002M_regs_spi_write+0x20cc>
    }
    if (addr == 0x0203)
    8a50:	00c080c4 	movi	r3,515
    8a54:	88c0081e 	bne	r17,r3,8a78 <LMS7002M_regs_spi_write+0x2060>
    {
        value |= (regs->reg_0x0203_hbi_ovr & 0x7) << 12;
        value |= (regs->reg_0x0203_iqcorr & 0xfff) << 0;
    8a58:	10c1d417 	ldw	r3,1872(r2)
    8a5c:	18c001cc 	andi	r3,r3,7
    8a60:	1808933a 	slli	r4,r3,12
    8a64:	10c1d517 	ldw	r3,1876(r2)
    8a68:	18c3ffcc 	andi	r3,r3,4095
    8a6c:	20c6b03a 	or	r3,r4,r3
    8a70:	80e0b03a 	or	r16,r16,r3
    8a74:	00002406 	br	8b08 <LMS7002M_regs_spi_write+0x20f0>
    }
    if (addr == 0x0204)
    8a78:	00c08104 	movi	r3,516
    8a7c:	88c0071e 	bne	r17,r3,8a9c <LMS7002M_regs_spi_write+0x2084>
    {
        value |= (regs->reg_0x0204_dccorri & 0xff) << 8;
        value |= (regs->reg_0x0204_dccorrq & 0xff) << 0;
    8a80:	10c1d617 	ldw	r3,1880(r2)
    8a84:	1101d703 	ldbu	r4,1884(r2)
    8a88:	1806923a 	slli	r3,r3,8
    8a8c:	18ffffcc 	andi	r3,r3,65535
    8a90:	1906b03a 	or	r3,r3,r4
    8a94:	80e0b03a 	or	r16,r16,r3
    8a98:	00004506 	br	8bb0 <LMS7002M_regs_spi_write+0x2198>
    }
    if (addr == 0x0205)
    8a9c:	00c08144 	movi	r3,517
    8aa0:	88c0071e 	bne	r17,r3,8ac0 <LMS7002M_regs_spi_write+0x20a8>
    {
        value |= (regs->reg_0x0205_gfir1_l & 0x7) << 8;
        value |= (regs->reg_0x0205_gfir1_n & 0xff) << 0;
    8aa4:	10c1d817 	ldw	r3,1888(r2)
    8aa8:	1101d903 	ldbu	r4,1892(r2)
    8aac:	18c001cc 	andi	r3,r3,7
    8ab0:	1806923a 	slli	r3,r3,8
    8ab4:	1906b03a 	or	r3,r3,r4
    8ab8:	80e0b03a 	or	r16,r16,r3
    8abc:	00004106 	br	8bc4 <LMS7002M_regs_spi_write+0x21ac>
    }
    if (addr == 0x0206)
    8ac0:	00c08184 	movi	r3,518
    8ac4:	88c0071e 	bne	r17,r3,8ae4 <LMS7002M_regs_spi_write+0x20cc>
    {
        value |= (regs->reg_0x0206_gfir2_l & 0x7) << 8;
        value |= (regs->reg_0x0206_gfir2_n & 0xff) << 0;
    8ac8:	10c1da17 	ldw	r3,1896(r2)
    8acc:	1101db03 	ldbu	r4,1900(r2)
    8ad0:	18c001cc 	andi	r3,r3,7
    8ad4:	1806923a 	slli	r3,r3,8
    8ad8:	1906b03a 	or	r3,r3,r4
    8adc:	80e0b03a 	or	r16,r16,r3
    8ae0:	00003d06 	br	8bd8 <LMS7002M_regs_spi_write+0x21c0>
    }
    if (addr == 0x0207)
    8ae4:	00c081c4 	movi	r3,519
    8ae8:	88c0071e 	bne	r17,r3,8b08 <LMS7002M_regs_spi_write+0x20f0>
    {
        value |= (regs->reg_0x0207_gfir3_l & 0x7) << 8;
        value |= (regs->reg_0x0207_gfir3_n & 0xff) << 0;
    8aec:	10c1dc17 	ldw	r3,1904(r2)
    8af0:	1101dd03 	ldbu	r4,1908(r2)
    8af4:	18c001cc 	andi	r3,r3,7
    8af8:	1806923a 	slli	r3,r3,8
    8afc:	1906b03a 	or	r3,r3,r4
    8b00:	80e0b03a 	or	r16,r16,r3
    8b04:	00003906 	br	8bec <LMS7002M_regs_spi_write+0x21d4>
    }
    if (addr == 0x0208)
    8b08:	00c08204 	movi	r3,520
    8b0c:	88c0281e 	bne	r17,r3,8bb0 <LMS7002M_regs_spi_write+0x2198>
        value |= (regs->reg_0x0208_gfir3_byp & 0x1) << 6;
        value |= (regs->reg_0x0208_gfir2_byp & 0x1) << 5;
        value |= (regs->reg_0x0208_gfir1_byp & 0x1) << 4;
        value |= (regs->reg_0x0208_dc_byp & 0x1) << 3;
        value |= (regs->reg_0x0208_gc_byp & 0x1) << 1;
        value |= (regs->reg_0x0208_ph_byp & 0x1) << 0;
    8b10:	1101de17 	ldw	r4,1912(r2)
    8b14:	10c1df17 	ldw	r3,1916(r2)
    8b18:	200893ba 	slli	r4,r4,14
    8b1c:	18c0004c 	andi	r3,r3,1
    8b20:	1806937a 	slli	r3,r3,13
    8b24:	213fffcc 	andi	r4,r4,65535
    8b28:	20c8b03a 	or	r4,r4,r3
    8b2c:	10c1e717 	ldw	r3,1948(r2)
    8b30:	18c0004c 	andi	r3,r3,1
    8b34:	20c6b03a 	or	r3,r4,r3
    8b38:	1101e017 	ldw	r4,1920(r2)
    8b3c:	2100004c 	andi	r4,r4,1
    8b40:	2008923a 	slli	r4,r4,8
    8b44:	1906b03a 	or	r3,r3,r4
    8b48:	1101e117 	ldw	r4,1924(r2)
    8b4c:	200891fa 	slli	r4,r4,7
    8b50:	21003fcc 	andi	r4,r4,255
    8b54:	1906b03a 	or	r3,r3,r4
    8b58:	1101e217 	ldw	r4,1928(r2)
    8b5c:	2100004c 	andi	r4,r4,1
    8b60:	200891ba 	slli	r4,r4,6
    8b64:	1906b03a 	or	r3,r3,r4
    8b68:	1101e317 	ldw	r4,1932(r2)
    8b6c:	2100004c 	andi	r4,r4,1
    8b70:	2008917a 	slli	r4,r4,5
    8b74:	1906b03a 	or	r3,r3,r4
    8b78:	1101e417 	ldw	r4,1936(r2)
    8b7c:	2100004c 	andi	r4,r4,1
    8b80:	2008913a 	slli	r4,r4,4
    8b84:	1906b03a 	or	r3,r3,r4
    8b88:	1101e517 	ldw	r4,1940(r2)
    8b8c:	2100004c 	andi	r4,r4,1
    8b90:	200890fa 	slli	r4,r4,3
    8b94:	190ab03a 	or	r5,r3,r4
    8b98:	1101e617 	ldw	r4,1944(r2)
    8b9c:	20c0004c 	andi	r3,r4,1
    8ba0:	18c7883a 	add	r3,r3,r3
    8ba4:	28c6b03a 	or	r3,r5,r3
    8ba8:	80e0b03a 	or	r16,r16,r3
    8bac:	00001d06 	br	8c24 <LMS7002M_regs_spi_write+0x220c>
    }
    if (addr == 0x0209)
    8bb0:	00c08244 	movi	r3,521
    8bb4:	88c0031e 	bne	r17,r3,8bc4 <LMS7002M_regs_spi_write+0x21ac>
    {
        value |= (regs->reg_0x0209_value & 0xffff) << 0;
    8bb8:	10c1e80b 	ldhu	r3,1952(r2)
    8bbc:	80e0b03a 	or	r16,r16,r3
    8bc0:	00001d06 	br	8c38 <LMS7002M_regs_spi_write+0x2220>
    }
    if (addr == 0x020a)
    8bc4:	00c08284 	movi	r3,522
    8bc8:	88c0031e 	bne	r17,r3,8bd8 <LMS7002M_regs_spi_write+0x21c0>
    {
        value |= (regs->reg_0x020a_value & 0xffff) << 0;
    8bcc:	10c1e90b 	ldhu	r3,1956(r2)
    8bd0:	80e0b03a 	or	r16,r16,r3
    8bd4:	00001d06 	br	8c4c <LMS7002M_regs_spi_write+0x2234>
    }
    if (addr == 0x020C)
    8bd8:	00c08304 	movi	r3,524
    8bdc:	88c0031e 	bne	r17,r3,8bec <LMS7002M_regs_spi_write+0x21d4>
    {
        value |= (regs->reg_0x020c_dc_reg & 0xffff) << 0;
    8be0:	10c1ea0b 	ldhu	r3,1960(r2)
    8be4:	80e0b03a 	or	r16,r16,r3
    8be8:	00001d06 	br	8c60 <LMS7002M_regs_spi_write+0x2248>
    }
    if (addr == 0x0240)
    8bec:	00c09004 	movi	r3,576
    8bf0:	88c00c1e 	bne	r17,r3,8c24 <LMS7002M_regs_spi_write+0x220c>
    {
        value |= (regs->reg_0x0240_dthbit & 0xf) << 5;
        value |= (regs->reg_0x0240_sel & 0xf) << 1;
        value |= (regs->reg_0x0240_mode & 0x1) << 0;
    8bf4:	10c1eb17 	ldw	r3,1964(r2)
    8bf8:	1101ec17 	ldw	r4,1968(r2)
    8bfc:	18c003cc 	andi	r3,r3,15
    8c00:	180a917a 	slli	r5,r3,5
    8c04:	20c003cc 	andi	r3,r4,15
    8c08:	1101ed17 	ldw	r4,1972(r2)
    8c0c:	18c7883a 	add	r3,r3,r3
    8c10:	28c6b03a 	or	r3,r5,r3
    8c14:	2100004c 	andi	r4,r4,1
    8c18:	1906b03a 	or	r3,r3,r4
    8c1c:	80e0b03a 	or	r16,r16,r3
    8c20:	00003e06 	br	8d1c <LMS7002M_regs_spi_write+0x2304>
    }
    if (addr == 0x0241)
    8c24:	00c09044 	movi	r3,577
    8c28:	88c0031e 	bne	r17,r3,8c38 <LMS7002M_regs_spi_write+0x2220>
    {
        value |= (regs->reg_0x0241_pho & 0xffff) << 0;
    8c2c:	10c1ee0b 	ldhu	r3,1976(r2)
    8c30:	80e0b03a 	or	r16,r16,r3
    8c34:	00003f06 	br	8d34 <LMS7002M_regs_spi_write+0x231c>
    }
    if (addr == 0x0242)
    8c38:	00c09084 	movi	r3,578
    8c3c:	88c0031e 	bne	r17,r3,8c4c <LMS7002M_regs_spi_write+0x2234>
    {
        value |= (regs->reg_0x0242_fcw0_hi & 0xffff) << 0;
    8c40:	10c1ef0b 	ldhu	r3,1980(r2)
    8c44:	80e0b03a 	or	r16,r16,r3
    8c48:	00004006 	br	8d4c <LMS7002M_regs_spi_write+0x2334>
    }
    if (addr == 0x0243)
    8c4c:	00c090c4 	movi	r3,579
    8c50:	88c0031e 	bne	r17,r3,8c60 <LMS7002M_regs_spi_write+0x2248>
    {
        value |= (regs->reg_0x0243_fcw0_lo & 0xffff) << 0;
    8c54:	10c1f00b 	ldhu	r3,1984(r2)
    8c58:	80e0b03a 	or	r16,r16,r3
    8c5c:	00004506 	br	8d74 <LMS7002M_regs_spi_write+0x235c>
    }
    if (addr == 0x0400)
    8c60:	00c10004 	movi	r3,1024
    8c64:	88c02d1e 	bne	r17,r3,8d1c <LMS7002M_regs_spi_write+0x2304>
        value |= (regs->reg_0x0400_tsgdcldi & 0x1) << 5;
        value |= (regs->reg_0x0400_tsgswapiq & 0x1) << 4;
        value |= (regs->reg_0x0400_tsgmode & 0x1) << 3;
        value |= (regs->reg_0x0400_insel & 0x1) << 2;
        value |= (regs->reg_0x0400_bstart & 0x1) << 1;
        value |= (regs->reg_0x0400_en & 0x1) << 0;
    8c68:	1101f117 	ldw	r4,1988(r2)
    8c6c:	10c1f217 	ldw	r3,1992(r2)
    8c70:	1141f717 	ldw	r5,2012(r2)
    8c74:	200893fa 	slli	r4,r4,15
    8c78:	18c000cc 	andi	r3,r3,3
    8c7c:	1806937a 	slli	r3,r3,13
    8c80:	213fffcc 	andi	r4,r4,65535
    8c84:	2940004c 	andi	r5,r5,1
    8c88:	20c8b03a 	or	r4,r4,r3
    8c8c:	10c1fb17 	ldw	r3,2028(r2)
    8c90:	280a913a 	slli	r5,r5,4
    8c94:	18c0004c 	andi	r3,r3,1
    8c98:	20c6b03a 	or	r3,r4,r3
    8c9c:	1101f317 	ldw	r4,1996(r2)
    8ca0:	2100004c 	andi	r4,r4,1
    8ca4:	2008927a 	slli	r4,r4,9
    8ca8:	1906b03a 	or	r3,r3,r4
    8cac:	1101f417 	ldw	r4,2000(r2)
    8cb0:	210000cc 	andi	r4,r4,3
    8cb4:	200891fa 	slli	r4,r4,7
    8cb8:	1906b03a 	or	r3,r3,r4
    8cbc:	1101f517 	ldw	r4,2004(r2)
    8cc0:	2100004c 	andi	r4,r4,1
    8cc4:	200891ba 	slli	r4,r4,6
    8cc8:	1906b03a 	or	r3,r3,r4
    8ccc:	1101f617 	ldw	r4,2008(r2)
    8cd0:	2100004c 	andi	r4,r4,1
    8cd4:	2008917a 	slli	r4,r4,5
    8cd8:	1906b03a 	or	r3,r3,r4
    8cdc:	1101f817 	ldw	r4,2016(r2)
    8ce0:	1946b03a 	or	r3,r3,r5
    8ce4:	2100004c 	andi	r4,r4,1
    8ce8:	200890fa 	slli	r4,r4,3
    8cec:	1908b03a 	or	r4,r3,r4
    8cf0:	10c1f917 	ldw	r3,2020(r2)
    8cf4:	18c0004c 	andi	r3,r3,1
    8cf8:	18c7883a 	add	r3,r3,r3
    8cfc:	18c7883a 	add	r3,r3,r3
    8d00:	20c6b03a 	or	r3,r4,r3
    8d04:	1101fa17 	ldw	r4,2024(r2)
    8d08:	2100004c 	andi	r4,r4,1
    8d0c:	2109883a 	add	r4,r4,r4
    8d10:	1906b03a 	or	r3,r3,r4
    8d14:	80e0b03a 	or	r16,r16,r3
    8d18:	00001c06 	br	8d8c <LMS7002M_regs_spi_write+0x2374>
    }
    if (addr == 0x0401)
    8d1c:	00c10044 	movi	r3,1025
    8d20:	88c0041e 	bne	r17,r3,8d34 <LMS7002M_regs_spi_write+0x231c>
    {
        value |= (regs->reg_0x0401_gcorrq & 0x7ff) << 0;
    8d24:	10c1fc17 	ldw	r3,2032(r2)
    8d28:	18c1ffcc 	andi	r3,r3,2047
    8d2c:	80e0b03a 	or	r16,r16,r3
    8d30:	00001f06 	br	8db0 <LMS7002M_regs_spi_write+0x2398>
    }
    if (addr == 0x0402)
    8d34:	00c10084 	movi	r3,1026
    8d38:	88c0041e 	bne	r17,r3,8d4c <LMS7002M_regs_spi_write+0x2334>
    {
        value |= (regs->reg_0x0402_gcorri & 0x7ff) << 0;
    8d3c:	10c1fd17 	ldw	r3,2036(r2)
    8d40:	18c1ffcc 	andi	r3,r3,2047
    8d44:	80e0b03a 	or	r16,r16,r3
    8d48:	00002206 	br	8dd4 <LMS7002M_regs_spi_write+0x23bc>
    }
    if (addr == 0x0403)
    8d4c:	00c100c4 	movi	r3,1027
    8d50:	88c0081e 	bne	r17,r3,8d74 <LMS7002M_regs_spi_write+0x235c>
    {
        value |= (regs->reg_0x0403_hbd_ovr & 0x7) << 12;
        value |= (regs->reg_0x0403_iqcorr & 0xfff) << 0;
    8d54:	10c1fe17 	ldw	r3,2040(r2)
    8d58:	18c001cc 	andi	r3,r3,7
    8d5c:	1808933a 	slli	r4,r3,12
    8d60:	10c1ff17 	ldw	r3,2044(r2)
    8d64:	18c3ffcc 	andi	r3,r3,4095
    8d68:	20c6b03a 	or	r3,r4,r3
    8d6c:	80e0b03a 	or	r16,r16,r3
    8d70:	00002106 	br	8df8 <LMS7002M_regs_spi_write+0x23e0>
    }
    if (addr == 0x0404)
    8d74:	00c10104 	movi	r3,1028
    8d78:	88c0041e 	bne	r17,r3,8d8c <LMS7002M_regs_spi_write+0x2374>
    {
        value |= (regs->reg_0x0404_dccorr_avg & 0x7) << 0;
    8d7c:	10c20017 	ldw	r3,2048(r2)
    8d80:	18c001cc 	andi	r3,r3,7
    8d84:	80e0b03a 	or	r16,r16,r3
    8d88:	00002006 	br	8e0c <LMS7002M_regs_spi_write+0x23f4>
    }
    if (addr == 0x0405)
    8d8c:	00c10144 	movi	r3,1029
    8d90:	88c0071e 	bne	r17,r3,8db0 <LMS7002M_regs_spi_write+0x2398>
    {
        value |= (regs->reg_0x0405_gfir1_l & 0x7) << 8;
        value |= (regs->reg_0x0405_gfir1_n & 0xff) << 0;
    8d94:	10c20117 	ldw	r3,2052(r2)
    8d98:	11020203 	ldbu	r4,2056(r2)
    8d9c:	18c001cc 	andi	r3,r3,7
    8da0:	1806923a 	slli	r3,r3,8
    8da4:	1906b03a 	or	r3,r3,r4
    8da8:	80e0b03a 	or	r16,r16,r3
    8dac:	00002106 	br	8e34 <LMS7002M_regs_spi_write+0x241c>
    }
    if (addr == 0x0406)
    8db0:	00c10184 	movi	r3,1030
    8db4:	88c0071e 	bne	r17,r3,8dd4 <LMS7002M_regs_spi_write+0x23bc>
    {
        value |= (regs->reg_0x0406_gfir2_l & 0x7) << 8;
        value |= (regs->reg_0x0406_gfir2_n & 0xff) << 0;
    8db8:	10c20317 	ldw	r3,2060(r2)
    8dbc:	11020403 	ldbu	r4,2064(r2)
    8dc0:	18c001cc 	andi	r3,r3,7
    8dc4:	1806923a 	slli	r3,r3,8
    8dc8:	1906b03a 	or	r3,r3,r4
    8dcc:	80e0b03a 	or	r16,r16,r3
    8dd0:	00002206 	br	8e5c <LMS7002M_regs_spi_write+0x2444>
    }
    if (addr == 0x0407)
    8dd4:	00c101c4 	movi	r3,1031
    8dd8:	88c0071e 	bne	r17,r3,8df8 <LMS7002M_regs_spi_write+0x23e0>
    {
        value |= (regs->reg_0x0407_gfir3_l & 0x7) << 8;
        value |= (regs->reg_0x0407_gfir3_n & 0xff) << 0;
    8ddc:	10c20517 	ldw	r3,2068(r2)
    8de0:	11020603 	ldbu	r4,2072(r2)
    8de4:	18c001cc 	andi	r3,r3,7
    8de8:	1806923a 	slli	r3,r3,8
    8dec:	1906b03a 	or	r3,r3,r4
    8df0:	80e0b03a 	or	r16,r16,r3
    8df4:	00001e06 	br	8e70 <LMS7002M_regs_spi_write+0x2458>
    }
    if (addr == 0x0408)
    8df8:	00c10204 	movi	r3,1032
    8dfc:	88c0031e 	bne	r17,r3,8e0c <LMS7002M_regs_spi_write+0x23f4>
    {
        value |= (regs->reg_0x0408_agc_k_lsb & 0xffff) << 0;
    8e00:	10c2070b 	ldhu	r3,2076(r2)
    8e04:	80e0b03a 	or	r16,r16,r3
    8e08:	00004406 	br	8f1c <LMS7002M_regs_spi_write+0x2504>
    }
    if (addr == 0x0409)
    8e0c:	00c10244 	movi	r3,1033
    8e10:	88c0081e 	bne	r17,r3,8e34 <LMS7002M_regs_spi_write+0x241c>
    {
        value |= (regs->reg_0x0409_agc_adesired & 0xfff) << 4;
        value |= (regs->reg_0x0409_agc_k_msb & 0x3) << 0;
    8e14:	10c20817 	ldw	r3,2080(r2)
    8e18:	1806913a 	slli	r3,r3,4
    8e1c:	193fffcc 	andi	r4,r3,65535
    8e20:	10c20917 	ldw	r3,2084(r2)
    8e24:	18c000cc 	andi	r3,r3,3
    8e28:	20c6b03a 	or	r3,r4,r3
    8e2c:	80e0b03a 	or	r16,r16,r3
    8e30:	00003f06 	br	8f30 <LMS7002M_regs_spi_write+0x2518>
    }
    if (addr == 0x040A)
    8e34:	00c10284 	movi	r3,1034
    8e38:	88c0081e 	bne	r17,r3,8e5c <LMS7002M_regs_spi_write+0x2444>
    {
        value |= (regs->reg_0x040a_agc_mode & 0x3) << 12;
        value |= (regs->reg_0x040a_agc_avg & 0x7) << 0;
    8e3c:	10c20a17 	ldw	r3,2088(r2)
    8e40:	18c000cc 	andi	r3,r3,3
    8e44:	1808933a 	slli	r4,r3,12
    8e48:	10c20b17 	ldw	r3,2092(r2)
    8e4c:	18c001cc 	andi	r3,r3,7
    8e50:	20c6b03a 	or	r3,r4,r3
    8e54:	80e0b03a 	or	r16,r16,r3
    8e58:	00004306 	br	8f68 <LMS7002M_regs_spi_write+0x2550>
    }
    if (addr == 0x040B)
    8e5c:	00c102c4 	movi	r3,1035
    8e60:	88c0031e 	bne	r17,r3,8e70 <LMS7002M_regs_spi_write+0x2458>
    {
        value |= (regs->reg_0x040b_dc_reg & 0xffff) << 0;
    8e64:	10c20c0b 	ldhu	r3,2096(r2)
    8e68:	80e0b03a 	or	r16,r16,r3
    8e6c:	00004306 	br	8f7c <LMS7002M_regs_spi_write+0x2564>
    }
    if (addr == 0x040C)
    8e70:	00c10304 	movi	r3,1036
    8e74:	88c0291e 	bne	r17,r3,8f1c <LMS7002M_regs_spi_write+0x2504>
        value |= (regs->reg_0x040c_gfir3_byp & 0x1) << 5;
        value |= (regs->reg_0x040c_gfir2_byp & 0x1) << 4;
        value |= (regs->reg_0x040c_gfir1_byp & 0x1) << 3;
        value |= (regs->reg_0x040c_dc_byp & 0x1) << 2;
        value |= (regs->reg_0x040c_gc_byp & 0x1) << 1;
        value |= (regs->reg_0x040c_ph_byp & 0x1) << 0;
    8e78:	11020d17 	ldw	r4,2100(r2)
    8e7c:	10c20e17 	ldw	r3,2104(r2)
    8e80:	11421217 	ldw	r5,2120(r2)
    8e84:	200893ba 	slli	r4,r4,14
    8e88:	18c0004c 	andi	r3,r3,1
    8e8c:	1806937a 	slli	r3,r3,13
    8e90:	213fffcc 	andi	r4,r4,65535
    8e94:	2940004c 	andi	r5,r5,1
    8e98:	20c8b03a 	or	r4,r4,r3
    8e9c:	10c21617 	ldw	r3,2136(r2)
    8ea0:	280a913a 	slli	r5,r5,4
    8ea4:	18c0004c 	andi	r3,r3,1
    8ea8:	20c6b03a 	or	r3,r4,r3
    8eac:	11020f17 	ldw	r4,2108(r2)
    8eb0:	200891fa 	slli	r4,r4,7
    8eb4:	21003fcc 	andi	r4,r4,255
    8eb8:	1906b03a 	or	r3,r3,r4
    8ebc:	11021017 	ldw	r4,2112(r2)
    8ec0:	2100004c 	andi	r4,r4,1
    8ec4:	200891ba 	slli	r4,r4,6
    8ec8:	1906b03a 	or	r3,r3,r4
    8ecc:	11021117 	ldw	r4,2116(r2)
    8ed0:	2100004c 	andi	r4,r4,1
    8ed4:	2008917a 	slli	r4,r4,5
    8ed8:	1906b03a 	or	r3,r3,r4
    8edc:	11021317 	ldw	r4,2124(r2)
    8ee0:	1946b03a 	or	r3,r3,r5
    8ee4:	2100004c 	andi	r4,r4,1
    8ee8:	200890fa 	slli	r4,r4,3
    8eec:	1908b03a 	or	r4,r3,r4
    8ef0:	10c21417 	ldw	r3,2128(r2)
    8ef4:	18c0004c 	andi	r3,r3,1
    8ef8:	18c7883a 	add	r3,r3,r3
    8efc:	18c7883a 	add	r3,r3,r3
    8f00:	20c6b03a 	or	r3,r4,r3
    8f04:	11021517 	ldw	r4,2132(r2)
    8f08:	2100004c 	andi	r4,r4,1
    8f0c:	2109883a 	add	r4,r4,r4
    8f10:	1906b03a 	or	r3,r3,r4
    8f14:	80e0b03a 	or	r16,r16,r3
    8f18:	00001d06 	br	8f90 <LMS7002M_regs_spi_write+0x2578>
    }
    if (addr == 0x040e)
    8f1c:	00c10384 	movi	r3,1038
    8f20:	88c0031e 	bne	r17,r3,8f30 <LMS7002M_regs_spi_write+0x2518>
    {
        value |= (regs->reg_0x040e_value & 0xffff) << 0;
    8f24:	10c2170b 	ldhu	r3,2140(r2)
    8f28:	80e0b03a 	or	r16,r16,r3
    8f2c:	00001d06 	br	8fa4 <LMS7002M_regs_spi_write+0x258c>
    }
    if (addr == 0x0440)
    8f30:	00c11004 	movi	r3,1088
    8f34:	88c00c1e 	bne	r17,r3,8f68 <LMS7002M_regs_spi_write+0x2550>
    {
        value |= (regs->reg_0x0440_dthbit & 0xf) << 5;
        value |= (regs->reg_0x0440_sel & 0xf) << 1;
        value |= (regs->reg_0x0440_mode & 0x1) << 0;
    8f38:	10c21817 	ldw	r3,2144(r2)
    8f3c:	11021917 	ldw	r4,2148(r2)
    8f40:	18c003cc 	andi	r3,r3,15
    8f44:	180a917a 	slli	r5,r3,5
    8f48:	20c003cc 	andi	r3,r4,15
    8f4c:	11021a17 	ldw	r4,2152(r2)
    8f50:	18c7883a 	add	r3,r3,r3
    8f54:	28c6b03a 	or	r3,r5,r3
    8f58:	2100004c 	andi	r4,r4,1
    8f5c:	1906b03a 	or	r3,r3,r4
    8f60:	80e0b03a 	or	r16,r16,r3
    8f64:	00001406 	br	8fb8 <LMS7002M_regs_spi_write+0x25a0>
    }
    if (addr == 0x0441)
    8f68:	00c11044 	movi	r3,1089
    8f6c:	88c0031e 	bne	r17,r3,8f7c <LMS7002M_regs_spi_write+0x2564>
    {
        value |= (regs->reg_0x0441_pho & 0xffff) << 0;
    8f70:	10c21b0b 	ldhu	r3,2156(r2)
    8f74:	80e0b03a 	or	r16,r16,r3
    8f78:	00001406 	br	8fcc <LMS7002M_regs_spi_write+0x25b4>
    }
    if (addr == 0x0442)
    8f7c:	00c11084 	movi	r3,1090
    8f80:	88c0031e 	bne	r17,r3,8f90 <LMS7002M_regs_spi_write+0x2578>
    {
        value |= (regs->reg_0x0442_fcw0_hi & 0xffff) << 0;
    8f84:	10c21c0b 	ldhu	r3,2160(r2)
    8f88:	80e0b03a 	or	r16,r16,r3
    8f8c:	00001406 	br	8fe0 <LMS7002M_regs_spi_write+0x25c8>
    }
    if (addr == 0x0443)
    8f90:	00c110c4 	movi	r3,1091
    8f94:	88c0031e 	bne	r17,r3,8fa4 <LMS7002M_regs_spi_write+0x258c>
    {
        value |= (regs->reg_0x0443_fcw0_lo & 0xffff) << 0;
    8f98:	10c21d0b 	ldhu	r3,2164(r2)
    8f9c:	80e0b03a 	or	r16,r16,r3
    8fa0:	00001406 	br	8ff4 <LMS7002M_regs_spi_write+0x25dc>
    }
    if (addr == 0x05c0)
    8fa4:	00c17004 	movi	r3,1472
    8fa8:	88c0031e 	bne	r17,r3,8fb8 <LMS7002M_regs_spi_write+0x25a0>
    {
        value |= (regs->reg_0x05c0_value & 0xffff) << 0;
    8fac:	10c21e0b 	ldhu	r3,2168(r2)
    8fb0:	80e0b03a 	or	r16,r16,r3
    8fb4:	00001406 	br	9008 <LMS7002M_regs_spi_write+0x25f0>
    }
    if (addr == 0x05c1)
    8fb8:	00c17044 	movi	r3,1473
    8fbc:	88c0031e 	bne	r17,r3,8fcc <LMS7002M_regs_spi_write+0x25b4>
    {
        value |= (regs->reg_0x05c1_value & 0xffff) << 0;
    8fc0:	10c21f0b 	ldhu	r3,2172(r2)
    8fc4:	80e0b03a 	or	r16,r16,r3
    8fc8:	00001406 	br	901c <LMS7002M_regs_spi_write+0x2604>
    }
    if (addr == 0x05c2)
    8fcc:	00c17084 	movi	r3,1474
    8fd0:	88c0031e 	bne	r17,r3,8fe0 <LMS7002M_regs_spi_write+0x25c8>
    {
        value |= (regs->reg_0x05c2_value & 0xffff) << 0;
    8fd4:	10c2200b 	ldhu	r3,2176(r2)
    8fd8:	80e0b03a 	or	r16,r16,r3
    8fdc:	00001406 	br	9030 <LMS7002M_regs_spi_write+0x2618>
    }
    if (addr == 0x05c3)
    8fe0:	00c170c4 	movi	r3,1475
    8fe4:	88c0031e 	bne	r17,r3,8ff4 <LMS7002M_regs_spi_write+0x25dc>
    {
        value |= (regs->reg_0x05c3_value & 0xffff) << 0;
    8fe8:	10c2210b 	ldhu	r3,2180(r2)
    8fec:	80e0b03a 	or	r16,r16,r3
    8ff0:	00001406 	br	9044 <LMS7002M_regs_spi_write+0x262c>
    }
    if (addr == 0x05c4)
    8ff4:	00c17104 	movi	r3,1476
    8ff8:	88c0031e 	bne	r17,r3,9008 <LMS7002M_regs_spi_write+0x25f0>
    {
        value |= (regs->reg_0x05c4_value & 0xffff) << 0;
    8ffc:	10c2220b 	ldhu	r3,2184(r2)
    9000:	80e0b03a 	or	r16,r16,r3
    9004:	00001406 	br	9058 <LMS7002M_regs_spi_write+0x2640>
    }
    if (addr == 0x05c5)
    9008:	00c17144 	movi	r3,1477
    900c:	88c0031e 	bne	r17,r3,901c <LMS7002M_regs_spi_write+0x2604>
    {
        value |= (regs->reg_0x05c5_value & 0xffff) << 0;
    9010:	10c2230b 	ldhu	r3,2188(r2)
    9014:	80e0b03a 	or	r16,r16,r3
    9018:	00001406 	br	906c <LMS7002M_regs_spi_write+0x2654>
    }
    if (addr == 0x05c6)
    901c:	00c17184 	movi	r3,1478
    9020:	88c0031e 	bne	r17,r3,9030 <LMS7002M_regs_spi_write+0x2618>
    {
        value |= (regs->reg_0x05c6_value & 0xffff) << 0;
    9024:	10c2240b 	ldhu	r3,2192(r2)
    9028:	80e0b03a 	or	r16,r16,r3
    902c:	00001406 	br	9080 <LMS7002M_regs_spi_write+0x2668>
    }
    if (addr == 0x05c7)
    9030:	00c171c4 	movi	r3,1479
    9034:	88c0031e 	bne	r17,r3,9044 <LMS7002M_regs_spi_write+0x262c>
    {
        value |= (regs->reg_0x05c7_value & 0xffff) << 0;
    9038:	10c2250b 	ldhu	r3,2196(r2)
    903c:	80e0b03a 	or	r16,r16,r3
    9040:	00001406 	br	9094 <LMS7002M_regs_spi_write+0x267c>
    }
    if (addr == 0x05c8)
    9044:	00c17204 	movi	r3,1480
    9048:	88c0031e 	bne	r17,r3,9058 <LMS7002M_regs_spi_write+0x2640>
    {
        value |= (regs->reg_0x05c8_value & 0xffff) << 0;
    904c:	10c2260b 	ldhu	r3,2200(r2)
    9050:	80e0b03a 	or	r16,r16,r3
    9054:	00001406 	br	90a8 <LMS7002M_regs_spi_write+0x2690>
    }
    if (addr == 0x05c9)
    9058:	00c17244 	movi	r3,1481
    905c:	88c0031e 	bne	r17,r3,906c <LMS7002M_regs_spi_write+0x2654>
    {
        value |= (regs->reg_0x05c9_value & 0xffff) << 0;
    9060:	10c2270b 	ldhu	r3,2204(r2)
    9064:	80e0b03a 	or	r16,r16,r3
    9068:	00001406 	br	90bc <LMS7002M_regs_spi_write+0x26a4>
    }
    if (addr == 0x05ca)
    906c:	00c17284 	movi	r3,1482
    9070:	88c0031e 	bne	r17,r3,9080 <LMS7002M_regs_spi_write+0x2668>
    {
        value |= (regs->reg_0x05ca_value & 0xffff) << 0;
    9074:	10c2280b 	ldhu	r3,2208(r2)
    9078:	80e0b03a 	or	r16,r16,r3
    907c:	00001406 	br	90d0 <LMS7002M_regs_spi_write+0x26b8>
    }
    if (addr == 0x05cb)
    9080:	00c172c4 	movi	r3,1483
    9084:	88c0031e 	bne	r17,r3,9094 <LMS7002M_regs_spi_write+0x267c>
    {
        value |= (regs->reg_0x05cb_value & 0xffff) << 0;
    9088:	10c2290b 	ldhu	r3,2212(r2)
    908c:	80e0b03a 	or	r16,r16,r3
    9090:	00001406 	br	90e4 <LMS7002M_regs_spi_write+0x26cc>
    }
    if (addr == 0x05cc)
    9094:	00c17304 	movi	r3,1484
    9098:	88c0031e 	bne	r17,r3,90a8 <LMS7002M_regs_spi_write+0x2690>
    {
        value |= (regs->reg_0x05cc_value & 0xffff) << 0;
    909c:	10c22a0b 	ldhu	r3,2216(r2)
    90a0:	80e0b03a 	or	r16,r16,r3
    90a4:	00001406 	br	90f8 <LMS7002M_regs_spi_write+0x26e0>
    }
    if (addr == 0x0600)
    90a8:	00c18004 	movi	r3,1536
    90ac:	88c0031e 	bne	r17,r3,90bc <LMS7002M_regs_spi_write+0x26a4>
    {
        value |= (regs->reg_0x0600_value & 0xffff) << 0;
    90b0:	10c22b0b 	ldhu	r3,2220(r2)
    90b4:	80e0b03a 	or	r16,r16,r3
    90b8:	00001306 	br	9108 <LMS7002M_regs_spi_write+0x26f0>
    }
    if (addr == 0x0601)
    90bc:	00c18044 	movi	r3,1537
    90c0:	88c0031e 	bne	r17,r3,90d0 <LMS7002M_regs_spi_write+0x26b8>
    {
        value |= (regs->reg_0x0601_value & 0xffff) << 0;
    90c4:	10c22c0b 	ldhu	r3,2224(r2)
    90c8:	80e0b03a 	or	r16,r16,r3
    90cc:	00001206 	br	9118 <LMS7002M_regs_spi_write+0x2700>
    }
    if (addr == 0x0602)
    90d0:	00c18084 	movi	r3,1538
    90d4:	88c0031e 	bne	r17,r3,90e4 <LMS7002M_regs_spi_write+0x26cc>
    {
        value |= (regs->reg_0x0602_value & 0xffff) << 0;
    90d8:	10c22d0b 	ldhu	r3,2228(r2)
    90dc:	80e0b03a 	or	r16,r16,r3
    90e0:	00001106 	br	9128 <LMS7002M_regs_spi_write+0x2710>
    }
    if (addr == 0x0603)
    90e4:	00c180c4 	movi	r3,1539
    90e8:	88c0031e 	bne	r17,r3,90f8 <LMS7002M_regs_spi_write+0x26e0>
    {
        value |= (regs->reg_0x0603_value & 0xffff) << 0;
    90ec:	10c22e0b 	ldhu	r3,2232(r2)
    90f0:	80e0b03a 	or	r16,r16,r3
    90f4:	00001006 	br	9138 <LMS7002M_regs_spi_write+0x2720>
    }
    if (addr == 0x0604)
    90f8:	00c18104 	movi	r3,1540
    90fc:	88c0021e 	bne	r17,r3,9108 <LMS7002M_regs_spi_write+0x26f0>
    {
        value |= (regs->reg_0x0604_value & 0xffff) << 0;
    9100:	10822f0b 	ldhu	r2,2236(r2)
    9104:	00000f06 	br	9144 <LMS7002M_regs_spi_write+0x272c>
    }
    if (addr == 0x0605)
    9108:	00c18144 	movi	r3,1541
    910c:	88c0021e 	bne	r17,r3,9118 <LMS7002M_regs_spi_write+0x2700>
    {
        value |= (regs->reg_0x0605_value & 0xffff) << 0;
    9110:	1082300b 	ldhu	r2,2240(r2)
    9114:	00000b06 	br	9144 <LMS7002M_regs_spi_write+0x272c>
    }
    if (addr == 0x0606)
    9118:	00c18184 	movi	r3,1542
    911c:	88c0021e 	bne	r17,r3,9128 <LMS7002M_regs_spi_write+0x2710>
    {
        value |= (regs->reg_0x0606_value & 0xffff) << 0;
    9120:	1082310b 	ldhu	r2,2244(r2)
    9124:	00000706 	br	9144 <LMS7002M_regs_spi_write+0x272c>
    }
    if (addr == 0x0640)
    9128:	00c19004 	movi	r3,1600
    912c:	88c0021e 	bne	r17,r3,9138 <LMS7002M_regs_spi_write+0x2720>
    {
        value |= (regs->reg_0x0640_value & 0xffff) << 0;
    9130:	1082320b 	ldhu	r2,2248(r2)
    9134:	00000306 	br	9144 <LMS7002M_regs_spi_write+0x272c>
    }
    if (addr == 0x0641)
    9138:	00c19044 	movi	r3,1601
    913c:	88c0021e 	bne	r17,r3,9148 <LMS7002M_regs_spi_write+0x2730>
    {
        value |= (regs->reg_0x0641_value & 0xffff) << 0;
    9140:	1082330b 	ldhu	r2,2252(r2)
    9144:	80a0b03a 	or	r16,r16,r2
    LMS7002M_spi_write(self, addr, value);
    9148:	800d883a 	mov	r6,r16
    914c:	880b883a 	mov	r5,r17
    9150:	9009883a 	mov	r4,r18
    9154:	000697c0 	call	697c <LMS7002M_spi_write>

    //for CHAB mode: duplicate to the CHB register shadow
    if (self->regs->reg_0x0020_mac == REG_0X0020_MAC_CHAB)
    9158:	90846917 	ldw	r2,4516(r18)
    915c:	10c00e17 	ldw	r3,56(r2)
    9160:	008000c4 	movi	r2,3
    9164:	1880091e 	bne	r3,r2,918c <LMS7002M_regs_spi_write+0x2774>
    {
        LMS7002M_regs_set(&self->_regs[1], addr, value);
    9168:	800d883a 	mov	r6,r16
    916c:	880b883a 	mov	r5,r17
    9170:	91023504 	addi	r4,r18,2260
    }
}
    9174:	dfc00317 	ldw	ra,12(sp)
    9178:	dc800217 	ldw	r18,8(sp)
    917c:	dc400117 	ldw	r17,4(sp)
    9180:	dc000017 	ldw	r16,0(sp)
    9184:	dec00404 	addi	sp,sp,16
    LMS7002M_spi_write(self, addr, value);

    //for CHAB mode: duplicate to the CHB register shadow
    if (self->regs->reg_0x0020_mac == REG_0X0020_MAC_CHAB)
    {
        LMS7002M_regs_set(&self->_regs[1], addr, value);
    9188:	0003fd81 	jmpi	3fd8 <LMS7002M_regs_set>
    }
}
    918c:	dfc00317 	ldw	ra,12(sp)
    9190:	dc800217 	ldw	r18,8(sp)
    9194:	dc400117 	ldw	r17,4(sp)
    9198:	dc000017 	ldw	r16,0(sp)
    919c:	dec00404 	addi	sp,sp,16
    91a0:	f800283a 	ret

000091a4 <LMS7002M_regs_spi_read>:

void LMS7002M_regs_spi_read(LMS7002M_t *self, const int addr)
{
    91a4:	defffd04 	addi	sp,sp,-12
    91a8:	dc000015 	stw	r16,0(sp)
    LMS7002M_regs_set(self->regs, addr, LMS7002M_spi_read(self, addr));
    91ac:	24046917 	ldw	r16,4516(r4)
        LMS7002M_regs_set(&self->_regs[1], addr, value);
    }
}

void LMS7002M_regs_spi_read(LMS7002M_t *self, const int addr)
{
    91b0:	dc400115 	stw	r17,4(sp)
    91b4:	dfc00215 	stw	ra,8(sp)
    91b8:	2823883a 	mov	r17,r5
    LMS7002M_regs_set(self->regs, addr, LMS7002M_spi_read(self, addr));
    91bc:	00069d00 	call	69d0 <LMS7002M_spi_read>
    91c0:	100d883a 	mov	r6,r2
    91c4:	880b883a 	mov	r5,r17
    91c8:	8009883a 	mov	r4,r16
}
    91cc:	dfc00217 	ldw	ra,8(sp)
    91d0:	dc400117 	ldw	r17,4(sp)
    91d4:	dc000017 	ldw	r16,0(sp)
    91d8:	dec00304 	addi	sp,sp,12
    }
}

void LMS7002M_regs_spi_read(LMS7002M_t *self, const int addr)
{
    LMS7002M_regs_set(self->regs, addr, LMS7002M_spi_read(self, addr));
    91dc:	0003fd81 	jmpi	3fd8 <LMS7002M_regs_set>

000091e0 <LMS7002M_regs>:
}

LMS7002M_regs_t *LMS7002M_regs(LMS7002M_t *self)
{
    return self->regs;
}
    91e0:	20846917 	ldw	r2,4516(r4)
    91e4:	f800283a 	ret

000091e8 <LMS7002M_regs_to_rfic>:

void LMS7002M_regs_to_rfic(LMS7002M_t *self)
{
    91e8:	defffc04 	addi	sp,sp,-16
    91ec:	dc400115 	stw	r17,4(sp)
    LMS7002M_set_mac_ch(self, LMS_CHA);
    91f0:	01401044 	movi	r5,65
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    91f4:	044000f4 	movhi	r17,3
{
    return self->regs;
}

void LMS7002M_regs_to_rfic(LMS7002M_t *self)
{
    91f8:	dc000015 	stw	r16,0(sp)
    91fc:	dfc00315 	stw	ra,12(sp)
    9200:	dc800215 	stw	r18,8(sp)
    9204:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, LMS_CHA);
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9208:	8c65d904 	addi	r17,r17,-26780
    return self->regs;
}

void LMS7002M_regs_to_rfic(LMS7002M_t *self)
{
    LMS7002M_set_mac_ch(self, LMS_CHA);
    920c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9210:	89400017 	ldw	r5,0(r17)
    9214:	28000426 	beq	r5,zero,9228 <LMS7002M_regs_to_rfic+0x40>
    {
        LMS7002M_regs_spi_write(self, *addrp);
    9218:	8009883a 	mov	r4,r16
    921c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
}

void LMS7002M_regs_to_rfic(LMS7002M_t *self)
{
    LMS7002M_set_mac_ch(self, LMS_CHA);
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9220:	8c400104 	addi	r17,r17,4
    9224:	003ffa06 	br	9210 <__alt_data_end+0xfffcaa10>
    {
        LMS7002M_regs_spi_write(self, *addrp);
    }

    LMS7002M_set_mac_ch(self, LMS_CHB);
    9228:	01401084 	movi	r5,66
    922c:	8009883a 	mov	r4,r16
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9230:	044000f4 	movhi	r17,3
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    {
        LMS7002M_regs_spi_write(self, *addrp);
    }

    LMS7002M_set_mac_ch(self, LMS_CHB);
    9234:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9238:	8c65d904 	addi	r17,r17,-26780
    {
        //ignore registers that do not depend on MAC
        if (*addrp < 0x0100) continue;
    923c:	04803fc4 	movi	r18,255
    {
        LMS7002M_regs_spi_write(self, *addrp);
    }

    LMS7002M_set_mac_ch(self, LMS_CHB);
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9240:	89400017 	ldw	r5,0(r17)
    9244:	28000526 	beq	r5,zero,925c <LMS7002M_regs_to_rfic+0x74>
    {
        //ignore registers that do not depend on MAC
        if (*addrp < 0x0100) continue;
    9248:	9140020e 	bge	r18,r5,9254 <LMS7002M_regs_to_rfic+0x6c>

        LMS7002M_regs_spi_write(self, *addrp);
    924c:	8009883a 	mov	r4,r16
    9250:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    {
        LMS7002M_regs_spi_write(self, *addrp);
    }

    LMS7002M_set_mac_ch(self, LMS_CHB);
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9254:	8c400104 	addi	r17,r17,4
    9258:	003ff906 	br	9240 <__alt_data_end+0xfffcaa40>
        LMS7002M_regs_spi_write(self, *addrp);
    }

    //ensure that we cache the chips actual version register
    //used in the codebase to handle hardware rev differences
    LMS7002M_regs_spi_read(self, 0x002f);
    925c:	01400bc4 	movi	r5,47
    9260:	8009883a 	mov	r4,r16
}
    9264:	dfc00317 	ldw	ra,12(sp)
    9268:	dc800217 	ldw	r18,8(sp)
    926c:	dc400117 	ldw	r17,4(sp)
    9270:	dc000017 	ldw	r16,0(sp)
    9274:	dec00404 	addi	sp,sp,16
        LMS7002M_regs_spi_write(self, *addrp);
    }

    //ensure that we cache the chips actual version register
    //used in the codebase to handle hardware rev differences
    LMS7002M_regs_spi_read(self, 0x002f);
    9278:	00091a41 	jmpi	91a4 <LMS7002M_regs_spi_read>

0000927c <LMS7002M_rfic_to_regs>:
}

void LMS7002M_rfic_to_regs(LMS7002M_t *self)
{
    927c:	defffd04 	addi	sp,sp,-12
    9280:	dc000015 	stw	r16,0(sp)
    LMS7002M_set_mac_ch(self, LMS_CHA);
    9284:	01401044 	movi	r5,65
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9288:	040000f4 	movhi	r16,3
    //used in the codebase to handle hardware rev differences
    LMS7002M_regs_spi_read(self, 0x002f);
}

void LMS7002M_rfic_to_regs(LMS7002M_t *self)
{
    928c:	dc400115 	stw	r17,4(sp)
    9290:	dfc00215 	stw	ra,8(sp)
    9294:	2023883a 	mov	r17,r4
    LMS7002M_set_mac_ch(self, LMS_CHA);
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9298:	8425d904 	addi	r16,r16,-26780
    LMS7002M_regs_spi_read(self, 0x002f);
}

void LMS7002M_rfic_to_regs(LMS7002M_t *self)
{
    LMS7002M_set_mac_ch(self, LMS_CHA);
    929c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    92a0:	81400017 	ldw	r5,0(r16)
    92a4:	28000426 	beq	r5,zero,92b8 <LMS7002M_rfic_to_regs+0x3c>
    {
        LMS7002M_regs_spi_read(self, *addrp);
    92a8:	8809883a 	mov	r4,r17
    92ac:	00091a40 	call	91a4 <LMS7002M_regs_spi_read>
}

void LMS7002M_rfic_to_regs(LMS7002M_t *self)
{
    LMS7002M_set_mac_ch(self, LMS_CHA);
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    92b0:	84000104 	addi	r16,r16,4
    92b4:	003ffa06 	br	92a0 <__alt_data_end+0xfffcaaa0>
    {
        LMS7002M_regs_spi_read(self, *addrp);
    }

    LMS7002M_set_mac_ch(self, LMS_CHB);
    92b8:	01401084 	movi	r5,66
    92bc:	8809883a 	mov	r4,r17
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    92c0:	040000f4 	movhi	r16,3
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    {
        LMS7002M_regs_spi_read(self, *addrp);
    }

    LMS7002M_set_mac_ch(self, LMS_CHB);
    92c4:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    92c8:	8425d904 	addi	r16,r16,-26780
    92cc:	81400017 	ldw	r5,0(r16)
    92d0:	28000426 	beq	r5,zero,92e4 <LMS7002M_rfic_to_regs+0x68>
    {
        LMS7002M_regs_spi_read(self, *addrp);
    92d4:	8809883a 	mov	r4,r17
    92d8:	00091a40 	call	91a4 <LMS7002M_regs_spi_read>
    {
        LMS7002M_regs_spi_read(self, *addrp);
    }

    LMS7002M_set_mac_ch(self, LMS_CHB);
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    92dc:	84000104 	addi	r16,r16,4
    92e0:	003ffa06 	br	92cc <__alt_data_end+0xfffcaacc>
    {
        LMS7002M_regs_spi_read(self, *addrp);
    }
}
    92e4:	dfc00217 	ldw	ra,8(sp)
    92e8:	dc400117 	ldw	r17,4(sp)
    92ec:	dc000017 	ldw	r16,0(sp)
    92f0:	dec00304 	addi	sp,sp,12
    92f4:	f800283a 	ret

000092f8 <LMS7002M_dump_ini>:

int LMS7002M_dump_ini(LMS7002M_t *self, const char *path)
{
    92f8:	defff904 	addi	sp,sp,-28
    92fc:	dc400115 	stw	r17,4(sp)
    9300:	2023883a 	mov	r17,r4
    9304:	2809883a 	mov	r4,r5
    FILE *p = fopen(path, "w");
    9308:	014000f4 	movhi	r5,3
    930c:	2966b404 	addi	r5,r5,-25904
        LMS7002M_regs_spi_read(self, *addrp);
    }
}

int LMS7002M_dump_ini(LMS7002M_t *self, const char *path)
{
    9310:	dfc00615 	stw	ra,24(sp)
    9314:	dd400515 	stw	r21,20(sp)
    9318:	dd000415 	stw	r20,16(sp)
    931c:	dcc00315 	stw	r19,12(sp)
    9320:	dc800215 	stw	r18,8(sp)
    9324:	dc000015 	stw	r16,0(sp)
    FILE *p = fopen(path, "w");
    9328:	00114640 	call	11464 <fopen>
    if (p == NULL) return -1;
    932c:	10009726 	beq	r2,zero,958c <LMS7002M_dump_ini+0x294>

    fprintf(p, "[FILE INFO]\n");
    9330:	010000f4 	movhi	r4,3
    9334:	100b883a 	mov	r5,r2
    9338:	21257304 	addi	r4,r4,-27188
    933c:	1021883a 	mov	r16,r2
    9340:	00115640 	call	11564 <fputs>
    fprintf(p, "type=LMS7002 configuration\n");
    9344:	010000f4 	movhi	r4,3
    9348:	800b883a 	mov	r5,r16
    934c:	21257704 	addi	r4,r4,-27172
    9350:	00115640 	call	11564 <fputs>
    fprintf(p, "version=1\n");
    9354:	010000f4 	movhi	r4,3
    9358:	800b883a 	mov	r5,r16
    935c:	21257e04 	addi	r4,r4,-27144
    9360:	00115640 	call	11564 <fputs>

    fprintf(p, "[Frequencies]\n");
    9364:	010000f4 	movhi	r4,3
    9368:	800b883a 	mov	r5,r16
    936c:	21258104 	addi	r4,r4,-27132
    9370:	00115640 	call	11564 <fputs>
    fprintf(p, "CGEN frequency MHz=%f\n", self->cgen_freq/1e6);
    9374:	89046a17 	ldw	r4,4520(r17)
    9378:	89446b17 	ldw	r5,4524(r17)
    937c:	01d04bf4 	movhi	r7,16687
    9380:	000d883a 	mov	r6,zero
    9384:	39e12004 	addi	r7,r7,-31616
    9388:	0026a540 	call	26a54 <__divdf3>
    938c:	014000f4 	movhi	r5,3
    9390:	180f883a 	mov	r7,r3
    9394:	100d883a 	mov	r6,r2
    9398:	29658504 	addi	r5,r5,-27116
    939c:	8009883a 	mov	r4,r16
    93a0:	00114a40 	call	114a4 <fprintf>
    fprintf(p, "SXR frequency MHz=%f\n", self->sxr_freq/1e6);
    93a4:	89046c17 	ldw	r4,4528(r17)
    93a8:	89446d17 	ldw	r5,4532(r17)
    93ac:	01d04bf4 	movhi	r7,16687
    93b0:	000d883a 	mov	r6,zero
    93b4:	39e12004 	addi	r7,r7,-31616
    93b8:	0026a540 	call	26a54 <__divdf3>
    93bc:	014000f4 	movhi	r5,3
    93c0:	180f883a 	mov	r7,r3
    93c4:	100d883a 	mov	r6,r2
    93c8:	29658b04 	addi	r5,r5,-27092
    93cc:	8009883a 	mov	r4,r16
    93d0:	00114a40 	call	114a4 <fprintf>
    fprintf(p, "SXT frequency MHz=%f\n", self->sxt_freq/1e6);
    93d4:	89046e17 	ldw	r4,4536(r17)
    93d8:	89446f17 	ldw	r5,4540(r17)
    93dc:	01d04bf4 	movhi	r7,16687
    93e0:	000d883a 	mov	r6,zero
    93e4:	39e12004 	addi	r7,r7,-31616
    93e8:	0026a540 	call	26a54 <__divdf3>
    93ec:	014000f4 	movhi	r5,3
    93f0:	100d883a 	mov	r6,r2
    93f4:	180f883a 	mov	r7,r3
    93f8:	29659104 	addi	r5,r5,-27068
    93fc:	8009883a 	mov	r4,r16
    9400:	00114a40 	call	114a4 <fprintf>

    size_t i = 0;
    const int *addrs = LMS7002M_regs_addrs();

    fprintf(p, "[LMS7002 registers ch.A]\n");
    9404:	010000f4 	movhi	r4,3
    9408:	800b883a 	mov	r5,r16
    940c:	21259704 	addi	r4,r4,-27044
    9410:	00115640 	call	11564 <fputs>
    LMS7002M_set_mac_ch(self, LMS_CHA);
    9414:	01401044 	movi	r5,65
    9418:	8809883a 	mov	r4,r17
    i = 0;
    while (addrs[i] != 0x0000)
    941c:	054000f4 	movhi	r21,3

    size_t i = 0;
    const int *addrs = LMS7002M_regs_addrs();

    fprintf(p, "[LMS7002 registers ch.A]\n");
    LMS7002M_set_mac_ch(self, LMS_CHA);
    9420:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    i = 0;
    while (addrs[i] != 0x0000)
    9424:	0027883a 	mov	r19,zero
    9428:	ad65d904 	addi	r21,r21,-26780
    942c:	9cc00104 	addi	r19,r19,4
    9430:	9d45883a 	add	r2,r19,r21
    9434:	14bfff17 	ldw	r18,-4(r2)
    9438:	050000f4 	movhi	r20,3
    943c:	a525d904 	addi	r20,r20,-26780
    9440:	90000a26 	beq	r18,zero,946c <LMS7002M_dump_ini+0x174>
    {
        fprintf(p, "0x%04x=0x%04x\n", addrs[i], LMS7002M_spi_read(self, addrs[i]));
    9444:	900b883a 	mov	r5,r18
    9448:	8809883a 	mov	r4,r17
    944c:	00069d00 	call	69d0 <LMS7002M_spi_read>
    9450:	014000f4 	movhi	r5,3
    9454:	100f883a 	mov	r7,r2
    9458:	900d883a 	mov	r6,r18
    945c:	29659e04 	addi	r5,r5,-27016
    9460:	8009883a 	mov	r4,r16
    9464:	00114a40 	call	114a4 <fprintf>
    9468:	003ff006 	br	942c <__alt_data_end+0xfffcac2c>
        i++;
    }

    fprintf(p, "[LMS7002 registers ch.B]\n");
    946c:	010000f4 	movhi	r4,3
    9470:	800b883a 	mov	r5,r16
    9474:	2125a204 	addi	r4,r4,-27000
    9478:	00115640 	call	11564 <fputs>
    LMS7002M_set_mac_ch(self, LMS_CHB);
    947c:	01401084 	movi	r5,66
    9480:	8809883a 	mov	r4,r17
    9484:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    i = 0;
    while (addrs[i] != 0x0000)
    9488:	0027883a 	mov	r19,zero
    948c:	9cc00104 	addi	r19,r19,4
    9490:	9d05883a 	add	r2,r19,r20
    9494:	14bfff17 	ldw	r18,-4(r2)
    9498:	90000a26 	beq	r18,zero,94c4 <LMS7002M_dump_ini+0x1cc>
    {
        fprintf(p, "0x%04x=0x%04x\n", addrs[i], LMS7002M_spi_read(self, addrs[i]));
    949c:	900b883a 	mov	r5,r18
    94a0:	8809883a 	mov	r4,r17
    94a4:	00069d00 	call	69d0 <LMS7002M_spi_read>
    94a8:	014000f4 	movhi	r5,3
    94ac:	100f883a 	mov	r7,r2
    94b0:	900d883a 	mov	r6,r18
    94b4:	29659e04 	addi	r5,r5,-27016
    94b8:	8009883a 	mov	r4,r16
    94bc:	00114a40 	call	114a4 <fprintf>
    94c0:	003ff206 	br	948c <__alt_data_end+0xfffcac8c>
        i++;
    }

    fprintf(p, "[Reference clocks]\n");
    94c4:	010000f4 	movhi	r4,3
    94c8:	800b883a 	mov	r5,r16
    94cc:	2125a904 	addi	r4,r4,-26972
    94d0:	00115640 	call	11564 <fputs>
    fprintf(p, "CGEN reference frequency MHz=%f\n", self->cgen_fref/1e6);
    94d4:	89047017 	ldw	r4,4544(r17)
    94d8:	89447117 	ldw	r5,4548(r17)
    94dc:	01d04bf4 	movhi	r7,16687
    94e0:	000d883a 	mov	r6,zero
    94e4:	39e12004 	addi	r7,r7,-31616
    94e8:	0026a540 	call	26a54 <__divdf3>
    94ec:	014000f4 	movhi	r5,3
    94f0:	180f883a 	mov	r7,r3
    94f4:	8009883a 	mov	r4,r16
    94f8:	100d883a 	mov	r6,r2
    94fc:	2965ae04 	addi	r5,r5,-26952
    9500:	00114a40 	call	114a4 <fprintf>
    fprintf(p, "SXR reference frequency MHz=%f\n", self->sxr_fref/1e6);
    9504:	89047217 	ldw	r4,4552(r17)
    9508:	89447317 	ldw	r5,4556(r17)
    950c:	01d04bf4 	movhi	r7,16687
    9510:	000d883a 	mov	r6,zero
    9514:	39e12004 	addi	r7,r7,-31616
    9518:	0026a540 	call	26a54 <__divdf3>
    951c:	014000f4 	movhi	r5,3
    9520:	180f883a 	mov	r7,r3
    9524:	8009883a 	mov	r4,r16
    9528:	100d883a 	mov	r6,r2
    952c:	2965b704 	addi	r5,r5,-26916
    9530:	00114a40 	call	114a4 <fprintf>
    fprintf(p, "SXT reference frequency MHz=%f\n", self->sxt_fref/1e6);
    9534:	89047417 	ldw	r4,4560(r17)
    9538:	89447517 	ldw	r5,4564(r17)
    953c:	01d04bf4 	movhi	r7,16687
    9540:	000d883a 	mov	r6,zero
    9544:	39e12004 	addi	r7,r7,-31616
    9548:	0026a540 	call	26a54 <__divdf3>
    954c:	014000f4 	movhi	r5,3
    9550:	8009883a 	mov	r4,r16
    9554:	100d883a 	mov	r6,r2
    9558:	180f883a 	mov	r7,r3
    955c:	2965bf04 	addi	r5,r5,-26884
    9560:	00114a40 	call	114a4 <fprintf>

    return fclose(p);
    9564:	8009883a 	mov	r4,r16
}
    9568:	dfc00617 	ldw	ra,24(sp)
    956c:	dd400517 	ldw	r21,20(sp)
    9570:	dd000417 	ldw	r20,16(sp)
    9574:	dcc00317 	ldw	r19,12(sp)
    9578:	dc800217 	ldw	r18,8(sp)
    957c:	dc400117 	ldw	r17,4(sp)
    9580:	dc000017 	ldw	r16,0(sp)
    9584:	dec00704 	addi	sp,sp,28
    fprintf(p, "[Reference clocks]\n");
    fprintf(p, "CGEN reference frequency MHz=%f\n", self->cgen_fref/1e6);
    fprintf(p, "SXR reference frequency MHz=%f\n", self->sxr_fref/1e6);
    fprintf(p, "SXT reference frequency MHz=%f\n", self->sxt_fref/1e6);

    return fclose(p);
    9588:	0010d041 	jmpi	10d04 <fclose>
}
    958c:	00bfffc4 	movi	r2,-1
    9590:	dfc00617 	ldw	ra,24(sp)
    9594:	dd400517 	ldw	r21,20(sp)
    9598:	dd000417 	ldw	r20,16(sp)
    959c:	dcc00317 	ldw	r19,12(sp)
    95a0:	dc800217 	ldw	r18,8(sp)
    95a4:	dc400117 	ldw	r17,4(sp)
    95a8:	dc000017 	ldw	r16,0(sp)
    95ac:	dec00704 	addi	sp,sp,28
    95b0:	f800283a 	ret

000095b4 <LMS7002M_load_ini>:

int LMS7002M_load_ini(LMS7002M_t *self, const char *path)
{
    95b4:	defffa04 	addi	sp,sp,-24
    95b8:	dc400315 	stw	r17,12(sp)
    95bc:	2023883a 	mov	r17,r4
    95c0:	2809883a 	mov	r4,r5
    FILE *p = fopen(path, "r");
    95c4:	014000f4 	movhi	r5,3
    95c8:	29655704 	addi	r5,r5,-27300

    return fclose(p);
}

int LMS7002M_load_ini(LMS7002M_t *self, const char *path)
{
    95cc:	dfc00515 	stw	ra,20(sp)
    95d0:	dc800415 	stw	r18,16(sp)
    95d4:	dc000215 	stw	r16,8(sp)
    FILE *p = fopen(path, "r");
    95d8:	00114640 	call	11464 <fopen>
    if (p == NULL) return -1;
    95dc:	10002c26 	beq	r2,zero,9690 <LMS7002M_load_ini+0xdc>
    95e0:	04801044 	movi	r18,65
            {
                //LMS7_logf(LMS7_INFO, "Found section %s", line);
                write_reg_ok = true;
                chan = LMS_CHB;
            }
            else write_reg_ok = false;
    95e4:	0021883a 	mov	r16,zero
            line[ret-1] = '\0'; //strip newline
            ret--;
        }

        //parse ini sections
        if (line[0] == '[')
    95e8:	0005883a 	mov	r2,zero
    95ec:	10c00007 	ldb	r3,0(r2)
    95f0:	008016c4 	movi	r2,91
    95f4:	18800f1e 	bne	r3,r2,9634 <LMS7002M_load_ini+0x80>
        {
            if (strcmp(line, "[LMS7002 registers ch.A]") == 0)
    95f8:	014000f4 	movhi	r5,3
    95fc:	2965c704 	addi	r5,r5,-26852
    9600:	0009883a 	mov	r4,zero
    9604:	0013ef40 	call	13ef4 <strcmp>
    9608:	1000021e 	bne	r2,zero,9614 <LMS7002M_load_ini+0x60>
            {
                //LMS7_logf(LMS7_INFO, "Found section %s", line);
                write_reg_ok = true;
                chan = LMS_CHA;
    960c:	04801044 	movi	r18,65
    9610:	00000606 	br	962c <LMS7002M_load_ini+0x78>
            }
            else if (strcmp(line, "[LMS7002 registers ch.B]") == 0)
    9614:	014000f4 	movhi	r5,3
    9618:	2965ce04 	addi	r5,r5,-26824
    961c:	0009883a 	mov	r4,zero
    9620:	0013ef40 	call	13ef4 <strcmp>
    9624:	103fef1e 	bne	r2,zero,95e4 <__alt_data_end+0xfffcade4>
            {
                //LMS7_logf(LMS7_INFO, "Found section %s", line);
                write_reg_ok = true;
                chan = LMS_CHB;
    9628:	04801084 	movi	r18,66
                chan = LMS_CHA;
            }
            else if (strcmp(line, "[LMS7002 registers ch.B]") == 0)
            {
                //LMS7_logf(LMS7_INFO, "Found section %s", line);
                write_reg_ok = true;
    962c:	04000044 	movi	r16,1
    9630:	003fed06 	br	95e8 <__alt_data_end+0xfffcade8>
            }
            else write_reg_ok = false;
        }

        //parse values
        else if (write_reg_ok)
    9634:	80803fcc 	andi	r2,r16,255
    9638:	103feb26 	beq	r2,zero,95e8 <__alt_data_end+0xfffcade8>
        {
            unsigned int addr = 0, value = 0;
            ret = sscanf(line, "0x%04x=0x%04x", &addr, &value);
    963c:	014000f4 	movhi	r5,3
    9640:	d80f883a 	mov	r7,sp
    9644:	d9800104 	addi	r6,sp,4
    9648:	2965d504 	addi	r5,r5,-26796
    964c:	0009883a 	mov	r4,zero
        }

        //parse values
        else if (write_reg_ok)
        {
            unsigned int addr = 0, value = 0;
    9650:	d8000115 	stw	zero,4(sp)
    9654:	d8000015 	stw	zero,0(sp)
            ret = sscanf(line, "0x%04x=0x%04x", &addr, &value);
    9658:	0013cc40 	call	13cc4 <sscanf>
            if (ret > 0)
    965c:	00bfe20e 	bge	zero,r2,95e8 <__alt_data_end+0xfffcade8>
            {
                LMS7002M_set_mac_ch(self, chan);
    9660:	900b883a 	mov	r5,r18
    9664:	8809883a 	mov	r4,r17
    9668:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
                LMS7002M_spi_write(self, addr, value);
    966c:	d9800017 	ldw	r6,0(sp)
    9670:	d9400117 	ldw	r5,4(sp)
    9674:	8809883a 	mov	r4,r17
    9678:	000697c0 	call	697c <LMS7002M_spi_write>
                LMS7002M_regs_set(self->regs, addr, value);
    967c:	d9800017 	ldw	r6,0(sp)
    9680:	d9400117 	ldw	r5,4(sp)
    9684:	89046917 	ldw	r4,4516(r17)
    9688:	0003fd80 	call	3fd8 <LMS7002M_regs_set>
    968c:	003fd606 	br	95e8 <__alt_data_end+0xfffcade8>

        free(line);
    }

    return fclose(p);
}
    9690:	00bfffc4 	movi	r2,-1
    9694:	dfc00517 	ldw	ra,20(sp)
    9698:	dc800417 	ldw	r18,16(sp)
    969c:	dc400317 	ldw	r17,12(sp)
    96a0:	dc000217 	ldw	r16,8(sp)
    96a4:	dec00604 	addi	sp,sp,24
    96a8:	f800283a 	ret

000096ac <LMS7002M_ldo_enable>:
///

#include "LMS7002M_impl.h"

void LMS7002M_ldo_enable(LMS7002M_t *self, const bool enable, const int group)
{
    96ac:	defffc04 	addi	sp,sp,-16
    96b0:	dc800215 	stw	r18,8(sp)
    96b4:	dc000015 	stw	r16,0(sp)
    96b8:	3025883a 	mov	r18,r6
    96bc:	2821883a 	mov	r16,r5
    //LDO is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    96c0:	014010c4 	movi	r5,67
///

#include "LMS7002M_impl.h"

void LMS7002M_ldo_enable(LMS7002M_t *self, const bool enable, const int group)
{
    96c4:	dc400115 	stw	r17,4(sp)
    96c8:	dfc00315 	stw	ra,12(sp)
    96cc:	2023883a 	mov	r17,r4
    //LDO is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    96d0:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //TODO, we can implement more groups, for now only 1
    if (group != LMS7002M_LDO_ALL) return;
    96d4:	9000311e 	bne	r18,zero,979c <LMS7002M_ldo_enable+0xf0>

    const int val = enable?1:0;

    self->regs->reg_0x0092_en_ldo_dig= val;
    96d8:	88846917 	ldw	r2,4516(r17)
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    //TODO, we can implement more groups, for now only 1
    if (group != LMS7002M_LDO_ALL) return;

    const int val = enable?1:0;
    96dc:	80c03fcc 	andi	r3,r16,255
    self->regs->reg_0x00a6_en_g_ldop = 1;
    self->regs->reg_0x00a6_pd_ldo_digip1 = enable?0:1;
    self->regs->reg_0x00a6_pd_ldo_digip2 = enable?0:1;
    self->regs->reg_0x00a6_pd_ldo_spibuf = enable?0:1;

    LMS7002M_regs_spi_write(self, 0x0092);
    96e0:	8809883a 	mov	r4,r17
    //TODO, we can implement more groups, for now only 1
    if (group != LMS7002M_LDO_ALL) return;

    const int val = enable?1:0;

    self->regs->reg_0x0092_en_ldo_dig= val;
    96e4:	10c0a015 	stw	r3,640(r2)
    self->regs->reg_0x0092_en_ldo_diggn= val;
    96e8:	10c0a115 	stw	r3,644(r2)
    self->regs->reg_0x0092_en_ldo_digsxr= val;
    96ec:	10c0a215 	stw	r3,648(r2)
    self->regs->reg_0x0092_en_ldo_digsxt= val;
    96f0:	10c0a315 	stw	r3,652(r2)
    self->regs->reg_0x0092_en_ldo_divgn= val;
    96f4:	10c0a415 	stw	r3,656(r2)
    self->regs->reg_0x0092_en_ldo_divsxr= val;
    96f8:	10c0a515 	stw	r3,660(r2)
    self->regs->reg_0x0092_en_ldo_divsxt= val;
    96fc:	10c0a615 	stw	r3,664(r2)
    self->regs->reg_0x0092_en_ldo_lna12= val;
    9700:	10c0a715 	stw	r3,668(r2)
    self->regs->reg_0x0092_en_ldo_lna14= val;
    9704:	10c0a815 	stw	r3,672(r2)
    self->regs->reg_0x0092_en_ldo_mxrfe= val;
    9708:	10c0a915 	stw	r3,676(r2)
    self->regs->reg_0x0092_en_ldo_rbb= val;
    970c:	10c0aa15 	stw	r3,680(r2)
    self->regs->reg_0x0092_en_ldo_rxbuf= val;
    9710:	10c0ab15 	stw	r3,684(r2)
    self->regs->reg_0x0092_en_ldo_tbb= val;
    9714:	10c0ac15 	stw	r3,688(r2)
    self->regs->reg_0x0092_en_ldo_tia12= val;
    9718:	10c0ad15 	stw	r3,692(r2)
    self->regs->reg_0x0092_en_ldo_tia14= val;
    971c:	10c0ae15 	stw	r3,696(r2)
    self->regs->reg_0x0092_en_g_ldo= val;
    9720:	10c0af15 	stw	r3,700(r2)

    self->regs->reg_0x0093_en_ldo_afe= val;
    9724:	10c0b615 	stw	r3,728(r2)
    self->regs->reg_0x0093_en_ldo_cpgn= val;
    9728:	10c0b715 	stw	r3,732(r2)
    self->regs->reg_0x0093_en_ldo_cpsxr= val;
    972c:	10c0b815 	stw	r3,736(r2)
    self->regs->reg_0x0093_en_ldo_tlob= val;
    9730:	10c0b915 	stw	r3,740(r2)
    self->regs->reg_0x0093_en_ldo_tpad= val;
    9734:	10c0ba15 	stw	r3,744(r2)
    self->regs->reg_0x0093_en_ldo_txbuf= val;
    9738:	10c0bb15 	stw	r3,748(r2)
    self->regs->reg_0x0093_en_ldo_vcogn= val;
    973c:	10c0bc15 	stw	r3,752(r2)
    self->regs->reg_0x0093_en_ldo_vcosxr= val;
    9740:	10c0bd15 	stw	r3,756(r2)
    self->regs->reg_0x0093_en_ldo_vcosxt= val;
    9744:	10c0be15 	stw	r3,760(r2)
    self->regs->reg_0x0093_en_ldo_cpsxt= val;
    9748:	10c0bf15 	stw	r3,764(r2)

    self->regs->reg_0x00a6_en_g_ldop = 1;
    974c:	00c00044 	movi	r3,1
    self->regs->reg_0x00a6_pd_ldo_digip1 = enable?0:1;
    9750:	80caf03a 	xor	r5,r16,r3
    9754:	29403fcc 	andi	r5,r5,255
    9758:	11412a15 	stw	r5,1192(r2)
    self->regs->reg_0x00a6_pd_ldo_digip2 = enable?0:1;
    975c:	11412915 	stw	r5,1188(r2)
    self->regs->reg_0x00a6_pd_ldo_spibuf = enable?0:1;
    9760:	11412815 	stw	r5,1184(r2)
    self->regs->reg_0x0093_en_ldo_vcogn= val;
    self->regs->reg_0x0093_en_ldo_vcosxr= val;
    self->regs->reg_0x0093_en_ldo_vcosxt= val;
    self->regs->reg_0x0093_en_ldo_cpsxt= val;

    self->regs->reg_0x00a6_en_g_ldop = 1;
    9764:	10c12b15 	stw	r3,1196(r2)
    self->regs->reg_0x00a6_pd_ldo_digip1 = enable?0:1;
    self->regs->reg_0x00a6_pd_ldo_digip2 = enable?0:1;
    self->regs->reg_0x00a6_pd_ldo_spibuf = enable?0:1;

    LMS7002M_regs_spi_write(self, 0x0092);
    9768:	01402484 	movi	r5,146
    976c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0093);
    9770:	8809883a 	mov	r4,r17
    9774:	014024c4 	movi	r5,147
    9778:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x00a6);
    977c:	01402984 	movi	r5,166
    9780:	8809883a 	mov	r4,r17
}
    9784:	dfc00317 	ldw	ra,12(sp)
    9788:	dc800217 	ldw	r18,8(sp)
    978c:	dc400117 	ldw	r17,4(sp)
    9790:	dc000017 	ldw	r16,0(sp)
    9794:	dec00404 	addi	sp,sp,16
    self->regs->reg_0x00a6_pd_ldo_digip2 = enable?0:1;
    self->regs->reg_0x00a6_pd_ldo_spibuf = enable?0:1;

    LMS7002M_regs_spi_write(self, 0x0092);
    LMS7002M_regs_spi_write(self, 0x0093);
    LMS7002M_regs_spi_write(self, 0x00a6);
    9798:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>
}
    979c:	dfc00317 	ldw	ra,12(sp)
    97a0:	dc800217 	ldw	r18,8(sp)
    97a4:	dc400117 	ldw	r17,4(sp)
    97a8:	dc000017 	ldw	r16,0(sp)
    97ac:	dec00404 	addi	sp,sp,16
    97b0:	f800283a 	ret

000097b4 <__lms7002m_diq_index>:
    }
}

static inline int __lms7002m_diq_index(const int search, const int positions[4])
{
    for (size_t i = 0; i < 4; i++)
    97b4:	0005883a 	mov	r2,zero
    97b8:	00c00104 	movi	r3,4
    {
        if (search == positions[i]) return i;
    97bc:	29800017 	ldw	r6,0(r5)
    97c0:	31000426 	beq	r6,r4,97d4 <__lms7002m_diq_index+0x20>
    }
}

static inline int __lms7002m_diq_index(const int search, const int positions[4])
{
    for (size_t i = 0; i < 4; i++)
    97c4:	10800044 	addi	r2,r2,1
    97c8:	29400104 	addi	r5,r5,4
    97cc:	10fffb1e 	bne	r2,r3,97bc <__alt_data_end+0xfffcafbc>
    {
        if (search == positions[i]) return i;
    }
    return 0; //dont care
    97d0:	0005883a 	mov	r2,zero
}
    97d4:	f800283a 	ret

000097d8 <LMS7002M_set_mac_ch>:
    }
    LMS7002M_regs_spi_write(self, 0x002A);
}

void LMS7002M_set_mac_ch(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    97d8:	defffd04 	addi	sp,sp,-12
    97dc:	dc000015 	stw	r16,0(sp)
    97e0:	dfc00215 	stw	ra,8(sp)
    97e4:	dc400115 	stw	r17,4(sp)
    //pick the register map and setting based on channel
    int newValue = 0;
    LMS7002M_regs_t *regs = NULL;
    switch (channel)
    97e8:	00801084 	movi	r2,66
    }
    LMS7002M_regs_spi_write(self, 0x002A);
}

void LMS7002M_set_mac_ch(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    97ec:	2021883a 	mov	r16,r4
    97f0:	20c00104 	addi	r3,r4,4
    //pick the register map and setting based on channel
    int newValue = 0;
    LMS7002M_regs_t *regs = NULL;
    switch (channel)
    97f4:	28800726 	beq	r5,r2,9814 <LMS7002M_set_mac_ch+0x3c>
    97f8:	008010c4 	movi	r2,67
    97fc:	28800826 	beq	r5,r2,9820 <LMS7002M_set_mac_ch+0x48>
    9800:	00801044 	movi	r2,65
    9804:	2880091e 	bne	r5,r2,982c <LMS7002M_set_mac_ch+0x54>
    {
    case LMS_CHA:
        newValue = REG_0X0020_MAC_CHA;
        regs = &self->_regs[0];
    9808:	1823883a 	mov	r17,r3
    int newValue = 0;
    LMS7002M_regs_t *regs = NULL;
    switch (channel)
    {
    case LMS_CHA:
        newValue = REG_0X0020_MAC_CHA;
    980c:	00800044 	movi	r2,1
        regs = &self->_regs[0];
        break;
    9810:	00000806 	br	9834 <LMS7002M_set_mac_ch+0x5c>

    case LMS_CHB:
        newValue = REG_0X0020_MAC_CHB;
        regs = &self->_regs[1];
    9814:	24423504 	addi	r17,r4,2260
        newValue = REG_0X0020_MAC_CHA;
        regs = &self->_regs[0];
        break;

    case LMS_CHB:
        newValue = REG_0X0020_MAC_CHB;
    9818:	00800084 	movi	r2,2
        regs = &self->_regs[1];
        break;
    981c:	00000506 	br	9834 <LMS7002M_set_mac_ch+0x5c>
    //specifying CHAB is a convenience to set both channels
    //however, we have to pick a single register shadow
    //we recommended to not use CHAB in most cases
    case LMS_CHAB:
        newValue = REG_0X0020_MAC_CHAB;
        regs = &self->_regs[0];
    9820:	1823883a 	mov	r17,r3

    //specifying CHAB is a convenience to set both channels
    //however, we have to pick a single register shadow
    //we recommended to not use CHAB in most cases
    case LMS_CHAB:
        newValue = REG_0X0020_MAC_CHAB;
    9824:	008000c4 	movi	r2,3
        regs = &self->_regs[0];
        break;
    9828:	00000206 	br	9834 <LMS7002M_set_mac_ch+0x5c>

void LMS7002M_set_mac_ch(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    //pick the register map and setting based on channel
    int newValue = 0;
    LMS7002M_regs_t *regs = NULL;
    982c:	0023883a 	mov	r17,zero
}

void LMS7002M_set_mac_ch(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    //pick the register map and setting based on channel
    int newValue = 0;
    9830:	0005883a 	mov	r2,zero
        regs = &self->_regs[0];
        break;
    }

    //manually pick the first shadow bank for this setting
    self->regs = self->_regs;
    9834:	80c46915 	stw	r3,4516(r16)
    if (self->regs->reg_0x0020_mac != newValue)
    9838:	80c00f17 	ldw	r3,60(r16)
    983c:	10c00426 	beq	r2,r3,9850 <LMS7002M_set_mac_ch+0x78>
    {
        self->regs->reg_0x0020_mac = newValue;
    9840:	80800f15 	stw	r2,60(r16)
        LMS7002M_regs_spi_write(self, 0x0020);
    9844:	01400804 	movi	r5,32
    9848:	8009883a 	mov	r4,r16
    984c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    }

    //now select the user's desired shadow bank for further calls
    self->regs = regs;
    9850:	84446915 	stw	r17,4516(r16)
}
    9854:	dfc00217 	ldw	ra,8(sp)
    9858:	dc400117 	ldw	r17,4(sp)
    985c:	dc000017 	ldw	r16,0(sp)
    9860:	dec00304 	addi	sp,sp,12
    9864:	f800283a 	ret

00009868 <LMS7002M_set_spi_mode>:

#include <stdlib.h>
#include "LMS7002M_impl.h"

void LMS7002M_set_spi_mode(LMS7002M_t *self, const int numWires)
{
    9868:	defffd04 	addi	sp,sp,-12
    986c:	dc400115 	stw	r17,4(sp)
    9870:	2823883a 	mov	r17,r5
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9874:	014010c4 	movi	r5,67

#include <stdlib.h>
#include "LMS7002M_impl.h"

void LMS7002M_set_spi_mode(LMS7002M_t *self, const int numWires)
{
    9878:	dc000015 	stw	r16,0(sp)
    987c:	dfc00215 	stw	ra,8(sp)
    9880:	2021883a 	mov	r16,r4
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9884:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    if (numWires == 3) self->regs->reg_0x0021_spimode = REG_0X0021_SPIMODE_3WIRE;
    9888:	008000c4 	movi	r2,3
    988c:	8880031e 	bne	r17,r2,989c <LMS7002M_set_spi_mode+0x34>
    9890:	80846917 	ldw	r2,4516(r16)
    9894:	10001a15 	stw	zero,104(r2)
    9898:	00000506 	br	98b0 <LMS7002M_set_spi_mode+0x48>
    if (numWires == 4) self->regs->reg_0x0021_spimode = REG_0X0021_SPIMODE_4WIRE;
    989c:	00800104 	movi	r2,4
    98a0:	8880031e 	bne	r17,r2,98b0 <LMS7002M_set_spi_mode+0x48>
    98a4:	80846917 	ldw	r2,4516(r16)
    98a8:	00c00044 	movi	r3,1
    98ac:	10c01a15 	stw	r3,104(r2)
    LMS7002M_regs_spi_write(self, 0x0021);
    98b0:	01400844 	movi	r5,33
    98b4:	8009883a 	mov	r4,r16
}
    98b8:	dfc00217 	ldw	ra,8(sp)
    98bc:	dc400117 	ldw	r17,4(sp)
    98c0:	dc000017 	ldw	r16,0(sp)
    98c4:	dec00304 	addi	sp,sp,12
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    if (numWires == 3) self->regs->reg_0x0021_spimode = REG_0X0021_SPIMODE_3WIRE;
    if (numWires == 4) self->regs->reg_0x0021_spimode = REG_0X0021_SPIMODE_4WIRE;
    LMS7002M_regs_spi_write(self, 0x0021);
    98c8:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

000098cc <LMS7002M_reset>:
}

void LMS7002M_reset(LMS7002M_t *self)
{
    98cc:	defffd04 	addi	sp,sp,-12
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    98d0:	014010c4 	movi	r5,67
    if (numWires == 4) self->regs->reg_0x0021_spimode = REG_0X0021_SPIMODE_4WIRE;
    LMS7002M_regs_spi_write(self, 0x0021);
}

void LMS7002M_reset(LMS7002M_t *self)
{
    98d4:	dfc00215 	stw	ra,8(sp)
    98d8:	dc400115 	stw	r17,4(sp)
    98dc:	dc000015 	stw	r16,0(sp)
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    LMS7002M_spi_write(self, 0x0020, 0x0);
    98e0:	04400804 	movi	r17,32
    if (numWires == 4) self->regs->reg_0x0021_spimode = REG_0X0021_SPIMODE_4WIRE;
    LMS7002M_regs_spi_write(self, 0x0021);
}

void LMS7002M_reset(LMS7002M_t *self)
{
    98e4:	2021883a 	mov	r16,r4
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    98e8:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    LMS7002M_spi_write(self, 0x0020, 0x0);
    98ec:	000d883a 	mov	r6,zero
    98f0:	880b883a 	mov	r5,r17
    98f4:	8009883a 	mov	r4,r16
    98f8:	000697c0 	call	697c <LMS7002M_spi_write>
    LMS7002M_regs_spi_write(self, 0x0020);
    98fc:	880b883a 	mov	r5,r17
    9900:	8009883a 	mov	r4,r16
    9904:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x002E);//must write
    9908:	01400b84 	movi	r5,46
    990c:	8009883a 	mov	r4,r16
}
    9910:	dfc00217 	ldw	ra,8(sp)
    9914:	dc400117 	ldw	r17,4(sp)
    9918:	dc000017 	ldw	r16,0(sp)
    991c:	dec00304 	addi	sp,sp,12
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    LMS7002M_spi_write(self, 0x0020, 0x0);
    LMS7002M_regs_spi_write(self, 0x0020);
    LMS7002M_regs_spi_write(self, 0x002E);//must write
    9920:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

00009924 <LMS7002M_reset_lml_fifo>:
}


void LMS7002M_reset_lml_fifo(LMS7002M_t *self, const LMS7002M_dir_t direction)
{
    9924:	defffd04 	addi	sp,sp,-12
    9928:	dc000015 	stw	r16,0(sp)
    992c:	2821883a 	mov	r16,r5
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9930:	014010c4 	movi	r5,67
    LMS7002M_regs_spi_write(self, 0x002E);//must write
}


void LMS7002M_reset_lml_fifo(LMS7002M_t *self, const LMS7002M_dir_t direction)
{
    9934:	dc400115 	stw	r17,4(sp)
    9938:	dfc00215 	stw	ra,8(sp)
    993c:	2023883a 	mov	r17,r4
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9940:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //put into reset
    if (direction == LMS_RX)
    9944:	00800084 	movi	r2,2
    9948:	8080051e 	bne	r16,r2,9960 <LMS7002M_reset_lml_fifo+0x3c>
    {
        self->regs->reg_0x0020_srst_rxfifo = 0;
    994c:	88846917 	ldw	r2,4516(r17)
    9950:	10000815 	stw	zero,32(r2)
        self->regs->reg_0x0020_lrst_rx_a = 0;
    9954:	10000615 	stw	zero,24(r2)
        self->regs->reg_0x0020_lrst_rx_b = 0;
    9958:	10000415 	stw	zero,16(r2)
    995c:	00000606 	br	9978 <LMS7002M_reset_lml_fifo+0x54>
    }
    if (direction == LMS_TX)
    9960:	00800044 	movi	r2,1
    9964:	8080041e 	bne	r16,r2,9978 <LMS7002M_reset_lml_fifo+0x54>
    {
        self->regs->reg_0x0020_srst_txfifo = 0;
    9968:	88846917 	ldw	r2,4516(r17)
    996c:	10000915 	stw	zero,36(r2)
        self->regs->reg_0x0020_lrst_tx_a = 0;
    9970:	10000215 	stw	zero,8(r2)
        self->regs->reg_0x0020_lrst_tx_b = 0;
    9974:	10000015 	stw	zero,0(r2)
    }
    LMS7002M_regs_spi_write(self, 0x0020);
    9978:	01400804 	movi	r5,32
    997c:	8809883a 	mov	r4,r17
    9980:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //clear resets
    if (direction == LMS_RX)
    9984:	00c00084 	movi	r3,2
    9988:	00800044 	movi	r2,1
    998c:	80c0051e 	bne	r16,r3,99a4 <LMS7002M_reset_lml_fifo+0x80>
    {
        self->regs->reg_0x0020_srst_rxfifo = 1;
    9990:	88c46917 	ldw	r3,4516(r17)
    9994:	18800815 	stw	r2,32(r3)
        self->regs->reg_0x0020_lrst_rx_a = 1;
    9998:	18800615 	stw	r2,24(r3)
        self->regs->reg_0x0020_lrst_rx_b = 1;
    999c:	18800415 	stw	r2,16(r3)
    99a0:	00000506 	br	99b8 <LMS7002M_reset_lml_fifo+0x94>
    }
    if (direction == LMS_TX)
    99a4:	8080041e 	bne	r16,r2,99b8 <LMS7002M_reset_lml_fifo+0x94>
    {
        self->regs->reg_0x0020_srst_txfifo = 1;
    99a8:	88846917 	ldw	r2,4516(r17)
    99ac:	14000915 	stw	r16,36(r2)
        self->regs->reg_0x0020_lrst_tx_a = 1;
    99b0:	14000215 	stw	r16,8(r2)
        self->regs->reg_0x0020_lrst_tx_b = 1;
    99b4:	14000015 	stw	r16,0(r2)
    }
    LMS7002M_regs_spi_write(self, 0x0020);
    99b8:	01400804 	movi	r5,32
    99bc:	8809883a 	mov	r4,r17
}
    99c0:	dfc00217 	ldw	ra,8(sp)
    99c4:	dc400117 	ldw	r17,4(sp)
    99c8:	dc000017 	ldw	r16,0(sp)
    99cc:	dec00304 	addi	sp,sp,12
    {
        self->regs->reg_0x0020_srst_txfifo = 1;
        self->regs->reg_0x0020_lrst_tx_a = 1;
        self->regs->reg_0x0020_lrst_tx_b = 1;
    }
    LMS7002M_regs_spi_write(self, 0x0020);
    99d0:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

000099d4 <LMS7002M_power_down>:
}

void LMS7002M_power_down(LMS7002M_t *self)
{
    99d4:	defff904 	addi	sp,sp,-28
    99d8:	dc400115 	stw	r17,4(sp)
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    99dc:	044010c4 	movi	r17,67
    99e0:	880b883a 	mov	r5,r17
    }
    LMS7002M_regs_spi_write(self, 0x0020);
}

void LMS7002M_power_down(LMS7002M_t *self)
{
    99e4:	dfc00615 	stw	ra,24(sp)
    99e8:	dd400515 	stw	r21,20(sp)
    99ec:	dd000415 	stw	r20,16(sp)
    99f0:	dcc00315 	stw	r19,12(sp)
    99f4:	dc800215 	stw	r18,8(sp)
    99f8:	dc000015 	stw	r16,0(sp)
    99fc:	2021883a 	mov	r16,r4
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9a00:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0020_rxen_a = 0;
    9a04:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x0020_rxen_b = 0;
    self->regs->reg_0x0020_txen_a = 0;
    self->regs->reg_0x0020_txen_b = 0;
    LMS7002M_regs_spi_write(self, 0x0020);
    9a08:	8009883a 	mov	r4,r16
    9a0c:	01400804 	movi	r5,32
void LMS7002M_power_down(LMS7002M_t *self)
{
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x0020_rxen_a = 0;
    9a10:	10000b15 	stw	zero,44(r2)
    self->regs->reg_0x0020_rxen_b = 0;
    9a14:	10000a15 	stw	zero,40(r2)
    self->regs->reg_0x0020_txen_a = 0;
    9a18:	10000d15 	stw	zero,52(r2)
    self->regs->reg_0x0020_txen_b = 0;
    9a1c:	10000c15 	stw	zero,48(r2)
    LMS7002M_regs_spi_write(self, 0x0020);
    9a20:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    LMS7002M_ldo_enable(self, false, LMS7002M_LDO_ALL);
    9a24:	8009883a 	mov	r4,r16
    9a28:	000d883a 	mov	r6,zero
    9a2c:	000b883a 	mov	r5,zero
    9a30:	00096ac0 	call	96ac <LMS7002M_ldo_enable>
    LMS7002M_afe_enable(self, LMS_TX, LMS_CHA, false);
    9a34:	04800044 	movi	r18,1
    9a38:	05401044 	movi	r21,65
    9a3c:	a80d883a 	mov	r6,r21
    9a40:	900b883a 	mov	r5,r18
    9a44:	8009883a 	mov	r4,r16
    9a48:	000f883a 	mov	r7,zero
    9a4c:	00013040 	call	1304 <LMS7002M_afe_enable>
    LMS7002M_afe_enable(self, LMS_TX, LMS_CHB, false);
    9a50:	05001084 	movi	r20,66
    9a54:	a00d883a 	mov	r6,r20
    9a58:	900b883a 	mov	r5,r18
    9a5c:	8009883a 	mov	r4,r16
    9a60:	000f883a 	mov	r7,zero
    9a64:	00013040 	call	1304 <LMS7002M_afe_enable>
    LMS7002M_afe_enable(self, LMS_RX, LMS_CHA, false);
    9a68:	04c00084 	movi	r19,2
    9a6c:	a80d883a 	mov	r6,r21
    9a70:	980b883a 	mov	r5,r19
    9a74:	8009883a 	mov	r4,r16
    9a78:	000f883a 	mov	r7,zero
    9a7c:	00013040 	call	1304 <LMS7002M_afe_enable>
    LMS7002M_afe_enable(self, LMS_RX, LMS_CHB, false);
    9a80:	000f883a 	mov	r7,zero
    9a84:	a00d883a 	mov	r6,r20
    9a88:	980b883a 	mov	r5,r19
    9a8c:	8009883a 	mov	r4,r16
    9a90:	00013040 	call	1304 <LMS7002M_afe_enable>
    LMS7002M_rxtsp_enable(self, LMS_CHAB, false);
    9a94:	880b883a 	mov	r5,r17
    9a98:	8009883a 	mov	r4,r16
    9a9c:	000d883a 	mov	r6,zero
    9aa0:	000bd3c0 	call	bd3c <LMS7002M_rxtsp_enable>
    LMS7002M_txtsp_enable(self, LMS_CHAB, false);
    9aa4:	880b883a 	mov	r5,r17
    9aa8:	8009883a 	mov	r4,r16
    9aac:	000d883a 	mov	r6,zero
    9ab0:	000e0a00 	call	e0a0 <LMS7002M_txtsp_enable>
    LMS7002M_rbb_enable(self, LMS_CHAB, false);
    9ab4:	880b883a 	mov	r5,r17
    9ab8:	8009883a 	mov	r4,r16
    9abc:	000d883a 	mov	r6,zero
    9ac0:	000a0f00 	call	a0f0 <LMS7002M_rbb_enable>
    LMS7002M_tbb_enable(self, LMS_CHAB, false);
    9ac4:	880b883a 	mov	r5,r17
    9ac8:	8009883a 	mov	r4,r16
    9acc:	000d883a 	mov	r6,zero
    9ad0:	000cc7c0 	call	cc7c <LMS7002M_tbb_enable>
    LMS7002M_rfe_enable(self, LMS_CHAB, false);
    9ad4:	880b883a 	mov	r5,r17
    9ad8:	8009883a 	mov	r4,r16
    9adc:	000d883a 	mov	r6,zero
    9ae0:	000a4400 	call	a440 <LMS7002M_rfe_enable>
    LMS7002M_trf_enable(self, LMS_CHAB, false);
    9ae4:	880b883a 	mov	r5,r17
    9ae8:	8009883a 	mov	r4,r16
    9aec:	000d883a 	mov	r6,zero
    9af0:	000cdf00 	call	cdf0 <LMS7002M_trf_enable>
    LMS7002M_sxx_enable(self, LMS_RX, false);
    9af4:	980b883a 	mov	r5,r19
    9af8:	8009883a 	mov	r4,r16
    9afc:	000d883a 	mov	r6,zero
    9b00:	000c3d00 	call	c3d0 <LMS7002M_sxx_enable>
    LMS7002M_sxx_enable(self, LMS_TX, false);
    9b04:	000d883a 	mov	r6,zero
    9b08:	900b883a 	mov	r5,r18
    9b0c:	8009883a 	mov	r4,r16
}
    9b10:	dfc00617 	ldw	ra,24(sp)
    9b14:	dd400517 	ldw	r21,20(sp)
    9b18:	dd000417 	ldw	r20,16(sp)
    9b1c:	dcc00317 	ldw	r19,12(sp)
    9b20:	dc800217 	ldw	r18,8(sp)
    9b24:	dc400117 	ldw	r17,4(sp)
    9b28:	dc000017 	ldw	r16,0(sp)
    9b2c:	dec00704 	addi	sp,sp,28
    LMS7002M_rbb_enable(self, LMS_CHAB, false);
    LMS7002M_tbb_enable(self, LMS_CHAB, false);
    LMS7002M_rfe_enable(self, LMS_CHAB, false);
    LMS7002M_trf_enable(self, LMS_CHAB, false);
    LMS7002M_sxx_enable(self, LMS_RX, false);
    LMS7002M_sxx_enable(self, LMS_TX, false);
    9b30:	000c3d01 	jmpi	c3d0 <LMS7002M_sxx_enable>

00009b34 <LMS7002M_configure_lml_port>:
}

void LMS7002M_configure_lml_port(LMS7002M_t *self, const LMS7002M_port_t portNo, const LMS7002M_dir_t direction, const int mclkDiv)
{
    9b34:	defffb04 	addi	sp,sp,-20
    9b38:	dc800215 	stw	r18,8(sp)
    9b3c:	2825883a 	mov	r18,r5
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9b40:	014010c4 	movi	r5,67
    LMS7002M_sxx_enable(self, LMS_RX, false);
    LMS7002M_sxx_enable(self, LMS_TX, false);
}

void LMS7002M_configure_lml_port(LMS7002M_t *self, const LMS7002M_port_t portNo, const LMS7002M_dir_t direction, const int mclkDiv)
{
    9b44:	dcc00315 	stw	r19,12(sp)
    9b48:	dc400115 	stw	r17,4(sp)
    9b4c:	dc000015 	stw	r16,0(sp)
    9b50:	2023883a 	mov	r17,r4
    9b54:	dfc00415 	stw	ra,16(sp)
    9b58:	3027883a 	mov	r19,r6
    9b5c:	3821883a 	mov	r16,r7
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9b60:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //set TRXIQ on both ports
    if (portNo == LMS_PORT1)
    9b64:	00c00044 	movi	r3,1
    9b68:	88846917 	ldw	r2,4516(r17)
    9b6c:	90c0041e 	bne	r18,r3,9b80 <LMS7002M_configure_lml_port+0x4c>
    {
        self->regs->reg_0x0023_lml1_mode = REG_0X0023_LML1_MODE_TRXIQ;
        self->regs->reg_0x0023_lml1_rxntxiq = (direction==LMS_TX)?
    9b70:	98c6c03a 	cmpne	r3,r19,r3
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    //set TRXIQ on both ports
    if (portNo == LMS_PORT1)
    {
        self->regs->reg_0x0023_lml1_mode = REG_0X0023_LML1_MODE_TRXIQ;
    9b74:	10003515 	stw	zero,212(r2)
        self->regs->reg_0x0023_lml1_rxntxiq = (direction==LMS_TX)?
    9b78:	10c03415 	stw	r3,208(r2)
    9b7c:	00000506 	br	9b94 <LMS7002M_configure_lml_port+0x60>
            REG_0X0023_LML1_RXNTXIQ_RXIQ:REG_0X0023_LML1_RXNTXIQ_TXIQ; //WARNING: TX/RX perspective swap
    }
    if (portNo == LMS_PORT2)
    9b80:	00c00084 	movi	r3,2
    9b84:	90c0031e 	bne	r18,r3,9b94 <LMS7002M_configure_lml_port+0x60>
    {
        self->regs->reg_0x0023_lml2_mode = REG_0X0023_LML2_MODE_TRXIQ;
        self->regs->reg_0x0023_lml2_rxntxiq = (direction==LMS_TX)?
    9b88:	98c00058 	cmpnei	r3,r19,1
        self->regs->reg_0x0023_lml1_rxntxiq = (direction==LMS_TX)?
            REG_0X0023_LML1_RXNTXIQ_RXIQ:REG_0X0023_LML1_RXNTXIQ_TXIQ; //WARNING: TX/RX perspective swap
    }
    if (portNo == LMS_PORT2)
    {
        self->regs->reg_0x0023_lml2_mode = REG_0X0023_LML2_MODE_TRXIQ;
    9b8c:	10003215 	stw	zero,200(r2)
        self->regs->reg_0x0023_lml2_rxntxiq = (direction==LMS_TX)?
    9b90:	10c03115 	stw	r3,196(r2)
            REG_0X0023_LML2_RXNTXIQ_RXIQ:REG_0X0023_LML2_RXNTXIQ_TXIQ; //WARNING: TX/RX perspective swap
    }

    //automatic directions based on mode above
    self->regs->reg_0x0023_enabledirctr1 = 0;
    9b94:	10002d15 	stw	zero,180(r2)
    self->regs->reg_0x0023_enabledirctr2 = 0;
    9b98:	10002b15 	stw	zero,172(r2)

    //set the FIFO rd and wr clock muxes based on direction
    if (direction == LMS_TX)
    9b9c:	00c00044 	movi	r3,1
    9ba0:	01000084 	movi	r4,2
    9ba4:	98c0081e 	bne	r19,r3,9bc8 <LMS7002M_configure_lml_port+0x94>
    {
        self->regs->reg_0x002a_txrdclk_mux = REG_0X002A_TXRDCLK_MUX_TXTSPCLK;
        self->regs->reg_0x002a_txwrclk_mux = (portNo==LMS_PORT1)?REG_0X002A_TXWRCLK_MUX_FCLK1:REG_0X002A_TXWRCLK_MUX_FCLK2;
    9ba8:	90c6c03a 	cmpne	r3,r18,r3
    self->regs->reg_0x0023_enabledirctr2 = 0;

    //set the FIFO rd and wr clock muxes based on direction
    if (direction == LMS_TX)
    {
        self->regs->reg_0x002a_txrdclk_mux = REG_0X002A_TXRDCLK_MUX_TXTSPCLK;
    9bac:	11004c15 	stw	r4,304(r2)
        self->regs->reg_0x002a_txwrclk_mux = (portNo==LMS_PORT1)?REG_0X002A_TXWRCLK_MUX_FCLK1:REG_0X002A_TXWRCLK_MUX_FCLK2;
    9bb0:	10c04d15 	stw	r3,308(r2)
    }

    //data stream muxes
    if (direction == LMS_TX)
    {
        self->regs->reg_0x002a_tx_mux = (portNo==LMS_PORT1)?REG_0X002A_TX_MUX_PORT1:REG_0X002A_TX_MUX_PORT2;
    9bb4:	10c04b15 	stw	r3,300(r2)
    {
        self->regs->reg_0x002a_rx_mux = REG_0X002A_RX_MUX_RXTSP;
    }

    //clock mux (outputs to mclk pin)
    if (portNo == LMS_PORT1)
    9bb8:	94c0381e 	bne	r18,r19,9c9c <LMS7002M_configure_lml_port+0x168>
    {
        self->regs->reg_0x002b_mclk1src = (direction==LMS_TX)?
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_TXTSPCLKA:REG_0X002B_MCLK1SRC_TXTSPCLKA_DIV):
    9bbc:	84c7003a 	cmpeq	r3,r16,r19
    9bc0:	1806907a 	slli	r3,r3,1
    9bc4:	00000a06 	br	9bf0 <LMS7002M_configure_lml_port+0xbc>
    if (direction == LMS_TX)
    {
        self->regs->reg_0x002a_txrdclk_mux = REG_0X002A_TXRDCLK_MUX_TXTSPCLK;
        self->regs->reg_0x002a_txwrclk_mux = (portNo==LMS_PORT1)?REG_0X002A_TXWRCLK_MUX_FCLK1:REG_0X002A_TXWRCLK_MUX_FCLK2;
    }
    if (direction == LMS_RX)
    9bc8:	9900041e 	bne	r19,r4,9bdc <LMS7002M_configure_lml_port+0xa8>
    {
        self->regs->reg_0x002a_rxrdclk_mux = (portNo==LMS_PORT1)?REG_0X002A_RXRDCLK_MUX_MCLK1:REG_0X002A_RXRDCLK_MUX_MCLK2;
    9bcc:	91400058 	cmpnei	r5,r18,1
    9bd0:	11404e15 	stw	r5,312(r2)
        self->regs->reg_0x002a_rxwrclk_mux = REG_0X002A_RXWRCLK_MUX_RXTSPCLK;
    9bd4:	14c04f15 	stw	r19,316(r2)
    {
        self->regs->reg_0x002a_tx_mux = (portNo==LMS_PORT1)?REG_0X002A_TX_MUX_PORT1:REG_0X002A_TX_MUX_PORT2;
    }
    if (direction == LMS_RX)
    {
        self->regs->reg_0x002a_rx_mux = REG_0X002A_RX_MUX_RXTSP;
    9bd8:	10004a15 	stw	zero,296(r2)
    }

    //clock mux (outputs to mclk pin)
    if (portNo == LMS_PORT1)
    9bdc:	90c0061e 	bne	r18,r3,9bf8 <LMS7002M_configure_lml_port+0xc4>
    {
        self->regs->reg_0x002b_mclk1src = (direction==LMS_TX)?
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_TXTSPCLKA:REG_0X002B_MCLK1SRC_TXTSPCLKA_DIV):
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_RXTSPCLKA:REG_0X002B_MCLK1SRC_RXTSPCLKA_DIV);
    9be0:	80c0021e 	bne	r16,r3,9bec <LMS7002M_configure_lml_port+0xb8>
    9be4:	00c000c4 	movi	r3,3
    9be8:	00000106 	br	9bf0 <LMS7002M_configure_lml_port+0xbc>
    9bec:	00c00044 	movi	r3,1
    }

    //clock mux (outputs to mclk pin)
    if (portNo == LMS_PORT1)
    {
        self->regs->reg_0x002b_mclk1src = (direction==LMS_TX)?
    9bf0:	10c05315 	stw	r3,332(r2)
    9bf4:	00000406 	br	9c08 <LMS7002M_configure_lml_port+0xd4>
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_TXTSPCLKA:REG_0X002B_MCLK1SRC_TXTSPCLKA_DIV):
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_RXTSPCLKA:REG_0X002B_MCLK1SRC_RXTSPCLKA_DIV);
    }
    if (portNo == LMS_PORT2)
    9bf8:	91000d1e 	bne	r18,r4,9c30 <LMS7002M_configure_lml_port+0xfc>
    {
        self->regs->reg_0x002b_mclk2src = (direction==LMS_TX)?
            ((mclkDiv==1)?REG_0X002B_MCLK2SRC_TXTSPCLKA:REG_0X002B_MCLK2SRC_TXTSPCLKA_DIV):
            ((mclkDiv==1)?REG_0X002B_MCLK2SRC_RXTSPCLKA:REG_0X002B_MCLK2SRC_RXTSPCLKA_DIV);
    9bfc:	80c02b1e 	bne	r16,r3,9cac <LMS7002M_configure_lml_port+0x178>
    9c00:	048000c4 	movi	r18,3
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_TXTSPCLKA:REG_0X002B_MCLK1SRC_TXTSPCLKA_DIV):
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_RXTSPCLKA:REG_0X002B_MCLK1SRC_RXTSPCLKA_DIV);
    }
    if (portNo == LMS_PORT2)
    {
        self->regs->reg_0x002b_mclk2src = (direction==LMS_TX)?
    9c04:	14805215 	stw	r18,328(r2)
            ((mclkDiv==1)?REG_0X002B_MCLK2SRC_TXTSPCLKA:REG_0X002B_MCLK2SRC_TXTSPCLKA_DIV):
            ((mclkDiv==1)?REG_0X002B_MCLK2SRC_RXTSPCLKA:REG_0X002B_MCLK2SRC_RXTSPCLKA_DIV);
    }

    //clock divider (outputs to mclk pin)
    if (direction == LMS_TX)
    9c08:	00c00044 	movi	r3,1
    9c0c:	98c0081e 	bne	r19,r3,9c30 <LMS7002M_configure_lml_port+0xfc>
    {
        self->regs->reg_0x002b_txdiven = (mclkDiv > 1)?1:0;
        self->regs->reg_0x002c_txtspclk_div = (mclkDiv/2)-1;
    9c10:	800ed7fa 	srli	r7,r16,31
    }

    //clock divider (outputs to mclk pin)
    if (direction == LMS_TX)
    {
        self->regs->reg_0x002b_txdiven = (mclkDiv > 1)?1:0;
    9c14:	80c00088 	cmpgei	r3,r16,2
    9c18:	10c05415 	stw	r3,336(r2)
        self->regs->reg_0x002c_txtspclk_div = (mclkDiv/2)-1;
    9c1c:	3c21883a 	add	r16,r7,r16
    9c20:	8021d07a 	srai	r16,r16,1
    9c24:	843fffc4 	addi	r16,r16,-1
    9c28:	14005615 	stw	r16,344(r2)
    9c2c:	00000906 	br	9c54 <LMS7002M_configure_lml_port+0x120>
    }
    if (direction == LMS_RX)
    9c30:	00c00084 	movi	r3,2
    9c34:	98c0071e 	bne	r19,r3,9c54 <LMS7002M_configure_lml_port+0x120>
    {
        self->regs->reg_0x002b_rxdiven = (mclkDiv > 1)?1:0;
        self->regs->reg_0x002c_rxtspclk_div = (mclkDiv/2)-1;
    9c38:	800ed7fa 	srli	r7,r16,31
        self->regs->reg_0x002b_txdiven = (mclkDiv > 1)?1:0;
        self->regs->reg_0x002c_txtspclk_div = (mclkDiv/2)-1;
    }
    if (direction == LMS_RX)
    {
        self->regs->reg_0x002b_rxdiven = (mclkDiv > 1)?1:0;
    9c3c:	80c6403a 	cmpge	r3,r16,r3
    9c40:	10c05515 	stw	r3,340(r2)
        self->regs->reg_0x002c_rxtspclk_div = (mclkDiv/2)-1;
    9c44:	3c21883a 	add	r16,r7,r16
    9c48:	8021d07a 	srai	r16,r16,1
    9c4c:	843fffc4 	addi	r16,r16,-1
    9c50:	14005715 	stw	r16,348(r2)
    }

    LMS7002M_regs_spi_write(self, 0x0023);
    9c54:	8809883a 	mov	r4,r17
    9c58:	014008c4 	movi	r5,35
    9c5c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x002A);
    9c60:	8809883a 	mov	r4,r17
    9c64:	01400a84 	movi	r5,42
    9c68:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x002B);
    9c6c:	8809883a 	mov	r4,r17
    9c70:	01400ac4 	movi	r5,43
    9c74:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x002C);
    9c78:	01400b04 	movi	r5,44
    9c7c:	8809883a 	mov	r4,r17
}
    9c80:	dfc00417 	ldw	ra,16(sp)
    9c84:	dcc00317 	ldw	r19,12(sp)
    9c88:	dc800217 	ldw	r18,8(sp)
    9c8c:	dc400117 	ldw	r17,4(sp)
    9c90:	dc000017 	ldw	r16,0(sp)
    9c94:	dec00504 	addi	sp,sp,20
    }

    LMS7002M_regs_spi_write(self, 0x0023);
    LMS7002M_regs_spi_write(self, 0x002A);
    LMS7002M_regs_spi_write(self, 0x002B);
    LMS7002M_regs_spi_write(self, 0x002C);
    9c98:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>
    {
        self->regs->reg_0x002b_mclk1src = (direction==LMS_TX)?
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_TXTSPCLKA:REG_0X002B_MCLK1SRC_TXTSPCLKA_DIV):
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_RXTSPCLKA:REG_0X002B_MCLK1SRC_RXTSPCLKA_DIV);
    }
    if (portNo == LMS_PORT2)
    9c9c:	913fdc1e 	bne	r18,r4,9c10 <__alt_data_end+0xfffcb410>
    {
        self->regs->reg_0x002b_mclk2src = (direction==LMS_TX)?
            ((mclkDiv==1)?REG_0X002B_MCLK2SRC_TXTSPCLKA:REG_0X002B_MCLK2SRC_TXTSPCLKA_DIV):
    9ca0:	84ffd826 	beq	r16,r19,9c04 <__alt_data_end+0xfffcb404>
    9ca4:	0025883a 	mov	r18,zero
    9ca8:	003fd606 	br	9c04 <__alt_data_end+0xfffcb404>
            ((mclkDiv==1)?REG_0X002B_MCLK2SRC_RXTSPCLKA:REG_0X002B_MCLK2SRC_RXTSPCLKA_DIV);
    9cac:	04800044 	movi	r18,1
    9cb0:	003fd406 	br	9c04 <__alt_data_end+0xfffcb404>

00009cb4 <LMS7002M_invert_fclk>:
    LMS7002M_regs_spi_write(self, 0x002B);
    LMS7002M_regs_spi_write(self, 0x002C);
}

void LMS7002M_invert_fclk(LMS7002M_t *self, const bool invert)
{
    9cb4:	defffd04 	addi	sp,sp,-12
    9cb8:	dc000015 	stw	r16,0(sp)
    9cbc:	2821883a 	mov	r16,r5
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9cc0:	014010c4 	movi	r5,67
    LMS7002M_regs_spi_write(self, 0x002B);
    LMS7002M_regs_spi_write(self, 0x002C);
}

void LMS7002M_invert_fclk(LMS7002M_t *self, const bool invert)
{
    9cc4:	dc400115 	stw	r17,4(sp)
    9cc8:	dfc00215 	stw	ra,8(sp)
    9ccc:	2023883a 	mov	r17,r4
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9cd0:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    self->regs->reg_0x002b_fclk1_inv = invert?1:0;
    9cd4:	88846917 	ldw	r2,4516(r17)
    9cd8:	81403fcc 	andi	r5,r16,255
    self->regs->reg_0x002b_fclk2_inv = invert?1:0;
    LMS7002M_regs_spi_write(self, 0x002B);
    9cdc:	8809883a 	mov	r4,r17
void LMS7002M_invert_fclk(LMS7002M_t *self, const bool invert)
{
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x002b_fclk1_inv = invert?1:0;
    9ce0:	11405115 	stw	r5,324(r2)
    self->regs->reg_0x002b_fclk2_inv = invert?1:0;
    9ce4:	11405015 	stw	r5,320(r2)
    LMS7002M_regs_spi_write(self, 0x002B);
    9ce8:	01400ac4 	movi	r5,43
}
    9cec:	dfc00217 	ldw	ra,8(sp)
    9cf0:	dc400117 	ldw	r17,4(sp)
    9cf4:	dc000017 	ldw	r16,0(sp)
    9cf8:	dec00304 	addi	sp,sp,12
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x002b_fclk1_inv = invert?1:0;
    self->regs->reg_0x002b_fclk2_inv = invert?1:0;
    LMS7002M_regs_spi_write(self, 0x002B);
    9cfc:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

00009d00 <LMS7002M_setup_digital_loopback>:
}

void LMS7002M_setup_digital_loopback(LMS7002M_t *self)
{
    9d00:	defffe04 	addi	sp,sp,-8
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9d04:	014010c4 	movi	r5,67
    self->regs->reg_0x002b_fclk2_inv = invert?1:0;
    LMS7002M_regs_spi_write(self, 0x002B);
}

void LMS7002M_setup_digital_loopback(LMS7002M_t *self)
{
    9d08:	dc000015 	stw	r16,0(sp)
    9d0c:	dfc00115 	stw	ra,4(sp)
    9d10:	2021883a 	mov	r16,r4
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9d14:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    self->regs->reg_0x002a_rx_mux = REG_0X002A_RX_MUX_TXFIFO;
    9d18:	80846917 	ldw	r2,4516(r16)
    9d1c:	01000044 	movi	r4,1
    //self->regs->reg_0x002a_rx_mux = REG_0X002A_RX_MUX_LFSR;
    if (self->regs->reg_0x002a_txwrclk_mux == REG_0X002A_TXWRCLK_MUX_FCLK1)
    9d20:	10c04d17 	ldw	r3,308(r2)
void LMS7002M_setup_digital_loopback(LMS7002M_t *self)
{
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x002a_rx_mux = REG_0X002A_RX_MUX_TXFIFO;
    9d24:	11004a15 	stw	r4,296(r2)
    //self->regs->reg_0x002a_rx_mux = REG_0X002A_RX_MUX_LFSR;
    if (self->regs->reg_0x002a_txwrclk_mux == REG_0X002A_TXWRCLK_MUX_FCLK1)
    9d28:	1800021e 	bne	r3,zero,9d34 <LMS7002M_setup_digital_loopback+0x34>
    {
        self->regs->reg_0x002a_rxwrclk_mux = REG_0X002A_RXWRCLK_MUX_FCLK1;
    9d2c:	10004f15 	stw	zero,316(r2)
    9d30:	00000206 	br	9d3c <LMS7002M_setup_digital_loopback+0x3c>
    }
    if (self->regs->reg_0x002a_txwrclk_mux == REG_0X002A_TXWRCLK_MUX_FCLK2)
    9d34:	1900011e 	bne	r3,r4,9d3c <LMS7002M_setup_digital_loopback+0x3c>
    {
        self->regs->reg_0x002a_rxwrclk_mux = REG_0X002A_RXWRCLK_MUX_FCLK2;
    9d38:	10c04f15 	stw	r3,316(r2)
    }
    LMS7002M_regs_spi_write(self, 0x002A);
    9d3c:	01400a84 	movi	r5,42
    9d40:	8009883a 	mov	r4,r16
}
    9d44:	dfc00117 	ldw	ra,4(sp)
    9d48:	dc000017 	ldw	r16,0(sp)
    9d4c:	dec00204 	addi	sp,sp,8
    }
    if (self->regs->reg_0x002a_txwrclk_mux == REG_0X002A_TXWRCLK_MUX_FCLK2)
    {
        self->regs->reg_0x002a_rxwrclk_mux = REG_0X002A_RXWRCLK_MUX_FCLK2;
    }
    LMS7002M_regs_spi_write(self, 0x002A);
    9d50:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

00009d54 <LMS7002M_set_mac_dir>:
    self->regs = regs;
}

void LMS7002M_set_mac_dir(LMS7002M_t *self, const LMS7002M_dir_t direction)
{
    switch (direction)
    9d54:	00800044 	movi	r2,1
    9d58:	28800426 	beq	r5,r2,9d6c <LMS7002M_set_mac_dir+0x18>
    9d5c:	00800084 	movi	r2,2
    9d60:	2880041e 	bne	r5,r2,9d74 <LMS7002M_set_mac_dir+0x20>
    {
    case LMS_RX: LMS7002M_set_mac_ch(self, LMS_CHA); break;
    9d64:	01401044 	movi	r5,65
    9d68:	00000106 	br	9d70 <LMS7002M_set_mac_dir+0x1c>
    case LMS_TX: LMS7002M_set_mac_ch(self, LMS_CHB); break;
    9d6c:	01401084 	movi	r5,66
    9d70:	00097d81 	jmpi	97d8 <LMS7002M_set_mac_ch>
    9d74:	f800283a 	ret

00009d78 <LMS7002M_set_diq_mux>:
    }
    return 0; //dont care
}

void LMS7002M_set_diq_mux(LMS7002M_t *self, const LMS7002M_dir_t direction, const int positions[4])
{
    9d78:	defffb04 	addi	sp,sp,-20
    9d7c:	dcc00315 	stw	r19,12(sp)
    9d80:	2827883a 	mov	r19,r5
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9d84:	014010c4 	movi	r5,67
    }
    return 0; //dont care
}

void LMS7002M_set_diq_mux(LMS7002M_t *self, const LMS7002M_dir_t direction, const int positions[4])
{
    9d88:	dc800215 	stw	r18,8(sp)
    9d8c:	dc000015 	stw	r16,0(sp)
    9d90:	dfc00415 	stw	ra,16(sp)
    9d94:	dc400115 	stw	r17,4(sp)
    9d98:	2025883a 	mov	r18,r4
    9d9c:	3021883a 	mov	r16,r6
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9da0:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //set the same config on both ports, only one is used as per port config

    if (direction == LMS_TX)
    9da4:	00800044 	movi	r2,1
    9da8:	9880221e 	bne	r19,r2,9e34 <LMS7002M_set_diq_mux+0xbc>
    {
        self->regs->reg_0x0024_lml1_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
    9dac:	94446917 	ldw	r17,4516(r18)
    9db0:	800b883a 	mov	r5,r16
    9db4:	010000c4 	movi	r4,3
    9db8:	00097b40 	call	97b4 <__lms7002m_diq_index>
        self->regs->reg_0x0024_lml1_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
    9dbc:	800b883a 	mov	r5,r16
    9dc0:	01000084 	movi	r4,2

    //set the same config on both ports, only one is used as per port config

    if (direction == LMS_TX)
    {
        self->regs->reg_0x0024_lml1_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
    9dc4:	88803a15 	stw	r2,232(r17)
        self->regs->reg_0x0024_lml1_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
    9dc8:	00097b40 	call	97b4 <__lms7002m_diq_index>
        self->regs->reg_0x0024_lml1_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
    9dcc:	800b883a 	mov	r5,r16
    9dd0:	9809883a 	mov	r4,r19
    //set the same config on both ports, only one is used as per port config

    if (direction == LMS_TX)
    {
        self->regs->reg_0x0024_lml1_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
        self->regs->reg_0x0024_lml1_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
    9dd4:	88803b15 	stw	r2,236(r17)
        self->regs->reg_0x0024_lml1_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
    9dd8:	00097b40 	call	97b4 <__lms7002m_diq_index>
        self->regs->reg_0x0024_lml1_aip = __lms7002m_diq_index(LMS7002M_LML_AI, positions);
    9ddc:	800b883a 	mov	r5,r16
    9de0:	0009883a 	mov	r4,zero

    if (direction == LMS_TX)
    {
        self->regs->reg_0x0024_lml1_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
        self->regs->reg_0x0024_lml1_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
        self->regs->reg_0x0024_lml1_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
    9de4:	88803c15 	stw	r2,240(r17)
        self->regs->reg_0x0024_lml1_aip = __lms7002m_diq_index(LMS7002M_LML_AI, positions);
    9de8:	00097b40 	call	97b4 <__lms7002m_diq_index>
        self->regs->reg_0x0027_lml2_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
    9dec:	800b883a 	mov	r5,r16
    9df0:	010000c4 	movi	r4,3
    if (direction == LMS_TX)
    {
        self->regs->reg_0x0024_lml1_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
        self->regs->reg_0x0024_lml1_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
        self->regs->reg_0x0024_lml1_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
        self->regs->reg_0x0024_lml1_aip = __lms7002m_diq_index(LMS7002M_LML_AI, positions);
    9df4:	88803d15 	stw	r2,244(r17)
        self->regs->reg_0x0027_lml2_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
    9df8:	00097b40 	call	97b4 <__lms7002m_diq_index>
        self->regs->reg_0x0027_lml2_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
    9dfc:	800b883a 	mov	r5,r16
    9e00:	01000084 	movi	r4,2
    {
        self->regs->reg_0x0024_lml1_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
        self->regs->reg_0x0024_lml1_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
        self->regs->reg_0x0024_lml1_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
        self->regs->reg_0x0024_lml1_aip = __lms7002m_diq_index(LMS7002M_LML_AI, positions);
        self->regs->reg_0x0027_lml2_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
    9e04:	88804415 	stw	r2,272(r17)
        self->regs->reg_0x0027_lml2_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
    9e08:	00097b40 	call	97b4 <__lms7002m_diq_index>
        self->regs->reg_0x0027_lml2_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
    9e0c:	800b883a 	mov	r5,r16
    9e10:	9809883a 	mov	r4,r19
        self->regs->reg_0x0024_lml1_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
        self->regs->reg_0x0024_lml1_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
        self->regs->reg_0x0024_lml1_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
        self->regs->reg_0x0024_lml1_aip = __lms7002m_diq_index(LMS7002M_LML_AI, positions);
        self->regs->reg_0x0027_lml2_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
        self->regs->reg_0x0027_lml2_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
    9e14:	88804515 	stw	r2,276(r17)
        self->regs->reg_0x0027_lml2_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
    9e18:	00097b40 	call	97b4 <__lms7002m_diq_index>
    9e1c:	88804615 	stw	r2,280(r17)
        self->regs->reg_0x0027_lml2_aip = __lms7002m_diq_index(LMS7002M_LML_AI, positions);
    9e20:	800b883a 	mov	r5,r16
    9e24:	0009883a 	mov	r4,zero
    9e28:	00097b40 	call	97b4 <__lms7002m_diq_index>
    9e2c:	88804715 	stw	r2,284(r17)
    9e30:	00001306 	br	9e80 <LMS7002M_set_diq_mux+0x108>
    }

    if (direction == LMS_RX)
    9e34:	00800084 	movi	r2,2
    9e38:	9880111e 	bne	r19,r2,9e80 <LMS7002M_set_diq_mux+0x108>
    {
        self->regs->reg_0x0024_lml1_s3s = positions[3];
    9e3c:	80c00317 	ldw	r3,12(r16)
    9e40:	90846917 	ldw	r2,4516(r18)
    9e44:	10c03615 	stw	r3,216(r2)
        self->regs->reg_0x0024_lml1_s2s = positions[2];
    9e48:	80c00217 	ldw	r3,8(r16)
    9e4c:	10c03715 	stw	r3,220(r2)
        self->regs->reg_0x0024_lml1_s1s = positions[1];
    9e50:	80c00117 	ldw	r3,4(r16)
    9e54:	10c03815 	stw	r3,224(r2)
        self->regs->reg_0x0024_lml1_s0s = positions[0];
    9e58:	80c00017 	ldw	r3,0(r16)
    9e5c:	10c03915 	stw	r3,228(r2)
        self->regs->reg_0x0027_lml2_s3s = positions[3];
    9e60:	80c00317 	ldw	r3,12(r16)
    9e64:	10c04015 	stw	r3,256(r2)
        self->regs->reg_0x0027_lml2_s2s = positions[2];
    9e68:	80c00217 	ldw	r3,8(r16)
    9e6c:	10c04115 	stw	r3,260(r2)
        self->regs->reg_0x0027_lml2_s1s = positions[1];
    9e70:	80c00117 	ldw	r3,4(r16)
    9e74:	10c04215 	stw	r3,264(r2)
        self->regs->reg_0x0027_lml2_s0s = positions[0];
    9e78:	80c00017 	ldw	r3,0(r16)
    9e7c:	10c04315 	stw	r3,268(r2)
    }

    LMS7002M_regs_spi_write(self, 0x0024);
    9e80:	9009883a 	mov	r4,r18
    9e84:	01400904 	movi	r5,36
    9e88:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0027);
    9e8c:	014009c4 	movi	r5,39
    9e90:	9009883a 	mov	r4,r18
}
    9e94:	dfc00417 	ldw	ra,16(sp)
    9e98:	dcc00317 	ldw	r19,12(sp)
    9e9c:	dc800217 	ldw	r18,8(sp)
    9ea0:	dc400117 	ldw	r17,4(sp)
    9ea4:	dc000017 	ldw	r16,0(sp)
    9ea8:	dec00504 	addi	sp,sp,20
        self->regs->reg_0x0027_lml2_s1s = positions[1];
        self->regs->reg_0x0027_lml2_s0s = positions[0];
    }

    LMS7002M_regs_spi_write(self, 0x0024);
    LMS7002M_regs_spi_write(self, 0x0027);
    9eac:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

00009eb0 <default_handler>:
/***********************************************************************
 * Default log message handler implementation
 **********************************************************************/
void default_handler(const LMS7_log_level_t level, const char *message)
{
    switch (level)
    9eb0:	213fffc4 	addi	r4,r4,-1
    9eb4:	008001c4 	movi	r2,7

/***********************************************************************
 * Default log message handler implementation
 **********************************************************************/
void default_handler(const LMS7_log_level_t level, const char *message)
{
    9eb8:	280d883a 	mov	r6,r5
    switch (level)
    9ebc:	11002936 	bltu	r2,r4,9f64 <default_handler+0xb4>
    9ec0:	200890ba 	slli	r4,r4,2
    9ec4:	00800074 	movhi	r2,1
    9ec8:	10a7b704 	addi	r2,r2,-24868
    9ecc:	2089883a 	add	r4,r4,r2
    9ed0:	20c00017 	ldw	r3,0(r4)
    9ed4:	d0a00417 	ldw	r2,-32752(gp)
    9ed8:	1800683a 	jmp	r3
    9edc:	00009efc 	xorhi	zero,zero,635
    9ee0:	00009f08 	cmpgei	zero,zero,636
    9ee4:	00009f18 	cmpnei	zero,zero,636
    9ee8:	00009f24 	muli	zero,zero,636
    9eec:	00009f30 	cmpltui	zero,zero,636
    9ef0:	00009f3c 	xorhi	zero,zero,636
    9ef4:	00009f48 	cmpgei	zero,zero,637
    9ef8:	00009f54 	movui	zero,637
    {
    case LMS7_FATAL:    fprintf(stderr, ANSI_COLOR_BOLD ANSI_COLOR_RED "[FATAL] %s" ANSI_COLOR_RESET "\n", message); break;
    9efc:	014000f4 	movhi	r5,3
    9f00:	29666f04 	addi	r5,r5,-26180
    9f04:	00000206 	br	9f10 <default_handler+0x60>
    case LMS7_CRITICAL: fprintf(stderr, ANSI_COLOR_BOLD ANSI_COLOR_RED "[CRITICAL] %s" ANSI_COLOR_RESET "\n", message); break;
    9f08:	014000f4 	movhi	r5,3
    9f0c:	29667604 	addi	r5,r5,-26152
    9f10:	11000317 	ldw	r4,12(r2)
    9f14:	00001206 	br	9f60 <default_handler+0xb0>
    case LMS7_ERROR:    fprintf(stderr, ANSI_COLOR_BOLD ANSI_COLOR_RED "[ERROR] %s" ANSI_COLOR_RESET "\n", message); break;
    9f18:	014000f4 	movhi	r5,3
    9f1c:	29667d04 	addi	r5,r5,-26124
    9f20:	003ffb06 	br	9f10 <__alt_data_end+0xfffcb710>
    case LMS7_WARNING:  fprintf(stderr, ANSI_COLOR_BOLD ANSI_COLOR_YELLOW "[WARNING] %s" ANSI_COLOR_RESET "\n", message); break;
    9f24:	014000f4 	movhi	r5,3
    9f28:	29668404 	addi	r5,r5,-26096
    9f2c:	003ff806 	br	9f10 <__alt_data_end+0xfffcb710>
    case LMS7_NOTICE:   fprintf(stdout, ANSI_COLOR_GREEN "[NOTICE] %s" ANSI_COLOR_RESET "\n", message); break;
    9f30:	014000f4 	movhi	r5,3
    9f34:	29668b04 	addi	r5,r5,-26068
    9f38:	00000806 	br	9f5c <default_handler+0xac>
    case LMS7_INFO:     fprintf(stdout, "[INFO] %s\n", message); break;
    9f3c:	014000f4 	movhi	r5,3
    9f40:	29669104 	addi	r5,r5,-26044
    9f44:	00000506 	br	9f5c <default_handler+0xac>
    case LMS7_DEBUG:    fprintf(stdout, "[DEBUG] %s\n", message); break;
    9f48:	014000f4 	movhi	r5,3
    9f4c:	29669404 	addi	r5,r5,-26032
    9f50:	00000206 	br	9f5c <default_handler+0xac>
    case LMS7_TRACE:    fprintf(stdout, "[TRACE] %s\n", message); break;
    9f54:	014000f4 	movhi	r5,3
    9f58:	29669704 	addi	r5,r5,-26020
    9f5c:	11000217 	ldw	r4,8(r2)
    9f60:	00114a41 	jmpi	114a4 <fprintf>
    9f64:	f800283a 	ret

00009f68 <LMS7_set_log_level>:
static LMS7_log_level_t _log_level = LMS7_NOTICE;
static LMS7_log_handler_t _log_handler = default_handler;

void LMS7_set_log_level(const LMS7_log_level_t level)
{
    _log_level = level;
    9f68:	d1200115 	stw	r4,-32764(gp)
    9f6c:	f800283a 	ret

00009f70 <LMS7_log>:
}

void LMS7_log(const LMS7_log_level_t level, const char *message)
{
    if (level > _log_level) return;
    9f70:	d0a00117 	ldw	r2,-32764(gp)
    9f74:	11000236 	bltu	r2,r4,9f80 <LMS7_log+0x10>
    _log_handler(level, message);
    9f78:	d0a00017 	ldw	r2,-32768(gp)
    9f7c:	1000683a 	jmp	r2
    9f80:	f800283a 	ret

00009f84 <LMS7_vlogf>:
}

void LMS7_vlogf(const LMS7_log_level_t level, const char *format, va_list args)
{
    if (level > _log_level) return;
    9f84:	d0a00117 	ldw	r2,-32764(gp)
    9f88:	11000b36 	bltu	r2,r4,9fb8 <LMS7_vlogf+0x34>
    if (level > _log_level) return;
    _log_handler(level, message);
}

void LMS7_vlogf(const LMS7_log_level_t level, const char *format, va_list args)
{
    9f8c:	defffe04 	addi	sp,sp,-8
    9f90:	dc000015 	stw	r16,0(sp)
    if (level > _log_level) return;
    char *message;
    //if (vasprintf(&message, format, args) < 0) return;
    LMS7_log(level, message);
    9f94:	0021883a 	mov	r16,zero
    9f98:	800b883a 	mov	r5,r16
    if (level > _log_level) return;
    _log_handler(level, message);
}

void LMS7_vlogf(const LMS7_log_level_t level, const char *format, va_list args)
{
    9f9c:	dfc00115 	stw	ra,4(sp)
    if (level > _log_level) return;
    char *message;
    //if (vasprintf(&message, format, args) < 0) return;
    LMS7_log(level, message);
    9fa0:	0009f700 	call	9f70 <LMS7_log>
    free(message);
    9fa4:	8009883a 	mov	r4,r16
}
    9fa8:	dfc00117 	ldw	ra,4(sp)
    9fac:	dc000017 	ldw	r16,0(sp)
    9fb0:	dec00204 	addi	sp,sp,8
{
    if (level > _log_level) return;
    char *message;
    //if (vasprintf(&message, format, args) < 0) return;
    LMS7_log(level, message);
    free(message);
    9fb4:	00126ac1 	jmpi	126ac <free>
    9fb8:	f800283a 	ret

00009fbc <LMS7_set_log_handler>:
}

void LMS7_set_log_handler(const LMS7_log_handler_t handler)
{
    _log_handler = handler;
    9fbc:	d1200015 	stw	r4,-32768(gp)
    9fc0:	f800283a 	ret

00009fc4 <LMS7002M_set_nco_freq>:

#include <stdlib.h>
#include "LMS7002M_impl.h"

void LMS7002M_set_nco_freq(LMS7002M_t *self, const LMS7002M_dir_t direction, const LMS7002M_chan_t channel, const double freqRel)
{
    9fc4:	defff704 	addi	sp,sp,-36
    9fc8:	dd000515 	stw	r20,20(sp)
    9fcc:	dd000917 	ldw	r20,36(sp)
    9fd0:	dc400215 	stw	r17,8(sp)
    9fd4:	2023883a 	mov	r17,r4
    printf("LMS7002M_set_nco_freq: dir=%d chan=%c freqRel=%f\n", direction, channel, freqRel);
    9fd8:	010000f4 	movhi	r4,3
    9fdc:	21269a04 	addi	r4,r4,-26008
    9fe0:	dd000015 	stw	r20,0(sp)

#include <stdlib.h>
#include "LMS7002M_impl.h"

void LMS7002M_set_nco_freq(LMS7002M_t *self, const LMS7002M_dir_t direction, const LMS7002M_chan_t channel, const double freqRel)
{
    9fe4:	dfc00715 	stw	ra,28(sp)
    9fe8:	dd400615 	stw	r21,24(sp)
    9fec:	dc800315 	stw	r18,12(sp)
    9ff0:	dc000115 	stw	r16,4(sp)
    9ff4:	2825883a 	mov	r18,r5
    9ff8:	3021883a 	mov	r16,r6
    9ffc:	d9c00815 	stw	r7,32(sp)
    a000:	382b883a 	mov	r21,r7
    a004:	dcc00415 	stw	r19,16(sp)
    printf("LMS7002M_set_nco_freq: dir=%d chan=%c freqRel=%f\n", direction, channel, freqRel);
    a008:	001340c0 	call	1340c <printf>
    LMS7002M_set_mac_ch(self, channel);
    a00c:	800b883a 	mov	r5,r16
    a010:	8809883a 	mov	r4,r17
    a014:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //handle sign flip for RX NCO on newer masks of the RFIC
    int sign = 1;
    if (self->regs->reg_0x002f_mask != 0 && direction == LMS_RX) sign = -1;
    a018:	8c046917 	ldw	r16,4516(r17)
    a01c:	80805b17 	ldw	r2,364(r16)
    a020:	10000226 	beq	r2,zero,a02c <LMS7002M_set_nco_freq+0x68>
    a024:	00800084 	movi	r2,2
    a028:	90800226 	beq	r18,r2,a034 <LMS7002M_set_nco_freq+0x70>
{
    printf("LMS7002M_set_nco_freq: dir=%d chan=%c freqRel=%f\n", direction, channel, freqRel);
    LMS7002M_set_mac_ch(self, channel);

    //handle sign flip for RX NCO on newer masks of the RFIC
    int sign = 1;
    a02c:	04c00044 	movi	r19,1
    a030:	00000106 	br	a038 <LMS7002M_set_nco_freq+0x74>
    if (self->regs->reg_0x002f_mask != 0 && direction == LMS_RX) sign = -1;
    a034:	04ffffc4 	movi	r19,-1

    uint32_t freqWord = sign*(int32_t)(freqRel*4294967296.0);
    a038:	000d883a 	mov	r6,zero
    a03c:	01d07c34 	movhi	r7,16880
    a040:	a809883a 	mov	r4,r21
    a044:	a00b883a 	mov	r5,r20
    a048:	002767c0 	call	2767c <__muldf3>
    a04c:	180b883a 	mov	r5,r3
    a050:	1009883a 	mov	r4,r2
    a054:	00287e40 	call	287e4 <__fixdfsi>
    a058:	1009883a 	mov	r4,r2
    a05c:	980b883a 	mov	r5,r19
    a060:	0025f840 	call	25f84 <__mulsi3>
    const int freqHi = freqWord >> 16;
    const int freqLo = freqWord & 0xffff;

    if (direction == LMS_TX)
    a064:	01000044 	movi	r4,1
    //handle sign flip for RX NCO on newer masks of the RFIC
    int sign = 1;
    if (self->regs->reg_0x002f_mask != 0 && direction == LMS_RX) sign = -1;

    uint32_t freqWord = sign*(int32_t)(freqRel*4294967296.0);
    const int freqHi = freqWord >> 16;
    a068:	1006d43a 	srli	r3,r2,16
    const int freqLo = freqWord & 0xffff;
    a06c:	10bfffcc 	andi	r2,r2,65535

    if (direction == LMS_TX)
    a070:	9100051e 	bne	r18,r4,a088 <LMS7002M_set_nco_freq+0xc4>
    {
        self->regs->reg_0x0240_sel = 0; //table entry 0 will be used
    a074:	8001ec15 	stw	zero,1968(r16)
        self->regs->reg_0x0240_mode = REG_0X0240_MODE_FCW;
    a078:	8001ed15 	stw	zero,1972(r16)

        //load 32-bit frequency word into table entry 0
        self->regs->reg_0x0242_fcw0_hi = freqHi;
    a07c:	80c1ef15 	stw	r3,1980(r16)
        self->regs->reg_0x0243_fcw0_lo = freqLo;
    a080:	8081f015 	stw	r2,1984(r16)
    a084:	00001806 	br	a0e8 <LMS7002M_set_nco_freq+0x124>
    }

    if (direction == LMS_RX)
    a088:	01000084 	movi	r4,2
    a08c:	9100161e 	bne	r18,r4,a0e8 <LMS7002M_set_nco_freq+0x124>
    {
        self->regs->reg_0x0440_sel = 0; //table entry 0 will be used
    a090:	80021915 	stw	zero,2148(r16)
        self->regs->reg_0x0440_mode = REG_0X0440_MODE_FCW;
    a094:	80021a15 	stw	zero,2152(r16)

        //load 32-bit frequency word into table entry 0
        self->regs->reg_0x0442_fcw0_hi = freqHi;
    a098:	80c21c15 	stw	r3,2160(r16)
        self->regs->reg_0x0443_fcw0_lo = freqLo;
    a09c:	80821d15 	stw	r2,2164(r16)
    }

    //write the registers
    const int addrTop = (direction==LMS_RX)?0x0400:0x0200;
    a0a0:	04010004 	movi	r16,1024
    LMS7002M_regs_spi_write(self, addrTop | 0x0040);
    a0a4:	81401014 	ori	r5,r16,64
    a0a8:	8809883a 	mov	r4,r17
    a0ac:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, addrTop | 0x0042);
    a0b0:	81401094 	ori	r5,r16,66
    a0b4:	8809883a 	mov	r4,r17
    a0b8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, addrTop | 0x0043);
    a0bc:	814010d4 	ori	r5,r16,67
    a0c0:	8809883a 	mov	r4,r17
}
    a0c4:	dfc00717 	ldw	ra,28(sp)
    a0c8:	dd400617 	ldw	r21,24(sp)
    a0cc:	dd000517 	ldw	r20,20(sp)
    a0d0:	dcc00417 	ldw	r19,16(sp)
    a0d4:	dc800317 	ldw	r18,12(sp)
    a0d8:	dc400217 	ldw	r17,8(sp)
    a0dc:	dc000117 	ldw	r16,4(sp)
    a0e0:	dec00904 	addi	sp,sp,36

    //write the registers
    const int addrTop = (direction==LMS_RX)?0x0400:0x0200;
    LMS7002M_regs_spi_write(self, addrTop | 0x0040);
    LMS7002M_regs_spi_write(self, addrTop | 0x0042);
    LMS7002M_regs_spi_write(self, addrTop | 0x0043);
    a0e4:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>
        self->regs->reg_0x0442_fcw0_hi = freqHi;
        self->regs->reg_0x0443_fcw0_lo = freqLo;
    }

    //write the registers
    const int addrTop = (direction==LMS_RX)?0x0400:0x0200;
    a0e8:	04008004 	movi	r16,512
    a0ec:	003fed06 	br	a0a4 <__alt_data_end+0xfffcb8a4>

0000a0f0 <LMS7002M_rbb_enable>:
#include "LMS7002M_impl.h"
#include <math.h> //pow
#include <LMS7002M/LMS7002M_logger.h>

void LMS7002M_rbb_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    a0f0:	defffd04 	addi	sp,sp,-12
    a0f4:	dfc00215 	stw	ra,8(sp)
    a0f8:	dc400115 	stw	r17,4(sp)
    a0fc:	dc000015 	stw	r16,0(sp)
    a100:	3023883a 	mov	r17,r6
    a104:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    a108:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0124_en_dir_rbb = 1;
    a10c:	80846917 	ldw	r2,4516(r16)
    a110:	00c00044 	movi	r3,1
    LMS7002M_regs_spi_write(self, 0x0124);
    a114:	8009883a 	mov	r4,r16
#include <LMS7002M/LMS7002M_logger.h>

void LMS7002M_rbb_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_rbb = 1;
    a118:	10c1c315 	stw	r3,1804(r2)
    LMS7002M_regs_spi_write(self, 0x0124);
    a11c:	01404904 	movi	r5,292
    a120:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0115_en_g_rbb = enable?1:0;
    a124:	80846917 	ldw	r2,4516(r16)
    a128:	8c403fcc 	andi	r17,r17,255
    self->regs->reg_0x0115_pd_pga_rbb = 0;

    LMS7002M_regs_spi_write(self, 0x0115);
    a12c:	01404544 	movi	r5,277
    a130:	8009883a 	mov	r4,r16
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_rbb = 1;
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x0115_en_g_rbb = enable?1:0;
    a134:	14418815 	stw	r17,1568(r2)
    self->regs->reg_0x0115_pd_pga_rbb = 0;
    a138:	10018715 	stw	zero,1564(r2)

    LMS7002M_regs_spi_write(self, 0x0115);
}
    a13c:	dfc00217 	ldw	ra,8(sp)
    a140:	dc400117 	ldw	r17,4(sp)
    a144:	dc000017 	ldw	r16,0(sp)
    a148:	dec00304 	addi	sp,sp,12
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x0115_en_g_rbb = enable?1:0;
    self->regs->reg_0x0115_pd_pga_rbb = 0;

    LMS7002M_regs_spi_write(self, 0x0115);
    a14c:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000a150 <LMS7002M_rbb_set_path>:
}

void LMS7002M_rbb_set_path(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    a150:	defffd04 	addi	sp,sp,-12
    a154:	dc400115 	stw	r17,4(sp)
    a158:	dc000015 	stw	r16,0(sp)
    a15c:	2023883a 	mov	r17,r4
    a160:	dfc00215 	stw	ra,8(sp)
    a164:	3021883a 	mov	r16,r6
    LMS7002M_set_mac_ch(self, channel);
    a168:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0115_pd_lpfh_rbb = 1;
    a16c:	88846917 	ldw	r2,4516(r17)
    a170:	00c00044 	movi	r3,1
    self->regs->reg_0x0115_pd_lpfl_rbb = 1;
    self->regs->reg_0x0115_en_lb_lpfh_rbb = 0;
    self->regs->reg_0x0115_en_lb_lpfl_rbb = 0;

    switch (path)
    a174:	01000084 	movi	r4,2

void LMS7002M_rbb_set_path(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0115_pd_lpfh_rbb = 1;
    a178:	10c18515 	stw	r3,1556(r2)
    self->regs->reg_0x0115_pd_lpfl_rbb = 1;
    a17c:	10c18615 	stw	r3,1560(r2)
    self->regs->reg_0x0115_en_lb_lpfh_rbb = 0;
    a180:	10018315 	stw	zero,1548(r2)
    self->regs->reg_0x0115_en_lb_lpfl_rbb = 0;
    a184:	10018415 	stw	zero,1552(r2)

    switch (path)
    a188:	81001626 	beq	r16,r4,a1e4 <LMS7002M_rbb_set_path+0x94>
    a18c:	24000516 	blt	r4,r16,a1a4 <LMS7002M_rbb_set_path+0x54>
    a190:	80001026 	beq	r16,zero,a1d4 <LMS7002M_rbb_set_path+0x84>
    a194:	80c0161e 	bne	r16,r3,a1f0 <LMS7002M_rbb_set_path+0xa0>
    case LMS7002M_RBB_LB_BYP:
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_TBB;
        break;

    case LMS7002M_RBB_LB_LBF:
        self->regs->reg_0x0115_pd_lpfl_rbb = 0;
    a198:	10018615 	stw	zero,1560(r2)
        self->regs->reg_0x0115_en_lb_lpfl_rbb = 1;
    a19c:	14018415 	stw	r16,1552(r2)
    a1a0:	00000e06 	br	a1dc <LMS7002M_rbb_set_path+0x8c>
    self->regs->reg_0x0115_pd_lpfh_rbb = 1;
    self->regs->reg_0x0115_pd_lpfl_rbb = 1;
    self->regs->reg_0x0115_en_lb_lpfh_rbb = 0;
    self->regs->reg_0x0115_en_lb_lpfl_rbb = 0;

    switch (path)
    a1a4:	01401204 	movi	r5,72
    a1a8:	81400826 	beq	r16,r5,a1cc <LMS7002M_rbb_set_path+0x7c>
    a1ac:	00c01304 	movi	r3,76
    a1b0:	80c00426 	beq	r16,r3,a1c4 <LMS7002M_rbb_set_path+0x74>
    a1b4:	00c01084 	movi	r3,66
    a1b8:	80c00d1e 	bne	r16,r3,a1f0 <LMS7002M_rbb_set_path+0xa0>
    {
    case LMS7002M_RBB_BYP:
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_BYPASS;
    a1bc:	11018e15 	stw	r4,1592(r2)
        break;
    a1c0:	00000b06 	br	a1f0 <LMS7002M_rbb_set_path+0xa0>

    case LMS7002M_RBB_LBF:
        self->regs->reg_0x0115_pd_lpfl_rbb = 0;
    a1c4:	10018615 	stw	zero,1560(r2)
    a1c8:	00000406 	br	a1dc <LMS7002M_rbb_set_path+0x8c>
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_LPFL;
        break;

    case LMS7002M_RBB_HBF:
        self->regs->reg_0x0115_pd_lpfh_rbb = 0;
    a1cc:	10018515 	stw	zero,1556(r2)
    a1d0:	00000606 	br	a1ec <LMS7002M_rbb_set_path+0x9c>
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_LPFH;
        break;

    case LMS7002M_RBB_LB_BYP:
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_TBB;
    a1d4:	00c000c4 	movi	r3,3
    a1d8:	00000406 	br	a1ec <LMS7002M_rbb_set_path+0x9c>
        break;

    case LMS7002M_RBB_LB_LBF:
        self->regs->reg_0x0115_pd_lpfl_rbb = 0;
        self->regs->reg_0x0115_en_lb_lpfl_rbb = 1;
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_LPFL;
    a1dc:	10018e15 	stw	zero,1592(r2)
        break;
    a1e0:	00000306 	br	a1f0 <LMS7002M_rbb_set_path+0xa0>

    case LMS7002M_RBB_LB_HBF:
        self->regs->reg_0x0115_pd_lpfh_rbb = 0;
    a1e4:	10018515 	stw	zero,1556(r2)
        self->regs->reg_0x0115_en_lb_lpfh_rbb = 1;
    a1e8:	10c18315 	stw	r3,1548(r2)
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_LPFH;
    a1ec:	10c18e15 	stw	r3,1592(r2)
        break;
    }

    LMS7002M_regs_spi_write(self, 0x0115);
    a1f0:	8809883a 	mov	r4,r17
    a1f4:	01404544 	movi	r5,277
    a1f8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0118);
    a1fc:	01404604 	movi	r5,280
    a200:	8809883a 	mov	r4,r17
}
    a204:	dfc00217 	ldw	ra,8(sp)
    a208:	dc400117 	ldw	r17,4(sp)
    a20c:	dc000017 	ldw	r16,0(sp)
    a210:	dec00304 	addi	sp,sp,12
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_LPFH;
        break;
    }

    LMS7002M_regs_spi_write(self, 0x0115);
    LMS7002M_regs_spi_write(self, 0x0118);
    a214:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000a218 <LMS7002M_rbb_set_test_out>:
}

void LMS7002M_rbb_set_test_out(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    a218:	defffd04 	addi	sp,sp,-12
    a21c:	dc400115 	stw	r17,4(sp)
    a220:	dc000015 	stw	r16,0(sp)
    a224:	2023883a 	mov	r17,r4
    a228:	3021883a 	mov	r16,r6
    a22c:	dfc00215 	stw	ra,8(sp)
    LMS7002M_set_mac_ch(self, channel);
    a230:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0119_osw_pga_rbb = enable?1:0;
    a234:	88846917 	ldw	r2,4516(r17)
    a238:	84003fcc 	andi	r16,r16,255

    LMS7002M_regs_spi_write(self, 0x0119);
    a23c:	01404644 	movi	r5,281
    a240:	8809883a 	mov	r4,r17

void LMS7002M_rbb_set_test_out(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0119_osw_pga_rbb = enable?1:0;
    a244:	14019115 	stw	r16,1604(r2)

    LMS7002M_regs_spi_write(self, 0x0119);
}
    a248:	dfc00217 	ldw	ra,8(sp)
    a24c:	dc400117 	ldw	r17,4(sp)
    a250:	dc000017 	ldw	r16,0(sp)
    a254:	dec00304 	addi	sp,sp,12
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0119_osw_pga_rbb = enable?1:0;

    LMS7002M_regs_spi_write(self, 0x0119);
    a258:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000a25c <LMS7002M_rbb_set_pga>:
}

double LMS7002M_rbb_set_pga(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    a25c:	defffa04 	addi	sp,sp,-24
    a260:	dfc00515 	stw	ra,20(sp)
    a264:	dc800215 	stw	r18,8(sp)
    a268:	dc400115 	stw	r17,4(sp)
    a26c:	3025883a 	mov	r18,r6
    a270:	2023883a 	mov	r17,r4
    a274:	dc000015 	stw	r16,0(sp)
    a278:	dd000415 	stw	r20,16(sp)
    a27c:	3821883a 	mov	r16,r7
    a280:	dcc00315 	stw	r19,12(sp)
    LMS7002M_set_mac_ch(self, channel);
    a284:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    int G_PGA_RBB = (int)(gain + 12.5);
    a288:	9009883a 	mov	r4,r18
    a28c:	000d883a 	mov	r6,zero
    a290:	01d00a74 	movhi	r7,16425
    a294:	800b883a 	mov	r5,r16
    a298:	00261a80 	call	261a8 <__adddf3>
    a29c:	180b883a 	mov	r5,r3
    a2a0:	1009883a 	mov	r4,r2
    a2a4:	00287e40 	call	287e4 <__fixdfsi>
    if (G_PGA_RBB > 0x1f) G_PGA_RBB = 0x1f;
    a2a8:	00c007c4 	movi	r3,31
    a2ac:	8c846917 	ldw	r18,4516(r17)
    a2b0:	18805b16 	blt	r3,r2,a420 <LMS7002M_rbb_set_pga+0x1c4>
    a2b4:	1021883a 	mov	r16,r2
    a2b8:	1000010e 	bge	r2,zero,a2c0 <LMS7002M_rbb_set_pga+0x64>
    a2bc:	0021883a 	mov	r16,zero
    if (G_PGA_RBB < 0) G_PGA_RBB = 0;
    self->regs->reg_0x0119_g_pga_rbb = G_PGA_RBB;

    self->regs->reg_0x011a_rcc_ctl_pga_rbb = (430.0*pow(0.65, (G_PGA_RBB/10.0))-110.35)/20.4516 + 16;
    a2c0:	8009883a 	mov	r4,r16
    LMS7002M_set_mac_ch(self, channel);

    int G_PGA_RBB = (int)(gain + 12.5);
    if (G_PGA_RBB > 0x1f) G_PGA_RBB = 0x1f;
    if (G_PGA_RBB < 0) G_PGA_RBB = 0;
    self->regs->reg_0x0119_g_pga_rbb = G_PGA_RBB;
    a2c4:	94019415 	stw	r16,1616(r18)

    self->regs->reg_0x011a_rcc_ctl_pga_rbb = (430.0*pow(0.65, (G_PGA_RBB/10.0))-110.35)/20.4516 + 16;
    a2c8:	00288640 	call	28864 <__floatsidf>
    a2cc:	000d883a 	mov	r6,zero
    a2d0:	01d00934 	movhi	r7,16420
    a2d4:	1009883a 	mov	r4,r2
    a2d8:	180b883a 	mov	r5,r3
    a2dc:	1029883a 	mov	r20,r2
    a2e0:	1827883a 	mov	r19,r3
    a2e4:	0026a540 	call	26a54 <__divdf3>
    a2e8:	01333374 	movhi	r4,52429
    a2ec:	014ff974 	movhi	r5,16357
    a2f0:	100d883a 	mov	r6,r2
    a2f4:	180f883a 	mov	r7,r3
    a2f8:	21333344 	addi	r4,r4,-13107
    a2fc:	29733304 	addi	r5,r5,-13108
    a300:	000efb80 	call	efb8 <pow>
    a304:	01d01ef4 	movhi	r7,16507
    a308:	000d883a 	mov	r6,zero
    a30c:	39f80004 	addi	r7,r7,-8192
    a310:	1009883a 	mov	r4,r2
    a314:	180b883a 	mov	r5,r3
    a318:	002767c0 	call	2767c <__muldf3>
    a31c:	019999b4 	movhi	r6,26214
    a320:	01d01734 	movhi	r7,16476
    a324:	31999984 	addi	r6,r6,26214
    a328:	39e59984 	addi	r7,r7,-27034
    a32c:	1009883a 	mov	r4,r2
    a330:	180b883a 	mov	r5,r3
    a334:	0027ee80 	call	27ee8 <__subdf3>
    a338:	0183aff4 	movhi	r6,3775
    a33c:	01d00d34 	movhi	r7,16436
    a340:	31b7e904 	addi	r6,r6,-8284
    a344:	39dce704 	addi	r7,r7,29596
    a348:	1009883a 	mov	r4,r2
    a34c:	180b883a 	mov	r5,r3
    a350:	0026a540 	call	26a54 <__divdf3>
    a354:	000d883a 	mov	r6,zero
    a358:	01d00c34 	movhi	r7,16432
    a35c:	1009883a 	mov	r4,r2
    a360:	180b883a 	mov	r5,r3
    a364:	00261a80 	call	261a8 <__adddf3>
    a368:	180b883a 	mov	r5,r3
    a36c:	1009883a 	mov	r4,r2
    a370:	00287e40 	call	287e4 <__fixdfsi>
    a374:	90819515 	stw	r2,1620(r18)

    if (0 <= G_PGA_RBB && G_PGA_RBB < 8) self->regs->reg_0x011a_c_ctl_pga_rbb = 3;
    a378:	00c001c4 	movi	r3,7
    a37c:	8005883a 	mov	r2,r16
    a380:	1c000316 	blt	r3,r16,a390 <LMS7002M_rbb_set_pga+0x134>
    a384:	88c46917 	ldw	r3,4516(r17)
    a388:	010000c4 	movi	r4,3
    a38c:	19019615 	stw	r4,1624(r3)
    if (8 <= G_PGA_RBB && G_PGA_RBB < 13) self->regs->reg_0x011a_c_ctl_pga_rbb = 2;
    a390:	10fffe04 	addi	r3,r2,-8
    a394:	01000104 	movi	r4,4
    a398:	20c00336 	bltu	r4,r3,a3a8 <LMS7002M_rbb_set_pga+0x14c>
    a39c:	88c46917 	ldw	r3,4516(r17)
    a3a0:	01000084 	movi	r4,2
    a3a4:	19019615 	stw	r4,1624(r3)
    if (13 <= G_PGA_RBB && G_PGA_RBB < 21) self->regs->reg_0x011a_c_ctl_pga_rbb = 1;
    a3a8:	10bffcc4 	addi	r2,r2,-13
    a3ac:	00c001c4 	movi	r3,7
    a3b0:	18800436 	bltu	r3,r2,a3c4 <LMS7002M_rbb_set_pga+0x168>
    a3b4:	88846917 	ldw	r2,4516(r17)
    a3b8:	00c00044 	movi	r3,1
    a3bc:	10c19615 	stw	r3,1624(r2)
    a3c0:	00000406 	br	a3d4 <LMS7002M_rbb_set_pga+0x178>
    if (21 <= G_PGA_RBB) self->regs->reg_0x011a_c_ctl_pga_rbb = 0;
    a3c4:	00800504 	movi	r2,20
    a3c8:	1400020e 	bge	r2,r16,a3d4 <LMS7002M_rbb_set_pga+0x178>
    a3cc:	88846917 	ldw	r2,4516(r17)
    a3d0:	10019615 	stw	zero,1624(r2)

    LMS7002M_regs_spi_write(self, 0x0119);
    a3d4:	8809883a 	mov	r4,r17
    a3d8:	01404644 	movi	r5,281
    a3dc:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x011A);
    a3e0:	8809883a 	mov	r4,r17
    a3e4:	01404684 	movi	r5,282
    a3e8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    return G_PGA_RBB - 12.0;
    a3ec:	000d883a 	mov	r6,zero
    a3f0:	01d00a34 	movhi	r7,16424
    a3f4:	a009883a 	mov	r4,r20
    a3f8:	980b883a 	mov	r5,r19
    a3fc:	0027ee80 	call	27ee8 <__subdf3>
}
    a400:	dfc00517 	ldw	ra,20(sp)
    a404:	dd000417 	ldw	r20,16(sp)
    a408:	dcc00317 	ldw	r19,12(sp)
    a40c:	dc800217 	ldw	r18,8(sp)
    a410:	dc400117 	ldw	r17,4(sp)
    a414:	dc000017 	ldw	r16,0(sp)
    a418:	dec00604 	addi	sp,sp,24
    a41c:	f800283a 	ret
    int G_PGA_RBB = (int)(gain + 12.5);
    if (G_PGA_RBB > 0x1f) G_PGA_RBB = 0x1f;
    if (G_PGA_RBB < 0) G_PGA_RBB = 0;
    self->regs->reg_0x0119_g_pga_rbb = G_PGA_RBB;

    self->regs->reg_0x011a_rcc_ctl_pga_rbb = (430.0*pow(0.65, (G_PGA_RBB/10.0))-110.35)/20.4516 + 16;
    a420:	00800404 	movi	r2,16
    a424:	90819515 	stw	r2,1620(r18)
    LMS7002M_set_mac_ch(self, channel);

    int G_PGA_RBB = (int)(gain + 12.5);
    if (G_PGA_RBB > 0x1f) G_PGA_RBB = 0x1f;
    if (G_PGA_RBB < 0) G_PGA_RBB = 0;
    self->regs->reg_0x0119_g_pga_rbb = G_PGA_RBB;
    a428:	90c19415 	stw	r3,1616(r18)

    self->regs->reg_0x011a_rcc_ctl_pga_rbb = (430.0*pow(0.65, (G_PGA_RBB/10.0))-110.35)/20.4516 + 16;

    if (0 <= G_PGA_RBB && G_PGA_RBB < 8) self->regs->reg_0x011a_c_ctl_pga_rbb = 3;
    a42c:	1805883a 	mov	r2,r3
    int G_PGA_RBB = (int)(gain + 12.5);
    if (G_PGA_RBB > 0x1f) G_PGA_RBB = 0x1f;
    if (G_PGA_RBB < 0) G_PGA_RBB = 0;
    self->regs->reg_0x0119_g_pga_rbb = G_PGA_RBB;

    self->regs->reg_0x011a_rcc_ctl_pga_rbb = (430.0*pow(0.65, (G_PGA_RBB/10.0))-110.35)/20.4516 + 16;
    a430:	0029883a 	mov	r20,zero
    a434:	04d00ff4 	movhi	r19,16447
double LMS7002M_rbb_set_pga(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    LMS7002M_set_mac_ch(self, channel);

    int G_PGA_RBB = (int)(gain + 12.5);
    if (G_PGA_RBB > 0x1f) G_PGA_RBB = 0x1f;
    a438:	1821883a 	mov	r16,r3
    a43c:	003fd406 	br	a390 <__alt_data_end+0xfffcbb90>

0000a440 <LMS7002M_rfe_enable>:

#include <stdlib.h>
#include "LMS7002M_impl.h"

void LMS7002M_rfe_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    a440:	defffb04 	addi	sp,sp,-20
    a444:	dfc00415 	stw	ra,16(sp)
    a448:	dcc00315 	stw	r19,12(sp)
    a44c:	dc800215 	stw	r18,8(sp)
    a450:	dc400115 	stw	r17,4(sp)
    a454:	dc000015 	stw	r16,0(sp)
    a458:	2023883a 	mov	r17,r4
    a45c:	3021883a 	mov	r16,r6
    a460:	2827883a 	mov	r19,r5
    LMS7002M_set_mac_ch(self, channel);
    a464:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0124_en_dir_rfe = 1;
    a468:	88846917 	ldw	r2,4516(r17)
    a46c:	00c00044 	movi	r3,1
    LMS7002M_regs_spi_write(self, 0x0124);
    a470:	01404904 	movi	r5,292
#include "LMS7002M_impl.h"

void LMS7002M_rfe_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_rfe = 1;
    a474:	10c1c415 	stw	r3,1808(r2)
    LMS7002M_regs_spi_write(self, 0x0124);
    a478:	8809883a 	mov	r4,r17
    a47c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    self->regs->reg_0x010c_en_g_rfe = enable?1:0;
    a480:	88846917 	ldw	r2,4516(r17)
    self->regs->reg_0x010c_pd_mxlobuf_rfe = enable?0:1;
    a484:	8180005c 	xori	r6,r16,1
    a488:	31803fcc 	andi	r6,r6,255
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_rfe = 1;
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x010c_en_g_rfe = enable?1:0;
    a48c:	84803fcc 	andi	r18,r16,255
    self->regs->reg_0x010c_pd_mxlobuf_rfe = enable?0:1;
    self->regs->reg_0x010c_pd_qgen_rfe = enable?0:1;
    self->regs->reg_0x010c_pd_tia_rfe = enable?0:1;
    self->regs->reg_0x010c_pd_lna_rfe = enable?0:1;
    LMS7002M_regs_spi_write(self, 0x010C);
    a490:	01404304 	movi	r5,268
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_rfe = 1;
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x010c_en_g_rfe = enable?1:0;
    a494:	14816a15 	stw	r18,1448(r2)
    self->regs->reg_0x010c_pd_mxlobuf_rfe = enable?0:1;
    a498:	11816615 	stw	r6,1432(r2)
    self->regs->reg_0x010c_pd_qgen_rfe = enable?0:1;
    a49c:	11816715 	stw	r6,1436(r2)
    self->regs->reg_0x010c_pd_tia_rfe = enable?0:1;
    a4a0:	11816915 	stw	r6,1444(r2)
    self->regs->reg_0x010c_pd_lna_rfe = enable?0:1;
    a4a4:	11816315 	stw	r6,1420(r2)
    LMS7002M_regs_spi_write(self, 0x010C);
    a4a8:	8809883a 	mov	r4,r17
    a4ac:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //the chB LO enable register is a chA register
    if (channel != LMS_CHA)
    a4b0:	01401044 	movi	r5,65
    a4b4:	99400d26 	beq	r19,r5,a4ec <LMS7002M_rfe_enable+0xac>
    {
        LMS7002M_set_mac_ch(self, LMS_CHA);
    a4b8:	8809883a 	mov	r4,r17
    a4bc:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
        self->regs->reg_0x010d_en_nextrx_rfe = enable?1:0;
    a4c0:	88846917 	ldw	r2,4516(r17)
        LMS7002M_regs_spi_write(self, 0x010d);
    a4c4:	01404344 	movi	r5,269
    a4c8:	8809883a 	mov	r4,r17

    //the chB LO enable register is a chA register
    if (channel != LMS_CHA)
    {
        LMS7002M_set_mac_ch(self, LMS_CHA);
        self->regs->reg_0x010d_en_nextrx_rfe = enable?1:0;
    a4cc:	14817115 	stw	r18,1476(r2)
        LMS7002M_regs_spi_write(self, 0x010d);
    }
}
    a4d0:	dfc00417 	ldw	ra,16(sp)
    a4d4:	dcc00317 	ldw	r19,12(sp)
    a4d8:	dc800217 	ldw	r18,8(sp)
    a4dc:	dc400117 	ldw	r17,4(sp)
    a4e0:	dc000017 	ldw	r16,0(sp)
    a4e4:	dec00504 	addi	sp,sp,20
    //the chB LO enable register is a chA register
    if (channel != LMS_CHA)
    {
        LMS7002M_set_mac_ch(self, LMS_CHA);
        self->regs->reg_0x010d_en_nextrx_rfe = enable?1:0;
        LMS7002M_regs_spi_write(self, 0x010d);
    a4e8:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>
    }
}
    a4ec:	dfc00417 	ldw	ra,16(sp)
    a4f0:	dcc00317 	ldw	r19,12(sp)
    a4f4:	dc800217 	ldw	r18,8(sp)
    a4f8:	dc400117 	ldw	r17,4(sp)
    a4fc:	dc000017 	ldw	r16,0(sp)
    a500:	dec00504 	addi	sp,sp,20
    a504:	f800283a 	ret

0000a508 <LMS7002M_rfe_set_path>:

void LMS7002M_rfe_set_path(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    a508:	defffc04 	addi	sp,sp,-16
    a50c:	dc800215 	stw	r18,8(sp)
    a510:	dc400115 	stw	r17,4(sp)
    a514:	dc000015 	stw	r16,0(sp)
    a518:	2023883a 	mov	r17,r4
    a51c:	dfc00315 	stw	ra,12(sp)
    a520:	2825883a 	mov	r18,r5
    a524:	3021883a 	mov	r16,r6
    LMS7002M_set_mac_ch(self, channel);
    a528:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    self->regs->reg_0x010c_pd_lna_rfe = 1;
    a52c:	88846917 	ldw	r2,4516(r17)
    a530:	00c00044 	movi	r3,1
    self->regs->reg_0x010d_en_inshsw_lb1_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_lb2_rfe = 1;
    self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_NONE;
    bool enb_trf_loopback = false;

    switch (path)
    a534:	01001204 	movi	r4,72
}

void LMS7002M_rfe_set_path(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x010c_pd_lna_rfe = 1;
    a538:	10c16315 	stw	r3,1420(r2)
    self->regs->reg_0x010c_pd_rloopb_1_rfe = 1;
    a53c:	10c16415 	stw	r3,1424(r2)
    self->regs->reg_0x010c_pd_rloopb_2_rfe = 1;
    a540:	10c16515 	stw	r3,1428(r2)
    self->regs->reg_0x010d_en_inshsw_l_rfe = 1;
    a544:	10c16f15 	stw	r3,1468(r2)
    self->regs->reg_0x010d_en_inshsw_w_rfe = 1;
    a548:	10c17015 	stw	r3,1472(r2)
    self->regs->reg_0x010d_en_inshsw_lb1_rfe = 1;
    a54c:	10c16d15 	stw	r3,1460(r2)
    self->regs->reg_0x010d_en_inshsw_lb2_rfe = 1;
    a550:	10c16e15 	stw	r3,1464(r2)
    self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_NONE;
    bool enb_trf_loopback = false;

    switch (path)
    a554:	81001726 	beq	r16,r4,a5b4 <LMS7002M_rfe_set_path+0xac>
    a558:	24000516 	blt	r4,r16,a570 <LMS7002M_rfe_set_path+0x68>
    a55c:	01000c44 	movi	r4,49
    a560:	81000926 	beq	r16,r4,a588 <LMS7002M_rfe_set_path+0x80>
    a564:	01000c84 	movi	r4,50
    a568:	81000c26 	beq	r16,r4,a59c <LMS7002M_rfe_set_path+0x94>
    a56c:	00000406 	br	a580 <LMS7002M_rfe_set_path+0x78>
    a570:	00c01304 	movi	r3,76
    a574:	80c01226 	beq	r16,r3,a5c0 <LMS7002M_rfe_set_path+0xb8>
    a578:	00c015c4 	movi	r3,87
    a57c:	80c01526 	beq	r16,r3,a5d4 <LMS7002M_rfe_set_path+0xcc>
    self->regs->reg_0x010c_pd_rloopb_2_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_l_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_w_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_lb1_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_lb2_rfe = 1;
    self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_NONE;
    a580:	10016b15 	stw	zero,1452(r2)
    a584:	00001706 	br	a5e4 <LMS7002M_rfe_set_path+0xdc>
    bool enb_trf_loopback = false;

    switch (path)
    {
    case LMS7002M_RFE_LB1:
        self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_LNAW;
    a588:	010000c4 	movi	r4,3
    a58c:	11016b15 	stw	r4,1452(r2)
        self->regs->reg_0x010c_pd_rloopb_1_rfe = 0;
    a590:	10016415 	stw	zero,1424(r2)
        self->regs->reg_0x010d_en_inshsw_lb1_rfe = 0;
    a594:	10016d15 	stw	zero,1460(r2)
    a598:	00000406 	br	a5ac <LMS7002M_rfe_set_path+0xa4>
        enb_trf_loopback = true;
        break;

    case LMS7002M_RFE_LB2:
        self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_LNAL;
    a59c:	01000084 	movi	r4,2
    a5a0:	11016b15 	stw	r4,1452(r2)
        self->regs->reg_0x010c_pd_rloopb_2_rfe = 0;
    a5a4:	10016515 	stw	zero,1428(r2)
        self->regs->reg_0x010d_en_inshsw_lb2_rfe = 0;
    a5a8:	10016e15 	stw	zero,1464(r2)
        enb_trf_loopback = true;
    a5ac:	1821883a 	mov	r16,r3
        break;
    a5b0:	00000d06 	br	a5e8 <LMS7002M_rfe_set_path+0xe0>

    case LMS7002M_RFE_NONE:
        break;

    case LMS7002M_RFE_LNAH:
        self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_LNAH;
    a5b4:	10c16b15 	stw	r3,1452(r2)
        self->regs->reg_0x010c_pd_lna_rfe = 0;
    a5b8:	10016315 	stw	zero,1420(r2)
    a5bc:	00000906 	br	a5e4 <LMS7002M_rfe_set_path+0xdc>
        break;

    case LMS7002M_RFE_LNAL:
        self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_LNAL;
    a5c0:	00c00084 	movi	r3,2
    a5c4:	10c16b15 	stw	r3,1452(r2)
        self->regs->reg_0x010c_pd_lna_rfe = 0;
    a5c8:	10016315 	stw	zero,1420(r2)
        self->regs->reg_0x010d_en_inshsw_l_rfe = 0;
    a5cc:	10016f15 	stw	zero,1468(r2)
    a5d0:	00000406 	br	a5e4 <LMS7002M_rfe_set_path+0xdc>
        break;

    case LMS7002M_RFE_LNAW:
        self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_LNAW;
    a5d4:	00c000c4 	movi	r3,3
    a5d8:	10c16b15 	stw	r3,1452(r2)
        self->regs->reg_0x010c_pd_lna_rfe = 0;
    a5dc:	10016315 	stw	zero,1420(r2)
        self->regs->reg_0x010d_en_inshsw_w_rfe = 0;
    a5e0:	10017015 	stw	zero,1472(r2)
    self->regs->reg_0x010d_en_inshsw_l_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_w_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_lb1_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_lb2_rfe = 1;
    self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_NONE;
    bool enb_trf_loopback = false;
    a5e4:	0021883a 	mov	r16,zero
        self->regs->reg_0x010c_pd_lna_rfe = 0;
        self->regs->reg_0x010d_en_inshsw_w_rfe = 0;
        break;
    }

    LMS7002M_regs_spi_write(self, 0x010C);
    a5e8:	8809883a 	mov	r4,r17
    a5ec:	01404304 	movi	r5,268
    a5f0:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x010D);
    a5f4:	8809883a 	mov	r4,r17
    a5f8:	01404344 	movi	r5,269
    a5fc:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_trf_enable_loopback(self, channel, enb_trf_loopback);
    a600:	81803fcc 	andi	r6,r16,255
    a604:	900b883a 	mov	r5,r18
    a608:	8809883a 	mov	r4,r17
}
    a60c:	dfc00317 	ldw	ra,12(sp)
    a610:	dc800217 	ldw	r18,8(sp)
    a614:	dc400117 	ldw	r17,4(sp)
    a618:	dc000017 	ldw	r16,0(sp)
    a61c:	dec00404 	addi	sp,sp,16
        break;
    }

    LMS7002M_regs_spi_write(self, 0x010C);
    LMS7002M_regs_spi_write(self, 0x010D);
    LMS7002M_trf_enable_loopback(self, channel, enb_trf_loopback);
    a620:	000cefc1 	jmpi	cefc <LMS7002M_trf_enable_loopback>

0000a624 <LMS7002M_rfe_set_lna>:
}

double LMS7002M_rfe_set_lna(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    a624:	defffb04 	addi	sp,sp,-20
    a628:	dcc00315 	stw	r19,12(sp)
    a62c:	dc000015 	stw	r16,0(sp)
    a630:	2027883a 	mov	r19,r4
    a634:	2821883a 	mov	r16,r5
    a638:	3009883a 	mov	r4,r6
    a63c:	380b883a 	mov	r5,r7
    const double gmax = 30;
    double val = gain - gmax;
    a640:	000d883a 	mov	r6,zero
    a644:	01d00fb4 	movhi	r7,16446
    LMS7002M_regs_spi_write(self, 0x010D);
    LMS7002M_trf_enable_loopback(self, channel, enb_trf_loopback);
}

double LMS7002M_rfe_set_lna(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    a648:	dfc00415 	stw	ra,16(sp)
    a64c:	dc800215 	stw	r18,8(sp)
    a650:	dc400115 	stw	r17,4(sp)
    const double gmax = 30;
    double val = gain - gmax;
    a654:	0027ee80 	call	27ee8 <__subdf3>

    LMS7002M_set_mac_ch(self, channel);
    a658:	800b883a 	mov	r5,r16
    a65c:	9809883a 	mov	r4,r19
}

double LMS7002M_rfe_set_lna(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    const double gmax = 30;
    double val = gain - gmax;
    a660:	1025883a 	mov	r18,r2
    a664:	1823883a 	mov	r17,r3

    LMS7002M_set_mac_ch(self, channel);
    a668:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    if (val >= 0) self->regs->reg_0x0113_g_lna_rfe = 15, val = 0;
    a66c:	000d883a 	mov	r6,zero
    a670:	000f883a 	mov	r7,zero
    a674:	9009883a 	mov	r4,r18
    a678:	880b883a 	mov	r5,r17
    a67c:	00274ac0 	call	274ac <__gedf2>
    a680:	9c046917 	ldw	r16,4516(r19)
    a684:	10000416 	blt	r2,zero,a698 <LMS7002M_rfe_set_lna+0x74>
    a688:	008003c4 	movi	r2,15
    a68c:	80817e15 	stw	r2,1528(r16)
    a690:	0021883a 	mov	r16,zero
    a694:	00008506 	br	a8ac <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -1) self->regs->reg_0x0113_g_lna_rfe = 14, val = -1;
    a698:	000d883a 	mov	r6,zero
    a69c:	01effc34 	movhi	r7,49136
    a6a0:	9009883a 	mov	r4,r18
    a6a4:	880b883a 	mov	r5,r17
    a6a8:	00274ac0 	call	274ac <__gedf2>
    a6ac:	10000416 	blt	r2,zero,a6c0 <LMS7002M_rfe_set_lna+0x9c>
    a6b0:	00800384 	movi	r2,14
    a6b4:	80817e15 	stw	r2,1528(r16)
    a6b8:	042ffc34 	movhi	r16,49136
    a6bc:	00007b06 	br	a8ac <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -2) self->regs->reg_0x0113_g_lna_rfe = 13, val = -2;
    a6c0:	000d883a 	mov	r6,zero
    a6c4:	01f00034 	movhi	r7,49152
    a6c8:	9009883a 	mov	r4,r18
    a6cc:	880b883a 	mov	r5,r17
    a6d0:	00274ac0 	call	274ac <__gedf2>
    a6d4:	10000416 	blt	r2,zero,a6e8 <LMS7002M_rfe_set_lna+0xc4>
    a6d8:	00800344 	movi	r2,13
    a6dc:	80817e15 	stw	r2,1528(r16)
    a6e0:	04300034 	movhi	r16,49152
    a6e4:	00007106 	br	a8ac <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -3) self->regs->reg_0x0113_g_lna_rfe = 12, val = -3;
    a6e8:	000d883a 	mov	r6,zero
    a6ec:	01f00234 	movhi	r7,49160
    a6f0:	9009883a 	mov	r4,r18
    a6f4:	880b883a 	mov	r5,r17
    a6f8:	00274ac0 	call	274ac <__gedf2>
    a6fc:	10000416 	blt	r2,zero,a710 <LMS7002M_rfe_set_lna+0xec>
    a700:	00800304 	movi	r2,12
    a704:	80817e15 	stw	r2,1528(r16)
    a708:	04300234 	movhi	r16,49160
    a70c:	00006706 	br	a8ac <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -4) self->regs->reg_0x0113_g_lna_rfe = 11, val = -4;
    a710:	000d883a 	mov	r6,zero
    a714:	01f00434 	movhi	r7,49168
    a718:	9009883a 	mov	r4,r18
    a71c:	880b883a 	mov	r5,r17
    a720:	00274ac0 	call	274ac <__gedf2>
    a724:	10000416 	blt	r2,zero,a738 <LMS7002M_rfe_set_lna+0x114>
    a728:	008002c4 	movi	r2,11
    a72c:	80817e15 	stw	r2,1528(r16)
    a730:	04300434 	movhi	r16,49168
    a734:	00005d06 	br	a8ac <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -5) self->regs->reg_0x0113_g_lna_rfe = 10, val = -5;
    a738:	000d883a 	mov	r6,zero
    a73c:	01f00534 	movhi	r7,49172
    a740:	9009883a 	mov	r4,r18
    a744:	880b883a 	mov	r5,r17
    a748:	00274ac0 	call	274ac <__gedf2>
    a74c:	10000416 	blt	r2,zero,a760 <LMS7002M_rfe_set_lna+0x13c>
    a750:	00800284 	movi	r2,10
    a754:	80817e15 	stw	r2,1528(r16)
    a758:	04300534 	movhi	r16,49172
    a75c:	00005306 	br	a8ac <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -6) self->regs->reg_0x0113_g_lna_rfe = 9, val = -6;
    a760:	000d883a 	mov	r6,zero
    a764:	01f00634 	movhi	r7,49176
    a768:	9009883a 	mov	r4,r18
    a76c:	880b883a 	mov	r5,r17
    a770:	00274ac0 	call	274ac <__gedf2>
    a774:	10000416 	blt	r2,zero,a788 <LMS7002M_rfe_set_lna+0x164>
    a778:	00800244 	movi	r2,9
    a77c:	80817e15 	stw	r2,1528(r16)
    a780:	04300634 	movhi	r16,49176
    a784:	00004906 	br	a8ac <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -9) self->regs->reg_0x0113_g_lna_rfe = 8, val = -9;
    a788:	000d883a 	mov	r6,zero
    a78c:	01f008b4 	movhi	r7,49186
    a790:	9009883a 	mov	r4,r18
    a794:	880b883a 	mov	r5,r17
    a798:	00274ac0 	call	274ac <__gedf2>
    a79c:	10000416 	blt	r2,zero,a7b0 <LMS7002M_rfe_set_lna+0x18c>
    a7a0:	00800204 	movi	r2,8
    a7a4:	80817e15 	stw	r2,1528(r16)
    a7a8:	043008b4 	movhi	r16,49186
    a7ac:	00003f06 	br	a8ac <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -12) self->regs->reg_0x0113_g_lna_rfe = 7, val = -12;
    a7b0:	000d883a 	mov	r6,zero
    a7b4:	01f00a34 	movhi	r7,49192
    a7b8:	9009883a 	mov	r4,r18
    a7bc:	880b883a 	mov	r5,r17
    a7c0:	00274ac0 	call	274ac <__gedf2>
    a7c4:	10000416 	blt	r2,zero,a7d8 <LMS7002M_rfe_set_lna+0x1b4>
    a7c8:	008001c4 	movi	r2,7
    a7cc:	80817e15 	stw	r2,1528(r16)
    a7d0:	04300a34 	movhi	r16,49192
    a7d4:	00003506 	br	a8ac <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -15) self->regs->reg_0x0113_g_lna_rfe = 6, val = -15;
    a7d8:	000d883a 	mov	r6,zero
    a7dc:	01f00bb4 	movhi	r7,49198
    a7e0:	9009883a 	mov	r4,r18
    a7e4:	880b883a 	mov	r5,r17
    a7e8:	00274ac0 	call	274ac <__gedf2>
    a7ec:	10000416 	blt	r2,zero,a800 <LMS7002M_rfe_set_lna+0x1dc>
    a7f0:	00800184 	movi	r2,6
    a7f4:	80817e15 	stw	r2,1528(r16)
    a7f8:	04300bb4 	movhi	r16,49198
    a7fc:	00002b06 	br	a8ac <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -18) self->regs->reg_0x0113_g_lna_rfe = 5, val = -18;
    a800:	000d883a 	mov	r6,zero
    a804:	01f00cb4 	movhi	r7,49202
    a808:	9009883a 	mov	r4,r18
    a80c:	880b883a 	mov	r5,r17
    a810:	00274ac0 	call	274ac <__gedf2>
    a814:	10000416 	blt	r2,zero,a828 <LMS7002M_rfe_set_lna+0x204>
    a818:	00800144 	movi	r2,5
    a81c:	80817e15 	stw	r2,1528(r16)
    a820:	04300cb4 	movhi	r16,49202
    a824:	00002106 	br	a8ac <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -21) self->regs->reg_0x0113_g_lna_rfe = 4, val = -21;
    a828:	000d883a 	mov	r6,zero
    a82c:	01f00d74 	movhi	r7,49205
    a830:	9009883a 	mov	r4,r18
    a834:	880b883a 	mov	r5,r17
    a838:	00274ac0 	call	274ac <__gedf2>
    a83c:	10000416 	blt	r2,zero,a850 <LMS7002M_rfe_set_lna+0x22c>
    a840:	00800104 	movi	r2,4
    a844:	80817e15 	stw	r2,1528(r16)
    a848:	04300d74 	movhi	r16,49205
    a84c:	00001706 	br	a8ac <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -24) self->regs->reg_0x0113_g_lna_rfe = 3, val = -24;
    a850:	000d883a 	mov	r6,zero
    a854:	01f00e34 	movhi	r7,49208
    a858:	9009883a 	mov	r4,r18
    a85c:	880b883a 	mov	r5,r17
    a860:	00274ac0 	call	274ac <__gedf2>
    a864:	10000416 	blt	r2,zero,a878 <LMS7002M_rfe_set_lna+0x254>
    a868:	008000c4 	movi	r2,3
    a86c:	80817e15 	stw	r2,1528(r16)
    a870:	04300e34 	movhi	r16,49208
    a874:	00000d06 	br	a8ac <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -27) self->regs->reg_0x0113_g_lna_rfe = 2, val = -27;
    a878:	000d883a 	mov	r6,zero
    a87c:	01f00ef4 	movhi	r7,49211
    a880:	9009883a 	mov	r4,r18
    a884:	880b883a 	mov	r5,r17
    a888:	00274ac0 	call	274ac <__gedf2>
    a88c:	10000416 	blt	r2,zero,a8a0 <LMS7002M_rfe_set_lna+0x27c>
    a890:	00800084 	movi	r2,2
    a894:	80817e15 	stw	r2,1528(r16)
    a898:	04300ef4 	movhi	r16,49211
    a89c:	00000306 	br	a8ac <LMS7002M_rfe_set_lna+0x288>
    else self->regs->reg_0x0113_g_lna_rfe = 1, val = -30;
    a8a0:	00800044 	movi	r2,1
    a8a4:	80817e15 	stw	r2,1528(r16)
    a8a8:	04300fb4 	movhi	r16,49214

    LMS7002M_regs_spi_write(self, 0x0113);
    a8ac:	9809883a 	mov	r4,r19
    a8b0:	014044c4 	movi	r5,275
    a8b4:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    return val + gmax;
    a8b8:	000d883a 	mov	r6,zero
    a8bc:	01d00fb4 	movhi	r7,16446
    a8c0:	0009883a 	mov	r4,zero
    a8c4:	800b883a 	mov	r5,r16
    a8c8:	00261a80 	call	261a8 <__adddf3>
}
    a8cc:	dfc00417 	ldw	ra,16(sp)
    a8d0:	dcc00317 	ldw	r19,12(sp)
    a8d4:	dc800217 	ldw	r18,8(sp)
    a8d8:	dc400117 	ldw	r17,4(sp)
    a8dc:	dc000017 	ldw	r16,0(sp)
    a8e0:	dec00504 	addi	sp,sp,20
    a8e4:	f800283a 	ret

0000a8e8 <LMS7002M_rfe_set_loopback_lna>:

double LMS7002M_rfe_set_loopback_lna(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    a8e8:	defffb04 	addi	sp,sp,-20
    a8ec:	dcc00315 	stw	r19,12(sp)
    a8f0:	dc000015 	stw	r16,0(sp)
    a8f4:	2027883a 	mov	r19,r4
    a8f8:	2821883a 	mov	r16,r5
    a8fc:	3009883a 	mov	r4,r6
    a900:	380b883a 	mov	r5,r7
    const double gmax = 40;
    double val = gain - gmax;
    a904:	000d883a 	mov	r6,zero
    a908:	01d01134 	movhi	r7,16452

    return val + gmax;
}

double LMS7002M_rfe_set_loopback_lna(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    a90c:	dfc00415 	stw	ra,16(sp)
    a910:	dc800215 	stw	r18,8(sp)
    a914:	dc400115 	stw	r17,4(sp)
    const double gmax = 40;
    double val = gain - gmax;
    a918:	0027ee80 	call	27ee8 <__subdf3>

    LMS7002M_set_mac_ch(self, channel);
    a91c:	800b883a 	mov	r5,r16
    a920:	9809883a 	mov	r4,r19
}

double LMS7002M_rfe_set_loopback_lna(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    const double gmax = 40;
    double val = gain - gmax;
    a924:	1025883a 	mov	r18,r2
    a928:	1823883a 	mov	r17,r3

    LMS7002M_set_mac_ch(self, channel);
    a92c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    if (val >= 0) self->regs->reg_0x0113_g_rxloopb_rfe = 15, val = 0;
    a930:	000d883a 	mov	r6,zero
    a934:	000f883a 	mov	r7,zero
    a938:	9009883a 	mov	r4,r18
    a93c:	880b883a 	mov	r5,r17
    a940:	00274ac0 	call	274ac <__gedf2>
    a944:	9c046917 	ldw	r16,4516(r19)
    a948:	10000516 	blt	r2,zero,a960 <LMS7002M_rfe_set_loopback_lna+0x78>
    a94c:	008003c4 	movi	r2,15
    a950:	80817f15 	stw	r2,1532(r16)
    a954:	0023883a 	mov	r17,zero
    a958:	0021883a 	mov	r16,zero
    a95c:	0000a906 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -0.5) self->regs->reg_0x0113_g_rxloopb_rfe = 14, val = -0.5;
    a960:	000d883a 	mov	r6,zero
    a964:	01eff834 	movhi	r7,49120
    a968:	9009883a 	mov	r4,r18
    a96c:	880b883a 	mov	r5,r17
    a970:	00274ac0 	call	274ac <__gedf2>
    a974:	10000516 	blt	r2,zero,a98c <LMS7002M_rfe_set_loopback_lna+0xa4>
    a978:	00800384 	movi	r2,14
    a97c:	80817f15 	stw	r2,1532(r16)
    a980:	0023883a 	mov	r17,zero
    a984:	042ff834 	movhi	r16,49120
    a988:	00009e06 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -1) self->regs->reg_0x0113_g_rxloopb_rfe = 13, val = -1;
    a98c:	000d883a 	mov	r6,zero
    a990:	01effc34 	movhi	r7,49136
    a994:	9009883a 	mov	r4,r18
    a998:	880b883a 	mov	r5,r17
    a99c:	00274ac0 	call	274ac <__gedf2>
    a9a0:	10000516 	blt	r2,zero,a9b8 <LMS7002M_rfe_set_loopback_lna+0xd0>
    a9a4:	00800344 	movi	r2,13
    a9a8:	80817f15 	stw	r2,1532(r16)
    a9ac:	0023883a 	mov	r17,zero
    a9b0:	042ffc34 	movhi	r16,49136
    a9b4:	00009306 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -1.6) self->regs->reg_0x0113_g_rxloopb_rfe = 12, val = -1.6;
    a9b8:	01a666b4 	movhi	r6,39322
    a9bc:	01effeb4 	movhi	r7,49146
    a9c0:	31a66684 	addi	r6,r6,-26214
    a9c4:	39e66644 	addi	r7,r7,-26215
    a9c8:	9009883a 	mov	r4,r18
    a9cc:	880b883a 	mov	r5,r17
    a9d0:	00274ac0 	call	274ac <__gedf2>
    a9d4:	10000716 	blt	r2,zero,a9f4 <LMS7002M_rfe_set_loopback_lna+0x10c>
    a9d8:	00800304 	movi	r2,12
    a9dc:	80817f15 	stw	r2,1532(r16)
    a9e0:	046666b4 	movhi	r17,39322
    a9e4:	042ffeb4 	movhi	r16,49146
    a9e8:	8c666684 	addi	r17,r17,-26214
    a9ec:	84266644 	addi	r16,r16,-26215
    a9f0:	00008406 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -2.4) self->regs->reg_0x0113_g_rxloopb_rfe = 11, val = -2.4;
    a9f4:	018cccf4 	movhi	r6,13107
    a9f8:	01f000f4 	movhi	r7,49155
    a9fc:	318cccc4 	addi	r6,r6,13107
    aa00:	39ccccc4 	addi	r7,r7,13107
    aa04:	9009883a 	mov	r4,r18
    aa08:	880b883a 	mov	r5,r17
    aa0c:	00274ac0 	call	274ac <__gedf2>
    aa10:	10000716 	blt	r2,zero,aa30 <LMS7002M_rfe_set_loopback_lna+0x148>
    aa14:	008002c4 	movi	r2,11
    aa18:	80817f15 	stw	r2,1532(r16)
    aa1c:	044cccf4 	movhi	r17,13107
    aa20:	043000f4 	movhi	r16,49155
    aa24:	8c4cccc4 	addi	r17,r17,13107
    aa28:	840cccc4 	addi	r16,r16,13107
    aa2c:	00007506 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -3) self->regs->reg_0x0113_g_rxloopb_rfe = 10, val = -3;
    aa30:	000d883a 	mov	r6,zero
    aa34:	01f00234 	movhi	r7,49160
    aa38:	9009883a 	mov	r4,r18
    aa3c:	880b883a 	mov	r5,r17
    aa40:	00274ac0 	call	274ac <__gedf2>
    aa44:	10000516 	blt	r2,zero,aa5c <LMS7002M_rfe_set_loopback_lna+0x174>
    aa48:	00800284 	movi	r2,10
    aa4c:	80817f15 	stw	r2,1532(r16)
    aa50:	0023883a 	mov	r17,zero
    aa54:	04300234 	movhi	r16,49160
    aa58:	00006a06 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -4) self->regs->reg_0x0113_g_rxloopb_rfe = 9, val = -4;
    aa5c:	000d883a 	mov	r6,zero
    aa60:	01f00434 	movhi	r7,49168
    aa64:	9009883a 	mov	r4,r18
    aa68:	880b883a 	mov	r5,r17
    aa6c:	00274ac0 	call	274ac <__gedf2>
    aa70:	10000516 	blt	r2,zero,aa88 <LMS7002M_rfe_set_loopback_lna+0x1a0>
    aa74:	00800244 	movi	r2,9
    aa78:	80817f15 	stw	r2,1532(r16)
    aa7c:	0023883a 	mov	r17,zero
    aa80:	04300434 	movhi	r16,49168
    aa84:	00005f06 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -5) self->regs->reg_0x0113_g_rxloopb_rfe = 8, val = -5;
    aa88:	000d883a 	mov	r6,zero
    aa8c:	01f00534 	movhi	r7,49172
    aa90:	9009883a 	mov	r4,r18
    aa94:	880b883a 	mov	r5,r17
    aa98:	00274ac0 	call	274ac <__gedf2>
    aa9c:	10000516 	blt	r2,zero,aab4 <LMS7002M_rfe_set_loopback_lna+0x1cc>
    aaa0:	00800204 	movi	r2,8
    aaa4:	80817f15 	stw	r2,1532(r16)
    aaa8:	0023883a 	mov	r17,zero
    aaac:	04300534 	movhi	r16,49172
    aab0:	00005406 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -6.2) self->regs->reg_0x0113_g_rxloopb_rfe = 7, val = -6.2;
    aab4:	01b33374 	movhi	r6,52429
    aab8:	01f00674 	movhi	r7,49177
    aabc:	31b33344 	addi	r6,r6,-13107
    aac0:	39f33304 	addi	r7,r7,-13108
    aac4:	9009883a 	mov	r4,r18
    aac8:	880b883a 	mov	r5,r17
    aacc:	00274ac0 	call	274ac <__gedf2>
    aad0:	10000716 	blt	r2,zero,aaf0 <LMS7002M_rfe_set_loopback_lna+0x208>
    aad4:	008001c4 	movi	r2,7
    aad8:	80817f15 	stw	r2,1532(r16)
    aadc:	04733374 	movhi	r17,52429
    aae0:	04300674 	movhi	r16,49177
    aae4:	8c733344 	addi	r17,r17,-13107
    aae8:	84333304 	addi	r16,r16,-13108
    aaec:	00004506 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -7.5) self->regs->reg_0x0113_g_rxloopb_rfe = 6, val = -7.5;
    aaf0:	000d883a 	mov	r6,zero
    aaf4:	01f007b4 	movhi	r7,49182
    aaf8:	9009883a 	mov	r4,r18
    aafc:	880b883a 	mov	r5,r17
    ab00:	00274ac0 	call	274ac <__gedf2>
    ab04:	10000516 	blt	r2,zero,ab1c <LMS7002M_rfe_set_loopback_lna+0x234>
    ab08:	00800184 	movi	r2,6
    ab0c:	80817f15 	stw	r2,1532(r16)
    ab10:	0023883a 	mov	r17,zero
    ab14:	043007b4 	movhi	r16,49182
    ab18:	00003a06 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -9) self->regs->reg_0x0113_g_rxloopb_rfe = 5, val = -9;
    ab1c:	000d883a 	mov	r6,zero
    ab20:	01f008b4 	movhi	r7,49186
    ab24:	9009883a 	mov	r4,r18
    ab28:	880b883a 	mov	r5,r17
    ab2c:	00274ac0 	call	274ac <__gedf2>
    ab30:	10000516 	blt	r2,zero,ab48 <LMS7002M_rfe_set_loopback_lna+0x260>
    ab34:	00800144 	movi	r2,5
    ab38:	80817f15 	stw	r2,1532(r16)
    ab3c:	0023883a 	mov	r17,zero
    ab40:	043008b4 	movhi	r16,49186
    ab44:	00002f06 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -11) self->regs->reg_0x0113_g_rxloopb_rfe = 4, val = -11;
    ab48:	000d883a 	mov	r6,zero
    ab4c:	01f009b4 	movhi	r7,49190
    ab50:	9009883a 	mov	r4,r18
    ab54:	880b883a 	mov	r5,r17
    ab58:	00274ac0 	call	274ac <__gedf2>
    ab5c:	10000516 	blt	r2,zero,ab74 <LMS7002M_rfe_set_loopback_lna+0x28c>
    ab60:	00800104 	movi	r2,4
    ab64:	80817f15 	stw	r2,1532(r16)
    ab68:	0023883a 	mov	r17,zero
    ab6c:	043009b4 	movhi	r16,49190
    ab70:	00002406 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -14) self->regs->reg_0x0113_g_rxloopb_rfe = 3, val = -14;
    ab74:	000d883a 	mov	r6,zero
    ab78:	01f00b34 	movhi	r7,49196
    ab7c:	9009883a 	mov	r4,r18
    ab80:	880b883a 	mov	r5,r17
    ab84:	00274ac0 	call	274ac <__gedf2>
    ab88:	10000516 	blt	r2,zero,aba0 <LMS7002M_rfe_set_loopback_lna+0x2b8>
    ab8c:	008000c4 	movi	r2,3
    ab90:	80817f15 	stw	r2,1532(r16)
    ab94:	0023883a 	mov	r17,zero
    ab98:	04300b34 	movhi	r16,49196
    ab9c:	00001906 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -17) self->regs->reg_0x0113_g_rxloopb_rfe = 2, val = -17;
    aba0:	000d883a 	mov	r6,zero
    aba4:	01f00c74 	movhi	r7,49201
    aba8:	9009883a 	mov	r4,r18
    abac:	880b883a 	mov	r5,r17
    abb0:	00274ac0 	call	274ac <__gedf2>
    abb4:	10000516 	blt	r2,zero,abcc <LMS7002M_rfe_set_loopback_lna+0x2e4>
    abb8:	00800084 	movi	r2,2
    abbc:	80817f15 	stw	r2,1532(r16)
    abc0:	0023883a 	mov	r17,zero
    abc4:	04300c74 	movhi	r16,49201
    abc8:	00000e06 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -24) self->regs->reg_0x0113_g_rxloopb_rfe = 1, val = -24;
    abcc:	000d883a 	mov	r6,zero
    abd0:	01f00e34 	movhi	r7,49208
    abd4:	9009883a 	mov	r4,r18
    abd8:	880b883a 	mov	r5,r17
    abdc:	00274ac0 	call	274ac <__gedf2>
    abe0:	10000516 	blt	r2,zero,abf8 <LMS7002M_rfe_set_loopback_lna+0x310>
    abe4:	00800044 	movi	r2,1
    abe8:	80817f15 	stw	r2,1532(r16)
    abec:	0023883a 	mov	r17,zero
    abf0:	04300e34 	movhi	r16,49208
    abf4:	00000306 	br	ac04 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else self->regs->reg_0x0113_g_rxloopb_rfe = 0, val = -40;
    abf8:	80017f15 	stw	zero,1532(r16)
    abfc:	0023883a 	mov	r17,zero
    ac00:	04301134 	movhi	r16,49220

    LMS7002M_regs_spi_write(self, 0x0113);
    ac04:	9809883a 	mov	r4,r19
    ac08:	014044c4 	movi	r5,275
    ac0c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    return val + gmax;
    ac10:	000d883a 	mov	r6,zero
    ac14:	01d01134 	movhi	r7,16452
    ac18:	8809883a 	mov	r4,r17
    ac1c:	800b883a 	mov	r5,r16
    ac20:	00261a80 	call	261a8 <__adddf3>
}
    ac24:	dfc00417 	ldw	ra,16(sp)
    ac28:	dcc00317 	ldw	r19,12(sp)
    ac2c:	dc800217 	ldw	r18,8(sp)
    ac30:	dc400117 	ldw	r17,4(sp)
    ac34:	dc000017 	ldw	r16,0(sp)
    ac38:	dec00504 	addi	sp,sp,20
    ac3c:	f800283a 	ret

0000ac40 <LMS7002M_rfe_set_tia>:

double LMS7002M_rfe_set_tia(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    ac40:	defffb04 	addi	sp,sp,-20
    ac44:	dc400115 	stw	r17,4(sp)
    ac48:	dc000015 	stw	r16,0(sp)
    ac4c:	2023883a 	mov	r17,r4
    ac50:	2821883a 	mov	r16,r5
    ac54:	3009883a 	mov	r4,r6
    ac58:	380b883a 	mov	r5,r7
    const double gmax = 12;
    double val = gain - gmax;
    ac5c:	000d883a 	mov	r6,zero
    ac60:	01d00a34 	movhi	r7,16424

    return val + gmax;
}

double LMS7002M_rfe_set_tia(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    ac64:	dfc00415 	stw	ra,16(sp)
    ac68:	dcc00315 	stw	r19,12(sp)
    ac6c:	dc800215 	stw	r18,8(sp)
    const double gmax = 12;
    double val = gain - gmax;
    ac70:	0027ee80 	call	27ee8 <__subdf3>

    LMS7002M_set_mac_ch(self, channel);
    ac74:	800b883a 	mov	r5,r16
    ac78:	8809883a 	mov	r4,r17
}

double LMS7002M_rfe_set_tia(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    const double gmax = 12;
    double val = gain - gmax;
    ac7c:	1027883a 	mov	r19,r2
    ac80:	1825883a 	mov	r18,r3

    LMS7002M_set_mac_ch(self, channel);
    ac84:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    if (val >= 0) self->regs->reg_0x0113_g_tia_rfe = 3, val = 0;
    ac88:	000d883a 	mov	r6,zero
    ac8c:	000f883a 	mov	r7,zero
    ac90:	9809883a 	mov	r4,r19
    ac94:	900b883a 	mov	r5,r18
    ac98:	00274ac0 	call	274ac <__gedf2>
    ac9c:	8c046917 	ldw	r16,4516(r17)
    aca0:	10000416 	blt	r2,zero,acb4 <LMS7002M_rfe_set_tia+0x74>
    aca4:	008000c4 	movi	r2,3
    aca8:	80818015 	stw	r2,1536(r16)
    acac:	0021883a 	mov	r16,zero
    acb0:	00000d06 	br	ace8 <LMS7002M_rfe_set_tia+0xa8>
    else if (val >= -3) self->regs->reg_0x0113_g_tia_rfe = 2, val = -3;
    acb4:	000d883a 	mov	r6,zero
    acb8:	01f00234 	movhi	r7,49160
    acbc:	9809883a 	mov	r4,r19
    acc0:	900b883a 	mov	r5,r18
    acc4:	00274ac0 	call	274ac <__gedf2>
    acc8:	10000416 	blt	r2,zero,acdc <LMS7002M_rfe_set_tia+0x9c>
    accc:	00800084 	movi	r2,2
    acd0:	80818015 	stw	r2,1536(r16)
    acd4:	04300234 	movhi	r16,49160
    acd8:	00000306 	br	ace8 <LMS7002M_rfe_set_tia+0xa8>
    else self->regs->reg_0x0113_g_tia_rfe = 1, val = -12;
    acdc:	00800044 	movi	r2,1
    ace0:	80818015 	stw	r2,1536(r16)
    ace4:	04300a34 	movhi	r16,49192

    LMS7002M_regs_spi_write(self, 0x0113);
    ace8:	8809883a 	mov	r4,r17
    acec:	014044c4 	movi	r5,275
    acf0:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    return val + gmax;
    acf4:	000d883a 	mov	r6,zero
    acf8:	01d00a34 	movhi	r7,16424
    acfc:	0009883a 	mov	r4,zero
    ad00:	800b883a 	mov	r5,r16
    ad04:	00261a80 	call	261a8 <__adddf3>
}
    ad08:	dfc00417 	ldw	ra,16(sp)
    ad0c:	dcc00317 	ldw	r19,12(sp)
    ad10:	dc800217 	ldw	r18,8(sp)
    ad14:	dc400117 	ldw	r17,4(sp)
    ad18:	dc000017 	ldw	r16,0(sp)
    ad1c:	dec00504 	addi	sp,sp,20
    ad20:	f800283a 	ret

0000ad24 <setup_rx_cal_tone>:

/***********************************************************************
 * Re-tune the RX LO based on the bandwidth
 **********************************************************************/
static int setup_rx_cal_tone(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    ad24:	defff404 	addi	sp,sp,-48
    ad28:	dc800815 	stw	r18,32(sp)
    ad2c:	dc400715 	stw	r17,28(sp)
    ad30:	3025883a 	mov	r18,r6
    ad34:	2823883a 	mov	r17,r5
    LMS7002M_sxx_enable(self, LMS_RX, true);
    ad38:	01800044 	movi	r6,1
    ad3c:	01400084 	movi	r5,2

/***********************************************************************
 * Re-tune the RX LO based on the bandwidth
 **********************************************************************/
static int setup_rx_cal_tone(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    ad40:	dfc00b15 	stw	ra,44(sp)
    LMS7002M_sxx_enable(self, LMS_RX, true);
    ad44:	d9c00515 	stw	r7,20(sp)

/***********************************************************************
 * Re-tune the RX LO based on the bandwidth
 **********************************************************************/
static int setup_rx_cal_tone(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    ad48:	dc000615 	stw	r16,24(sp)
    ad4c:	dd000a15 	stw	r20,40(sp)
    ad50:	2021883a 	mov	r16,r4
    ad54:	dcc00915 	stw	r19,36(sp)
    LMS7002M_sxx_enable(self, LMS_RX, true);
    ad58:	000c3d00 	call	c3d0 <LMS7002M_sxx_enable>
    LMS7002M_sxt_to_sxr(self, false);
    ad5c:	000b883a 	mov	r5,zero
    ad60:	8009883a 	mov	r4,r16
    ad64:	000caf00 	call	caf0 <LMS7002M_sxt_to_sxr>
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    ad68:	880b883a 	mov	r5,r17
    ad6c:	8009883a 	mov	r4,r16
    ad70:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    const double sxr_freq = self->sxt_freq-bw;
    ad74:	d9c00517 	ldw	r7,20(sp)
    ad78:	81046e17 	ldw	r4,4536(r16)
    ad7c:	81446f17 	ldw	r5,4540(r16)
    ad80:	900d883a 	mov	r6,r18
    ad84:	0027ee80 	call	27ee8 <__subdf3>
    double sxr_freq_actual = 0;
    status = LMS7002M_set_lo_freq(self, LMS_RX, self->sxr_fref, sxr_freq, &sxr_freq_actual);
    ad88:	81847217 	ldw	r6,4552(r16)
    ad8c:	81c47317 	ldw	r7,4556(r16)
    ad90:	d9000304 	addi	r4,sp,12
    ad94:	d9000215 	stw	r4,8(sp)
    ad98:	01400084 	movi	r5,2
    ad9c:	8009883a 	mov	r4,r16
    ada0:	d8800015 	stw	r2,0(sp)
    ada4:	d8c00115 	stw	r3,4(sp)
    LMS7002M_sxx_enable(self, LMS_RX, true);
    LMS7002M_sxt_to_sxr(self, false);
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    const double sxr_freq = self->sxt_freq-bw;
    double sxr_freq_actual = 0;
    ada8:	d8000315 	stw	zero,12(sp)
    adac:	d8000415 	stw	zero,16(sp)
    status = LMS7002M_set_lo_freq(self, LMS_RX, self->sxr_fref, sxr_freq, &sxr_freq_actual);
    adb0:	000c7680 	call	c768 <LMS7002M_set_lo_freq>
    adb4:	1025883a 	mov	r18,r2
    LMS7002M_set_mac_ch(self, channel);
    adb8:	880b883a 	mov	r5,r17
    adbc:	8009883a 	mov	r4,r16
    adc0:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    if (status != 0)
    adc4:	90001c1e 	bne	r18,zero,ae38 <setup_rx_cal_tone+0x114>
        //LMS7_logf(LMS7_ERROR, "LMS7002M_set_lo_freq(LMS_RX, %f MHz)", sxr_freq/1e6);
        goto done;
    }
    double rxtsp_rate = self->cgen_freq/4;
    const double rx_nco_freq = (self->sxt_freq-sxr_freq_actual)-1e6;
    LMS7002M_rxtsp_set_freq(self, channel, rx_nco_freq/rxtsp_rate);
    adc8:	d9800317 	ldw	r6,12(sp)
    adcc:	d9c00417 	ldw	r7,16(sp)
    add0:	81046e17 	ldw	r4,4536(r16)
    add4:	81446f17 	ldw	r5,4540(r16)
    add8:	0027ee80 	call	27ee8 <__subdf3>
    addc:	01d04bf4 	movhi	r7,16687
    ade0:	000d883a 	mov	r6,zero
    ade4:	39e12004 	addi	r7,r7,-31616
    ade8:	1009883a 	mov	r4,r2
    adec:	180b883a 	mov	r5,r3
    adf0:	0027ee80 	call	27ee8 <__subdf3>
    adf4:	81046a17 	ldw	r4,4520(r16)
    adf8:	81446b17 	ldw	r5,4524(r16)
    adfc:	000d883a 	mov	r6,zero
    ae00:	01cff434 	movhi	r7,16336
    ae04:	1029883a 	mov	r20,r2
    ae08:	1827883a 	mov	r19,r3
    ae0c:	002767c0 	call	2767c <__muldf3>
    ae10:	100d883a 	mov	r6,r2
    ae14:	180f883a 	mov	r7,r3
    ae18:	a009883a 	mov	r4,r20
    ae1c:	980b883a 	mov	r5,r19
    ae20:	0026a540 	call	26a54 <__divdf3>
    ae24:	100d883a 	mov	r6,r2
    ae28:	180f883a 	mov	r7,r3
    ae2c:	880b883a 	mov	r5,r17
    ae30:	8009883a 	mov	r4,r16
    ae34:	000bea40 	call	bea4 <LMS7002M_rxtsp_set_freq>

    done:
    return status;
}
    ae38:	9005883a 	mov	r2,r18
    ae3c:	dfc00b17 	ldw	ra,44(sp)
    ae40:	dd000a17 	ldw	r20,40(sp)
    ae44:	dcc00917 	ldw	r19,36(sp)
    ae48:	dc800817 	ldw	r18,32(sp)
    ae4c:	dc400717 	ldw	r17,28(sp)
    ae50:	dc000617 	ldw	r16,24(sp)
    ae54:	dec00c04 	addi	sp,sp,48
    ae58:	f800283a 	ret

0000ae5c <rx_cal_loop.isra.0>:

/***********************************************************************
 * Rx calibration loop
 **********************************************************************/
static int rx_cal_loop(
    ae5c:	defff404 	addi	sp,sp,-48
    ae60:	dfc00b15 	stw	ra,44(sp)
    ae64:	dd000615 	stw	r20,24(sp)
    ae68:	dcc00515 	stw	r19,20(sp)
    ae6c:	dc800415 	stw	r18,16(sp)
    ae70:	dc000215 	stw	r16,8(sp)
    ae74:	2825883a 	mov	r18,r5
    ae78:	2021883a 	mov	r16,r4
    LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw,
    int *reg_ptr, const int reg_addr, const int reg_max, const char *reg_name)
{
    LMS7002M_set_mac_ch(self, channel);
    ae7c:	d9800015 	stw	r6,0(sp)
    ae80:	d9c00115 	stw	r7,4(sp)
}

/***********************************************************************
 * Rx calibration loop
 **********************************************************************/
static int rx_cal_loop(
    ae84:	df000a15 	stw	fp,40(sp)
    ae88:	ddc00915 	stw	r23,36(sp)
    ae8c:	dd800815 	stw	r22,32(sp)
    ae90:	dd400715 	stw	r21,28(sp)
    ae94:	dc400315 	stw	r17,12(sp)
    ae98:	dcc00c17 	ldw	r19,48(sp)
    LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw,
    int *reg_ptr, const int reg_addr, const int reg_max, const char *reg_name)
{
    LMS7002M_set_mac_ch(self, channel);
    ae9c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //--- cgen already set prior ---//

    //--- gain selection ---//
    const int rssi_value_50k = cal_gain_selection(self, channel);
    aea0:	900b883a 	mov	r5,r18
    aea4:	8009883a 	mov	r4,r16
    aea8:	0003b140 	call	3b14 <cal_gain_selection>

    //--- setup calibration tone ---//
    int status = setup_rx_cal_tone(self, channel, bw);
    aeac:	d9800017 	ldw	r6,0(sp)
    aeb0:	d9c00117 	ldw	r7,4(sp)
    aeb4:	900b883a 	mov	r5,r18
    aeb8:	8009883a 	mov	r4,r16
    LMS7002M_set_mac_ch(self, channel);

    //--- cgen already set prior ---//

    //--- gain selection ---//
    const int rssi_value_50k = cal_gain_selection(self, channel);
    aebc:	1029883a 	mov	r20,r2

    //--- setup calibration tone ---//
    int status = setup_rx_cal_tone(self, channel, bw);
    aec0:	000ad240 	call	ad24 <setup_rx_cal_tone>
    if (status != 0) return status;
    aec4:	1000441e 	bne	r2,zero,afd8 <rx_cal_loop.isra.0+0x17c>

    //--- calibration loop ---//
    size_t iter = 0;
    uint16_t rssi_value = cal_read_rssi(self, channel);
    aec8:	900b883a 	mov	r5,r18
    aecc:	8009883a 	mov	r4,r16
    aed0:	00017ac0 	call	17ac <cal_read_rssi>
    const int adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    aed4:	a009883a 	mov	r4,r20
    int status = setup_rx_cal_tone(self, channel, bw);
    if (status != 0) return status;

    //--- calibration loop ---//
    size_t iter = 0;
    uint16_t rssi_value = cal_read_rssi(self, channel);
    aed8:	1023883a 	mov	r17,r2
    const int adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    aedc:	00288640 	call	28864 <__floatsidf>
    aee0:	018b7834 	movhi	r6,11744
    aee4:	01cff9f4 	movhi	r7,16359
    aee8:	318346c4 	addi	r6,r6,3355
    aeec:	39e82404 	addi	r7,r7,-24432
    aef0:	180b883a 	mov	r5,r3
    aef4:	1009883a 	mov	r4,r2
    aef8:	002767c0 	call	2767c <__muldf3>
    aefc:	893fffcc 	andi	r4,r17,65535
    af00:	1029883a 	mov	r20,r2
    af04:	182b883a 	mov	r21,r3
    af08:	00288640 	call	28864 <__floatsidf>
    af0c:	a00d883a 	mov	r6,r20
    af10:	a80f883a 	mov	r7,r21
    af14:	1009883a 	mov	r4,r2
    af18:	180b883a 	mov	r5,r3
    af1c:	00275880 	call	27588 <__ledf2>
    af20:	10000216 	blt	r2,zero,af2c <rx_cal_loop.isra.0+0xd0>
    af24:	04400044 	movi	r17,1
    af28:	00000106 	br	af30 <rx_cal_loop.isra.0+0xd4>
    af2c:	047fffc4 	movi	r17,-1
    af30:	07008044 	movi	fp,513
        }

        *reg_ptr += adjust;
        LMS7002M_regs_spi_write(self, reg_addr);
        rssi_value = cal_read_rssi(self, channel);
        if (rssi_value > rssi_value_50k*0.7071 && adjust < 0) break;
    af34:	05bfffc4 	movi	r22,-1
        if (rssi_value < rssi_value_50k*0.7071 && adjust > 0) break;
    af38:	05c00044 	movi	r23,1
    af3c:	e73fffc4 	addi	fp,fp,-1
    size_t iter = 0;
    uint16_t rssi_value = cal_read_rssi(self, channel);
    const int adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    while (true)
    {
        if (iter++ == MAX_CAL_LOOP_ITERS)
    af40:	e000021e 	bne	fp,zero,af4c <rx_cal_loop.isra.0+0xf0>
        {
            //LMS7_logf(LMS7_ERROR, "failed to converge when calibrating %s", reg_name);
            return -1;
    af44:	00bfffc4 	movi	r2,-1
    af48:	00002306 	br	afd8 <rx_cal_loop.isra.0+0x17c>
        }

        *reg_ptr += adjust;
    af4c:	98800017 	ldw	r2,0(r19)
        LMS7002M_regs_spi_write(self, reg_addr);
    af50:	d9400d17 	ldw	r5,52(sp)
    af54:	8009883a 	mov	r4,r16
        {
            //LMS7_logf(LMS7_ERROR, "failed to converge when calibrating %s", reg_name);
            return -1;
        }

        *reg_ptr += adjust;
    af58:	1445883a 	add	r2,r2,r17
    af5c:	98800015 	stw	r2,0(r19)
        LMS7002M_regs_spi_write(self, reg_addr);
    af60:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
        rssi_value = cal_read_rssi(self, channel);
    af64:	900b883a 	mov	r5,r18
    af68:	8009883a 	mov	r4,r16
    af6c:	00017ac0 	call	17ac <cal_read_rssi>
        if (rssi_value > rssi_value_50k*0.7071 && adjust < 0) break;
    af70:	113fffcc 	andi	r4,r2,65535
    af74:	00288640 	call	28864 <__floatsidf>
    af78:	180f883a 	mov	r7,r3
    af7c:	100d883a 	mov	r6,r2
    af80:	a009883a 	mov	r4,r20
    af84:	a80b883a 	mov	r5,r21
    af88:	d8c00115 	stw	r3,4(sp)
    af8c:	d8800015 	stw	r2,0(sp)
    af90:	00275880 	call	27588 <__ledf2>
    af94:	d8c00117 	ldw	r3,4(sp)
    af98:	da000017 	ldw	r8,0(sp)
    af9c:	1000010e 	bge	r2,zero,afa4 <rx_cal_loop.isra.0+0x148>
    afa0:	8d800c26 	beq	r17,r22,afd4 <rx_cal_loop.isra.0+0x178>
        if (rssi_value < rssi_value_50k*0.7071 && adjust > 0) break;
    afa4:	400d883a 	mov	r6,r8
    afa8:	180f883a 	mov	r7,r3
    afac:	a009883a 	mov	r4,r20
    afb0:	a80b883a 	mov	r5,r21
    afb4:	00274ac0 	call	274ac <__gedf2>
    afb8:	0080010e 	bge	zero,r2,afc0 <rx_cal_loop.isra.0+0x164>
    afbc:	8dc00526 	beq	r17,r23,afd4 <rx_cal_loop.isra.0+0x178>
        if (*reg_ptr == 0 || *reg_ptr == reg_max)
    afc0:	98800017 	ldw	r2,0(r19)
    afc4:	103fdf26 	beq	r2,zero,af44 <__alt_data_end+0xfffcc744>
    afc8:	d8c00e17 	ldw	r3,56(sp)
    afcc:	10ffdb1e 	bne	r2,r3,af3c <__alt_data_end+0xfffcc73c>
    afd0:	003fdc06 	br	af44 <__alt_data_end+0xfffcc744>
            //LMS7_logf(LMS7_ERROR, "failed to cal %s -> %d", reg_name, *reg_ptr);
            return -1;
        }
    }
    //LMS7_logf(LMS7_DEBUG, "%s = %d", reg_name, *reg_ptr);
    return 0;
    afd4:	0005883a 	mov	r2,zero
}
    afd8:	dfc00b17 	ldw	ra,44(sp)
    afdc:	df000a17 	ldw	fp,40(sp)
    afe0:	ddc00917 	ldw	r23,36(sp)
    afe4:	dd800817 	ldw	r22,32(sp)
    afe8:	dd400717 	ldw	r21,28(sp)
    afec:	dd000617 	ldw	r20,24(sp)
    aff0:	dcc00517 	ldw	r19,20(sp)
    aff4:	dc800417 	ldw	r18,16(sp)
    aff8:	dc400317 	ldw	r17,12(sp)
    affc:	dc000217 	ldw	r16,8(sp)
    b000:	dec00c04 	addi	sp,sp,48
    b004:	f800283a 	ret

0000b008 <rx_cal_init>:

/***********************************************************************
 * Prepare for RX filter self-calibration
 **********************************************************************/
int rx_cal_init(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    b008:	defff604 	addi	sp,sp,-40
    b00c:	dfc00915 	stw	ra,36(sp)
    b010:	dd000815 	stw	r20,32(sp)
    b014:	dcc00715 	stw	r19,28(sp)
    b018:	dc800615 	stw	r18,24(sp)
    b01c:	dc400515 	stw	r17,20(sp)
    b020:	2825883a 	mov	r18,r5
    b024:	dc000415 	stw	r16,16(sp)
    b028:	2021883a 	mov	r16,r4
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    b02c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    const int g_tia_rfe_user = LMS7002M_regs(self)->reg_0x0113_g_tia_rfe;
    b030:	8009883a 	mov	r4,r16
    b034:	00091e00 	call	91e0 <LMS7002M_regs>

    //--- rfe ---
    set_addrs_to_default(self, channel, 0x010C, 0x0114);
    b038:	01c04504 	movi	r7,276
    b03c:	01804304 	movi	r6,268
    b040:	900b883a 	mov	r5,r18
    b044:	8009883a 	mov	r4,r16
 **********************************************************************/
int rx_cal_init(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    const int g_tia_rfe_user = LMS7002M_regs(self)->reg_0x0113_g_tia_rfe;
    b048:	14418017 	ldw	r17,1536(r2)

    //--- rfe ---
    set_addrs_to_default(self, channel, 0x010C, 0x0114);
    b04c:	00018040 	call	1804 <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x010d_sel_path_rfe = 2;
    b050:	8009883a 	mov	r4,r16
    b054:	00091e00 	call	91e0 <LMS7002M_regs>
    b058:	04c00084 	movi	r19,2
    b05c:	14c16b15 	stw	r19,1452(r2)
    LMS7002M_regs(self)->reg_0x0113_g_rxloopb_rfe = 8;
    b060:	8009883a 	mov	r4,r16
    b064:	00091e00 	call	91e0 <LMS7002M_regs>
    b068:	00c00204 	movi	r3,8
    b06c:	10c17f15 	stw	r3,1532(r2)
    LMS7002M_regs(self)->reg_0x010c_pd_rloopb_2_rfe = 0;
    b070:	8009883a 	mov	r4,r16
    b074:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x010d_en_inshsw_lb2_rfe = 0;
    b078:	8009883a 	mov	r4,r16

    //--- rfe ---
    set_addrs_to_default(self, channel, 0x010C, 0x0114);
    LMS7002M_regs(self)->reg_0x010d_sel_path_rfe = 2;
    LMS7002M_regs(self)->reg_0x0113_g_rxloopb_rfe = 8;
    LMS7002M_regs(self)->reg_0x010c_pd_rloopb_2_rfe = 0;
    b07c:	10016515 	stw	zero,1428(r2)
    LMS7002M_regs(self)->reg_0x010d_en_inshsw_lb2_rfe = 0;
    b080:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x010c_pd_mxlobuf_rfe = 0;
    b084:	8009883a 	mov	r4,r16
    //--- rfe ---
    set_addrs_to_default(self, channel, 0x010C, 0x0114);
    LMS7002M_regs(self)->reg_0x010d_sel_path_rfe = 2;
    LMS7002M_regs(self)->reg_0x0113_g_rxloopb_rfe = 8;
    LMS7002M_regs(self)->reg_0x010c_pd_rloopb_2_rfe = 0;
    LMS7002M_regs(self)->reg_0x010d_en_inshsw_lb2_rfe = 0;
    b088:	10016e15 	stw	zero,1464(r2)
    LMS7002M_regs(self)->reg_0x010c_pd_mxlobuf_rfe = 0;
    b08c:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x010c_pd_qgen_rfe = 0;
    b090:	8009883a 	mov	r4,r16
    set_addrs_to_default(self, channel, 0x010C, 0x0114);
    LMS7002M_regs(self)->reg_0x010d_sel_path_rfe = 2;
    LMS7002M_regs(self)->reg_0x0113_g_rxloopb_rfe = 8;
    LMS7002M_regs(self)->reg_0x010c_pd_rloopb_2_rfe = 0;
    LMS7002M_regs(self)->reg_0x010d_en_inshsw_lb2_rfe = 0;
    LMS7002M_regs(self)->reg_0x010c_pd_mxlobuf_rfe = 0;
    b094:	10016615 	stw	zero,1432(r2)
    LMS7002M_regs(self)->reg_0x010c_pd_qgen_rfe = 0;
    b098:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x010f_ict_tiamain_rfe = 2;
    b09c:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x010d_sel_path_rfe = 2;
    LMS7002M_regs(self)->reg_0x0113_g_rxloopb_rfe = 8;
    LMS7002M_regs(self)->reg_0x010c_pd_rloopb_2_rfe = 0;
    LMS7002M_regs(self)->reg_0x010d_en_inshsw_lb2_rfe = 0;
    LMS7002M_regs(self)->reg_0x010c_pd_mxlobuf_rfe = 0;
    LMS7002M_regs(self)->reg_0x010c_pd_qgen_rfe = 0;
    b0a0:	10016715 	stw	zero,1436(r2)
    LMS7002M_regs(self)->reg_0x010f_ict_tiamain_rfe = 2;
    b0a4:	00091e00 	call	91e0 <LMS7002M_regs>
    b0a8:	14c17515 	stw	r19,1492(r2)
    LMS7002M_regs(self)->reg_0x010f_ict_tiaout_rfe = 2;
    b0ac:	8009883a 	mov	r4,r16
    b0b0:	00091e00 	call	91e0 <LMS7002M_regs>
    b0b4:	14c17615 	stw	r19,1496(r2)
    LMS7002M_regs(self)->reg_0x0114_rfb_tia_rfe = 16;
    b0b8:	8009883a 	mov	r4,r16
    b0bc:	00091e00 	call	91e0 <LMS7002M_regs>
    b0c0:	00c00404 	movi	r3,16
    b0c4:	10c18215 	stw	r3,1544(r2)
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = g_tia_rfe_user;
    b0c8:	8009883a 	mov	r4,r16
    b0cc:	00091e00 	call	91e0 <LMS7002M_regs>
    b0d0:	14418015 	stw	r17,1536(r2)
    LMS7002M_regs_spi_write(self, 0x0113);
    b0d4:	014044c4 	movi	r5,275
    b0d8:	8009883a 	mov	r4,r16
    b0dc:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0114);
    b0e0:	01404504 	movi	r5,276
    b0e4:	8009883a 	mov	r4,r16
    b0e8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x010c);
    b0ec:	01404304 	movi	r5,268
    b0f0:	8009883a 	mov	r4,r16
    b0f4:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x010d);
    b0f8:	01404344 	movi	r5,269
    b0fc:	8009883a 	mov	r4,r16
    b100:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x010f);
    b104:	014043c4 	movi	r5,271
    b108:	8009883a 	mov	r4,r16
    b10c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- rbb ---
    set_addrs_to_default(self, channel, 0x0115, 0x011B);
    b110:	01c046c4 	movi	r7,283
    b114:	01804544 	movi	r6,277
    b118:	900b883a 	mov	r5,r18
    b11c:	8009883a 	mov	r4,r16
    b120:	00018040 	call	1804 <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    b124:	8009883a 	mov	r4,r16
    b128:	00091e00 	call	91e0 <LMS7002M_regs>
    b12c:	04400504 	movi	r17,20
    b130:	14419215 	stw	r17,1608(r2)
    LMS7002M_regs(self)->reg_0x0119_ict_pga_in_rbb = 20;
    b134:	8009883a 	mov	r4,r16
    b138:	00091e00 	call	91e0 <LMS7002M_regs>
    b13c:	14419315 	stw	r17,1612(r2)
    LMS7002M_regs(self)->reg_0x011a_c_ctl_pga_rbb = 3;
    b140:	8009883a 	mov	r4,r16
    b144:	00091e00 	call	91e0 <LMS7002M_regs>
    b148:	00c000c4 	movi	r3,3
    b14c:	10c19615 	stw	r3,1624(r2)
    LMS7002M_regs_spi_write(self, 0x0119);
    b150:	01404644 	movi	r5,281
    b154:	8009883a 	mov	r4,r16
    b158:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x011a);
    b15c:	01404684 	movi	r5,282
    b160:	8009883a 	mov	r4,r16
    b164:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- trf ---
    set_addrs_to_default(self, channel, 0x0100, 0x0104);
    b168:	01c04104 	movi	r7,260
    b16c:	01804004 	movi	r6,256
    b170:	900b883a 	mov	r5,r18
    b174:	8009883a 	mov	r4,r16
    b178:	00018040 	call	1804 <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0101_l_loopb_txpad_trf = 0;
    b17c:	8009883a 	mov	r4,r16
    b180:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0101_en_loopb_txpad_trf = 1;
    b184:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0119);
    LMS7002M_regs_spi_write(self, 0x011a);

    //--- trf ---
    set_addrs_to_default(self, channel, 0x0100, 0x0104);
    LMS7002M_regs(self)->reg_0x0101_l_loopb_txpad_trf = 0;
    b188:	10013c15 	stw	zero,1264(r2)
    LMS7002M_regs(self)->reg_0x0101_en_loopb_txpad_trf = 1;
    b18c:	00091e00 	call	91e0 <LMS7002M_regs>
    b190:	04400044 	movi	r17,1
    LMS7002M_regs(self)->reg_0x0103_sel_band1_trf = 0;
    b194:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x011a);

    //--- trf ---
    set_addrs_to_default(self, channel, 0x0100, 0x0104);
    LMS7002M_regs(self)->reg_0x0101_l_loopb_txpad_trf = 0;
    LMS7002M_regs(self)->reg_0x0101_en_loopb_txpad_trf = 1;
    b198:	14413f15 	stw	r17,1276(r2)
    LMS7002M_regs(self)->reg_0x0103_sel_band1_trf = 0;
    b19c:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0103_sel_band2_trf = 1;
    b1a0:	8009883a 	mov	r4,r16

    //--- trf ---
    set_addrs_to_default(self, channel, 0x0100, 0x0104);
    LMS7002M_regs(self)->reg_0x0101_l_loopb_txpad_trf = 0;
    LMS7002M_regs(self)->reg_0x0101_en_loopb_txpad_trf = 1;
    LMS7002M_regs(self)->reg_0x0103_sel_band1_trf = 0;
    b1a4:	10014415 	stw	zero,1296(r2)
    LMS7002M_regs(self)->reg_0x0103_sel_band2_trf = 1;
    b1a8:	00091e00 	call	91e0 <LMS7002M_regs>
    b1ac:	14414515 	stw	r17,1300(r2)
    LMS7002M_regs_spi_write(self, 0x0100);
    b1b0:	01404004 	movi	r5,256
    b1b4:	8009883a 	mov	r4,r16
    b1b8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0101);
    b1bc:	01404044 	movi	r5,257
    b1c0:	8009883a 	mov	r4,r16
    b1c4:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0103);
    b1c8:	014040c4 	movi	r5,259
    b1cc:	8009883a 	mov	r4,r16
    b1d0:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- tbb ---
    set_addrs_to_default(self, channel, 0x0105, 0x010B);
    b1d4:	01c042c4 	movi	r7,267
    b1d8:	01804144 	movi	r6,261
    b1dc:	900b883a 	mov	r5,r18
    b1e0:	8009883a 	mov	r4,r16
    b1e4:	00018040 	call	1804 <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    b1e8:	8009883a 	mov	r4,r16
    b1ec:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    b1f0:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0101);
    LMS7002M_regs_spi_write(self, 0x0103);

    //--- tbb ---
    set_addrs_to_default(self, channel, 0x0105, 0x010B);
    LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    b1f4:	14415715 	stw	r17,1372(r2)
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    b1f8:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_gg_frp_tbb = 6;
    b1fc:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0103);

    //--- tbb ---
    set_addrs_to_default(self, channel, 0x0105, 0x010B);
    LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    b200:	14415815 	stw	r17,1376(r2)
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_gg_frp_tbb = 6;
    b204:	00091e00 	call	91e0 <LMS7002M_regs>
    b208:	00c00184 	movi	r3,6
    b20c:	10c15915 	stw	r3,1380(r2)
    LMS7002M_regs_spi_write(self, 0x0108);
    b210:	01404204 	movi	r5,264
    b214:	8009883a 	mov	r4,r16
    b218:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- rfe and trf nextrx -- must write to chA ---//
    LMS7002M_set_mac_ch(self, LMS_CHA);
    b21c:	01401044 	movi	r5,65
    b220:	8009883a 	mov	r4,r16
    b224:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    LMS7002M_regs(self)->reg_0x010d_en_nextrx_rfe = (channel == LMS_CHA)?0:1;
    b228:	8009883a 	mov	r4,r16
    b22c:	00091e00 	call	91e0 <LMS7002M_regs>
    b230:	95001058 	cmpnei	r20,r18,65
    LMS7002M_regs(self)->reg_0x0100_en_nexttx_trf = (channel == LMS_CHA)?0:1;
    b234:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_gg_frp_tbb = 6;
    LMS7002M_regs_spi_write(self, 0x0108);

    //--- rfe and trf nextrx -- must write to chA ---//
    LMS7002M_set_mac_ch(self, LMS_CHA);
    LMS7002M_regs(self)->reg_0x010d_en_nextrx_rfe = (channel == LMS_CHA)?0:1;
    b238:	15017115 	stw	r20,1476(r2)
    LMS7002M_regs(self)->reg_0x0100_en_nexttx_trf = (channel == LMS_CHA)?0:1;
    b23c:	00091e00 	call	91e0 <LMS7002M_regs>
    b240:	15013415 	stw	r20,1232(r2)
    LMS7002M_regs_spi_write(self, 0x010d);
    b244:	01404344 	movi	r5,269
    b248:	8009883a 	mov	r4,r16
    b24c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0100);
    b250:	01404004 	movi	r5,256
    b254:	8009883a 	mov	r4,r16
    b258:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_set_mac_ch(self, channel);
    b25c:	900b883a 	mov	r5,r18
    b260:	8009883a 	mov	r4,r16
    b264:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //--- afe ---
    LMS7002M_afe_enable(self, LMS_RX, channel, true);
    b268:	980b883a 	mov	r5,r19
    b26c:	880f883a 	mov	r7,r17
    b270:	900d883a 	mov	r6,r18
    b274:	8009883a 	mov	r4,r16
    b278:	00013040 	call	1304 <LMS7002M_afe_enable>
    LMS7002M_afe_enable(self, LMS_TX, channel, true);
    b27c:	880f883a 	mov	r7,r17
    b280:	900d883a 	mov	r6,r18
    b284:	880b883a 	mov	r5,r17
    b288:	8009883a 	mov	r4,r16
    b28c:	00013040 	call	1304 <LMS7002M_afe_enable>
    LMS7002M_set_mac_ch(self, channel);
    b290:	900b883a 	mov	r5,r18
    b294:	8009883a 	mov	r4,r16
    b298:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //--- bias -- must write to chA ---//
    LMS7002M_set_mac_ch(self, LMS_CHA);
    b29c:	01401044 	movi	r5,65
    b2a0:	8009883a 	mov	r4,r16
    b2a4:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    const int rp_calib_bias = LMS7002M_regs(self)->reg_0x0084_rp_calib_bias;
    b2a8:	8009883a 	mov	r4,r16
    b2ac:	00091e00 	call	91e0 <LMS7002M_regs>
    set_addrs_to_default(self, channel, 0x0083, 0x0084);
    b2b0:	01c02104 	movi	r7,132
    b2b4:	018020c4 	movi	r6,131
    b2b8:	900b883a 	mov	r5,r18
    b2bc:	8009883a 	mov	r4,r16
    LMS7002M_afe_enable(self, LMS_TX, channel, true);
    LMS7002M_set_mac_ch(self, channel);

    //--- bias -- must write to chA ---//
    LMS7002M_set_mac_ch(self, LMS_CHA);
    const int rp_calib_bias = LMS7002M_regs(self)->reg_0x0084_rp_calib_bias;
    b2c0:	14c06b17 	ldw	r19,428(r2)
    set_addrs_to_default(self, channel, 0x0083, 0x0084);
    b2c4:	00018040 	call	1804 <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0084_rp_calib_bias = rp_calib_bias;
    b2c8:	8009883a 	mov	r4,r16
    b2cc:	00091e00 	call	91e0 <LMS7002M_regs>
    b2d0:	14c06b15 	stw	r19,428(r2)
    LMS7002M_set_mac_ch(self, channel);
    b2d4:	900b883a 	mov	r5,r18
    b2d8:	8009883a 	mov	r4,r16
    b2dc:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //--- sxt ---
    const double sxt_freq = 500e6;
    status = LMS7002M_set_lo_freq(self, LMS_TX, self->sxt_fref, sxt_freq, NULL);
    b2e0:	81847417 	ldw	r6,4560(r16)
    b2e4:	81c47517 	ldw	r7,4564(r16)
    b2e8:	00906fb4 	movhi	r2,16830
    b2ec:	10b35944 	addi	r2,r2,-12955
    b2f0:	880b883a 	mov	r5,r17
    b2f4:	8009883a 	mov	r4,r16
    b2f8:	d8000215 	stw	zero,8(sp)
    b2fc:	d8000015 	stw	zero,0(sp)
    b300:	d8800115 	stw	r2,4(sp)
    b304:	000c7680 	call	c768 <LMS7002M_set_lo_freq>
    LMS7002M_set_mac_ch(self, channel);
    b308:	900b883a 	mov	r5,r18
    b30c:	8009883a 	mov	r4,r16
    b310:	d8800315 	stw	r2,12(sp)
    b314:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    if (status != 0)
    b318:	d8800317 	ldw	r2,12(sp)
    b31c:	10004d1e 	bne	r2,zero,b454 <rx_cal_init+0x44c>
        //LMS7_logf(LMS7_ERROR, "LMS7002M_set_lo_freq(LMS_TX, %f MHz)", sxt_freq/1e6);
        goto done;
    }

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    b320:	01c08304 	movi	r7,524
    b324:	01808004 	movi	r6,512
    b328:	900b883a 	mov	r5,r18
    b32c:	8009883a 	mov	r4,r16
    b330:	00018040 	call	1804 <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    b334:	8009883a 	mov	r4,r16
    b338:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    b33c:	8009883a 	mov	r4,r16
        goto done;
    }

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    b340:	1441ce15 	stw	r17,1848(r2)
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    b344:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0208_cmix_byp = 1;
    b348:	8009883a 	mov	r4,r16
    }

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    b34c:	1441cf15 	stw	r17,1852(r2)
    LMS7002M_regs(self)->reg_0x0208_cmix_byp = 1;
    b350:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    b354:	8009883a 	mov	r4,r16

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    LMS7002M_regs(self)->reg_0x0208_cmix_byp = 1;
    b358:	1441e015 	stw	r17,1920(r2)
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    b35c:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0208_gfir2_byp = 1;
    b360:	8009883a 	mov	r4,r16
    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    LMS7002M_regs(self)->reg_0x0208_cmix_byp = 1;
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    b364:	1441e215 	stw	r17,1928(r2)
    LMS7002M_regs(self)->reg_0x0208_gfir2_byp = 1;
    b368:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0208_gfir1_byp = 1;
    b36c:	8009883a 	mov	r4,r16
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    LMS7002M_regs(self)->reg_0x0208_cmix_byp = 1;
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    LMS7002M_regs(self)->reg_0x0208_gfir2_byp = 1;
    b370:	1441e315 	stw	r17,1932(r2)
    LMS7002M_regs(self)->reg_0x0208_gfir1_byp = 1;
    b374:	00091e00 	call	91e0 <LMS7002M_regs>
    b378:	1441e415 	stw	r17,1936(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    b37c:	8009883a 	mov	r4,r16
    b380:	01408004 	movi	r5,512
    b384:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0208);
    b388:	8009883a 	mov	r4,r16
    b38c:	01408204 	movi	r5,520
    b390:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_txtsp_tsg_const(self, channel, 0x7fff, 0x8000);
    b394:	900b883a 	mov	r5,r18
    b398:	8009883a 	mov	r4,r16
    b39c:	01e00014 	movui	r7,32768
    b3a0:	019fffc4 	movi	r6,32767
    b3a4:	000e29c0 	call	e29c <LMS7002M_txtsp_tsg_const>

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    b3a8:	01c103c4 	movi	r7,1039
    b3ac:	01810004 	movi	r6,1024
    b3b0:	900b883a 	mov	r5,r18
    b3b4:	8009883a 	mov	r4,r16
    b3b8:	00018040 	call	1804 <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    b3bc:	8009883a 	mov	r4,r16
    b3c0:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    b3c4:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0208);
    LMS7002M_txtsp_tsg_const(self, channel, 0x7fff, 0x8000);

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    b3c8:	14420a15 	stw	r17,2088(r2)
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    b3cc:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    b3d0:	8009883a 	mov	r4,r16
    LMS7002M_txtsp_tsg_const(self, channel, 0x7fff, 0x8000);

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    b3d4:	14421115 	stw	r17,2116(r2)
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    b3d8:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040c_gfir1_byp = 1;
    b3dc:	8009883a 	mov	r4,r16

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    b3e0:	14421215 	stw	r17,2120(r2)
    LMS7002M_regs(self)->reg_0x040c_gfir1_byp = 1;
    b3e4:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040a_agc_avg = 7;
    b3e8:	8009883a 	mov	r4,r16
    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir1_byp = 1;
    b3ec:	14421315 	stw	r17,2124(r2)
    LMS7002M_regs(self)->reg_0x040a_agc_avg = 7;
    b3f0:	00091e00 	call	91e0 <LMS7002M_regs>
    b3f4:	00c001c4 	movi	r3,7
    b3f8:	10c20b15 	stw	r3,2092(r2)
    LMS7002M_regs(self)->reg_0x040c_cmix_gain = 1;
    b3fc:	8009883a 	mov	r4,r16
    b400:	00091e00 	call	91e0 <LMS7002M_regs>
    b404:	14420d15 	stw	r17,2100(r2)
    LMS7002M_regs_spi_write(self, 0x040a);
    b408:	8009883a 	mov	r4,r16
    b40c:	01410284 	movi	r5,1034
    b410:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x040c);
    b414:	8009883a 	mov	r4,r16
    b418:	01410304 	movi	r5,1036
    b41c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- initial cal tone ---//
    status = setup_rx_cal_tone(self, channel, 50e3);
    b420:	01d03a34 	movhi	r7,16616
    b424:	000d883a 	mov	r6,zero
    b428:	39da8004 	addi	r7,r7,27136
    b42c:	900b883a 	mov	r5,r18
    b430:	8009883a 	mov	r4,r16
    if (status != 0) goto done;

    done:
    return status;
}
    b434:	dfc00917 	ldw	ra,36(sp)
    b438:	dd000817 	ldw	r20,32(sp)
    b43c:	dcc00717 	ldw	r19,28(sp)
    b440:	dc800617 	ldw	r18,24(sp)
    b444:	dc400517 	ldw	r17,20(sp)
    b448:	dc000417 	ldw	r16,16(sp)
    b44c:	dec00a04 	addi	sp,sp,40
    LMS7002M_regs(self)->reg_0x040c_cmix_gain = 1;
    LMS7002M_regs_spi_write(self, 0x040a);
    LMS7002M_regs_spi_write(self, 0x040c);

    //--- initial cal tone ---//
    status = setup_rx_cal_tone(self, channel, 50e3);
    b450:	000ad241 	jmpi	ad24 <setup_rx_cal_tone>
    if (status != 0) goto done;

    done:
    return status;
}
    b454:	dfc00917 	ldw	ra,36(sp)
    b458:	dd000817 	ldw	r20,32(sp)
    b45c:	dcc00717 	ldw	r19,28(sp)
    b460:	dc800617 	ldw	r18,24(sp)
    b464:	dc400517 	ldw	r17,20(sp)
    b468:	dc000417 	ldw	r16,16(sp)
    b46c:	dec00a04 	addi	sp,sp,40
    b470:	f800283a 	ret

0000b474 <LMS7002M_rbb_set_filter_bw>:

/***********************************************************************
 * Rx calibration dispatcher
 **********************************************************************/
int LMS7002M_rbb_set_filter_bw(LMS7002M_t *self, const LMS7002M_chan_t channel, double bw, double *bwactual)
{
    b474:	defb8504 	addi	sp,sp,-4588
    b478:	dd847715 	stw	r22,4572(sp)
    b47c:	dd047515 	stw	r20,4564(sp)
    b480:	dc847315 	stw	r18,4556(sp)
    b484:	dc447215 	stw	r17,4552(sp)
    b488:	dc047115 	stw	r16,4548(sp)
    b48c:	3023883a 	mov	r17,r6
    b490:	3825883a 	mov	r18,r7
    b494:	dfc47a15 	stw	ra,4584(sp)
    b498:	df047915 	stw	fp,4580(sp)
    b49c:	ddc47815 	stw	r23,4576(sp)
    b4a0:	dd447615 	stw	r21,4568(sp)
    b4a4:	dcc47415 	stw	r19,4560(sp)
    b4a8:	2021883a 	mov	r16,r4
    b4ac:	2829883a 	mov	r20,r5
    b4b0:	dd847b17 	ldw	r22,4588(sp)
    LMS7002M_set_mac_ch(self, channel);
    b4b4:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    int status = 0;
    if (bw < 0.5) bw = 0.5; //low-band starts at 0.5
    b4b8:	000d883a 	mov	r6,zero
    b4bc:	01cff834 	movhi	r7,16352
    b4c0:	8809883a 	mov	r4,r17
    b4c4:	900b883a 	mov	r5,r18
    b4c8:	00275880 	call	27588 <__ledf2>
    b4cc:	10000916 	blt	r2,zero,b4f4 <LMS7002M_rbb_set_filter_bw+0x80>
    const int path = (bw < 20e6)?LMS7002M_RBB_LBF:LMS7002M_RBB_HBF;
    b4d0:	01d05cf4 	movhi	r7,16755
    b4d4:	000d883a 	mov	r6,zero
    b4d8:	39c4b404 	addi	r7,r7,4816
    b4dc:	8809883a 	mov	r4,r17
    b4e0:	900b883a 	mov	r5,r18
    b4e4:	00275880 	call	27588 <__ledf2>
    b4e8:	10000416 	blt	r2,zero,b4fc <LMS7002M_rbb_set_filter_bw+0x88>
    b4ec:	05401204 	movi	r21,72
    b4f0:	00000306 	br	b500 <LMS7002M_rbb_set_filter_bw+0x8c>
 **********************************************************************/
int LMS7002M_rbb_set_filter_bw(LMS7002M_t *self, const LMS7002M_chan_t channel, double bw, double *bwactual)
{
    LMS7002M_set_mac_ch(self, channel);
    int status = 0;
    if (bw < 0.5) bw = 0.5; //low-band starts at 0.5
    b4f4:	0023883a 	mov	r17,zero
    b4f8:	048ff834 	movhi	r18,16352
    const int path = (bw < 20e6)?LMS7002M_RBB_LBF:LMS7002M_RBB_HBF;
    b4fc:	05401304 	movi	r21,76

    //check for initialized reference frequencies
    if (self->cgen_fref == 0.0)
    b500:	81047017 	ldw	r4,4544(r16)
    b504:	81447117 	ldw	r5,4548(r16)
    b508:	000d883a 	mov	r6,zero
    b50c:	000f883a 	mov	r7,zero
    b510:	00274240 	call	27424 <__eqdf2>
    b514:	1001f726 	beq	r2,zero,bcf4 <LMS7002M_rbb_set_filter_bw+0x880>
    {
        //LMS7_logf(LMS7_ERROR, "cgen_fref not initialized");
        return -1;
    }
    if (self->sxr_fref == 0.0)
    b518:	81047217 	ldw	r4,4552(r16)
    b51c:	81447317 	ldw	r5,4556(r16)
    b520:	000d883a 	mov	r6,zero
    b524:	000f883a 	mov	r7,zero
    b528:	00274240 	call	27424 <__eqdf2>
    b52c:	1001f126 	beq	r2,zero,bcf4 <LMS7002M_rbb_set_filter_bw+0x880>
    {
        //LMS7_logf(LMS7_ERROR, "sxr_fref not initialized");
        return -1;
    }
    if (self->sxt_fref == 0.0)
    b530:	81047417 	ldw	r4,4560(r16)
    b534:	81447517 	ldw	r5,4564(r16)
    b538:	000d883a 	mov	r6,zero
    b53c:	000f883a 	mov	r7,zero
    b540:	00274240 	call	27424 <__eqdf2>
    b544:	1001eb26 	beq	r2,zero,bcf4 <LMS7002M_rbb_set_filter_bw+0x880>

    ////////////////////////////////////////////////////////////////////
    // Save register map
    ////////////////////////////////////////////////////////////////////
    LMS7002M_regs_t saved_map[2];
    memcpy(saved_map, self->_regs, sizeof(saved_map));
    b548:	85c00104 	addi	r23,r16,4
    b54c:	01846804 	movi	r6,4512
    b550:	b80b883a 	mov	r5,r23
    b554:	d9000304 	addi	r4,sp,12
    b558:	0012fb00 	call	12fb0 <memcpy>

    ////////////////////////////////////////////////////////////////////
    // Clocking configuration
    ////////////////////////////////////////////////////////////////////
    status = cal_setup_cgen(self, bw);
    b55c:	880b883a 	mov	r5,r17
    b560:	900d883a 	mov	r6,r18
    b564:	8009883a 	mov	r4,r16
    b568:	0003c040 	call	3c04 <cal_setup_cgen>
    b56c:	1027883a 	mov	r19,r2
    if (status != 0)
    b570:	10016c1e 	bne	r2,zero,bb24 <LMS7002M_rbb_set_filter_bw+0x6b0>
    }

    ////////////////////////////////////////////////////////////////////
    // Load initial calibration state
    ////////////////////////////////////////////////////////////////////
    status = rx_cal_init(self, channel);
    b574:	a00b883a 	mov	r5,r20
    b578:	8009883a 	mov	r4,r16
    b57c:	000b0080 	call	b008 <rx_cal_init>
    b580:	1027883a 	mov	r19,r2
    if (status != 0)
    b584:	1001671e 	bne	r2,zero,bb24 <LMS7002M_rbb_set_filter_bw+0x6b0>
 * Perform RFE TIA filter calibration
 **********************************************************************/
static int rx_cal_tia_rfe(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    b588:	a00b883a 	mov	r5,r20
    b58c:	8009883a 	mov	r4,r16
    b590:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    const int g_tia_rfe_user = LMS7002M_regs(self)->reg_0x0113_g_tia_rfe;
    b594:	8009883a 	mov	r4,r16
    b598:	00091e00 	call	91e0 <LMS7002M_regs>

    //--- check filter bounds ---//
    if (bw < 0.5e6 || bw > 60e6)
    b59c:	01d047f4 	movhi	r7,16671
    b5a0:	000d883a 	mov	r6,zero
    b5a4:	39e12004 	addi	r7,r7,-31616
    b5a8:	8809883a 	mov	r4,r17
    b5ac:	900b883a 	mov	r5,r18
 **********************************************************************/
static int rx_cal_tia_rfe(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    const int g_tia_rfe_user = LMS7002M_regs(self)->reg_0x0113_g_tia_rfe;
    b5b0:	14c18017 	ldw	r19,1536(r2)

    //--- check filter bounds ---//
    if (bw < 0.5e6 || bw > 60e6)
    b5b4:	00275880 	call	27588 <__ledf2>
    b5b8:	1001d216 	blt	r2,zero,bd04 <LMS7002M_rbb_set_filter_bw+0x890>
    b5bc:	01d06374 	movhi	r7,16781
    b5c0:	000d883a 	mov	r6,zero
    b5c4:	39e70e04 	addi	r7,r7,-25544
    b5c8:	8809883a 	mov	r4,r17
    b5cc:	900b883a 	mov	r5,r18
    b5d0:	00274ac0 	call	274ac <__gedf2>
    b5d4:	0081cb16 	blt	zero,r2,bd04 <LMS7002M_rbb_set_filter_bw+0x890>
    }

    //--- cfb_tia_rfe, ccomp_tia_rfe ---//
    int cfb_tia_rfe = 0;
    int ccomp_tia_rfe = 0;
    if (g_tia_rfe_user == 3 || g_tia_rfe_user == 2)
    b5d8:	98bfff84 	addi	r2,r19,-2
    b5dc:	00c00044 	movi	r3,1
    b5e0:	18801436 	bltu	r3,r2,b634 <LMS7002M_rbb_set_filter_bw+0x1c0>
    {
        cfb_tia_rfe = (int)(1680e6/bw - 10);
    b5e4:	01507674 	movhi	r5,16857
    b5e8:	880d883a 	mov	r6,r17
    b5ec:	900f883a 	mov	r7,r18
    b5f0:	0009883a 	mov	r4,zero
    b5f4:	29422c44 	addi	r5,r5,2225
    b5f8:	0026a540 	call	26a54 <__divdf3>
    b5fc:	000d883a 	mov	r6,zero
    b600:	01d00934 	movhi	r7,16420
    b604:	1009883a 	mov	r4,r2
    b608:	180b883a 	mov	r5,r3
    b60c:	0027ee80 	call	27ee8 <__subdf3>
    b610:	180b883a 	mov	r5,r3
    b614:	1009883a 	mov	r4,r2
    b618:	00287e40 	call	287e4 <__fixdfsi>
        ccomp_tia_rfe = cfb_tia_rfe/100;
    b61c:	01401904 	movi	r5,100
    b620:	1009883a 	mov	r4,r2
    //--- cfb_tia_rfe, ccomp_tia_rfe ---//
    int cfb_tia_rfe = 0;
    int ccomp_tia_rfe = 0;
    if (g_tia_rfe_user == 3 || g_tia_rfe_user == 2)
    {
        cfb_tia_rfe = (int)(1680e6/bw - 10);
    b624:	1027883a 	mov	r19,r2
        ccomp_tia_rfe = cfb_tia_rfe/100;
    b628:	0025dd00 	call	25dd0 <__divsi3>
    b62c:	1039883a 	mov	fp,r2
    b630:	00001406 	br	b684 <LMS7002M_rbb_set_filter_bw+0x210>
    }
    else if (g_tia_rfe_user == 1)
    b634:	98c1b31e 	bne	r19,r3,bd04 <LMS7002M_rbb_set_filter_bw+0x890>
    {
        cfb_tia_rfe = (int)(5400e6/bw - 10);
    b638:	01507d34 	movhi	r5,16884
    b63c:	880d883a 	mov	r6,r17
    b640:	900f883a 	mov	r7,r18
    b644:	01180034 	movhi	r4,24576
    b648:	294775c4 	addi	r5,r5,7639
    b64c:	0026a540 	call	26a54 <__divdf3>
    b650:	000d883a 	mov	r6,zero
    b654:	01d00934 	movhi	r7,16420
    b658:	1009883a 	mov	r4,r2
    b65c:	180b883a 	mov	r5,r3
    b660:	0027ee80 	call	27ee8 <__subdf3>
    b664:	180b883a 	mov	r5,r3
    b668:	1009883a 	mov	r4,r2
    b66c:	00287e40 	call	287e4 <__fixdfsi>
        ccomp_tia_rfe = (int)(cfb_tia_rfe/100 + 1);
    b670:	01401904 	movi	r5,100
    b674:	1009883a 	mov	r4,r2
        cfb_tia_rfe = (int)(1680e6/bw - 10);
        ccomp_tia_rfe = cfb_tia_rfe/100;
    }
    else if (g_tia_rfe_user == 1)
    {
        cfb_tia_rfe = (int)(5400e6/bw - 10);
    b678:	1027883a 	mov	r19,r2
        ccomp_tia_rfe = (int)(cfb_tia_rfe/100 + 1);
    b67c:	0025dd00 	call	25dd0 <__divsi3>
    b680:	17000044 	addi	fp,r2,1
        //LMS7_logf(LMS7_ERROR, "g_tia_rfe must be [1, 2, or 3], got %d", g_tia_rfe_user);
        status = -1;
        goto done;
    }
    if (ccomp_tia_rfe > 15) ccomp_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    b684:	8009883a 	mov	r4,r16
    b688:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = ccomp_tia_rfe;
    b68c:	8009883a 	mov	r4,r16
        //LMS7_logf(LMS7_ERROR, "g_tia_rfe must be [1, 2, or 3], got %d", g_tia_rfe_user);
        status = -1;
        goto done;
    }
    if (ccomp_tia_rfe > 15) ccomp_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    b690:	14c17d15 	stw	r19,1524(r2)
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = ccomp_tia_rfe;
    b694:	00091e00 	call	91e0 <LMS7002M_regs>
    b698:	010003c4 	movi	r4,15
    b69c:	e007883a 	mov	r3,fp
    b6a0:	2700010e 	bge	r4,fp,b6a8 <LMS7002M_rbb_set_filter_bw+0x234>
    b6a4:	2007883a 	mov	r3,r4
    b6a8:	10c17c15 	stw	r3,1520(r2)
    LMS7002M_regs_spi_write(self, 0x0112);
    b6ac:	01404484 	movi	r5,274
    b6b0:	8009883a 	mov	r4,r16
    b6b4:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- rcomp_tia_rfe ---//
    int rcomp_tia_rfe = (int)(15-2*cfb_tia_rfe/100);
    b6b8:	9809883a 	mov	r4,r19
    b6bc:	017ff384 	movi	r5,-50
    b6c0:	0025dd00 	call	25dd0 <__divsi3>
    if (rcomp_tia_rfe < 0) rcomp_tia_rfe = 0;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = rcomp_tia_rfe;
    b6c4:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = ccomp_tia_rfe;
    LMS7002M_regs_spi_write(self, 0x0112);

    //--- rcomp_tia_rfe ---//
    int rcomp_tia_rfe = (int)(15-2*cfb_tia_rfe/100);
    b6c8:	14c003c4 	addi	r19,r2,15
    if (rcomp_tia_rfe < 0) rcomp_tia_rfe = 0;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = rcomp_tia_rfe;
    b6cc:	00091e00 	call	91e0 <LMS7002M_regs>
    b6d0:	9807883a 	mov	r3,r19
    b6d4:	9800010e 	bge	r19,zero,b6dc <LMS7002M_rbb_set_filter_bw+0x268>
    b6d8:	0007883a 	mov	r3,zero
    b6dc:	10c18115 	stw	r3,1540(r2)
    LMS7002M_regs_spi_write(self, 0x0114);
    b6e0:	01404504 	movi	r5,276
    b6e4:	8009883a 	mov	r4,r16
    b6e8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- rbb path ---//
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 2;
    b6ec:	8009883a 	mov	r4,r16
    b6f0:	00091e00 	call	91e0 <LMS7002M_regs>
    b6f4:	07000084 	movi	fp,2
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 0;
    b6f8:	8009883a 	mov	r4,r16
    if (rcomp_tia_rfe < 0) rcomp_tia_rfe = 0;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = rcomp_tia_rfe;
    LMS7002M_regs_spi_write(self, 0x0114);

    //--- rbb path ---//
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 2;
    b6fc:	17018e15 	stw	fp,1592(r2)
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 0;
    b700:	00091e00 	call	91e0 <LMS7002M_regs>
    b704:	10018615 	stw	zero,1560(r2)
    LMS7002M_regs_spi_write(self, 0x0118);
    b708:	01404604 	movi	r5,280
    b70c:	8009883a 	mov	r4,r16
    b710:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0115);
    b714:	01404544 	movi	r5,277
    b718:	8009883a 	mov	r4,r16
    b71c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- calibration ---//
    status = rx_cal_loop(self, channel, bw,
        &LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe,
    b720:	8009883a 	mov	r4,r16
    b724:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 0;
    LMS7002M_regs_spi_write(self, 0x0118);
    LMS7002M_regs_spi_write(self, 0x0115);

    //--- calibration ---//
    status = rx_cal_loop(self, channel, bw,
    b728:	00c3ffc4 	movi	r3,4095
    b72c:	d8c00215 	stw	r3,8(sp)
    b730:	10817d04 	addi	r2,r2,1524
    b734:	00c04484 	movi	r3,274
    b738:	d8c00115 	stw	r3,4(sp)
    b73c:	d8800015 	stw	r2,0(sp)
    b740:	880d883a 	mov	r6,r17
    b744:	900f883a 	mov	r7,r18
    b748:	a00b883a 	mov	r5,r20
    b74c:	8009883a 	mov	r4,r16
    b750:	000ae5c0 	call	ae5c <rx_cal_loop.isra.0>
    b754:	1027883a 	mov	r19,r2

    ////////////////////////////////////////////////////////////////////
    // RFE TIA calibration
    ////////////////////////////////////////////////////////////////////
    status = rx_cal_tia_rfe(self, channel, bw);
    if (status != 0)
    b758:	1000f21e 	bne	r2,zero,bb24 <LMS7002M_rbb_set_filter_bw+0x6b0>
    }

    ////////////////////////////////////////////////////////////////////
    // Initialize calibration again for LPF
    ////////////////////////////////////////////////////////////////////
    status = rx_cal_init(self, channel);
    b75c:	a00b883a 	mov	r5,r20
    b760:	8009883a 	mov	r4,r16
    b764:	000b0080 	call	b008 <rx_cal_init>
    b768:	1027883a 	mov	r19,r2
    if (status != 0)
    b76c:	1000ed1e 	bne	r2,zero,bb24 <LMS7002M_rbb_set_filter_bw+0x6b0>
    }

    ////////////////////////////////////////////////////////////////////
    // RBB LPF calibration
    ////////////////////////////////////////////////////////////////////
    if (path == LMS7002M_RBB_LBF) status = rx_cal_rbb_lpfl(self, channel, bw);
    b770:	00801304 	movi	r2,76
    b774:	a880781e 	bne	r21,r2,b958 <LMS7002M_rbb_set_filter_bw+0x4e4>
 * Perform RBB LPFL filter calibration
 **********************************************************************/
static int rx_cal_rbb_lpfl(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    b778:	a00b883a 	mov	r5,r20
    b77c:	8009883a 	mov	r4,r16
    b780:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //--- check filter bounds ---//
    if (bw < 0.5e6 || bw > 20e6)
    b784:	01d047f4 	movhi	r7,16671
    b788:	000d883a 	mov	r6,zero
    b78c:	39e12004 	addi	r7,r7,-31616
    b790:	8809883a 	mov	r4,r17
    b794:	900b883a 	mov	r5,r18
    b798:	00275880 	call	27588 <__ledf2>
    b79c:	10015916 	blt	r2,zero,bd04 <LMS7002M_rbb_set_filter_bw+0x890>
    b7a0:	01d05cf4 	movhi	r7,16755
    b7a4:	000d883a 	mov	r6,zero
    b7a8:	39c4b404 	addi	r7,r7,4816
    b7ac:	8809883a 	mov	r4,r17
    b7b0:	900b883a 	mov	r5,r18
    b7b4:	00274ac0 	call	274ac <__gedf2>
    b7b8:	00815216 	blt	zero,r2,bd04 <LMS7002M_rbb_set_filter_bw+0x890>
        status = -1;
        goto done;
    }

    //--- c_ctl_lpfl_rbb, rcc_ctl_lpfl_rbb ---//
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = (int)(2160e6/bw - 103);
    b7bc:	8009883a 	mov	r4,r16
    b7c0:	00091e00 	call	91e0 <LMS7002M_regs>
    b7c4:	01507834 	movhi	r5,16864
    b7c8:	880d883a 	mov	r6,r17
    b7cc:	900f883a 	mov	r7,r18
    b7d0:	01200034 	movhi	r4,32768
    b7d4:	2945f7c4 	addi	r5,r5,6111
    b7d8:	1027883a 	mov	r19,r2
    b7dc:	0026a540 	call	26a54 <__divdf3>
    b7e0:	01d016b4 	movhi	r7,16474
    b7e4:	000d883a 	mov	r6,zero
    b7e8:	39f00004 	addi	r7,r7,-16384
    b7ec:	1009883a 	mov	r4,r2
    b7f0:	180b883a 	mov	r5,r3
    b7f4:	0027ee80 	call	27ee8 <__subdf3>
    b7f8:	1009883a 	mov	r4,r2
    b7fc:	180b883a 	mov	r5,r3
    b800:	00287e40 	call	287e4 <__fixdfsi>
    int rcc_ctl_lpfl_rbb = 0;
    if      (bw > 15e6)  rcc_ctl_lpfl_rbb = 5;
    b804:	01d05b74 	movhi	r7,16749
        status = -1;
        goto done;
    }

    //--- c_ctl_lpfl_rbb, rcc_ctl_lpfl_rbb ---//
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = (int)(2160e6/bw - 103);
    b808:	98818d15 	stw	r2,1588(r19)
    int rcc_ctl_lpfl_rbb = 0;
    if      (bw > 15e6)  rcc_ctl_lpfl_rbb = 5;
    b80c:	000d883a 	mov	r6,zero
    b810:	39e70e04 	addi	r7,r7,-25544
    b814:	8809883a 	mov	r4,r17
    b818:	900b883a 	mov	r5,r18
    b81c:	00274ac0 	call	274ac <__gedf2>
    b820:	00801f16 	blt	zero,r2,b8a0 <LMS7002M_rbb_set_filter_bw+0x42c>
    else if (bw > 10e6)  rcc_ctl_lpfl_rbb = 4;
    b824:	01d058f4 	movhi	r7,16739
    b828:	000d883a 	mov	r6,zero
    b82c:	39c4b404 	addi	r7,r7,4816
    b830:	8809883a 	mov	r4,r17
    b834:	900b883a 	mov	r5,r18
    b838:	00274ac0 	call	274ac <__gedf2>
    b83c:	00801a16 	blt	zero,r2,b8a8 <LMS7002M_rbb_set_filter_bw+0x434>
    else if (bw > 5e6)   rcc_ctl_lpfl_rbb = 3;
    b840:	01d054f4 	movhi	r7,16723
    b844:	000d883a 	mov	r6,zero
    b848:	39c4b404 	addi	r7,r7,4816
    b84c:	8809883a 	mov	r4,r17
    b850:	900b883a 	mov	r5,r18
    b854:	00274ac0 	call	274ac <__gedf2>
    b858:	00801516 	blt	zero,r2,b8b0 <LMS7002M_rbb_set_filter_bw+0x43c>
    else if (bw > 3e6)   rcc_ctl_lpfl_rbb = 2;
    b85c:	01d051f4 	movhi	r7,16711
    b860:	000d883a 	mov	r6,zero
    b864:	39f8d804 	addi	r7,r7,-7328
    b868:	8809883a 	mov	r4,r17
    b86c:	900b883a 	mov	r5,r18
    b870:	00274ac0 	call	274ac <__gedf2>
    b874:	00801016 	blt	zero,r2,b8b8 <LMS7002M_rbb_set_filter_bw+0x444>
    }

    //--- c_ctl_lpfl_rbb, rcc_ctl_lpfl_rbb ---//
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = (int)(2160e6/bw - 103);
    int rcc_ctl_lpfl_rbb = 0;
    if      (bw > 15e6)  rcc_ctl_lpfl_rbb = 5;
    b878:	01d04d74 	movhi	r7,16693
    b87c:	000d883a 	mov	r6,zero
    b880:	39d73004 	addi	r7,r7,23744
    b884:	8809883a 	mov	r4,r17
    b888:	900b883a 	mov	r5,r18
    b88c:	04c00044 	movi	r19,1
    b890:	00274ac0 	call	274ac <__gedf2>
    b894:	00800916 	blt	zero,r2,b8bc <LMS7002M_rbb_set_filter_bw+0x448>
    b898:	0027883a 	mov	r19,zero
    b89c:	00000706 	br	b8bc <LMS7002M_rbb_set_filter_bw+0x448>
    b8a0:	04c00144 	movi	r19,5
    b8a4:	00000506 	br	b8bc <LMS7002M_rbb_set_filter_bw+0x448>
    else if (bw > 10e6)  rcc_ctl_lpfl_rbb = 4;
    b8a8:	04c00104 	movi	r19,4
    b8ac:	00000306 	br	b8bc <LMS7002M_rbb_set_filter_bw+0x448>
    else if (bw > 5e6)   rcc_ctl_lpfl_rbb = 3;
    b8b0:	04c000c4 	movi	r19,3
    b8b4:	00000106 	br	b8bc <LMS7002M_rbb_set_filter_bw+0x448>
    else if (bw > 3e6)   rcc_ctl_lpfl_rbb = 2;
    b8b8:	e027883a 	mov	r19,fp
    else if (bw > 1.4e6) rcc_ctl_lpfl_rbb = 1;
    else                 rcc_ctl_lpfl_rbb = 0;
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    b8bc:	8009883a 	mov	r4,r16
    b8c0:	00091e00 	call	91e0 <LMS7002M_regs>
    b8c4:	14c18c15 	stw	r19,1584(r2)
    LMS7002M_regs_spi_write(self, 0x0117);
    b8c8:	04c045c4 	movi	r19,279
    b8cc:	980b883a 	mov	r5,r19
    b8d0:	8009883a 	mov	r4,r16
    b8d4:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- tia rfe registers ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    b8d8:	8009883a 	mov	r4,r16
    b8dc:	00091e00 	call	91e0 <LMS7002M_regs>
    b8e0:	00c003c4 	movi	r3,15
    b8e4:	10c17d15 	stw	r3,1524(r2)
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    b8e8:	8009883a 	mov	r4,r16
    b8ec:	d8c47015 	stw	r3,4544(sp)
    b8f0:	07000044 	movi	fp,1
    b8f4:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    b8f8:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    LMS7002M_regs_spi_write(self, 0x0117);

    //--- tia rfe registers ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    b8fc:	17017c15 	stw	fp,1520(r2)
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    b900:	00091e00 	call	91e0 <LMS7002M_regs>
    b904:	d8c47017 	ldw	r3,4544(sp)
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = 1;
    b908:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0117);

    //--- tia rfe registers ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    b90c:	10c18115 	stw	r3,1540(r2)
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = 1;
    b910:	00091e00 	call	91e0 <LMS7002M_regs>
    b914:	17018015 	stw	fp,1536(r2)
    LMS7002M_regs_spi_write(self, 0x0112);
    b918:	01404484 	movi	r5,274
    b91c:	8009883a 	mov	r4,r16
    b920:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0113);
    b924:	014044c4 	movi	r5,275
    b928:	8009883a 	mov	r4,r16
    b92c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0114);
    b930:	01404504 	movi	r5,276
    b934:	8009883a 	mov	r4,r16
    b938:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- calibration ---//
    status = rx_cal_loop(self, channel, bw,
        &LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb,
    b93c:	8009883a 	mov	r4,r16
    b940:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs_spi_write(self, 0x0112);
    LMS7002M_regs_spi_write(self, 0x0113);
    LMS7002M_regs_spi_write(self, 0x0114);

    //--- calibration ---//
    status = rx_cal_loop(self, channel, bw,
    b944:	00c1ffc4 	movi	r3,2047
    b948:	d8c00215 	stw	r3,8(sp)
    b94c:	dcc00115 	stw	r19,4(sp)
    b950:	10818d04 	addi	r2,r2,1588
    b954:	00006c06 	br	bb08 <LMS7002M_rbb_set_filter_bw+0x694>

    ////////////////////////////////////////////////////////////////////
    // RBB LPF calibration
    ////////////////////////////////////////////////////////////////////
    if (path == LMS7002M_RBB_LBF) status = rx_cal_rbb_lpfl(self, channel, bw);
    if (path == LMS7002M_RBB_HBF) status = rx_cal_rbb_lpfh(self, channel, bw);
    b958:	00801204 	movi	r2,72
    b95c:	a880711e 	bne	r21,r2,bb24 <LMS7002M_rbb_set_filter_bw+0x6b0>
/***********************************************************************
 * Perform RBB LPFH filter calibration
 **********************************************************************/
static int rx_cal_rbb_lpfh(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    LMS7002M_set_mac_ch(self, channel);
    b960:	a00b883a 	mov	r5,r20
    b964:	8009883a 	mov	r4,r16
    b968:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //--- check filter bounds ---//
    if (bw < 20e6 || bw > 60e6)
    b96c:	01d05cf4 	movhi	r7,16755
    b970:	000d883a 	mov	r6,zero
    b974:	39c4b404 	addi	r7,r7,4816
    b978:	8809883a 	mov	r4,r17
    b97c:	900b883a 	mov	r5,r18
    b980:	00275880 	call	27588 <__ledf2>
    b984:	1000df16 	blt	r2,zero,bd04 <LMS7002M_rbb_set_filter_bw+0x890>
    b988:	01d06374 	movhi	r7,16781
    b98c:	000d883a 	mov	r6,zero
    b990:	39e70e04 	addi	r7,r7,-25544
    b994:	8809883a 	mov	r4,r17
    b998:	900b883a 	mov	r5,r18
    b99c:	00274ac0 	call	274ac <__gedf2>
    b9a0:	0080d816 	blt	zero,r2,bd04 <LMS7002M_rbb_set_filter_bw+0x890>
        //LMS7_logf(LMS7_ERROR, "LPFH bandwidth not in range[0.5 to 60 MHz]");
        return -1;
    }

    //--- c_ctl_lpfl_rbb, rcc_ctl_lpfl_rbb ---//
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = (int)(6000e6/bw - 50);
    b9a4:	8009883a 	mov	r4,r16
    b9a8:	00091e00 	call	91e0 <LMS7002M_regs>
    b9ac:	01507db4 	movhi	r5,16886
    b9b0:	880d883a 	mov	r6,r17
    b9b4:	900f883a 	mov	r7,r18
    b9b8:	01300034 	movhi	r4,49152
    b9bc:	295682c4 	addi	r5,r5,23051
    b9c0:	1027883a 	mov	r19,r2
    b9c4:	0026a540 	call	26a54 <__divdf3>
    b9c8:	000d883a 	mov	r6,zero
    b9cc:	01d01274 	movhi	r7,16457
    b9d0:	1009883a 	mov	r4,r2
    b9d4:	180b883a 	mov	r5,r3
    b9d8:	0027ee80 	call	27ee8 <__subdf3>
    b9dc:	180b883a 	mov	r5,r3
    b9e0:	1009883a 	mov	r4,r2
    b9e4:	00287e40 	call	287e4 <__fixdfsi>
    int rcc_ctl_lpfh_rbb = (int)(bw/10e6 - 3);
    b9e8:	01d058f4 	movhi	r7,16739
        //LMS7_logf(LMS7_ERROR, "LPFH bandwidth not in range[0.5 to 60 MHz]");
        return -1;
    }

    //--- c_ctl_lpfl_rbb, rcc_ctl_lpfl_rbb ---//
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = (int)(6000e6/bw - 50);
    b9ec:	98818b15 	stw	r2,1580(r19)
    int rcc_ctl_lpfh_rbb = (int)(bw/10e6 - 3);
    b9f0:	000d883a 	mov	r6,zero
    b9f4:	39c4b404 	addi	r7,r7,4816
    b9f8:	8809883a 	mov	r4,r17
    b9fc:	900b883a 	mov	r5,r18
    ba00:	0026a540 	call	26a54 <__divdf3>
    ba04:	000d883a 	mov	r6,zero
    ba08:	01d00234 	movhi	r7,16392
    ba0c:	1009883a 	mov	r4,r2
    ba10:	180b883a 	mov	r5,r3
    ba14:	0027ee80 	call	27ee8 <__subdf3>
    ba18:	180b883a 	mov	r5,r3
    ba1c:	1009883a 	mov	r4,r2
    ba20:	00287e40 	call	287e4 <__fixdfsi>
    if (rcc_ctl_lpfh_rbb < 0) rcc_ctl_lpfh_rbb = 0;
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    ba24:	8009883a 	mov	r4,r16
        return -1;
    }

    //--- c_ctl_lpfl_rbb, rcc_ctl_lpfl_rbb ---//
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = (int)(6000e6/bw - 50);
    int rcc_ctl_lpfh_rbb = (int)(bw/10e6 - 3);
    ba28:	1027883a 	mov	r19,r2
    if (rcc_ctl_lpfh_rbb < 0) rcc_ctl_lpfh_rbb = 0;
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    ba2c:	00091e00 	call	91e0 <LMS7002M_regs>
    ba30:	9807883a 	mov	r3,r19
    ba34:	9800010e 	bge	r19,zero,ba3c <LMS7002M_rbb_set_filter_bw+0x5c8>
    ba38:	0007883a 	mov	r3,zero
    LMS7002M_regs_spi_write(self, 0x0116);
    ba3c:	07004584 	movi	fp,278
    ba40:	e00b883a 	mov	r5,fp

    //--- c_ctl_lpfl_rbb, rcc_ctl_lpfl_rbb ---//
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = (int)(6000e6/bw - 50);
    int rcc_ctl_lpfh_rbb = (int)(bw/10e6 - 3);
    if (rcc_ctl_lpfh_rbb < 0) rcc_ctl_lpfh_rbb = 0;
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    ba44:	10c18a15 	stw	r3,1576(r2)
    LMS7002M_regs_spi_write(self, 0x0116);
    ba48:	8009883a 	mov	r4,r16
    ba4c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- tia rfe registers and rbb ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    ba50:	8009883a 	mov	r4,r16
    ba54:	00091e00 	call	91e0 <LMS7002M_regs>
    ba58:	00c003c4 	movi	r3,15
    ba5c:	10c17d15 	stw	r3,1524(r2)
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    ba60:	8009883a 	mov	r4,r16
    ba64:	04c00044 	movi	r19,1
    ba68:	d8c47015 	stw	r3,4544(sp)
    ba6c:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    ba70:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    LMS7002M_regs_spi_write(self, 0x0116);

    //--- tia rfe registers and rbb ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    ba74:	14c17c15 	stw	r19,1520(r2)
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    ba78:	00091e00 	call	91e0 <LMS7002M_regs>
    ba7c:	d8c47017 	ldw	r3,4544(sp)
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = 1;
    ba80:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0116);

    //--- tia rfe registers and rbb ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    ba84:	10c18115 	stw	r3,1540(r2)
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = 1;
    ba88:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0115_pd_lpfh_rbb = 0;
    ba8c:	8009883a 	mov	r4,r16

    //--- tia rfe registers and rbb ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = 1;
    ba90:	14c18015 	stw	r19,1536(r2)
    LMS7002M_regs(self)->reg_0x0115_pd_lpfh_rbb = 0;
    ba94:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    ba98:	8009883a 	mov	r4,r16
    //--- tia rfe registers and rbb ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = 1;
    LMS7002M_regs(self)->reg_0x0115_pd_lpfh_rbb = 0;
    ba9c:	10018515 	stw	zero,1556(r2)
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    baa0:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 1;
    baa4:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = 1;
    LMS7002M_regs(self)->reg_0x0115_pd_lpfh_rbb = 0;
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    baa8:	14c18615 	stw	r19,1560(r2)
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 1;
    baac:	00091e00 	call	91e0 <LMS7002M_regs>
    bab0:	14c18e15 	stw	r19,1592(r2)
    LMS7002M_regs_spi_write(self, 0x0112);
    bab4:	01404484 	movi	r5,274
    bab8:	8009883a 	mov	r4,r16
    babc:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0113);
    bac0:	014044c4 	movi	r5,275
    bac4:	8009883a 	mov	r4,r16
    bac8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0114);
    bacc:	01404504 	movi	r5,276
    bad0:	8009883a 	mov	r4,r16
    bad4:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0115);
    bad8:	01404544 	movi	r5,277
    badc:	8009883a 	mov	r4,r16
    bae0:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0118);
    bae4:	01404604 	movi	r5,280
    bae8:	8009883a 	mov	r4,r16
    baec:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- calibration ---//
    return rx_cal_loop(self, channel, bw,
        &LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb,
    baf0:	8009883a 	mov	r4,r16
    baf4:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs_spi_write(self, 0x0114);
    LMS7002M_regs_spi_write(self, 0x0115);
    LMS7002M_regs_spi_write(self, 0x0118);

    //--- calibration ---//
    return rx_cal_loop(self, channel, bw,
    baf8:	00c03fc4 	movi	r3,255
    bafc:	d8c00215 	stw	r3,8(sp)
    bb00:	df000115 	stw	fp,4(sp)
    bb04:	10818b04 	addi	r2,r2,1580
    bb08:	d8800015 	stw	r2,0(sp)
    bb0c:	880d883a 	mov	r6,r17
    bb10:	900f883a 	mov	r7,r18
    bb14:	a00b883a 	mov	r5,r20
    bb18:	8009883a 	mov	r4,r16
    bb1c:	000ae5c0 	call	ae5c <rx_cal_loop.isra.0>
    bb20:	1027883a 	mov	r19,r2
    done:

    ////////////////////////////////////////////////////////////////////
    // stash tia + rbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    bb24:	a00b883a 	mov	r5,r20
    bb28:	8009883a 	mov	r4,r16
    bb2c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    const int cfb_tia_rfe = LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe;
    bb30:	8009883a 	mov	r4,r16
    bb34:	00091e00 	call	91e0 <LMS7002M_regs>
    bb38:	12c17d17 	ldw	r11,1524(r2)
    const int ccomp_tia_rfe = LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe;
    bb3c:	8009883a 	mov	r4,r16
    bb40:	dac46b15 	stw	r11,4524(sp)
    bb44:	00091e00 	call	91e0 <LMS7002M_regs>
    bb48:	12817c17 	ldw	r10,1520(r2)
    const int rcomp_tia_rfe = LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe;
    bb4c:	8009883a 	mov	r4,r16
    bb50:	da846c15 	stw	r10,4528(sp)
    bb54:	00091e00 	call	91e0 <LMS7002M_regs>
    bb58:	12418117 	ldw	r9,1540(r2)
    const int rcc_ctl_lpfl_rbb = LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb;
    bb5c:	8009883a 	mov	r4,r16
    bb60:	da446d15 	stw	r9,4532(sp)
    bb64:	00091e00 	call	91e0 <LMS7002M_regs>
    bb68:	12018c17 	ldw	r8,1584(r2)
    const int c_ctl_lpfl_rbb = LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb;
    bb6c:	8009883a 	mov	r4,r16
    bb70:	da046e15 	stw	r8,4536(sp)
    bb74:	00091e00 	call	91e0 <LMS7002M_regs>
    bb78:	11c18d17 	ldw	r7,1588(r2)
    const int rcc_ctl_lpfh_rbb = LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb;
    bb7c:	8009883a 	mov	r4,r16
    bb80:	d9c46f15 	stw	r7,4540(sp)
    bb84:	00091e00 	call	91e0 <LMS7002M_regs>
    bb88:	10c18a17 	ldw	r3,1576(r2)
    const int c_ctl_lpfh_rbb = LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb;
    bb8c:	8009883a 	mov	r4,r16
    bb90:	d8c47015 	stw	r3,4544(sp)
    bb94:	00091e00 	call	91e0 <LMS7002M_regs>

    ////////////////////////////////////////////////////////////////////
    // restore original register values
    ////////////////////////////////////////////////////////////////////
    memcpy(self->_regs, saved_map, sizeof(saved_map));
    bb98:	01846804 	movi	r6,4512
    bb9c:	d9400304 	addi	r5,sp,12
    bba0:	b809883a 	mov	r4,r23
    const int ccomp_tia_rfe = LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe;
    const int rcomp_tia_rfe = LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe;
    const int rcc_ctl_lpfl_rbb = LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb;
    const int c_ctl_lpfl_rbb = LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb;
    const int rcc_ctl_lpfh_rbb = LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb;
    const int c_ctl_lpfh_rbb = LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb;
    bba4:	17018b17 	ldw	fp,1580(r2)

    ////////////////////////////////////////////////////////////////////
    // restore original register values
    ////////////////////////////////////////////////////////////////////
    memcpy(self->_regs, saved_map, sizeof(saved_map));
    bba8:	0012fb00 	call	12fb0 <memcpy>
    LMS7002M_regs_to_rfic(self);
    bbac:	8009883a 	mov	r4,r16
    bbb0:	00091e80 	call	91e8 <LMS7002M_regs_to_rfic>
    LMS7002M_set_mac_ch(self, channel);
    bbb4:	a00b883a 	mov	r5,r20
    bbb8:	8009883a 	mov	r4,r16
    bbbc:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    ////////////////////////////////////////////////////////////////////
    // apply tia calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    bbc0:	a00b883a 	mov	r5,r20
    bbc4:	8009883a 	mov	r4,r16
    bbc8:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    LMS7002M_regs(self)->reg_0x010f_ict_tiamain_rfe = 2;
    bbcc:	8009883a 	mov	r4,r16
    bbd0:	00091e00 	call	91e0 <LMS7002M_regs>
    bbd4:	05c00084 	movi	r23,2
    bbd8:	15c17515 	stw	r23,1492(r2)
    LMS7002M_regs(self)->reg_0x010f_ict_tiaout_rfe = 2;
    bbdc:	8009883a 	mov	r4,r16
    bbe0:	00091e00 	call	91e0 <LMS7002M_regs>
    bbe4:	15c17615 	stw	r23,1496(r2)
    LMS7002M_regs(self)->reg_0x0114_rfb_tia_rfe = 16;
    bbe8:	8009883a 	mov	r4,r16
    bbec:	00091e00 	call	91e0 <LMS7002M_regs>
    bbf0:	05c00404 	movi	r23,16
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    bbf4:	8009883a 	mov	r4,r16
    // apply tia calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    LMS7002M_regs(self)->reg_0x010f_ict_tiamain_rfe = 2;
    LMS7002M_regs(self)->reg_0x010f_ict_tiaout_rfe = 2;
    LMS7002M_regs(self)->reg_0x0114_rfb_tia_rfe = 16;
    bbf8:	15c18215 	stw	r23,1544(r2)
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    bbfc:	00091e00 	call	91e0 <LMS7002M_regs>
    bc00:	dac46b17 	ldw	r11,4524(sp)
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = ccomp_tia_rfe;
    bc04:	8009883a 	mov	r4,r16
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    LMS7002M_regs(self)->reg_0x010f_ict_tiamain_rfe = 2;
    LMS7002M_regs(self)->reg_0x010f_ict_tiaout_rfe = 2;
    LMS7002M_regs(self)->reg_0x0114_rfb_tia_rfe = 16;
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    bc08:	12c17d15 	stw	r11,1524(r2)
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = ccomp_tia_rfe;
    bc0c:	00091e00 	call	91e0 <LMS7002M_regs>
    bc10:	da846c17 	ldw	r10,4528(sp)
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = rcomp_tia_rfe;
    bc14:	8009883a 	mov	r4,r16
    LMS7002M_set_mac_ch(self, channel);
    LMS7002M_regs(self)->reg_0x010f_ict_tiamain_rfe = 2;
    LMS7002M_regs(self)->reg_0x010f_ict_tiaout_rfe = 2;
    LMS7002M_regs(self)->reg_0x0114_rfb_tia_rfe = 16;
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = ccomp_tia_rfe;
    bc18:	12817c15 	stw	r10,1520(r2)
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = rcomp_tia_rfe;
    bc1c:	00091e00 	call	91e0 <LMS7002M_regs>
    bc20:	da446d17 	ldw	r9,4532(sp)
    LMS7002M_regs_spi_write(self, 0x010f);
    bc24:	014043c4 	movi	r5,271
    bc28:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x010f_ict_tiamain_rfe = 2;
    LMS7002M_regs(self)->reg_0x010f_ict_tiaout_rfe = 2;
    LMS7002M_regs(self)->reg_0x0114_rfb_tia_rfe = 16;
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = ccomp_tia_rfe;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = rcomp_tia_rfe;
    bc2c:	12418115 	stw	r9,1540(r2)
    LMS7002M_regs_spi_write(self, 0x010f);
    bc30:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0114);
    bc34:	01404504 	movi	r5,276
    bc38:	8009883a 	mov	r4,r16
    bc3c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0112);
    bc40:	01404484 	movi	r5,274
    bc44:	8009883a 	mov	r4,r16
    bc48:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    ////////////////////////////////////////////////////////////////////
    // apply rbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    bc4c:	8009883a 	mov	r4,r16
    bc50:	00091e00 	call	91e0 <LMS7002M_regs>
    bc54:	da046e17 	ldw	r8,4536(sp)
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = c_ctl_lpfl_rbb;
    bc58:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0112);

    ////////////////////////////////////////////////////////////////////
    // apply rbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    bc5c:	12018c15 	stw	r8,1584(r2)
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = c_ctl_lpfl_rbb;
    bc60:	00091e00 	call	91e0 <LMS7002M_regs>
    bc64:	d9c46f17 	ldw	r7,4540(sp)
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    bc68:	8009883a 	mov	r4,r16

    ////////////////////////////////////////////////////////////////////
    // apply rbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = c_ctl_lpfl_rbb;
    bc6c:	11c18d15 	stw	r7,1588(r2)
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    bc70:	00091e00 	call	91e0 <LMS7002M_regs>
    bc74:	d8c47017 	ldw	r3,4544(sp)
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = c_ctl_lpfh_rbb;
    bc78:	8009883a 	mov	r4,r16
    ////////////////////////////////////////////////////////////////////
    // apply rbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = c_ctl_lpfl_rbb;
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    bc7c:	10c18a15 	stw	r3,1576(r2)
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = c_ctl_lpfh_rbb;
    bc80:	00091e00 	call	91e0 <LMS7002M_regs>
    bc84:	17018b15 	stw	fp,1580(r2)
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    bc88:	8009883a 	mov	r4,r16
    bc8c:	00091e00 	call	91e0 <LMS7002M_regs>
    bc90:	07000504 	movi	fp,20
    LMS7002M_regs(self)->reg_0x0119_ict_pga_in_rbb = 20;
    bc94:	8009883a 	mov	r4,r16
    ////////////////////////////////////////////////////////////////////
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = c_ctl_lpfl_rbb;
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = c_ctl_lpfh_rbb;
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    bc98:	17019215 	stw	fp,1608(r2)
    LMS7002M_regs(self)->reg_0x0119_ict_pga_in_rbb = 20;
    bc9c:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0116_r_ctl_lpf_rbb = 16;
    bca0:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = c_ctl_lpfl_rbb;
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = c_ctl_lpfh_rbb;
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    LMS7002M_regs(self)->reg_0x0119_ict_pga_in_rbb = 20;
    bca4:	17019315 	stw	fp,1612(r2)
    LMS7002M_regs(self)->reg_0x0116_r_ctl_lpf_rbb = 16;
    bca8:	00091e00 	call	91e0 <LMS7002M_regs>
    bcac:	15c18915 	stw	r23,1572(r2)
    LMS7002M_regs_spi_write(self, 0x0117);
    bcb0:	014045c4 	movi	r5,279
    bcb4:	8009883a 	mov	r4,r16
    bcb8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0119);
    bcbc:	01404644 	movi	r5,281
    bcc0:	8009883a 	mov	r4,r16
    bcc4:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0116);
    bcc8:	01404584 	movi	r5,278
    bccc:	8009883a 	mov	r4,r16
    bcd0:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    ////////////////////////////////////////////////////////////////////
    // set the filter selection
    ////////////////////////////////////////////////////////////////////
    LMS7002M_rbb_set_path(self, channel, path);
    bcd4:	a80d883a 	mov	r6,r21
    bcd8:	a00b883a 	mov	r5,r20
    bcdc:	8009883a 	mov	r4,r16
    bce0:	000a1500 	call	a150 <LMS7002M_rbb_set_path>

    if (bwactual != NULL) *bwactual = bw;
    bce4:	b0000526 	beq	r22,zero,bcfc <LMS7002M_rbb_set_filter_bw+0x888>
    bce8:	b4400015 	stw	r17,0(r22)
    bcec:	b4800115 	stw	r18,4(r22)
    bcf0:	00000206 	br	bcfc <LMS7002M_rbb_set_filter_bw+0x888>

    //check for initialized reference frequencies
    if (self->cgen_fref == 0.0)
    {
        //LMS7_logf(LMS7_ERROR, "cgen_fref not initialized");
        return -1;
    bcf4:	00bfffc4 	movi	r2,-1
    bcf8:	00000406 	br	bd0c <LMS7002M_rbb_set_filter_bw+0x898>
    // set the filter selection
    ////////////////////////////////////////////////////////////////////
    LMS7002M_rbb_set_path(self, channel, path);

    if (bwactual != NULL) *bwactual = bw;
    return status;
    bcfc:	9805883a 	mov	r2,r19
    bd00:	00000206 	br	bd0c <LMS7002M_rbb_set_filter_bw+0x898>

    //--- check filter bounds ---//
    if (bw < 0.5e6 || bw > 20e6)
    {
        //LMS7_logf(LMS7_ERROR, "LPFL bandwidth not in range[0.5 to 20 MHz]");
        status = -1;
    bd04:	04ffffc4 	movi	r19,-1
    bd08:	003f8606 	br	bb24 <__alt_data_end+0xfffcd324>
    ////////////////////////////////////////////////////////////////////
    LMS7002M_rbb_set_path(self, channel, path);

    if (bwactual != NULL) *bwactual = bw;
    return status;
}
    bd0c:	dfc47a17 	ldw	ra,4584(sp)
    bd10:	df047917 	ldw	fp,4580(sp)
    bd14:	ddc47817 	ldw	r23,4576(sp)
    bd18:	dd847717 	ldw	r22,4572(sp)
    bd1c:	dd447617 	ldw	r21,4568(sp)
    bd20:	dd047517 	ldw	r20,4564(sp)
    bd24:	dcc47417 	ldw	r19,4560(sp)
    bd28:	dc847317 	ldw	r18,4556(sp)
    bd2c:	dc447217 	ldw	r17,4552(sp)
    bd30:	dc047117 	ldw	r16,4548(sp)
    bd34:	dec47b04 	addi	sp,sp,4588
    bd38:	f800283a 	ret

0000bd3c <LMS7002M_rxtsp_enable>:
#include <stdlib.h>
#include <math.h> //M_PI
#include "LMS7002M_impl.h"

void LMS7002M_rxtsp_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    bd3c:	defffd04 	addi	sp,sp,-12
    bd40:	dfc00215 	stw	ra,8(sp)
    bd44:	dc400115 	stw	r17,4(sp)
    bd48:	dc000015 	stw	r16,0(sp)
    bd4c:	3023883a 	mov	r17,r6
    bd50:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    bd54:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0400_en = enable?1:0;
    bd58:	80846917 	ldw	r2,4516(r16)
    bd5c:	8c403fcc 	andi	r17,r17,255
    self->regs->reg_0x0400_bstart = 0;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_LML; //r19 regs - probably means baseband input
    LMS7002M_regs_spi_write(self, 0x0400);
    bd60:	8009883a 	mov	r4,r16

void LMS7002M_rxtsp_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0400_en = enable?1:0;
    bd64:	1441fb15 	stw	r17,2028(r2)
    self->regs->reg_0x0400_bstart = 0;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_LML; //r19 regs - probably means baseband input
    LMS7002M_regs_spi_write(self, 0x0400);
    bd68:	04410004 	movi	r17,1024
    bd6c:	880b883a 	mov	r5,r17
void LMS7002M_rxtsp_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0400_en = enable?1:0;
    self->regs->reg_0x0400_bstart = 0;
    bd70:	1001fa15 	stw	zero,2024(r2)
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_LML; //r19 regs - probably means baseband input
    bd74:	1001f915 	stw	zero,2020(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    bd78:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0403_hbd_ovr = REG_0X0403_HBD_OVR_BYPASS;
    bd7c:	80846917 	ldw	r2,4516(r16)
    bd80:	00c001c4 	movi	r3,7
    self->regs->reg_0x040c_gfir1_byp = 1;
    self->regs->reg_0x040c_dc_byp = 1;
    self->regs->reg_0x040c_gc_byp = 1;
    self->regs->reg_0x040c_ph_byp = 1;

    LMS7002M_regs_spi_write(self, 0x0400);
    bd84:	880b883a 	mov	r5,r17
    self->regs->reg_0x0400_en = enable?1:0;
    self->regs->reg_0x0400_bstart = 0;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_LML; //r19 regs - probably means baseband input
    LMS7002M_regs_spi_write(self, 0x0400);

    self->regs->reg_0x0403_hbd_ovr = REG_0X0403_HBD_OVR_BYPASS;
    bd88:	10c1fe15 	stw	r3,2040(r2)

    self->regs->reg_0x040a_agc_mode = REG_0X040A_AGC_MODE_BYPASS;
    bd8c:	00c00084 	movi	r3,2
    bd90:	10c20a15 	stw	r3,2088(r2)

    self->regs->reg_0x040c_cmix_byp = 1;
    bd94:	00c00044 	movi	r3,1
    bd98:	10c20f15 	stw	r3,2108(r2)
    self->regs->reg_0x040c_agc_byp = 1;
    bd9c:	10c21015 	stw	r3,2112(r2)
    self->regs->reg_0x040c_gfir3_byp = 1;
    bda0:	10c21115 	stw	r3,2116(r2)
    self->regs->reg_0x040c_gfir2_byp = 1;
    bda4:	10c21215 	stw	r3,2120(r2)
    self->regs->reg_0x040c_gfir1_byp = 1;
    bda8:	10c21315 	stw	r3,2124(r2)
    self->regs->reg_0x040c_dc_byp = 1;
    bdac:	10c21415 	stw	r3,2128(r2)
    self->regs->reg_0x040c_gc_byp = 1;
    bdb0:	10c21515 	stw	r3,2132(r2)
    self->regs->reg_0x040c_ph_byp = 1;
    bdb4:	10c21615 	stw	r3,2136(r2)

    LMS7002M_regs_spi_write(self, 0x0400);
    bdb8:	8009883a 	mov	r4,r16
    bdbc:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0403);
    bdc0:	8009883a 	mov	r4,r16
    bdc4:	014100c4 	movi	r5,1027
    bdc8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x040a);
    bdcc:	8009883a 	mov	r4,r16
    bdd0:	01410284 	movi	r5,1034
    bdd4:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x040c);
    bdd8:	01410304 	movi	r5,1036
    bddc:	8009883a 	mov	r4,r16
}
    bde0:	dfc00217 	ldw	ra,8(sp)
    bde4:	dc400117 	ldw	r17,4(sp)
    bde8:	dc000017 	ldw	r16,0(sp)
    bdec:	dec00304 	addi	sp,sp,12
    self->regs->reg_0x040c_ph_byp = 1;

    LMS7002M_regs_spi_write(self, 0x0400);
    LMS7002M_regs_spi_write(self, 0x0403);
    LMS7002M_regs_spi_write(self, 0x040a);
    LMS7002M_regs_spi_write(self, 0x040c);
    bdf0:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000bdf4 <LMS7002M_rxtsp_set_decim>:
}

void LMS7002M_rxtsp_set_decim(LMS7002M_t *self, const LMS7002M_chan_t channel, const size_t decim)
{
    bdf4:	defffd04 	addi	sp,sp,-12
    bdf8:	dc400115 	stw	r17,4(sp)
    bdfc:	dc000015 	stw	r16,0(sp)
    be00:	dfc00215 	stw	ra,8(sp)
    be04:	2021883a 	mov	r16,r4
    be08:	3023883a 	mov	r17,r6
    LMS7002M_set_mac_ch(self, channel);
    be0c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    if (decim == 1) self->regs->reg_0x0403_hbd_ovr = REG_0X0403_HBD_OVR_BYPASS;
    be10:	00c00044 	movi	r3,1
    be14:	88c0041e 	bne	r17,r3,be28 <LMS7002M_rxtsp_set_decim+0x34>
    be18:	80846917 	ldw	r2,4516(r16)
    be1c:	00c001c4 	movi	r3,7
    be20:	10c1fe15 	stw	r3,2040(r2)
    be24:	00001306 	br	be74 <LMS7002M_rxtsp_set_decim+0x80>
    if (decim == 2) self->regs->reg_0x0403_hbd_ovr = 0;
    be28:	00800084 	movi	r2,2
    be2c:	8880031e 	bne	r17,r2,be3c <LMS7002M_rxtsp_set_decim+0x48>
    be30:	80846917 	ldw	r2,4516(r16)
    be34:	1001fe15 	stw	zero,2040(r2)
    be38:	00000e06 	br	be74 <LMS7002M_rxtsp_set_decim+0x80>
    if (decim == 4) self->regs->reg_0x0403_hbd_ovr = 1;
    be3c:	01000104 	movi	r4,4
    be40:	8900021e 	bne	r17,r4,be4c <LMS7002M_rxtsp_set_decim+0x58>
    be44:	80846917 	ldw	r2,4516(r16)
    be48:	00000e06 	br	be84 <LMS7002M_rxtsp_set_decim+0x90>
    if (decim == 8) self->regs->reg_0x0403_hbd_ovr = 2;
    be4c:	00c00204 	movi	r3,8
    be50:	88c0031e 	bne	r17,r3,be60 <LMS7002M_rxtsp_set_decim+0x6c>
    be54:	80c46917 	ldw	r3,4516(r16)
    be58:	1881fe15 	stw	r2,2040(r3)
    be5c:	00000a06 	br	be88 <LMS7002M_rxtsp_set_decim+0x94>
    if (decim == 16) self->regs->reg_0x0403_hbd_ovr = 3;
    be60:	00800404 	movi	r2,16
    be64:	8880031e 	bne	r17,r2,be74 <LMS7002M_rxtsp_set_decim+0x80>
    be68:	80846917 	ldw	r2,4516(r16)
    be6c:	00c000c4 	movi	r3,3
    be70:	00000406 	br	be84 <LMS7002M_rxtsp_set_decim+0x90>
    if (decim == 32) self->regs->reg_0x0403_hbd_ovr = 4;
    be74:	00800804 	movi	r2,32
    be78:	8880031e 	bne	r17,r2,be88 <LMS7002M_rxtsp_set_decim+0x94>
    be7c:	80846917 	ldw	r2,4516(r16)
    be80:	00c00104 	movi	r3,4
    be84:	10c1fe15 	stw	r3,2040(r2)

    LMS7002M_regs_spi_write(self, 0x0403);
    be88:	014100c4 	movi	r5,1027
    be8c:	8009883a 	mov	r4,r16
}
    be90:	dfc00217 	ldw	ra,8(sp)
    be94:	dc400117 	ldw	r17,4(sp)
    be98:	dc000017 	ldw	r16,0(sp)
    be9c:	dec00304 	addi	sp,sp,12
    if (decim == 4) self->regs->reg_0x0403_hbd_ovr = 1;
    if (decim == 8) self->regs->reg_0x0403_hbd_ovr = 2;
    if (decim == 16) self->regs->reg_0x0403_hbd_ovr = 3;
    if (decim == 32) self->regs->reg_0x0403_hbd_ovr = 4;

    LMS7002M_regs_spi_write(self, 0x0403);
    bea0:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000bea4 <LMS7002M_rxtsp_set_freq>:
}

void LMS7002M_rxtsp_set_freq(LMS7002M_t *self, const LMS7002M_chan_t channel, const double freqRel)
{
    bea4:	defff804 	addi	sp,sp,-32
    bea8:	dd400615 	stw	r21,24(sp)
    beac:	dd000515 	stw	r20,20(sp)
    beb0:	dc800315 	stw	r18,12(sp)
    beb4:	dc400215 	stw	r17,8(sp)
    beb8:	dc000115 	stw	r16,4(sp)
    bebc:	3023883a 	mov	r17,r6
    bec0:	2021883a 	mov	r16,r4
    bec4:	3825883a 	mov	r18,r7
    bec8:	dfc00715 	stw	ra,28(sp)
    becc:	dcc00415 	stw	r19,16(sp)
    bed0:	2829883a 	mov	r20,r5
    LMS7002M_set_mac_ch(self, channel);
    bed4:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    self->regs->reg_0x040c_cmix_byp = (freqRel==0.0)?1:0;
    bed8:	000d883a 	mov	r6,zero
    bedc:	000f883a 	mov	r7,zero
    bee0:	8809883a 	mov	r4,r17
    bee4:	900b883a 	mov	r5,r18
    bee8:	85446917 	ldw	r21,4516(r16)
    beec:	00274240 	call	27424 <__eqdf2>
    bef0:	10000226 	beq	r2,zero,befc <LMS7002M_rxtsp_set_freq+0x58>
    bef4:	0027883a 	mov	r19,zero
    bef8:	00000106 	br	bf00 <LMS7002M_rxtsp_set_freq+0x5c>
    befc:	04c00044 	movi	r19,1
    LMS7002M_regs_spi_write(self, 0x040c);
    bf00:	8009883a 	mov	r4,r16
}

void LMS7002M_rxtsp_set_freq(LMS7002M_t *self, const LMS7002M_chan_t channel, const double freqRel)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x040c_cmix_byp = (freqRel==0.0)?1:0;
    bf04:	acc20f15 	stw	r19,2108(r21)
    LMS7002M_regs_spi_write(self, 0x040c);
    bf08:	01410304 	movi	r5,1036
    bf0c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_set_nco_freq(self, LMS_RX, channel, freqRel);
    bf10:	880f883a 	mov	r7,r17
    bf14:	dc800015 	stw	r18,0(sp)
    bf18:	a00d883a 	mov	r6,r20
    bf1c:	01400084 	movi	r5,2
    bf20:	8009883a 	mov	r4,r16
    bf24:	0009fc40 	call	9fc4 <LMS7002M_set_nco_freq>
}
    bf28:	dfc00717 	ldw	ra,28(sp)
    bf2c:	dd400617 	ldw	r21,24(sp)
    bf30:	dd000517 	ldw	r20,20(sp)
    bf34:	dcc00417 	ldw	r19,16(sp)
    bf38:	dc800317 	ldw	r18,12(sp)
    bf3c:	dc400217 	ldw	r17,8(sp)
    bf40:	dc000117 	ldw	r16,4(sp)
    bf44:	dec00804 	addi	sp,sp,32
    bf48:	f800283a 	ret

0000bf4c <LMS7002M_rxtsp_tsg_const>:

void LMS7002M_rxtsp_tsg_const(LMS7002M_t *self, const LMS7002M_chan_t channel, const int valI, const int valQ)
{
    bf4c:	defffa04 	addi	sp,sp,-24
    bf50:	dfc00515 	stw	ra,20(sp)
    bf54:	dd000415 	stw	r20,16(sp)
    bf58:	dcc00315 	stw	r19,12(sp)
    bf5c:	3829883a 	mov	r20,r7
    bf60:	3027883a 	mov	r19,r6
    bf64:	dc800215 	stw	r18,8(sp)
    bf68:	dc400115 	stw	r17,4(sp)
    bf6c:	dc000015 	stw	r16,0(sp)
    bf70:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    bf74:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //muxes
    self->regs->reg_0x0400_tsgfc = REG_0X0400_TSGFC_FS;
    bf78:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_DC;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0400);
    bf7c:	04410004 	movi	r17,1024
void LMS7002M_rxtsp_tsg_const(LMS7002M_t *self, const LMS7002M_chan_t channel, const int valI, const int valQ)
{
    LMS7002M_set_mac_ch(self, channel);

    //muxes
    self->regs->reg_0x0400_tsgfc = REG_0X0400_TSGFC_FS;
    bf80:	04800044 	movi	r18,1
    bf84:	1481f315 	stw	r18,1996(r2)
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_DC;
    bf88:	1481f815 	stw	r18,2016(r2)
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    bf8c:	1481f915 	stw	r18,2020(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    bf90:	880b883a 	mov	r5,r17
    bf94:	8009883a 	mov	r4,r16
    bf98:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //load I
    self->regs->reg_0x040b_dc_reg = valI;
    bf9c:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x040b);
    bfa0:	8009883a 	mov	r4,r16
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_DC;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0400);

    //load I
    self->regs->reg_0x040b_dc_reg = valI;
    bfa4:	14c20c15 	stw	r19,2096(r2)
    LMS7002M_regs_spi_write(self, 0x040b);
    bfa8:	04c102c4 	movi	r19,1035
    bfac:	980b883a 	mov	r5,r19
    bfb0:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0400_tsgdcldi = 0;
    bfb4:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0400);
    bfb8:	880b883a 	mov	r5,r17
    bfbc:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0400);

    //load I
    self->regs->reg_0x040b_dc_reg = valI;
    LMS7002M_regs_spi_write(self, 0x040b);
    self->regs->reg_0x0400_tsgdcldi = 0;
    bfc0:	1001f615 	stw	zero,2008(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    bfc4:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0400_tsgdcldi = 1;
    bfc8:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0400);
    bfcc:	880b883a 	mov	r5,r17
    bfd0:	8009883a 	mov	r4,r16
    //load I
    self->regs->reg_0x040b_dc_reg = valI;
    LMS7002M_regs_spi_write(self, 0x040b);
    self->regs->reg_0x0400_tsgdcldi = 0;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldi = 1;
    bfd4:	1481f615 	stw	r18,2008(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    bfd8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0400_tsgdcldi = 0;
    bfdc:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0400);
    bfe0:	880b883a 	mov	r5,r17
    bfe4:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x040b);
    self->regs->reg_0x0400_tsgdcldi = 0;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldi = 1;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldi = 0;
    bfe8:	1001f615 	stw	zero,2008(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    bfec:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //load Q
    self->regs->reg_0x040b_dc_reg = valQ;
    bff0:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x040b);
    bff4:	980b883a 	mov	r5,r19
    bff8:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldi = 0;
    LMS7002M_regs_spi_write(self, 0x0400);

    //load Q
    self->regs->reg_0x040b_dc_reg = valQ;
    bffc:	15020c15 	stw	r20,2096(r2)
    LMS7002M_regs_spi_write(self, 0x040b);
    c000:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0400_tsgdcldq = 0;
    c004:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0400);
    c008:	880b883a 	mov	r5,r17
    c00c:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0400);

    //load Q
    self->regs->reg_0x040b_dc_reg = valQ;
    LMS7002M_regs_spi_write(self, 0x040b);
    self->regs->reg_0x0400_tsgdcldq = 0;
    c010:	1001f515 	stw	zero,2004(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    c014:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0400_tsgdcldq = 1;
    c018:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0400);
    c01c:	880b883a 	mov	r5,r17
    c020:	8009883a 	mov	r4,r16
    //load Q
    self->regs->reg_0x040b_dc_reg = valQ;
    LMS7002M_regs_spi_write(self, 0x040b);
    self->regs->reg_0x0400_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldq = 1;
    c024:	1481f515 	stw	r18,2004(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    c028:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0400_tsgdcldq = 0;
    c02c:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0400);
    c030:	880b883a 	mov	r5,r17
    c034:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x040b);
    self->regs->reg_0x0400_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldq = 1;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldq = 0;
    c038:	1001f515 	stw	zero,2004(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
}
    c03c:	dfc00517 	ldw	ra,20(sp)
    c040:	dd000417 	ldw	r20,16(sp)
    c044:	dcc00317 	ldw	r19,12(sp)
    c048:	dc800217 	ldw	r18,8(sp)
    c04c:	dc400117 	ldw	r17,4(sp)
    c050:	dc000017 	ldw	r16,0(sp)
    c054:	dec00604 	addi	sp,sp,24
    self->regs->reg_0x0400_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldq = 1;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0400);
    c058:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000c05c <LMS7002M_rxtsp_tsg_tone>:
}

void LMS7002M_rxtsp_tsg_tone(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    c05c:	defffc04 	addi	sp,sp,-16
    c060:	dfc00315 	stw	ra,12(sp)
    c064:	dc800215 	stw	r18,8(sp)
    c068:	dc400115 	stw	r17,4(sp)
    c06c:	dc000015 	stw	r16,0(sp)
    c070:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    c074:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //muxes
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_NCO;
    c078:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    c07c:	04800044 	movi	r18,1
    LMS7002M_regs_spi_write(self, 0x0400);
    c080:	04410004 	movi	r17,1024
{
    LMS7002M_set_mac_ch(self, channel);

    //muxes
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_NCO;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    c084:	1481f915 	stw	r18,2020(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    c088:	880b883a 	mov	r5,r17
    c08c:	8009883a 	mov	r4,r16
void LMS7002M_rxtsp_tsg_tone(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    LMS7002M_set_mac_ch(self, channel);

    //muxes
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_NCO;
    c090:	1001f815 	stw	zero,2016(r2)
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0400);
    c094:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0400_tsgfcw = REG_0X0400_TSGFCW_DIV8;
    c098:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0400);
    c09c:	880b883a 	mov	r5,r17
    c0a0:	8009883a 	mov	r4,r16
    //muxes
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_NCO;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0400);

    self->regs->reg_0x0400_tsgfcw = REG_0X0400_TSGFCW_DIV8;
    c0a4:	1481f415 	stw	r18,2000(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
}
    c0a8:	dfc00317 	ldw	ra,12(sp)
    c0ac:	dc800217 	ldw	r18,8(sp)
    c0b0:	dc400117 	ldw	r17,4(sp)
    c0b4:	dc000017 	ldw	r16,0(sp)
    c0b8:	dec00404 	addi	sp,sp,16
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_NCO;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0400);

    self->regs->reg_0x0400_tsgfcw = REG_0X0400_TSGFCW_DIV8;
    LMS7002M_regs_spi_write(self, 0x0400);
    c0bc:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000c0c0 <LMS7002M_rxtsp_read_rssi>:
}

uint16_t LMS7002M_rxtsp_read_rssi(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    c0c0:	defffd04 	addi	sp,sp,-12
    c0c4:	dc000015 	stw	r16,0(sp)
    c0c8:	dfc00215 	stw	ra,8(sp)
    c0cc:	2021883a 	mov	r16,r4
    c0d0:	dc400115 	stw	r17,4(sp)
    LMS7002M_set_mac_ch(self, channel);
    c0d4:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    if (self->regs->reg_0x040c_agc_byp != 0)
    c0d8:	80846917 	ldw	r2,4516(r16)
    c0dc:	10c21017 	ldw	r3,2112(r2)
    c0e0:	18000426 	beq	r3,zero,c0f4 <LMS7002M_rxtsp_read_rssi+0x34>
    {
        self->regs->reg_0x040c_agc_byp = 0;
    c0e4:	10021015 	stw	zero,2112(r2)
        LMS7002M_regs_spi_write(self, 0x040c);
    c0e8:	01410304 	movi	r5,1036
    c0ec:	8009883a 	mov	r4,r16
    c0f0:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    }

    if (self->regs->reg_0x040a_agc_mode != REG_0X040A_AGC_MODE_RSSI)
    c0f4:	80846917 	ldw	r2,4516(r16)
    c0f8:	00c00044 	movi	r3,1
    c0fc:	11020a17 	ldw	r4,2088(r2)
    c100:	20c00426 	beq	r4,r3,c114 <LMS7002M_rxtsp_read_rssi+0x54>
    {
        self->regs->reg_0x040a_agc_mode = REG_0X040A_AGC_MODE_RSSI;
    c104:	10c20a15 	stw	r3,2088(r2)
        LMS7002M_regs_spi_write(self, 0x040a);
    c108:	01410284 	movi	r5,1034
    c10c:	8009883a 	mov	r4,r16
    c110:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    }

    self->regs->reg_0x0400_capsel = REG_0X0400_CAPSEL_RSSI;
    c114:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x0400_capture = 0;
    LMS7002M_regs_spi_write(self, 0x0400);
    c118:	8009883a 	mov	r4,r16
    c11c:	01410004 	movi	r5,1024
    {
        self->regs->reg_0x040a_agc_mode = REG_0X040A_AGC_MODE_RSSI;
        LMS7002M_regs_spi_write(self, 0x040a);
    }

    self->regs->reg_0x0400_capsel = REG_0X0400_CAPSEL_RSSI;
    c120:	1001f215 	stw	zero,1992(r2)
    self->regs->reg_0x0400_capture = 0;
    c124:	1001f115 	stw	zero,1988(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    c128:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //trigger capture to capd readback regs
    self->regs->reg_0x0400_capture = 1;
    c12c:	80846917 	ldw	r2,4516(r16)
    c130:	00c00044 	movi	r3,1
    LMS7002M_regs_spi_write(self, 0x0400);
    c134:	8009883a 	mov	r4,r16
    self->regs->reg_0x0400_capsel = REG_0X0400_CAPSEL_RSSI;
    self->regs->reg_0x0400_capture = 0;
    LMS7002M_regs_spi_write(self, 0x0400);

    //trigger capture to capd readback regs
    self->regs->reg_0x0400_capture = 1;
    c138:	10c1f115 	stw	r3,1988(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    c13c:	01410004 	movi	r5,1024
    c140:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    const int rssi_lo = LMS7002M_spi_read(self, 0x040E);
    c144:	8009883a 	mov	r4,r16
    c148:	01410384 	movi	r5,1038
    c14c:	00069d00 	call	69d0 <LMS7002M_spi_read>
    const int rssi_hi = LMS7002M_spi_read(self, 0x040F);
    c150:	014103c4 	movi	r5,1039
    c154:	8009883a 	mov	r4,r16

    //trigger capture to capd readback regs
    self->regs->reg_0x0400_capture = 1;
    LMS7002M_regs_spi_write(self, 0x0400);

    const int rssi_lo = LMS7002M_spi_read(self, 0x040E);
    c158:	1023883a 	mov	r17,r2
    const int rssi_hi = LMS7002M_spi_read(self, 0x040F);
    c15c:	00069d00 	call	69d0 <LMS7002M_spi_read>
    const int rssi_int = (rssi_hi << 2) | rssi_lo;

    return (uint16_t)rssi_int;
    c160:	1085883a 	add	r2,r2,r2
    c164:	1085883a 	add	r2,r2,r2
}
    c168:	1444b03a 	or	r2,r2,r17
    c16c:	dfc00217 	ldw	ra,8(sp)
    c170:	dc400117 	ldw	r17,4(sp)
    c174:	dc000017 	ldw	r16,0(sp)
    c178:	dec00304 	addi	sp,sp,12
    c17c:	f800283a 	ret

0000c180 <LMS7002M_rxtsp_set_dc_correction>:
void LMS7002M_rxtsp_set_dc_correction(
    LMS7002M_t *self,
    const LMS7002M_chan_t channel,
    const bool enabled,
    const int window)
{
    c180:	defffc04 	addi	sp,sp,-16
    c184:	dfc00315 	stw	ra,12(sp)
    c188:	dc800215 	stw	r18,8(sp)
    c18c:	dc400115 	stw	r17,4(sp)
    c190:	3825883a 	mov	r18,r7
    c194:	2023883a 	mov	r17,r4
    c198:	dc000015 	stw	r16,0(sp)
    c19c:	3021883a 	mov	r16,r6
    LMS7002M_set_mac_ch(self, channel);
    c1a0:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    self->regs->reg_0x040c_dc_byp = (enabled)?0:1;
    c1a4:	88846917 	ldw	r2,4516(r17)
    c1a8:	8400005c 	xori	r16,r16,1
    c1ac:	84003fcc 	andi	r16,r16,255
    c1b0:	14021415 	stw	r16,2128(r2)
    LMS7002M_regs_spi_write(self, 0x040c);
    c1b4:	8809883a 	mov	r4,r17
    c1b8:	01410304 	movi	r5,1036
    c1bc:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0404_dccorr_avg = window;
    c1c0:	88846917 	ldw	r2,4516(r17)
    LMS7002M_regs_spi_write(self, 0x0404);
    c1c4:	01410104 	movi	r5,1028
    c1c8:	8809883a 	mov	r4,r17
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x040c_dc_byp = (enabled)?0:1;
    LMS7002M_regs_spi_write(self, 0x040c);

    self->regs->reg_0x0404_dccorr_avg = window;
    c1cc:	14820015 	stw	r18,2048(r2)
    LMS7002M_regs_spi_write(self, 0x0404);
}
    c1d0:	dfc00317 	ldw	ra,12(sp)
    c1d4:	dc800217 	ldw	r18,8(sp)
    c1d8:	dc400117 	ldw	r17,4(sp)
    c1dc:	dc000017 	ldw	r16,0(sp)
    c1e0:	dec00404 	addi	sp,sp,16

    self->regs->reg_0x040c_dc_byp = (enabled)?0:1;
    LMS7002M_regs_spi_write(self, 0x040c);

    self->regs->reg_0x0404_dccorr_avg = window;
    LMS7002M_regs_spi_write(self, 0x0404);
    c1e4:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000c1e8 <LMS7002M_rxtsp_set_iq_correction>:
void LMS7002M_rxtsp_set_iq_correction(
    LMS7002M_t *self,
    const LMS7002M_chan_t channel,
    const double phase,
    const double gain)
{
    c1e8:	defff804 	addi	sp,sp,-32
    c1ec:	dd800615 	stw	r22,24(sp)
    c1f0:	dd400515 	stw	r21,20(sp)
    c1f4:	dc800215 	stw	r18,8(sp)
    c1f8:	dc400115 	stw	r17,4(sp)
    c1fc:	dc000015 	stw	r16,0(sp)
    c200:	302d883a 	mov	r22,r6
    c204:	382b883a 	mov	r21,r7
    c208:	dfc00715 	stw	ra,28(sp)
    c20c:	dd000415 	stw	r20,16(sp)
    c210:	dcc00315 	stw	r19,12(sp)
    c214:	2021883a 	mov	r16,r4
    c218:	dc800817 	ldw	r18,32(sp)
    c21c:	dc400917 	ldw	r17,36(sp)
    LMS7002M_set_mac_ch(self, channel);
    c220:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    const bool bypassPhase = (phase == 0.0);
    c224:	000d883a 	mov	r6,zero
    c228:	000f883a 	mov	r7,zero
    c22c:	b009883a 	mov	r4,r22
    c230:	a80b883a 	mov	r5,r21
    c234:	00274240 	call	27424 <__eqdf2>
    c238:	10000226 	beq	r2,zero,c244 <LMS7002M_rxtsp_set_iq_correction+0x5c>
    c23c:	0029883a 	mov	r20,zero
    c240:	00000106 	br	c248 <LMS7002M_rxtsp_set_iq_correction+0x60>
    c244:	05000044 	movi	r20,1
    const bool bypassGain = (gain == 1.0) || (gain == 0.0);
    c248:	000d883a 	mov	r6,zero
    c24c:	01cffc34 	movhi	r7,16368
    c250:	9009883a 	mov	r4,r18
    c254:	880b883a 	mov	r5,r17
    c258:	00274240 	call	27424 <__eqdf2>
    c25c:	04c00044 	movi	r19,1
    c260:	10000726 	beq	r2,zero,c280 <LMS7002M_rxtsp_set_iq_correction+0x98>
    c264:	000d883a 	mov	r6,zero
    c268:	000f883a 	mov	r7,zero
    c26c:	9009883a 	mov	r4,r18
    c270:	880b883a 	mov	r5,r17
    c274:	00274240 	call	27424 <__eqdf2>
    c278:	10000126 	beq	r2,zero,c280 <LMS7002M_rxtsp_set_iq_correction+0x98>
    c27c:	0027883a 	mov	r19,zero
    self->regs->reg_0x040c_ph_byp = bypassPhase?1:0;
    c280:	80846917 	ldw	r2,4516(r16)
    c284:	a5003fcc 	andi	r20,r20,255
    self->regs->reg_0x040c_gc_byp = bypassGain?1:0;
    LMS7002M_regs_spi_write(self, 0x040c);
    c288:	01410304 	movi	r5,1036
{
    LMS7002M_set_mac_ch(self, channel);

    const bool bypassPhase = (phase == 0.0);
    const bool bypassGain = (gain == 1.0) || (gain == 0.0);
    self->regs->reg_0x040c_ph_byp = bypassPhase?1:0;
    c28c:	15021615 	stw	r20,2136(r2)
    self->regs->reg_0x040c_gc_byp = bypassGain?1:0;
    c290:	14c21515 	stw	r19,2132(r2)
    LMS7002M_regs_spi_write(self, 0x040c);
    c294:	8009883a 	mov	r4,r16
    c298:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0403_iqcorr = (int)(2047*(phase/(M_PI/2)));
    c29c:	01951134 	movhi	r6,21572
    c2a0:	01cffe74 	movhi	r7,16377
    c2a4:	318b4604 	addi	r6,r6,11544
    c2a8:	39c87ec4 	addi	r7,r7,8699
    c2ac:	b009883a 	mov	r4,r22
    c2b0:	a80b883a 	mov	r5,r21
    c2b4:	0026a540 	call	26a54 <__divdf3>
    c2b8:	01d02834 	movhi	r7,16544
    c2bc:	000d883a 	mov	r6,zero
    c2c0:	39ff0004 	addi	r7,r7,-1024
    c2c4:	1009883a 	mov	r4,r2
    c2c8:	180b883a 	mov	r5,r3
    c2cc:	002767c0 	call	2767c <__muldf3>
    c2d0:	84c46917 	ldw	r19,4516(r16)
    c2d4:	1009883a 	mov	r4,r2
    c2d8:	180b883a 	mov	r5,r3
    c2dc:	00287e40 	call	287e4 <__fixdfsi>
    self->regs->reg_0x0402_gcorri = 2047;
    c2e0:	0501ffc4 	movi	r20,2047
    const bool bypassGain = (gain == 1.0) || (gain == 0.0);
    self->regs->reg_0x040c_ph_byp = bypassPhase?1:0;
    self->regs->reg_0x040c_gc_byp = bypassGain?1:0;
    LMS7002M_regs_spi_write(self, 0x040c);

    self->regs->reg_0x0403_iqcorr = (int)(2047*(phase/(M_PI/2)));
    c2e4:	9881ff15 	stw	r2,2044(r19)
    self->regs->reg_0x0402_gcorri = 2047;
    c2e8:	9d01fd15 	stw	r20,2036(r19)
    self->regs->reg_0x0401_gcorrq = 2047;
    if (gain > 1.0) self->regs->reg_0x0401_gcorrq = (int)((1.0/gain)*2047);
    c2ec:	000d883a 	mov	r6,zero
    c2f0:	01cffc34 	movhi	r7,16368
    c2f4:	9009883a 	mov	r4,r18
    c2f8:	880b883a 	mov	r5,r17
    c2fc:	00274ac0 	call	274ac <__gedf2>
    c300:	00800216 	blt	zero,r2,c30c <LMS7002M_rxtsp_set_iq_correction+0x124>
    self->regs->reg_0x040c_gc_byp = bypassGain?1:0;
    LMS7002M_regs_spi_write(self, 0x040c);

    self->regs->reg_0x0403_iqcorr = (int)(2047*(phase/(M_PI/2)));
    self->regs->reg_0x0402_gcorri = 2047;
    self->regs->reg_0x0401_gcorrq = 2047;
    c304:	9d01fc15 	stw	r20,2032(r19)
    c308:	00000f06 	br	c348 <LMS7002M_rxtsp_set_iq_correction+0x160>
    if (gain > 1.0) self->regs->reg_0x0401_gcorrq = (int)((1.0/gain)*2047);
    c30c:	900d883a 	mov	r6,r18
    c310:	880f883a 	mov	r7,r17
    c314:	0009883a 	mov	r4,zero
    c318:	014ffc34 	movhi	r5,16368
    c31c:	0026a540 	call	26a54 <__divdf3>
    c320:	01d02834 	movhi	r7,16544
    c324:	000d883a 	mov	r6,zero
    c328:	39ff0004 	addi	r7,r7,-1024
    c32c:	1009883a 	mov	r4,r2
    c330:	180b883a 	mov	r5,r3
    c334:	002767c0 	call	2767c <__muldf3>
    c338:	1009883a 	mov	r4,r2
    c33c:	180b883a 	mov	r5,r3
    c340:	00287e40 	call	287e4 <__fixdfsi>
    c344:	9881fc15 	stw	r2,2032(r19)
    if (gain < 1.0) self->regs->reg_0x0402_gcorri = (int)((gain/1.0)*2047);
    c348:	000d883a 	mov	r6,zero
    c34c:	01cffc34 	movhi	r7,16368
    c350:	9009883a 	mov	r4,r18
    c354:	880b883a 	mov	r5,r17
    c358:	00275880 	call	27588 <__ledf2>
    c35c:	10000a0e 	bge	r2,zero,c388 <LMS7002M_rxtsp_set_iq_correction+0x1a0>
    c360:	01d02834 	movhi	r7,16544
    c364:	000d883a 	mov	r6,zero
    c368:	39ff0004 	addi	r7,r7,-1024
    c36c:	9009883a 	mov	r4,r18
    c370:	880b883a 	mov	r5,r17
    c374:	002767c0 	call	2767c <__muldf3>
    c378:	1009883a 	mov	r4,r2
    c37c:	180b883a 	mov	r5,r3
    c380:	00287e40 	call	287e4 <__fixdfsi>
    c384:	9881fd15 	stw	r2,2036(r19)

    LMS7002M_regs_spi_write(self, 0x0403);
    c388:	8009883a 	mov	r4,r16
    c38c:	014100c4 	movi	r5,1027
    c390:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0402);
    c394:	8009883a 	mov	r4,r16
    c398:	01410084 	movi	r5,1026
    c39c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0401);
    c3a0:	01410044 	movi	r5,1025
    c3a4:	8009883a 	mov	r4,r16
}
    c3a8:	dfc00717 	ldw	ra,28(sp)
    c3ac:	dd800617 	ldw	r22,24(sp)
    c3b0:	dd400517 	ldw	r21,20(sp)
    c3b4:	dd000417 	ldw	r20,16(sp)
    c3b8:	dcc00317 	ldw	r19,12(sp)
    c3bc:	dc800217 	ldw	r18,8(sp)
    c3c0:	dc400117 	ldw	r17,4(sp)
    c3c4:	dc000017 	ldw	r16,0(sp)
    c3c8:	dec00804 	addi	sp,sp,32
    if (gain > 1.0) self->regs->reg_0x0401_gcorrq = (int)((1.0/gain)*2047);
    if (gain < 1.0) self->regs->reg_0x0402_gcorri = (int)((gain/1.0)*2047);

    LMS7002M_regs_spi_write(self, 0x0403);
    LMS7002M_regs_spi_write(self, 0x0402);
    LMS7002M_regs_spi_write(self, 0x0401);
    c3cc:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000c3d0 <LMS7002M_sxx_enable>:
#include "LMS7002M_impl.h"
#include "LMS7002M_vco.h"
#include <LMS7002M/LMS7002M_logger.h>

void LMS7002M_sxx_enable(LMS7002M_t *self, const LMS7002M_dir_t direction, const bool enable)
{
    c3d0:	defffd04 	addi	sp,sp,-12
    c3d4:	dfc00215 	stw	ra,8(sp)
    c3d8:	dc400115 	stw	r17,4(sp)
    c3dc:	dc000015 	stw	r16,0(sp)
    c3e0:	3023883a 	mov	r17,r6
    c3e4:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_dir(self, direction);
    c3e8:	0009d540 	call	9d54 <LMS7002M_set_mac_dir>
    self->regs->reg_0x0124_en_dir_sxx = 1;
    c3ec:	80846917 	ldw	r2,4516(r16)
    c3f0:	00c00044 	movi	r3,1
    LMS7002M_regs_spi_write(self, 0x0124);
    c3f4:	8009883a 	mov	r4,r16
#include <LMS7002M/LMS7002M_logger.h>

void LMS7002M_sxx_enable(LMS7002M_t *self, const LMS7002M_dir_t direction, const bool enable)
{
    LMS7002M_set_mac_dir(self, direction);
    self->regs->reg_0x0124_en_dir_sxx = 1;
    c3f8:	10c1c215 	stw	r3,1800(r2)
    LMS7002M_regs_spi_write(self, 0x0124);
    c3fc:	01404904 	movi	r5,292
    c400:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    self->regs->reg_0x011c_en_g = enable?1:0;
    c404:	80846917 	ldw	r2,4516(r16)
    c408:	8c403fcc 	andi	r17,r17,255
    LMS7002M_regs_spi_write(self, 0x011c);
    c40c:	01404704 	movi	r5,284
    c410:	8009883a 	mov	r4,r16
{
    LMS7002M_set_mac_dir(self, direction);
    self->regs->reg_0x0124_en_dir_sxx = 1;
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x011c_en_g = enable?1:0;
    c414:	1441a715 	stw	r17,1692(r2)
    LMS7002M_regs_spi_write(self, 0x011c);
}
    c418:	dfc00217 	ldw	ra,8(sp)
    c41c:	dc400117 	ldw	r17,4(sp)
    c420:	dc000017 	ldw	r16,0(sp)
    c424:	dec00304 	addi	sp,sp,12
    LMS7002M_set_mac_dir(self, direction);
    self->regs->reg_0x0124_en_dir_sxx = 1;
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x011c_en_g = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x011c);
    c428:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000c42c <LMS7002M_sxx_calc_tune_state>:

int LMS7002M_sxx_calc_tune_state(
    const double fref, const double fout,
    const double VCO_LO, const double VCO_HI,
    LMS7002M_sxx_tune_state *s)
{
    c42c:	deffef04 	addi	sp,sp,-68
    c430:	d8801117 	ldw	r2,68(sp)
    c434:	dcc00a15 	stw	r19,40(sp)
    c438:	dcc01517 	ldw	r19,84(sp)
    c43c:	d8800115 	stw	r2,4(sp)
    c440:	d8801217 	ldw	r2,72(sp)
    c444:	df000f15 	stw	fp,60(sp)
    c448:	ddc00e15 	stw	r23,56(sp)
    c44c:	d8800215 	stw	r2,8(sp)
    c450:	d8801317 	ldw	r2,76(sp)
    c454:	dd800d15 	stw	r22,52(sp)
    c458:	dd400c15 	stw	r21,48(sp)
    c45c:	d8800315 	stw	r2,12(sp)
    c460:	d8801417 	ldw	r2,80(sp)
    c464:	dd000b15 	stw	r20,44(sp)
    c468:	dfc01015 	stw	ra,64(sp)
    c46c:	dc800915 	stw	r18,36(sp)
    c470:	dc400815 	stw	r17,32(sp)
    c474:	dc000715 	stw	r16,28(sp)
    c478:	d8800415 	stw	r2,16(sp)
    s->fvco = 0;
    s->fdiv = 0;
    s->good = false;

    //calculation loop to find dividers that are possible
    for (s->DIV_LOCH_SX = 6; s->DIV_LOCH_SX >= 0; --(s->DIV_LOCH_SX))
    c47c:	00800184 	movi	r2,6

int LMS7002M_sxx_calc_tune_state(
    const double fref, const double fout,
    const double VCO_LO, const double VCO_HI,
    LMS7002M_sxx_tune_state *s)
{
    c480:	d9000015 	stw	r4,0(sp)
    c484:	2829883a 	mov	r20,r5
    c488:	302b883a 	mov	r21,r6
    c48c:	382d883a 	mov	r22,r7
    //The equations:
    // fref * N = fvco
    // fout = Fvco / divRatio_LOCH / 2
    s->DIV_LOCH_SX = -1;
    int divRatio_LOCH = 0;
    s->Ndiv = 0;
    c490:	98000115 	stw	zero,4(r19)
    c494:	98000215 	stw	zero,8(r19)
    s->fvco = 0;
    c498:	98000515 	stw	zero,20(r19)
    c49c:	98000615 	stw	zero,24(r19)
    s->fdiv = 0;
    c4a0:	98000715 	stw	zero,28(r19)
    s->good = false;
    c4a4:	98000905 	stb	zero,36(r19)

    //calculation loop to find dividers that are possible
    for (s->DIV_LOCH_SX = 6; s->DIV_LOCH_SX >= 0; --(s->DIV_LOCH_SX))
    c4a8:	98800015 	stw	r2,0(r19)
    {
        //try the next divider power
        divRatio_LOCH = 1 << s->DIV_LOCH_SX;
        s->fdiv = divRatio_LOCH*2;
    c4ac:	05c00044 	movi	r23,1
        s->Ndiv = fout*s->fdiv/fref;
        s->fvco = fout*s->fdiv;
        //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, fvco = %f MHz", s->fdiv, s->Ndiv, s->fvco/1e6);

        //check dividers and vco in range...
        if (s->fdiv > 128) return -1;
    c4b0:	07002004 	movi	fp,128
    s->fvco = 0;
    s->fdiv = 0;
    s->good = false;

    //calculation loop to find dividers that are possible
    for (s->DIV_LOCH_SX = 6; s->DIV_LOCH_SX >= 0; --(s->DIV_LOCH_SX))
    c4b4:	9c000017 	ldw	r16,0(r19)
    c4b8:	80003416 	blt	r16,zero,c58c <LMS7002M_sxx_calc_tune_state+0x160>
    {
        //try the next divider power
        divRatio_LOCH = 1 << s->DIV_LOCH_SX;
        s->fdiv = divRatio_LOCH*2;
    c4bc:	bc12983a 	sll	r9,r23,r16
    c4c0:	4a53883a 	add	r9,r9,r9
    c4c4:	9a400715 	stw	r9,28(r19)

        s->Ndiv = fout*s->fdiv/fref;
    c4c8:	4809883a 	mov	r4,r9
    c4cc:	da400515 	stw	r9,20(sp)
    c4d0:	00288640 	call	28864 <__floatsidf>
    c4d4:	a80d883a 	mov	r6,r21
    c4d8:	b00f883a 	mov	r7,r22
    c4dc:	1009883a 	mov	r4,r2
    c4e0:	180b883a 	mov	r5,r3
    c4e4:	002767c0 	call	2767c <__muldf3>
    c4e8:	d9800017 	ldw	r6,0(sp)
    c4ec:	a00f883a 	mov	r7,r20
    c4f0:	1009883a 	mov	r4,r2
    c4f4:	180b883a 	mov	r5,r3
    c4f8:	1025883a 	mov	r18,r2
    c4fc:	1823883a 	mov	r17,r3
    c500:	0026a540 	call	26a54 <__divdf3>
        s->fvco = fout*s->fdiv;
        //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, fvco = %f MHz", s->fdiv, s->Ndiv, s->fvco/1e6);

        //check dividers and vco in range...
        if (s->fdiv > 128) return -1;
    c504:	da400517 	ldw	r9,20(sp)
    {
        //try the next divider power
        divRatio_LOCH = 1 << s->DIV_LOCH_SX;
        s->fdiv = divRatio_LOCH*2;

        s->Ndiv = fout*s->fdiv/fref;
    c508:	98800115 	stw	r2,4(r19)
    c50c:	98c00215 	stw	r3,8(r19)
        s->fvco = fout*s->fdiv;
    c510:	9c800515 	stw	r18,20(r19)
    c514:	9c400615 	stw	r17,24(r19)
        //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, fvco = %f MHz", s->fdiv, s->Ndiv, s->fvco/1e6);

        //check dividers and vco in range...
        if (s->fdiv > 128) return -1;
    c518:	e2405516 	blt	fp,r9,c670 <LMS7002M_sxx_calc_tune_state+0x244>
        if (s->Ndiv < 4) return -1;
    c51c:	180b883a 	mov	r5,r3
    c520:	000d883a 	mov	r6,zero
    c524:	01d00434 	movhi	r7,16400
    c528:	1009883a 	mov	r4,r2
    c52c:	d8c00615 	stw	r3,24(sp)
    c530:	d8800515 	stw	r2,20(sp)
    c534:	00275880 	call	27588 <__ledf2>
    c538:	d8c00617 	ldw	r3,24(sp)
    c53c:	da800517 	ldw	r10,20(sp)
    c540:	10004b16 	blt	r2,zero,c670 <LMS7002M_sxx_calc_tune_state+0x244>
        if (s->Ndiv > 512) continue;
    c544:	000d883a 	mov	r6,zero
    c548:	01d02034 	movhi	r7,16512
    c54c:	5009883a 	mov	r4,r10
    c550:	180b883a 	mov	r5,r3
    c554:	00274ac0 	call	274ac <__gedf2>
    c558:	00802716 	blt	zero,r2,c5f8 <LMS7002M_sxx_calc_tune_state+0x1cc>

        //check vco boundaries
        if (s->fvco < VCO_LO) continue;
    c55c:	d9800117 	ldw	r6,4(sp)
    c560:	d9c00217 	ldw	r7,8(sp)
    c564:	9009883a 	mov	r4,r18
    c568:	880b883a 	mov	r5,r17
    c56c:	00275880 	call	27588 <__ledf2>
    c570:	10002116 	blt	r2,zero,c5f8 <LMS7002M_sxx_calc_tune_state+0x1cc>
        if (s->fvco > VCO_HI) continue;
    c574:	d9800317 	ldw	r6,12(sp)
    c578:	d9c00417 	ldw	r7,16(sp)
    c57c:	9009883a 	mov	r4,r18
    c580:	880b883a 	mov	r5,r17
    c584:	00274ac0 	call	274ac <__gedf2>
    c588:	00801b16 	blt	zero,r2,c5f8 <LMS7002M_sxx_calc_tune_state+0x1cc>
        break; //its good
    }
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, fvco = %f MHz", s->fdiv, s->Ndiv, s->fvco/1e6);

    //deal with VCO divider
    s->EN_DIV2 = (s->fvco > 5.5e9)?1:0;
    c58c:	9c400517 	ldw	r17,20(r19)
    c590:	9c000617 	ldw	r16,24(r19)
    c594:	01d07d34 	movhi	r7,16884
    c598:	019c0034 	movhi	r6,28672
    c59c:	39df4d44 	addi	r7,r7,32053
    c5a0:	8809883a 	mov	r4,r17
    c5a4:	800b883a 	mov	r5,r16
    c5a8:	04800044 	movi	r18,1
    c5ac:	00274ac0 	call	274ac <__gedf2>
    c5b0:	00800116 	blt	zero,r2,c5b8 <LMS7002M_sxx_calc_tune_state+0x18c>
    c5b4:	0025883a 	mov	r18,zero

    //compensate for the lack of doubling when disabled
    if (s->EN_DIV2 != 0) s->Ndiv /= 2;
    c5b8:	01d07d34 	movhi	r7,16884
        break; //its good
    }
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, fvco = %f MHz", s->fdiv, s->Ndiv, s->fvco/1e6);

    //deal with VCO divider
    s->EN_DIV2 = (s->fvco > 5.5e9)?1:0;
    c5bc:	9c800815 	stw	r18,32(r19)

    //compensate for the lack of doubling when disabled
    if (s->EN_DIV2 != 0) s->Ndiv /= 2;
    c5c0:	019c0034 	movhi	r6,28672
    c5c4:	39df4d44 	addi	r7,r7,32053
    c5c8:	8809883a 	mov	r4,r17
    c5cc:	800b883a 	mov	r5,r16
    c5d0:	00274ac0 	call	274ac <__gedf2>
    c5d4:	00800b0e 	bge	zero,r2,c604 <LMS7002M_sxx_calc_tune_state+0x1d8>
    c5d8:	99000117 	ldw	r4,4(r19)
    c5dc:	99400217 	ldw	r5,8(r19)
    c5e0:	000d883a 	mov	r6,zero
    c5e4:	01cff834 	movhi	r7,16352
    c5e8:	002767c0 	call	2767c <__muldf3>
    c5ec:	98800115 	stw	r2,4(r19)
    c5f0:	98c00215 	stw	r3,8(r19)
    c5f4:	00000306 	br	c604 <LMS7002M_sxx_calc_tune_state+0x1d8>
    s->fvco = 0;
    s->fdiv = 0;
    s->good = false;

    //calculation loop to find dividers that are possible
    for (s->DIV_LOCH_SX = 6; s->DIV_LOCH_SX >= 0; --(s->DIV_LOCH_SX))
    c5f8:	843fffc4 	addi	r16,r16,-1
    c5fc:	9c000015 	stw	r16,0(r19)
    c600:	003fac06 	br	c4b4 <__alt_data_end+0xfffcdcb4>

    //compensate for the lack of doubling when disabled
    if (s->EN_DIV2 != 0) s->Ndiv /= 2;

    //split N into fractional and integer parts
    s->Nint = (int)s->Ndiv - 4;
    c604:	9c400117 	ldw	r17,4(r19)
    c608:	9c000217 	ldw	r16,8(r19)
    c60c:	8809883a 	mov	r4,r17
    c610:	800b883a 	mov	r5,r16
    c614:	00287e40 	call	287e4 <__fixdfsi>
    c618:	10ffff04 	addi	r3,r2,-4
    s->Nfrac = (int)((s->Ndiv-((int)(s->Ndiv)))*(1 << 20));
    c61c:	1009883a 	mov	r4,r2

    //compensate for the lack of doubling when disabled
    if (s->EN_DIV2 != 0) s->Ndiv /= 2;

    //split N into fractional and integer parts
    s->Nint = (int)s->Ndiv - 4;
    c620:	98c00315 	stw	r3,12(r19)
    s->Nfrac = (int)((s->Ndiv-((int)(s->Ndiv)))*(1 << 20));
    c624:	00288640 	call	28864 <__floatsidf>
    c628:	100d883a 	mov	r6,r2
    c62c:	180f883a 	mov	r7,r3
    c630:	8809883a 	mov	r4,r17
    c634:	800b883a 	mov	r5,r16
    c638:	0027ee80 	call	27ee8 <__subdf3>
    c63c:	000d883a 	mov	r6,zero
    c640:	01d04c34 	movhi	r7,16688
    c644:	1009883a 	mov	r4,r2
    c648:	180b883a 	mov	r5,r3
    c64c:	002767c0 	call	2767c <__muldf3>
    c650:	1009883a 	mov	r4,r2
    c654:	180b883a 	mov	r5,r3
    c658:	00287e40 	call	287e4 <__fixdfsi>
    c65c:	98800415 	stw	r2,16(r19)

    s->good = true;
    c660:	00800044 	movi	r2,1
    c664:	98800905 	stb	r2,36(r19)
    return 0;
    c668:	0005883a 	mov	r2,zero
    c66c:	00000106 	br	c674 <LMS7002M_sxx_calc_tune_state+0x248>
        s->Ndiv = fout*s->fdiv/fref;
        s->fvco = fout*s->fdiv;
        //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, fvco = %f MHz", s->fdiv, s->Ndiv, s->fvco/1e6);

        //check dividers and vco in range...
        if (s->fdiv > 128) return -1;
    c670:	00bfffc4 	movi	r2,-1
    s->Nint = (int)s->Ndiv - 4;
    s->Nfrac = (int)((s->Ndiv-((int)(s->Ndiv)))*(1 << 20));

    s->good = true;
    return 0;
}
    c674:	dfc01017 	ldw	ra,64(sp)
    c678:	df000f17 	ldw	fp,60(sp)
    c67c:	ddc00e17 	ldw	r23,56(sp)
    c680:	dd800d17 	ldw	r22,52(sp)
    c684:	dd400c17 	ldw	r21,48(sp)
    c688:	dd000b17 	ldw	r20,44(sp)
    c68c:	dcc00a17 	ldw	r19,40(sp)
    c690:	dc800917 	ldw	r18,36(sp)
    c694:	dc400817 	ldw	r17,32(sp)
    c698:	dc000717 	ldw	r16,28(sp)
    c69c:	dec01104 	addi	sp,sp,68
    c6a0:	f800283a 	ret

0000c6a4 <LMS7002M_sxx_apply_tune_state>:

void LMS7002M_sxx_apply_tune_state(LMS7002M_t *self, const LMS7002M_sxx_tune_state *s)
{
    c6a4:	defffd04 	addi	sp,sp,-12
    c6a8:	dc400115 	stw	r17,4(sp)
    //configure and enable synthesizer
    self->regs->reg_0x011c_en_intonly_sdm = 0; //support frac-N
    c6ac:	20846917 	ldw	r2,4516(r4)
    s->good = true;
    return 0;
}

void LMS7002M_sxx_apply_tune_state(LMS7002M_t *self, const LMS7002M_sxx_tune_state *s)
{
    c6b0:	2823883a 	mov	r17,r5
    self->regs->reg_0x011c_pd_vco = 0; //enable
    self->regs->reg_0x011c_pd_vco_comp = 0; //enable
    self->regs->reg_0x011c_en_g = 1;
    self->regs->reg_0x011c_en_coarsepll = 0;
    self->regs->reg_0x0121_coarse_start = 0;
    self->regs->reg_0x011c_en_div2_divprog = s->EN_DIV2;
    c6b4:	29400817 	ldw	r5,32(r5)
    s->good = true;
    return 0;
}

void LMS7002M_sxx_apply_tune_state(LMS7002M_t *self, const LMS7002M_sxx_tune_state *s)
{
    c6b8:	dfc00215 	stw	ra,8(sp)
    c6bc:	dc000015 	stw	r16,0(sp)
    //configure and enable synthesizer
    self->regs->reg_0x011c_en_intonly_sdm = 0; //support frac-N
    self->regs->reg_0x011c_en_sdm_clk = 1; //enable
    c6c0:	00c00044 	movi	r3,1
    c6c4:	10c19f15 	stw	r3,1660(r2)
    self->regs->reg_0x011c_pd_fbdiv = 0; //enable
    self->regs->reg_0x011c_pd_fdiv = 0; //enable
    self->regs->reg_0x011c_pd_sdm = 0; //enable
    self->regs->reg_0x011c_pd_vco = 0; //enable
    self->regs->reg_0x011c_pd_vco_comp = 0; //enable
    self->regs->reg_0x011c_en_g = 1;
    c6c8:	10c1a715 	stw	r3,1692(r2)
    self->regs->reg_0x011c_en_coarsepll = 0;
    self->regs->reg_0x0121_coarse_start = 0;
    self->regs->reg_0x011c_en_div2_divprog = s->EN_DIV2;
    c6cc:	11419d15 	stw	r5,1652(r2)
    self->regs->reg_0x011c_spdup_vco = 1; //fast settling
    c6d0:	10c19915 	stw	r3,1636(r2)
}

void LMS7002M_sxx_apply_tune_state(LMS7002M_t *self, const LMS7002M_sxx_tune_state *s)
{
    //configure and enable synthesizer
    self->regs->reg_0x011c_en_intonly_sdm = 0; //support frac-N
    c6d4:	10019e15 	stw	zero,1656(r2)
    self->regs->reg_0x011c_en_sdm_clk = 1; //enable
    self->regs->reg_0x011c_pd_cp = 0; //enable
    c6d8:	1001a215 	stw	zero,1672(r2)
    self->regs->reg_0x011c_pd_fbdiv = 0; //enable
    c6dc:	1001a015 	stw	zero,1664(r2)
    self->regs->reg_0x011c_pd_fdiv = 0; //enable
    c6e0:	1001a315 	stw	zero,1676(r2)
    self->regs->reg_0x011c_pd_sdm = 0; //enable
    c6e4:	1001a415 	stw	zero,1680(r2)
    self->regs->reg_0x011c_pd_vco = 0; //enable
    c6e8:	1001a615 	stw	zero,1688(r2)
    self->regs->reg_0x011c_pd_vco_comp = 0; //enable
    c6ec:	1001a515 	stw	zero,1684(r2)
    self->regs->reg_0x011c_en_g = 1;
    self->regs->reg_0x011c_en_coarsepll = 0;
    c6f0:	10019b15 	stw	zero,1644(r2)
    self->regs->reg_0x0121_coarse_start = 0;
    c6f4:	1001b715 	stw	zero,1756(r2)
    self->regs->reg_0x011c_en_div2_divprog = s->EN_DIV2;
    self->regs->reg_0x011c_spdup_vco = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x011c);
    c6f8:	01404704 	movi	r5,284
    s->good = true;
    return 0;
}

void LMS7002M_sxx_apply_tune_state(LMS7002M_t *self, const LMS7002M_sxx_tune_state *s)
{
    c6fc:	2021883a 	mov	r16,r4
    self->regs->reg_0x011c_en_g = 1;
    self->regs->reg_0x011c_en_coarsepll = 0;
    self->regs->reg_0x0121_coarse_start = 0;
    self->regs->reg_0x011c_en_div2_divprog = s->EN_DIV2;
    self->regs->reg_0x011c_spdup_vco = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x011c);
    c700:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //program the N divider
    self->regs->reg_0x011d_frac_sdm = (s->Nfrac) & 0xffff; //lower 16 bits
    c704:	88800417 	ldw	r2,16(r17)
    c708:	80c46917 	ldw	r3,4516(r16)
    self->regs->reg_0x011e_frac_sdm = (s->Nfrac) >> 16; //upper 4 bits
    self->regs->reg_0x011e_int_sdm = s->Nint;
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, DIV_LOCH_SX = %d, fvco = %f MHz", s->fdiv, s->Ndiv, s->Nint, s->Nfrac, s->DIV_LOCH_SX, s->fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x011d);
    c70c:	01404744 	movi	r5,285
    self->regs->reg_0x011c_en_div2_divprog = s->EN_DIV2;
    self->regs->reg_0x011c_spdup_vco = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x011c);

    //program the N divider
    self->regs->reg_0x011d_frac_sdm = (s->Nfrac) & 0xffff; //lower 16 bits
    c710:	113fffcc 	andi	r4,r2,65535
    self->regs->reg_0x011e_frac_sdm = (s->Nfrac) >> 16; //upper 4 bits
    c714:	1005d43a 	srai	r2,r2,16
    self->regs->reg_0x011c_en_div2_divprog = s->EN_DIV2;
    self->regs->reg_0x011c_spdup_vco = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x011c);

    //program the N divider
    self->regs->reg_0x011d_frac_sdm = (s->Nfrac) & 0xffff; //lower 16 bits
    c718:	1901a815 	stw	r4,1696(r3)
    self->regs->reg_0x011e_frac_sdm = (s->Nfrac) >> 16; //upper 4 bits
    self->regs->reg_0x011e_int_sdm = s->Nint;
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, DIV_LOCH_SX = %d, fvco = %f MHz", s->fdiv, s->Ndiv, s->Nint, s->Nfrac, s->DIV_LOCH_SX, s->fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x011d);
    c71c:	8009883a 	mov	r4,r16
    self->regs->reg_0x011c_spdup_vco = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x011c);

    //program the N divider
    self->regs->reg_0x011d_frac_sdm = (s->Nfrac) & 0xffff; //lower 16 bits
    self->regs->reg_0x011e_frac_sdm = (s->Nfrac) >> 16; //upper 4 bits
    c720:	1881aa15 	stw	r2,1704(r3)
    self->regs->reg_0x011e_int_sdm = s->Nint;
    c724:	88800317 	ldw	r2,12(r17)
    c728:	1881a915 	stw	r2,1700(r3)
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, DIV_LOCH_SX = %d, fvco = %f MHz", s->fdiv, s->Ndiv, s->Nint, s->Nfrac, s->DIV_LOCH_SX, s->fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x011d);
    c72c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x011e);
    c730:	8009883a 	mov	r4,r16
    c734:	01404784 	movi	r5,286
    c738:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //program the feedback divider
    self->regs->reg_0x011f_sel_sdmclk = REG_0X011F_SEL_SDMCLK_CLK_DIV;
    c73c:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x011f_div_loch = s->DIV_LOCH_SX;
    c740:	88c00017 	ldw	r3,0(r17)
    LMS7002M_regs_spi_write(self, 0x011f);
    c744:	014047c4 	movi	r5,287
    c748:	8009883a 	mov	r4,r16
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, DIV_LOCH_SX = %d, fvco = %f MHz", s->fdiv, s->Ndiv, s->Nint, s->Nfrac, s->DIV_LOCH_SX, s->fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x011d);
    LMS7002M_regs_spi_write(self, 0x011e);

    //program the feedback divider
    self->regs->reg_0x011f_sel_sdmclk = REG_0X011F_SEL_SDMCLK_CLK_DIV;
    c74c:	1001af15 	stw	zero,1724(r2)
    self->regs->reg_0x011f_div_loch = s->DIV_LOCH_SX;
    c750:	10c1ad15 	stw	r3,1716(r2)
    LMS7002M_regs_spi_write(self, 0x011f);
}
    c754:	dfc00217 	ldw	ra,8(sp)
    c758:	dc400117 	ldw	r17,4(sp)
    c75c:	dc000017 	ldw	r16,0(sp)
    c760:	dec00304 	addi	sp,sp,12
    LMS7002M_regs_spi_write(self, 0x011e);

    //program the feedback divider
    self->regs->reg_0x011f_sel_sdmclk = REG_0X011F_SEL_SDMCLK_CLK_DIV;
    self->regs->reg_0x011f_div_loch = s->DIV_LOCH_SX;
    LMS7002M_regs_spi_write(self, 0x011f);
    c764:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000c768 <LMS7002M_set_lo_freq>:
}

int LMS7002M_set_lo_freq(LMS7002M_t *self, const LMS7002M_dir_t direction, const double fref, const double fout, double *factual)
{
    c768:	deffd004 	addi	sp,sp,-192
    c76c:	dfc02f15 	stw	ra,188(sp)
    c770:	df002e15 	stw	fp,184(sp)
    c774:	ddc02d15 	stw	r23,180(sp)
    c778:	dd802c15 	stw	r22,176(sp)
    c77c:	dd402b15 	stw	r21,172(sp)
    c780:	dd002a15 	stw	r20,168(sp)
    c784:	dd403017 	ldw	r21,192(sp)
    c788:	dd003117 	ldw	r20,196(sp)
    c78c:	dcc02915 	stw	r19,164(sp)
    c790:	dc802815 	stw	r18,160(sp)
    c794:	dc402715 	stw	r17,156(sp)
    c798:	3025883a 	mov	r18,r6
    c79c:	3823883a 	mov	r17,r7
    c7a0:	dc002615 	stw	r16,152(sp)
    c7a4:	282f883a 	mov	r23,r5
    c7a8:	2021883a 	mov	r16,r4
    //LMS7_logf(LMS7_INFO, "SXX tune %f MHz (fref=%f MHz) begin", fout/1e6, fref/1e6);

    LMS7002M_set_mac_dir(self, direction);
    c7ac:	0009d540 	call	9d54 <LMS7002M_set_mac_dir>

    //reset
    self->regs->reg_0x011c_reset_n = 0;
    c7b0:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x011c);
    c7b4:	01404704 	movi	r5,284
    c7b8:	8009883a 	mov	r4,r16
    //LMS7_logf(LMS7_INFO, "SXX tune %f MHz (fref=%f MHz) begin", fout/1e6, fref/1e6);

    LMS7002M_set_mac_dir(self, direction);

    //reset
    self->regs->reg_0x011c_reset_n = 0;
    c7bc:	10019815 	stw	zero,1632(r2)
    LMS7002M_regs_spi_write(self, 0x011c);
    c7c0:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    self->regs->reg_0x011c_reset_n = 1;
    c7c4:	80846917 	ldw	r2,4516(r16)
    c7c8:	00c00044 	movi	r3,1
    LMS7002M_regs_spi_write(self, 0x011c);
    c7cc:	01404704 	movi	r5,284
    LMS7002M_set_mac_dir(self, direction);

    //reset
    self->regs->reg_0x011c_reset_n = 0;
    LMS7002M_regs_spi_write(self, 0x011c);
    self->regs->reg_0x011c_reset_n = 1;
    c7d0:	10c19815 	stw	r3,1632(r2)
    LMS7002M_regs_spi_write(self, 0x011c);
    c7d4:	8009883a 	mov	r4,r16
    c7d8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //state for each VCO
    LMS7002M_sxx_tune_state states[3];
    LMS7002M_sxx_calc_tune_state(fref, fout, LMS7002M_SXX_VCOL_LO, LMS7002M_SXX_VCOL_HI, states+0);
    c7dc:	d8800504 	addi	r2,sp,20
    c7e0:	d8800415 	stw	r2,16(sp)
    c7e4:	00960034 	movhi	r2,22528
    c7e8:	d8800215 	stw	r2,8(sp)
    c7ec:	00907cf4 	movhi	r2,16883
    c7f0:	109d0584 	addi	r2,r2,29718
    c7f4:	d8800315 	stw	r2,12(sp)
    c7f8:	00b00034 	movhi	r2,49152
    c7fc:	d8800015 	stw	r2,0(sp)
    c800:	00907b34 	movhi	r2,16876
    c804:	1093fb04 	addi	r2,r2,20460
    c808:	a80d883a 	mov	r6,r21
    c80c:	a00f883a 	mov	r7,r20
    c810:	9009883a 	mov	r4,r18
    c814:	880b883a 	mov	r5,r17
    c818:	d8800115 	stw	r2,4(sp)
    c81c:	000c42c0 	call	c42c <LMS7002M_sxx_calc_tune_state>
    LMS7002M_sxx_calc_tune_state(fref, fout, LMS7002M_SXX_VCOM_LO, LMS7002M_SXX_VCOM_HI, states+1);
    c820:	d8800f04 	addi	r2,sp,60
    c824:	d8800415 	stw	r2,16(sp)
    c828:	00907e74 	movhi	r2,16889
    c82c:	108a4744 	addi	r2,r2,10525
    c830:	d8800315 	stw	r2,12(sp)
    c834:	00a90034 	movhi	r2,41984
    c838:	d8800015 	stw	r2,0(sp)
    c83c:	00907cb4 	movhi	r2,16882
    c840:	04f20034 	movhi	r19,51200
    c844:	109ecb44 	addi	r2,r2,31533
    c848:	dcc00215 	stw	r19,8(sp)
    c84c:	a80d883a 	mov	r6,r21
    c850:	a00f883a 	mov	r7,r20
    c854:	9009883a 	mov	r4,r18
    c858:	880b883a 	mov	r5,r17
    c85c:	d8800115 	stw	r2,4(sp)
    c860:	000c42c0 	call	c42c <LMS7002M_sxx_calc_tune_state>
    LMS7002M_sxx_calc_tune_state(fref, fout, LMS7002M_SXX_VCOH_LO, LMS7002M_SXX_VCOH_HI, states+2);
    c864:	d8801904 	addi	r2,sp,100
    c868:	d8800415 	stw	r2,16(sp)
    c86c:	00907f74 	movhi	r2,16893
    c870:	10af2904 	addi	r2,r2,-17244
    c874:	d8800315 	stw	r2,12(sp)
    c878:	00907df4 	movhi	r2,16887
    c87c:	109f7784 	addi	r2,r2,32222
    c880:	dcc00215 	stw	r19,8(sp)
    c884:	dcc00015 	stw	r19,0(sp)
    c888:	d8800115 	stw	r2,4(sp)
    c88c:	a80d883a 	mov	r6,r21
    c890:	a00f883a 	mov	r7,r20
    c894:	9009883a 	mov	r4,r18
    c898:	880b883a 	mov	r5,r17
    c89c:	000c42c0 	call	c42c <LMS7002M_sxx_calc_tune_state>

    //try several VCO settings to establish the best one
    int SEL_VCO_best = -1;
    int CSW_VCO_best = -1;
    c8a0:	04ffffc4 	movi	r19,-1
    c8a4:	da400e04 	addi	r9,sp,56

    for (int SEL_VCO_i = 0; SEL_VCO_i < 3; SEL_VCO_i++)
    c8a8:	0039883a 	mov	fp,zero
    LMS7002M_sxx_calc_tune_state(fref, fout, LMS7002M_SXX_VCOL_LO, LMS7002M_SXX_VCOL_HI, states+0);
    LMS7002M_sxx_calc_tune_state(fref, fout, LMS7002M_SXX_VCOM_LO, LMS7002M_SXX_VCOM_HI, states+1);
    LMS7002M_sxx_calc_tune_state(fref, fout, LMS7002M_SXX_VCOH_LO, LMS7002M_SXX_VCOH_HI, states+2);

    //try several VCO settings to establish the best one
    int SEL_VCO_best = -1;
    c8ac:	982d883a 	mov	r22,r19
        if (LMS7002M_tune_vco(self,
            &self->regs->reg_0x0121_csw_vco, 0x0121,
            &self->regs->reg_0x0123_vco_cmpho,
            &self->regs->reg_0x0123_vco_cmplo, 0x0123) != 0) continue;
        
        if (CSW_VCO_best == -1 || abs(self->regs->reg_0x0121_csw_vco-128) < abs(CSW_VCO_best-128))
    c8b0:	9817883a 	mov	r11,r19

    //try several VCO settings to establish the best one
    int SEL_VCO_best = -1;
    int CSW_VCO_best = -1;

    for (int SEL_VCO_i = 0; SEL_VCO_i < 3; SEL_VCO_i++)
    c8b4:	028000c4 	movi	r10,3
    {
        LMS7002M_sxx_tune_state *s = states+SEL_VCO_i;

        //filter out states without reasonable tune values
        if (!s->good) continue;
    c8b8:	48800003 	ldbu	r2,0(r9)
    c8bc:	497ff704 	addi	r5,r9,-36
    c8c0:	10002426 	beq	r2,zero,c954 <LMS7002M_set_lo_freq+0x1ec>

        //apply the configuration
        LMS7002M_sxx_apply_tune_state(self, s);
    c8c4:	8009883a 	mov	r4,r16
    c8c8:	da402315 	stw	r9,140(sp)
    c8cc:	da802515 	stw	r10,148(sp)
    c8d0:	dac02415 	stw	r11,144(sp)
    c8d4:	000c6a40 	call	c6a4 <LMS7002M_sxx_apply_tune_state>

        //select vco based on freq
        //LMS7_logf(LMS7_DEBUG, "Testing for SEL_VCO = %d", SEL_VCO_i);
        self->regs->reg_0x0121_sel_vco = SEL_VCO_i;
    c8d8:	80846917 	ldw	r2,4516(r16)
        LMS7002M_regs_spi_write(self, 0x0121);
    c8dc:	01404844 	movi	r5,289
    c8e0:	8009883a 	mov	r4,r16
        //apply the configuration
        LMS7002M_sxx_apply_tune_state(self, s);

        //select vco based on freq
        //LMS7_logf(LMS7_DEBUG, "Testing for SEL_VCO = %d", SEL_VCO_i);
        self->regs->reg_0x0121_sel_vco = SEL_VCO_i;
    c8e4:	1701b615 	stw	fp,1752(r2)
        LMS7002M_regs_spi_write(self, 0x0121);
    c8e8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

        //select the correct CSW for this VCO frequency
        if (LMS7002M_tune_vco(self,
            &self->regs->reg_0x0121_csw_vco, 0x0121,
    c8ec:	81446917 	ldw	r5,4516(r16)
        //LMS7_logf(LMS7_DEBUG, "Testing for SEL_VCO = %d", SEL_VCO_i);
        self->regs->reg_0x0121_sel_vco = SEL_VCO_i;
        LMS7002M_regs_spi_write(self, 0x0121);

        //select the correct CSW for this VCO frequency
        if (LMS7002M_tune_vco(self,
    c8f0:	00c048c4 	movi	r3,291
    c8f4:	d8c00115 	stw	r3,4(sp)
    c8f8:	2881be04 	addi	r2,r5,1784
    c8fc:	29c1bd04 	addi	r7,r5,1780
    c900:	d8800015 	stw	r2,0(sp)
    c904:	01804844 	movi	r6,289
    c908:	2941b504 	addi	r5,r5,1748
    c90c:	8009883a 	mov	r4,r16
    c910:	000e8880 	call	e888 <LMS7002M_tune_vco>
    c914:	da402317 	ldw	r9,140(sp)
    c918:	da802517 	ldw	r10,148(sp)
    c91c:	dac02417 	ldw	r11,144(sp)
    c920:	10000c1e 	bne	r2,zero,c954 <LMS7002M_set_lo_freq+0x1ec>
    c924:	81446917 	ldw	r5,4516(r16)
            &self->regs->reg_0x0121_csw_vco, 0x0121,
            &self->regs->reg_0x0123_vco_cmpho,
            &self->regs->reg_0x0123_vco_cmplo, 0x0123) != 0) continue;
        
        if (CSW_VCO_best == -1 || abs(self->regs->reg_0x0121_csw_vco-128) < abs(CSW_VCO_best-128))
    c928:	9ac00826 	beq	r19,r11,c94c <LMS7002M_set_lo_freq+0x1e4>
    c92c:	2881b517 	ldw	r2,1748(r5)
    c930:	10bfe004 	addi	r2,r2,-128
    c934:	1000010e 	bge	r2,zero,c93c <LMS7002M_set_lo_freq+0x1d4>
    c938:	0085c83a 	sub	r2,zero,r2
    c93c:	993fe004 	addi	r4,r19,-128
    c940:	2000010e 	bge	r4,zero,c948 <LMS7002M_set_lo_freq+0x1e0>
    c944:	0109c83a 	sub	r4,zero,r4
    c948:	1100020e 	bge	r2,r4,c954 <LMS7002M_set_lo_freq+0x1ec>
        {
            SEL_VCO_best = SEL_VCO_i;
            CSW_VCO_best = self->regs->reg_0x0121_csw_vco;
    c94c:	2cc1b517 	ldw	r19,1748(r5)
    c950:	e02d883a 	mov	r22,fp

    //try several VCO settings to establish the best one
    int SEL_VCO_best = -1;
    int CSW_VCO_best = -1;

    for (int SEL_VCO_i = 0; SEL_VCO_i < 3; SEL_VCO_i++)
    c954:	e7000044 	addi	fp,fp,1
    c958:	4a400a04 	addi	r9,r9,40
    c95c:	e2bfd61e 	bne	fp,r10,c8b8 <__alt_data_end+0xfffce0b8>
            CSW_VCO_best = self->regs->reg_0x0121_csw_vco;
        }
    }
    
    //failed to tune any VCO
    if (SEL_VCO_best == -1)
    c960:	00bfffc4 	movi	r2,-1
    c964:	b080061e 	bne	r22,r2,c980 <LMS7002M_set_lo_freq+0x218>
    {
        LMS7_log(LMS7_ERROR, "VCO select FAIL");
    c968:	014000f4 	movhi	r5,3
    c96c:	29656d04 	addi	r5,r5,-27212
    c970:	e009883a 	mov	r4,fp
    c974:	0009f700 	call	9f70 <LMS7_log>
        return -3;
    c978:	00bfff44 	movi	r2,-3
    c97c:	00005006 	br	cac0 <LMS7002M_set_lo_freq+0x358>
    }
    //LMS7_logf(LMS7_DEBUG, "Choosing SEL_VCO = %d", SEL_VCO_best);

    //select the best VCO now
    self->regs->reg_0x0121_csw_vco = CSW_VCO_best;
    c980:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x0121_sel_vco = SEL_VCO_best;
    LMS7002M_regs_spi_write(self, 0x0121);
    c984:	01404844 	movi	r5,289
    c988:	8009883a 	mov	r4,r16
        return -3;
    }
    //LMS7_logf(LMS7_DEBUG, "Choosing SEL_VCO = %d", SEL_VCO_best);

    //select the best VCO now
    self->regs->reg_0x0121_csw_vco = CSW_VCO_best;
    c98c:	14c1b515 	stw	r19,1748(r2)
    self->regs->reg_0x0121_sel_vco = SEL_VCO_best;
    c990:	1581b615 	stw	r22,1752(r2)
    LMS7002M_regs_spi_write(self, 0x0121);
    c994:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    self->regs->reg_0x011c_spdup_vco = 0; //done with fast settling
    c998:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x011c);
    c99c:	01404704 	movi	r5,284
    c9a0:	8009883a 	mov	r4,r16
    //select the best VCO now
    self->regs->reg_0x0121_csw_vco = CSW_VCO_best;
    self->regs->reg_0x0121_sel_vco = SEL_VCO_best;
    LMS7002M_regs_spi_write(self, 0x0121);

    self->regs->reg_0x011c_spdup_vco = 0; //done with fast settling
    c9a4:	10019915 	stw	zero,1636(r2)
    LMS7002M_regs_spi_write(self, 0x011c);
    c9a8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //apply the best configuration
    LMS7002M_sxx_tune_state *s = states+SEL_VCO_best;
    c9ac:	01400a04 	movi	r5,40
    c9b0:	b009883a 	mov	r4,r22
    c9b4:	0025f840 	call	25f84 <__mulsi3>
    c9b8:	d9000504 	addi	r4,sp,20
    c9bc:	20a7883a 	add	r19,r4,r2
    LMS7002M_sxx_apply_tune_state(self, s);
    c9c0:	980b883a 	mov	r5,r19
    c9c4:	8009883a 	mov	r4,r16
    c9c8:	000c6a40 	call	c6a4 <LMS7002M_sxx_apply_tune_state>

    //after a successful tune, stash the frequency
    if (direction == LMS_RX) self->sxr_freq = fout;
    c9cc:	00800084 	movi	r2,2
    c9d0:	b880051e 	bne	r23,r2,c9e8 <LMS7002M_set_lo_freq+0x280>
    c9d4:	85446c15 	stw	r21,4528(r16)
    c9d8:	85046d15 	stw	r20,4532(r16)
    if (direction == LMS_TX) self->sxt_freq = fout;
    if (direction == LMS_RX) self->sxr_fref = fref;
    c9dc:	84847215 	stw	r18,4552(r16)
    c9e0:	84447315 	stw	r17,4556(r16)
    c9e4:	00000606 	br	ca00 <LMS7002M_set_lo_freq+0x298>
    LMS7002M_sxx_tune_state *s = states+SEL_VCO_best;
    LMS7002M_sxx_apply_tune_state(self, s);

    //after a successful tune, stash the frequency
    if (direction == LMS_RX) self->sxr_freq = fout;
    if (direction == LMS_TX) self->sxt_freq = fout;
    c9e8:	00800044 	movi	r2,1
    c9ec:	b880041e 	bne	r23,r2,ca00 <LMS7002M_set_lo_freq+0x298>
    c9f0:	85446e15 	stw	r21,4536(r16)
    c9f4:	85046f15 	stw	r20,4540(r16)
    if (direction == LMS_RX) self->sxr_fref = fref;
    if (direction == LMS_TX) self->sxt_fref = fref;
    c9f8:	84847415 	stw	r18,4560(r16)
    c9fc:	84447515 	stw	r17,4564(r16)

    //calculate the actual rate
    if (factual != NULL) *factual = (1 << s->EN_DIV2) * fref * ((s->Nint+4) + (s->Nfrac/((double)(1 << 20)))) / s->fdiv;
    ca00:	d8803217 	ldw	r2,200(sp)
    ca04:	10002d26 	beq	r2,zero,cabc <LMS7002M_set_lo_freq+0x354>
    ca08:	99000317 	ldw	r4,12(r19)
    ca0c:	21000104 	addi	r4,r4,4
    ca10:	00288640 	call	28864 <__floatsidf>
    ca14:	99000417 	ldw	r4,16(r19)
    ca18:	1029883a 	mov	r20,r2
    ca1c:	1821883a 	mov	r16,r3
    ca20:	00288640 	call	28864 <__floatsidf>
    ca24:	000d883a 	mov	r6,zero
    ca28:	01cfac34 	movhi	r7,16048
    ca2c:	1009883a 	mov	r4,r2
    ca30:	180b883a 	mov	r5,r3
    ca34:	002767c0 	call	2767c <__muldf3>
    ca38:	800b883a 	mov	r5,r16
    ca3c:	100d883a 	mov	r6,r2
    ca40:	180f883a 	mov	r7,r3
    ca44:	a009883a 	mov	r4,r20
    ca48:	00261a80 	call	261a8 <__adddf3>
    ca4c:	1029883a 	mov	r20,r2
    ca50:	98800817 	ldw	r2,32(r19)
    ca54:	01000044 	movi	r4,1
    ca58:	1821883a 	mov	r16,r3
    ca5c:	2088983a 	sll	r4,r4,r2
    ca60:	00288640 	call	28864 <__floatsidf>
    ca64:	880f883a 	mov	r7,r17
    ca68:	900d883a 	mov	r6,r18
    ca6c:	1009883a 	mov	r4,r2
    ca70:	180b883a 	mov	r5,r3
    ca74:	002767c0 	call	2767c <__muldf3>
    ca78:	800b883a 	mov	r5,r16
    ca7c:	100d883a 	mov	r6,r2
    ca80:	180f883a 	mov	r7,r3
    ca84:	a009883a 	mov	r4,r20
    ca88:	002767c0 	call	2767c <__muldf3>
    ca8c:	99000717 	ldw	r4,28(r19)
    ca90:	1023883a 	mov	r17,r2
    ca94:	1821883a 	mov	r16,r3
    ca98:	00288640 	call	28864 <__floatsidf>
    ca9c:	8809883a 	mov	r4,r17
    caa0:	100d883a 	mov	r6,r2
    caa4:	180f883a 	mov	r7,r3
    caa8:	800b883a 	mov	r5,r16
    caac:	0026a540 	call	26a54 <__divdf3>
    cab0:	d9003217 	ldw	r4,200(sp)
    cab4:	20800015 	stw	r2,0(r4)
    cab8:	20c00115 	stw	r3,4(r4)
    return 0; //OK
    cabc:	0005883a 	mov	r2,zero
}
    cac0:	dfc02f17 	ldw	ra,188(sp)
    cac4:	df002e17 	ldw	fp,184(sp)
    cac8:	ddc02d17 	ldw	r23,180(sp)
    cacc:	dd802c17 	ldw	r22,176(sp)
    cad0:	dd402b17 	ldw	r21,172(sp)
    cad4:	dd002a17 	ldw	r20,168(sp)
    cad8:	dcc02917 	ldw	r19,164(sp)
    cadc:	dc802817 	ldw	r18,160(sp)
    cae0:	dc402717 	ldw	r17,156(sp)
    cae4:	dc002617 	ldw	r16,152(sp)
    cae8:	dec03004 	addi	sp,sp,192
    caec:	f800283a 	ret

0000caf0 <LMS7002M_sxt_to_sxr>:

void LMS7002M_sxt_to_sxr(LMS7002M_t *self, const bool enable)
{
    caf0:	defffd04 	addi	sp,sp,-12
    caf4:	dc000015 	stw	r16,0(sp)
    caf8:	2821883a 	mov	r16,r5
    LMS7002M_set_mac_dir(self, LMS_TX);
    cafc:	01400044 	movi	r5,1
    if (factual != NULL) *factual = (1 << s->EN_DIV2) * fref * ((s->Nint+4) + (s->Nfrac/((double)(1 << 20)))) / s->fdiv;
    return 0; //OK
}

void LMS7002M_sxt_to_sxr(LMS7002M_t *self, const bool enable)
{
    cb00:	dc400115 	stw	r17,4(sp)
    cb04:	dfc00215 	stw	ra,8(sp)
    cb08:	2023883a 	mov	r17,r4
    LMS7002M_set_mac_dir(self, LMS_TX);
    cb0c:	0009d540 	call	9d54 <LMS7002M_set_mac_dir>
    self->regs->reg_0x011c_pd_loch_t2rbuf = enable?0:1;
    cb10:	88846917 	ldw	r2,4516(r17)
    cb14:	8400005c 	xori	r16,r16,1
    cb18:	84003fcc 	andi	r16,r16,255
    LMS7002M_regs_spi_write(self, 0x011c);
    cb1c:	01404704 	movi	r5,284
    cb20:	8809883a 	mov	r4,r17
}

void LMS7002M_sxt_to_sxr(LMS7002M_t *self, const bool enable)
{
    LMS7002M_set_mac_dir(self, LMS_TX);
    self->regs->reg_0x011c_pd_loch_t2rbuf = enable?0:1;
    cb24:	1401a115 	stw	r16,1668(r2)
    LMS7002M_regs_spi_write(self, 0x011c);
}
    cb28:	dfc00217 	ldw	ra,8(sp)
    cb2c:	dc400117 	ldw	r17,4(sp)
    cb30:	dc000017 	ldw	r16,0(sp)
    cb34:	dec00304 	addi	sp,sp,12

void LMS7002M_sxt_to_sxr(LMS7002M_t *self, const bool enable)
{
    LMS7002M_set_mac_dir(self, LMS_TX);
    self->regs->reg_0x011c_pd_loch_t2rbuf = enable?0:1;
    LMS7002M_regs_spi_write(self, 0x011c);
    cb38:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000cb3c <LMS7002M_tbb_set_path>:

    LMS7002M_regs_spi_write(self, 0x0105);
}

void LMS7002M_tbb_set_path(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    cb3c:	defffd04 	addi	sp,sp,-12
    cb40:	dc400115 	stw	r17,4(sp)
    cb44:	dc000015 	stw	r16,0(sp)
    cb48:	2023883a 	mov	r17,r4
    cb4c:	dfc00215 	stw	ra,8(sp)
    cb50:	3021883a 	mov	r16,r6
    LMS7002M_set_mac_ch(self, channel);
    cb54:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0105_pd_lpfh_tbb = 1;
    cb58:	88846917 	ldw	r2,4516(r17)
    cb5c:	00c00044 	movi	r3,1
    cb60:	10c14c15 	stw	r3,1328(r2)
    self->regs->reg_0x0105_pd_lpflad_tbb = 1;
    cb64:	10c14e15 	stw	r3,1336(r2)
    self->regs->reg_0x0105_pd_lpfs5_tbb = 1;
    cb68:	10c14f15 	stw	r3,1340(r2)
    self->regs->reg_0x010a_bypladder_tbb = 1;
    cb6c:	10c15d15 	stw	r3,1396(r2)

    switch (path)
    cb70:	00c01204 	movi	r3,72
    cb74:	80c00f26 	beq	r16,r3,cbb4 <LMS7002M_tbb_set_path+0x78>
    cb78:	1c000516 	blt	r3,r16,cb90 <LMS7002M_tbb_set_path+0x54>
    cb7c:	00c01044 	movi	r3,65
    cb80:	80c00d1e 	bne	r16,r3,cbb8 <LMS7002M_tbb_set_path+0x7c>
    case LMS7002M_TBB_S5:
        self->regs->reg_0x0105_pd_lpfs5_tbb = 0;
        break;

    case LMS7002M_TBB_LAD:
        self->regs->reg_0x010a_bypladder_tbb = 0;
    cb84:	10015d15 	stw	zero,1396(r2)
        self->regs->reg_0x0105_pd_lpflad_tbb = 0;
    cb88:	10014e15 	stw	zero,1336(r2)
        break;
    cb8c:	00000a06 	br	cbb8 <LMS7002M_tbb_set_path+0x7c>
    self->regs->reg_0x0105_pd_lpfh_tbb = 1;
    self->regs->reg_0x0105_pd_lpflad_tbb = 1;
    self->regs->reg_0x0105_pd_lpfs5_tbb = 1;
    self->regs->reg_0x010a_bypladder_tbb = 1;

    switch (path)
    cb90:	00c01304 	movi	r3,76
    cb94:	80c00326 	beq	r16,r3,cba4 <LMS7002M_tbb_set_path+0x68>
    cb98:	00c014c4 	movi	r3,83
    cb9c:	80c00326 	beq	r16,r3,cbac <LMS7002M_tbb_set_path+0x70>
    cba0:	00000506 	br	cbb8 <LMS7002M_tbb_set_path+0x7c>
        self->regs->reg_0x010a_bypladder_tbb = 0;
        self->regs->reg_0x0105_pd_lpflad_tbb = 0;
        break;

    case LMS7002M_TBB_LBF:
        self->regs->reg_0x010a_bypladder_tbb = 0;
    cba4:	10015d15 	stw	zero,1396(r2)
        self->regs->reg_0x0105_pd_lpflad_tbb = 0;
    cba8:	10014e15 	stw	zero,1336(r2)
        self->regs->reg_0x0105_pd_lpfs5_tbb = 0;
    cbac:	10014f15 	stw	zero,1340(r2)
        break;
    cbb0:	00000106 	br	cbb8 <LMS7002M_tbb_set_path+0x7c>

    case LMS7002M_TBB_HBF:
        self->regs->reg_0x0105_pd_lpfh_tbb = 0;
    cbb4:	10014c15 	stw	zero,1328(r2)
        break;
    }

    LMS7002M_regs_spi_write(self, 0x0105);
    cbb8:	8809883a 	mov	r4,r17
    cbbc:	01404144 	movi	r5,261
    cbc0:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x010A);
    cbc4:	01404284 	movi	r5,266
    cbc8:	8809883a 	mov	r4,r17
}
    cbcc:	dfc00217 	ldw	ra,8(sp)
    cbd0:	dc400117 	ldw	r17,4(sp)
    cbd4:	dc000017 	ldw	r16,0(sp)
    cbd8:	dec00304 	addi	sp,sp,12
        self->regs->reg_0x0105_pd_lpfh_tbb = 0;
        break;
    }

    LMS7002M_regs_spi_write(self, 0x0105);
    LMS7002M_regs_spi_write(self, 0x010A);
    cbdc:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000cbe0 <LMS7002M_tbb_set_test_in>:
}

void LMS7002M_tbb_set_test_in(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    cbe0:	defffd04 	addi	sp,sp,-12
    cbe4:	dc400115 	stw	r17,4(sp)
    cbe8:	dc000015 	stw	r16,0(sp)
    cbec:	3023883a 	mov	r17,r6
    cbf0:	2021883a 	mov	r16,r4
    cbf4:	dfc00215 	stw	ra,8(sp)
    LMS7002M_set_mac_ch(self, channel);
    cbf8:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    self->regs->reg_0x010a_tstin_tbb = path;
    cbfc:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x010a);
    cc00:	01404284 	movi	r5,266
    cc04:	8009883a 	mov	r4,r16
}

void LMS7002M_tbb_set_test_in(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x010a_tstin_tbb = path;
    cc08:	14415c15 	stw	r17,1392(r2)
    LMS7002M_regs_spi_write(self, 0x010a);
}
    cc0c:	dfc00217 	ldw	ra,8(sp)
    cc10:	dc400117 	ldw	r17,4(sp)
    cc14:	dc000017 	ldw	r16,0(sp)
    cc18:	dec00304 	addi	sp,sp,12

void LMS7002M_tbb_set_test_in(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x010a_tstin_tbb = path;
    LMS7002M_regs_spi_write(self, 0x010a);
    cc1c:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000cc20 <LMS7002M_tbb_enable_loopback>:
}

void LMS7002M_tbb_enable_loopback(LMS7002M_t *self, const LMS7002M_chan_t channel, const int mode, const bool swap)
{
    cc20:	defffc04 	addi	sp,sp,-16
    cc24:	dc800215 	stw	r18,8(sp)
    cc28:	dc400115 	stw	r17,4(sp)
    cc2c:	2025883a 	mov	r18,r4
    cc30:	dc000015 	stw	r16,0(sp)
    cc34:	3023883a 	mov	r17,r6
    cc38:	3821883a 	mov	r16,r7
    cc3c:	dfc00315 	stw	ra,12(sp)
    LMS7002M_set_mac_ch(self, channel);
    cc40:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0105_loopb_tbb = mode;
    self->regs->reg_0x0105_loopb_tbb |= swap?(1 << 2):0;
    cc44:	81c03fcc 	andi	r7,r16,255
    cc48:	380ec03a 	cmpne	r7,r7,zero
    cc4c:	380e90ba 	slli	r7,r7,2

void LMS7002M_tbb_enable_loopback(LMS7002M_t *self, const LMS7002M_chan_t channel, const int mode, const bool swap)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0105_loopb_tbb = mode;
    cc50:	90846917 	ldw	r2,4516(r18)
    self->regs->reg_0x0105_loopb_tbb |= swap?(1 << 2):0;

    LMS7002M_regs_spi_write(self, 0x0105);
    cc54:	01404144 	movi	r5,261
void LMS7002M_tbb_enable_loopback(LMS7002M_t *self, const LMS7002M_chan_t channel, const int mode, const bool swap)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0105_loopb_tbb = mode;
    self->regs->reg_0x0105_loopb_tbb |= swap?(1 << 2):0;
    cc58:	3c4eb03a 	or	r7,r7,r17

    LMS7002M_regs_spi_write(self, 0x0105);
    cc5c:	9009883a 	mov	r4,r18
void LMS7002M_tbb_enable_loopback(LMS7002M_t *self, const LMS7002M_chan_t channel, const int mode, const bool swap)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0105_loopb_tbb = mode;
    self->regs->reg_0x0105_loopb_tbb |= swap?(1 << 2):0;
    cc60:	11c14b15 	stw	r7,1324(r2)

    LMS7002M_regs_spi_write(self, 0x0105);
}
    cc64:	dfc00317 	ldw	ra,12(sp)
    cc68:	dc800217 	ldw	r18,8(sp)
    cc6c:	dc400117 	ldw	r17,4(sp)
    cc70:	dc000017 	ldw	r16,0(sp)
    cc74:	dec00404 	addi	sp,sp,16
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0105_loopb_tbb = mode;
    self->regs->reg_0x0105_loopb_tbb |= swap?(1 << 2):0;

    LMS7002M_regs_spi_write(self, 0x0105);
    cc78:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000cc7c <LMS7002M_tbb_enable>:
#include <stdlib.h>
#include "LMS7002M_impl.h"
#include <LMS7002M/LMS7002M_logger.h>

void LMS7002M_tbb_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    cc7c:	defffc04 	addi	sp,sp,-16
    cc80:	dfc00315 	stw	ra,12(sp)
    cc84:	dc800215 	stw	r18,8(sp)
    cc88:	dc400115 	stw	r17,4(sp)
    cc8c:	2825883a 	mov	r18,r5
    cc90:	3023883a 	mov	r17,r6
    cc94:	dc000015 	stw	r16,0(sp)
    cc98:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    cc9c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0124_en_dir_tbb = 1;
    cca0:	80846917 	ldw	r2,4516(r16)
    cca4:	00c00044 	movi	r3,1
    LMS7002M_regs_spi_write(self, 0x0124);
    cca8:	8009883a 	mov	r4,r16
#include <LMS7002M/LMS7002M_logger.h>

void LMS7002M_tbb_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_tbb = 1;
    ccac:	10c1c515 	stw	r3,1812(r2)
    LMS7002M_regs_spi_write(self, 0x0124);
    ccb0:	01404904 	movi	r5,292
    ccb4:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0105_en_g_tbb = enable?1:0;
    ccb8:	80846917 	ldw	r2,4516(r16)
    ccbc:	8c403fcc 	andi	r17,r17,255
    LMS7002M_tbb_set_test_in(self, channel, LMS7002M_TBB_TSTIN_OFF);
    ccc0:	900b883a 	mov	r5,r18
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_tbb = 1;
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x0105_en_g_tbb = enable?1:0;
    ccc4:	14415015 	stw	r17,1344(r2)
    LMS7002M_tbb_set_test_in(self, channel, LMS7002M_TBB_TSTIN_OFF);
    ccc8:	8009883a 	mov	r4,r16
    cccc:	000d883a 	mov	r6,zero
    ccd0:	000cbe00 	call	cbe0 <LMS7002M_tbb_set_test_in>
    LMS7002M_tbb_enable_loopback(self, channel, LMS7002M_TBB_LB_DISCONNECTED, false);
    ccd4:	900b883a 	mov	r5,r18
    ccd8:	8009883a 	mov	r4,r16
    ccdc:	000f883a 	mov	r7,zero
    cce0:	000d883a 	mov	r6,zero
    cce4:	000cc200 	call	cc20 <LMS7002M_tbb_enable_loopback>

    LMS7002M_regs_spi_write(self, 0x0105);
    cce8:	01404144 	movi	r5,261
    ccec:	8009883a 	mov	r4,r16
}
    ccf0:	dfc00317 	ldw	ra,12(sp)
    ccf4:	dc800217 	ldw	r18,8(sp)
    ccf8:	dc400117 	ldw	r17,4(sp)
    ccfc:	dc000017 	ldw	r16,0(sp)
    cd00:	dec00404 	addi	sp,sp,16

    self->regs->reg_0x0105_en_g_tbb = enable?1:0;
    LMS7002M_tbb_set_test_in(self, channel, LMS7002M_TBB_TSTIN_OFF);
    LMS7002M_tbb_enable_loopback(self, channel, LMS7002M_TBB_LB_DISCONNECTED, false);

    LMS7002M_regs_spi_write(self, 0x0105);
    cd04:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000cd08 <LMS7_time_tps>:
#include <unistd.h>

long long LMS7_time_tps(void)
{
    return 1000000;
}
    cd08:	008003f4 	movhi	r2,15
    cd0c:	10909004 	addi	r2,r2,16960
    cd10:	0007883a 	mov	r3,zero
    cd14:	f800283a 	ret

0000cd18 <LMS7_time_now>:

long long LMS7_time_now(void)
{
    cd18:	defffd04 	addi	sp,sp,-12
    struct timeval now_tv;
    gettimeofday(&now_tv, NULL);
    cd1c:	d809883a 	mov	r4,sp
    cd20:	000b883a 	mov	r5,zero
{
    return 1000000;
}

long long LMS7_time_now(void)
{
    cd24:	dfc00215 	stw	ra,8(sp)
    struct timeval now_tv;
    gettimeofday(&now_tv, NULL);
    cd28:	0028c540 	call	28c54 <gettimeofday>
    return (LMS7_time_tps()*now_tv.tv_sec) + now_tv.tv_usec;
    cd2c:	d9000017 	ldw	r4,0(sp)
    cd30:	018003f4 	movhi	r6,15
    cd34:	31909004 	addi	r6,r6,16960
    cd38:	200bd7fa 	srai	r5,r4,31
    cd3c:	000f883a 	mov	r7,zero
    cd40:	0024a380 	call	24a38 <__muldi3>
    cd44:	d9000117 	ldw	r4,4(sp)
    cd48:	200dd7fa 	srai	r6,r4,31
    cd4c:	1109883a 	add	r4,r2,r4
    cd50:	208b803a 	cmpltu	r5,r4,r2
    cd54:	1987883a 	add	r3,r3,r6
}
    cd58:	2005883a 	mov	r2,r4
    cd5c:	28c7883a 	add	r3,r5,r3
    cd60:	dfc00217 	ldw	ra,8(sp)
    cd64:	dec00304 	addi	sp,sp,12
    cd68:	f800283a 	ret

0000cd6c <LMS7_sleep_until>:
{
    LMS7_sleep_until(LMS7_time_now() + ticks);
}

void LMS7_sleep_until(const long long ticks)
{
    cd6c:	defffd04 	addi	sp,sp,-12
    cd70:	dc400115 	stw	r17,4(sp)
    cd74:	dc000015 	stw	r16,0(sp)
    cd78:	dfc00215 	stw	ra,8(sp)
    cd7c:	2021883a 	mov	r16,r4
    cd80:	2823883a 	mov	r17,r5
    //we must loop in case of spurious wake-ups
    while (true)
    {
        const long long left = ticks - LMS7_time_now();
    cd84:	000cd180 	call	cd18 <LMS7_time_now>
        if (left < 0) break; //time expired -> done here
    cd88:	8085c83a 	sub	r2,r16,r2
    cd8c:	8085803a 	cmpltu	r2,r16,r2
    cd90:	88c7c83a 	sub	r3,r17,r3
    cd94:	1887c83a 	sub	r3,r3,r2
    cd98:	183ffa0e 	bge	r3,zero,cd84 <__alt_data_end+0xfffce584>
        //struct timeval tv;
        //tv.tv_sec = left/LMS7_time_tps();
        //tv.tv_usec = left%LMS7_time_tps();
        //select(1, NULL, NULL, NULL, &tv);
    }
}
    cd9c:	dfc00217 	ldw	ra,8(sp)
    cda0:	dc400117 	ldw	r17,4(sp)
    cda4:	dc000017 	ldw	r16,0(sp)
    cda8:	dec00304 	addi	sp,sp,12
    cdac:	f800283a 	ret

0000cdb0 <LMS7_sleep_for>:
    gettimeofday(&now_tv, NULL);
    return (LMS7_time_tps()*now_tv.tv_sec) + now_tv.tv_usec;
}

void LMS7_sleep_for(const long long ticks)
{
    cdb0:	defffd04 	addi	sp,sp,-12
    cdb4:	dc400115 	stw	r17,4(sp)
    cdb8:	dc000015 	stw	r16,0(sp)
    cdbc:	2823883a 	mov	r17,r5
    cdc0:	2021883a 	mov	r16,r4
    cdc4:	dfc00215 	stw	ra,8(sp)
    LMS7_sleep_until(LMS7_time_now() + ticks);
    cdc8:	000cd180 	call	cd18 <LMS7_time_now>
    cdcc:	1409883a 	add	r4,r2,r16
    cdd0:	2085803a 	cmpltu	r2,r4,r2
    cdd4:	1c4b883a 	add	r5,r3,r17
    cdd8:	114b883a 	add	r5,r2,r5
}
    cddc:	dfc00217 	ldw	ra,8(sp)
    cde0:	dc400117 	ldw	r17,4(sp)
    cde4:	dc000017 	ldw	r16,0(sp)
    cde8:	dec00304 	addi	sp,sp,12
    return (LMS7_time_tps()*now_tv.tv_sec) + now_tv.tv_usec;
}

void LMS7_sleep_for(const long long ticks)
{
    LMS7_sleep_until(LMS7_time_now() + ticks);
    cdec:	000cd6c1 	jmpi	cd6c <LMS7_sleep_until>

0000cdf0 <LMS7002M_trf_enable>:
#include <stdlib.h>
#include <math.h> //exp
#include "LMS7002M_impl.h"

void LMS7002M_trf_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    cdf0:	defffb04 	addi	sp,sp,-20
    cdf4:	dfc00415 	stw	ra,16(sp)
    cdf8:	dcc00315 	stw	r19,12(sp)
    cdfc:	dc800215 	stw	r18,8(sp)
    ce00:	dc400115 	stw	r17,4(sp)
    ce04:	dc000015 	stw	r16,0(sp)
    ce08:	3023883a 	mov	r17,r6
    ce0c:	2021883a 	mov	r16,r4
    ce10:	2827883a 	mov	r19,r5
    LMS7002M_set_mac_ch(self, channel);
    ce14:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0124_en_dir_trf = 1;
    ce18:	80846917 	ldw	r2,4516(r16)
    ce1c:	00c00044 	movi	r3,1
    LMS7002M_regs_spi_write(self, 0x0124);
    ce20:	01404904 	movi	r5,292
#include "LMS7002M_impl.h"

void LMS7002M_trf_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_trf = 1;
    ce24:	10c1c615 	stw	r3,1816(r2)
    LMS7002M_regs_spi_write(self, 0x0124);
    ce28:	8009883a 	mov	r4,r16
    ce2c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0100_en_g_trf = enable?1:0;
    ce30:	80846917 	ldw	r2,4516(r16)
    ce34:	8c803fcc 	andi	r18,r17,255
    self->regs->reg_0x0100_pd_tlobuf_trf = enable?0:1;
    ce38:	8c40005c 	xori	r17,r17,1
    ce3c:	8c403fcc 	andi	r17,r17,255
    self->regs->reg_0x0100_pd_txpad_trf = enable?0:1;
    LMS7002M_regs_spi_write(self, 0x0100);
    ce40:	01404004 	movi	r5,256
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_trf = 1;
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x0100_en_g_trf = enable?1:0;
    ce44:	14813a15 	stw	r18,1256(r2)
    self->regs->reg_0x0100_pd_tlobuf_trf = enable?0:1;
    ce48:	14413815 	stw	r17,1248(r2)
    self->regs->reg_0x0100_pd_txpad_trf = enable?0:1;
    ce4c:	14413915 	stw	r17,1252(r2)
    LMS7002M_regs_spi_write(self, 0x0100);
    ce50:	8009883a 	mov	r4,r16
    ce54:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //the chB LO enable register is a chA register
    if (channel != LMS_CHA)
    ce58:	01401044 	movi	r5,65
    ce5c:	99400d26 	beq	r19,r5,ce94 <LMS7002M_trf_enable+0xa4>
    {
        LMS7002M_set_mac_ch(self, LMS_CHA);
    ce60:	8009883a 	mov	r4,r16
    ce64:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
        self->regs->reg_0x0100_en_nexttx_trf = enable?1:0;
    ce68:	80846917 	ldw	r2,4516(r16)
        LMS7002M_regs_spi_write(self, 0x0100);
    ce6c:	01404004 	movi	r5,256
    ce70:	8009883a 	mov	r4,r16

    //the chB LO enable register is a chA register
    if (channel != LMS_CHA)
    {
        LMS7002M_set_mac_ch(self, LMS_CHA);
        self->regs->reg_0x0100_en_nexttx_trf = enable?1:0;
    ce74:	14813415 	stw	r18,1232(r2)
        LMS7002M_regs_spi_write(self, 0x0100);
    }
}
    ce78:	dfc00417 	ldw	ra,16(sp)
    ce7c:	dcc00317 	ldw	r19,12(sp)
    ce80:	dc800217 	ldw	r18,8(sp)
    ce84:	dc400117 	ldw	r17,4(sp)
    ce88:	dc000017 	ldw	r16,0(sp)
    ce8c:	dec00504 	addi	sp,sp,20
    //the chB LO enable register is a chA register
    if (channel != LMS_CHA)
    {
        LMS7002M_set_mac_ch(self, LMS_CHA);
        self->regs->reg_0x0100_en_nexttx_trf = enable?1:0;
        LMS7002M_regs_spi_write(self, 0x0100);
    ce90:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>
    }
}
    ce94:	dfc00417 	ldw	ra,16(sp)
    ce98:	dcc00317 	ldw	r19,12(sp)
    ce9c:	dc800217 	ldw	r18,8(sp)
    cea0:	dc400117 	ldw	r17,4(sp)
    cea4:	dc000017 	ldw	r16,0(sp)
    cea8:	dec00504 	addi	sp,sp,20
    ceac:	f800283a 	ret

0000ceb0 <LMS7002M_trf_select_band>:

void LMS7002M_trf_select_band(LMS7002M_t *self, const LMS7002M_chan_t channel, const int band)
{
    ceb0:	defffd04 	addi	sp,sp,-12
    ceb4:	dc400115 	stw	r17,4(sp)
    ceb8:	dc000015 	stw	r16,0(sp)
    cebc:	2023883a 	mov	r17,r4
    cec0:	3021883a 	mov	r16,r6
    cec4:	dfc00215 	stw	ra,8(sp)
    LMS7002M_set_mac_ch(self, channel);
    cec8:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0103_sel_band1_trf = (band == 1)?1:0;
    cecc:	88846917 	ldw	r2,4516(r17)
    ced0:	80c00060 	cmpeqi	r3,r16,1
    self->regs->reg_0x0103_sel_band2_trf = (band == 2)?1:0;
    LMS7002M_regs_spi_write(self, 0x0103);
    ced4:	014040c4 	movi	r5,259

void LMS7002M_trf_select_band(LMS7002M_t *self, const LMS7002M_chan_t channel, const int band)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0103_sel_band1_trf = (band == 1)?1:0;
    self->regs->reg_0x0103_sel_band2_trf = (band == 2)?1:0;
    ced8:	840000a0 	cmpeqi	r16,r16,2
    LMS7002M_regs_spi_write(self, 0x0103);
    cedc:	8809883a 	mov	r4,r17
}

void LMS7002M_trf_select_band(LMS7002M_t *self, const LMS7002M_chan_t channel, const int band)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0103_sel_band1_trf = (band == 1)?1:0;
    cee0:	10c14415 	stw	r3,1296(r2)
    self->regs->reg_0x0103_sel_band2_trf = (band == 2)?1:0;
    cee4:	14014515 	stw	r16,1300(r2)
    LMS7002M_regs_spi_write(self, 0x0103);
}
    cee8:	dfc00217 	ldw	ra,8(sp)
    ceec:	dc400117 	ldw	r17,4(sp)
    cef0:	dc000017 	ldw	r16,0(sp)
    cef4:	dec00304 	addi	sp,sp,12
void LMS7002M_trf_select_band(LMS7002M_t *self, const LMS7002M_chan_t channel, const int band)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0103_sel_band1_trf = (band == 1)?1:0;
    self->regs->reg_0x0103_sel_band2_trf = (band == 2)?1:0;
    LMS7002M_regs_spi_write(self, 0x0103);
    cef8:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000cefc <LMS7002M_trf_enable_loopback>:
}

void LMS7002M_trf_enable_loopback(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    cefc:	defffd04 	addi	sp,sp,-12
    cf00:	dc400115 	stw	r17,4(sp)
    cf04:	dc000015 	stw	r16,0(sp)
    cf08:	2023883a 	mov	r17,r4
    cf0c:	3021883a 	mov	r16,r6
    cf10:	dfc00215 	stw	ra,8(sp)
    LMS7002M_set_mac_ch(self, channel);
    cf14:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0101_en_loopb_txpad_trf = enable?1:0;
    cf18:	88846917 	ldw	r2,4516(r17)
    cf1c:	84003fcc 	andi	r16,r16,255
    LMS7002M_regs_spi_write(self, 0x0101);
    cf20:	01404044 	movi	r5,257
    cf24:	8809883a 	mov	r4,r17
}

void LMS7002M_trf_enable_loopback(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0101_en_loopb_txpad_trf = enable?1:0;
    cf28:	14013f15 	stw	r16,1276(r2)
    LMS7002M_regs_spi_write(self, 0x0101);
}
    cf2c:	dfc00217 	ldw	ra,8(sp)
    cf30:	dc400117 	ldw	r17,4(sp)
    cf34:	dc000017 	ldw	r16,0(sp)
    cf38:	dec00304 	addi	sp,sp,12

void LMS7002M_trf_enable_loopback(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0101_en_loopb_txpad_trf = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x0101);
    cf3c:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000cf40 <LMS7002M_trf_set_pad>:
}

double LMS7002M_trf_set_pad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    cf40:	defffb04 	addi	sp,sp,-20
    cf44:	dcc00315 	stw	r19,12(sp)
    cf48:	dc800215 	stw	r18,8(sp)
    cf4c:	2827883a 	mov	r19,r5
    cf50:	2025883a 	mov	r18,r4
    const double pmax = 0;
    double loss = pmax-gain;
    cf54:	000b883a 	mov	r5,zero
    cf58:	0009883a 	mov	r4,zero
    self->regs->reg_0x0101_en_loopb_txpad_trf = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x0101);
}

double LMS7002M_trf_set_pad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    cf5c:	dc400115 	stw	r17,4(sp)
    cf60:	dc000015 	stw	r16,0(sp)
    cf64:	dfc00415 	stw	ra,16(sp)
    const double pmax = 0;
    double loss = pmax-gain;
    cf68:	0027ee80 	call	27ee8 <__subdf3>

    //different scaling realm
    if (loss > 10) loss = (loss+10)/2;
    cf6c:	000d883a 	mov	r6,zero
    cf70:	01d00934 	movhi	r7,16420
    cf74:	1009883a 	mov	r4,r2
    cf78:	180b883a 	mov	r5,r3
}

double LMS7002M_trf_set_pad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    const double pmax = 0;
    double loss = pmax-gain;
    cf7c:	1023883a 	mov	r17,r2
    cf80:	1821883a 	mov	r16,r3

    //different scaling realm
    if (loss > 10) loss = (loss+10)/2;
    cf84:	00274ac0 	call	274ac <__gedf2>
    cf88:	00800c0e 	bge	zero,r2,cfbc <LMS7002M_trf_set_pad+0x7c>
    cf8c:	8809883a 	mov	r4,r17
    cf90:	800b883a 	mov	r5,r16
    cf94:	000d883a 	mov	r6,zero
    cf98:	01d00934 	movhi	r7,16420
    cf9c:	00261a80 	call	261a8 <__adddf3>
    cfa0:	000d883a 	mov	r6,zero
    cfa4:	01cff834 	movhi	r7,16352
    cfa8:	1009883a 	mov	r4,r2
    cfac:	180b883a 	mov	r5,r3
    cfb0:	002767c0 	call	2767c <__muldf3>
    cfb4:	1023883a 	mov	r17,r2
    cfb8:	1821883a 	mov	r16,r3

    //clip
    if (loss > 31) loss = 31;
    cfbc:	000d883a 	mov	r6,zero
    cfc0:	01d00ff4 	movhi	r7,16447
    cfc4:	8809883a 	mov	r4,r17
    cfc8:	800b883a 	mov	r5,r16
    cfcc:	00274ac0 	call	274ac <__gedf2>
    cfd0:	00800916 	blt	zero,r2,cff8 <LMS7002M_trf_set_pad+0xb8>
    if (loss < 0) loss = 0;
    cfd4:	000d883a 	mov	r6,zero
    cfd8:	000f883a 	mov	r7,zero
    cfdc:	8809883a 	mov	r4,r17
    cfe0:	800b883a 	mov	r5,r16
    cfe4:	00275880 	call	27588 <__ledf2>
    cfe8:	1000050e 	bge	r2,zero,d000 <LMS7002M_trf_set_pad+0xc0>
    cfec:	0023883a 	mov	r17,zero
    cff0:	0021883a 	mov	r16,zero
    cff4:	00000206 	br	d000 <LMS7002M_trf_set_pad+0xc0>

    //different scaling realm
    if (loss > 10) loss = (loss+10)/2;

    //clip
    if (loss > 31) loss = 31;
    cff8:	0023883a 	mov	r17,zero
    cffc:	04100ff4 	movhi	r16,16447
    if (loss < 0) loss = 0;

    //integer round
    int loss_int = (int)(loss + 0.5);
    d000:	000d883a 	mov	r6,zero
    d004:	01cff834 	movhi	r7,16352
    d008:	800b883a 	mov	r5,r16
    d00c:	8809883a 	mov	r4,r17
    d010:	00261a80 	call	261a8 <__adddf3>
    d014:	180b883a 	mov	r5,r3
    d018:	1009883a 	mov	r4,r2
    d01c:	00287e40 	call	287e4 <__fixdfsi>

    LMS7002M_set_mac_ch(self, channel);
    d020:	980b883a 	mov	r5,r19
    d024:	9009883a 	mov	r4,r18
    //clip
    if (loss > 31) loss = 31;
    if (loss < 0) loss = 0;

    //integer round
    int loss_int = (int)(loss + 0.5);
    d028:	1021883a 	mov	r16,r2

    LMS7002M_set_mac_ch(self, channel);
    d02c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0101_loss_lin_txpad_trf = loss_int;
    d030:	90846917 	ldw	r2,4516(r18)
    self->regs->reg_0x0101_loss_main_txpad_trf = loss_int;
    LMS7002M_regs_spi_write(self, 0x0101);
    d034:	01404044 	movi	r5,257
    d038:	9009883a 	mov	r4,r18

    //integer round
    int loss_int = (int)(loss + 0.5);

    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0101_loss_lin_txpad_trf = loss_int;
    d03c:	14013d15 	stw	r16,1268(r2)
    self->regs->reg_0x0101_loss_main_txpad_trf = loss_int;
    d040:	14013e15 	stw	r16,1272(r2)
    LMS7002M_regs_spi_write(self, 0x0101);
    d044:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    if (loss_int > 10) return pmax-10-2*(loss_int-10);
    d048:	00800284 	movi	r2,10
    d04c:	1400080e 	bge	r2,r16,d070 <LMS7002M_trf_set_pad+0x130>
    d050:	813ffd84 	addi	r4,r16,-10
    d054:	2109883a 	add	r4,r4,r4
    d058:	00288640 	call	28864 <__floatsidf>
    d05c:	100d883a 	mov	r6,r2
    d060:	180f883a 	mov	r7,r3
    d064:	0009883a 	mov	r4,zero
    d068:	01700934 	movhi	r5,49188
    d06c:	00000606 	br	d088 <LMS7002M_trf_set_pad+0x148>
    return pmax-loss_int;
    d070:	8009883a 	mov	r4,r16
    d074:	00288640 	call	28864 <__floatsidf>
    d078:	100d883a 	mov	r6,r2
    d07c:	180f883a 	mov	r7,r3
    d080:	0009883a 	mov	r4,zero
    d084:	000b883a 	mov	r5,zero
    d088:	0027ee80 	call	27ee8 <__subdf3>
}
    d08c:	dfc00417 	ldw	ra,16(sp)
    d090:	dcc00317 	ldw	r19,12(sp)
    d094:	dc800217 	ldw	r18,8(sp)
    d098:	dc400117 	ldw	r17,4(sp)
    d09c:	dc000017 	ldw	r16,0(sp)
    d0a0:	dec00504 	addi	sp,sp,20
    d0a4:	f800283a 	ret

0000d0a8 <LMS7002M_trf_set_loopback_pad>:

double LMS7002M_trf_set_loopback_pad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    d0a8:	defffa04 	addi	sp,sp,-24
    d0ac:	dc400115 	stw	r17,4(sp)
    d0b0:	dc000015 	stw	r16,0(sp)
    d0b4:	3023883a 	mov	r17,r6
    d0b8:	3821883a 	mov	r16,r7
    //there are 4 discrete gain values, use the midpoints
    double actual = 0.0;
    int val = 0;
    if      (gain >= (-1.4-0)/2)   val = 0, actual = 0.0;
    d0bc:	019999b4 	movhi	r6,26214
    d0c0:	01eff9b4 	movhi	r7,49126
    if (loss_int > 10) return pmax-10-2*(loss_int-10);
    return pmax-loss_int;
}

double LMS7002M_trf_set_loopback_pad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    d0c4:	dd000415 	stw	r20,16(sp)
    d0c8:	dcc00315 	stw	r19,12(sp)
    d0cc:	2829883a 	mov	r20,r5
    d0d0:	2027883a 	mov	r19,r4
    //there are 4 discrete gain values, use the midpoints
    double actual = 0.0;
    int val = 0;
    if      (gain >= (-1.4-0)/2)   val = 0, actual = 0.0;
    d0d4:	31999984 	addi	r6,r6,26214
    d0d8:	39d99984 	addi	r7,r7,26214
    d0dc:	8809883a 	mov	r4,r17
    d0e0:	800b883a 	mov	r5,r16
    if (loss_int > 10) return pmax-10-2*(loss_int-10);
    return pmax-loss_int;
}

double LMS7002M_trf_set_loopback_pad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    d0e4:	dfc00515 	stw	ra,20(sp)
    d0e8:	dc800215 	stw	r18,8(sp)
    //there are 4 discrete gain values, use the midpoints
    double actual = 0.0;
    int val = 0;
    if      (gain >= (-1.4-0)/2)   val = 0, actual = 0.0;
    d0ec:	00274ac0 	call	274ac <__gedf2>
    d0f0:	1000160e 	bge	r2,zero,d14c <LMS7002M_trf_set_loopback_pad+0xa4>
    else if (gain >= (-1.4-3.3)/2) val = 1, actual = -1.4;
    d0f4:	01b33374 	movhi	r6,52429
    d0f8:	01f000f4 	movhi	r7,49155
    d0fc:	31b33304 	addi	r6,r6,-13108
    d100:	39f33304 	addi	r7,r7,-13108
    d104:	8809883a 	mov	r4,r17
    d108:	800b883a 	mov	r5,r16
    d10c:	00274ac0 	call	274ac <__gedf2>
    d110:	1000120e 	bge	r2,zero,d15c <LMS7002M_trf_set_loopback_pad+0xb4>
    else if (gain >= (-3.3-4.3)/2) val = 2, actual = -3.3;
    d114:	019999b4 	movhi	r6,26214
    d118:	01f003b4 	movhi	r7,49166
    d11c:	31999984 	addi	r6,r6,26214
    d120:	39d99984 	addi	r7,r7,26214
    d124:	8809883a 	mov	r4,r17
    d128:	800b883a 	mov	r5,r16
    d12c:	00274ac0 	call	274ac <__gedf2>
    d130:	10000f0e 	bge	r2,zero,d170 <LMS7002M_trf_set_loopback_pad+0xc8>
    else                           val = 3, actual = -4.3;
    d134:	044cccf4 	movhi	r17,13107
    d138:	04300474 	movhi	r16,49169
    d13c:	048000c4 	movi	r18,3
    d140:	8c4cccc4 	addi	r17,r17,13107
    d144:	840cccc4 	addi	r16,r16,13107
    d148:	00000e06 	br	d184 <LMS7002M_trf_set_loopback_pad+0xdc>
double LMS7002M_trf_set_loopback_pad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    //there are 4 discrete gain values, use the midpoints
    double actual = 0.0;
    int val = 0;
    if      (gain >= (-1.4-0)/2)   val = 0, actual = 0.0;
    d14c:	0025883a 	mov	r18,zero
    d150:	0023883a 	mov	r17,zero
    d154:	0021883a 	mov	r16,zero
    d158:	00000a06 	br	d184 <LMS7002M_trf_set_loopback_pad+0xdc>
    else if (gain >= (-1.4-3.3)/2) val = 1, actual = -1.4;
    d15c:	045999b4 	movhi	r17,26214
    d160:	04800044 	movi	r18,1
    d164:	8c599984 	addi	r17,r17,26214
    d168:	042ffdb4 	movhi	r16,49142
    d16c:	00000406 	br	d180 <LMS7002M_trf_set_loopback_pad+0xd8>
    else if (gain >= (-3.3-4.3)/2) val = 2, actual = -3.3;
    d170:	045999b4 	movhi	r17,26214
    d174:	04800084 	movi	r18,2
    d178:	8c599984 	addi	r17,r17,26214
    d17c:	043002b4 	movhi	r16,49162
    d180:	84199984 	addi	r16,r16,26214
    else                           val = 3, actual = -4.3;

    LMS7002M_set_mac_ch(self, channel);
    d184:	a00b883a 	mov	r5,r20
    d188:	9809883a 	mov	r4,r19
    d18c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0101_l_loopb_txpad_trf = val;
    d190:	98846917 	ldw	r2,4516(r19)
    LMS7002M_regs_spi_write(self, 0x0101);
    d194:	01404044 	movi	r5,257
    d198:	9809883a 	mov	r4,r19
    else if (gain >= (-1.4-3.3)/2) val = 1, actual = -1.4;
    else if (gain >= (-3.3-4.3)/2) val = 2, actual = -3.3;
    else                           val = 3, actual = -4.3;

    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0101_l_loopb_txpad_trf = val;
    d19c:	14813c15 	stw	r18,1264(r2)
    LMS7002M_regs_spi_write(self, 0x0101);
    d1a0:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    return actual;
}
    d1a4:	8805883a 	mov	r2,r17
    d1a8:	8007883a 	mov	r3,r16
    d1ac:	dfc00517 	ldw	ra,20(sp)
    d1b0:	dd000417 	ldw	r20,16(sp)
    d1b4:	dcc00317 	ldw	r19,12(sp)
    d1b8:	dc800217 	ldw	r18,8(sp)
    d1bc:	dc400117 	ldw	r17,4(sp)
    d1c0:	dc000017 	ldw	r16,0(sp)
    d1c4:	dec00604 	addi	sp,sp,24
    d1c8:	f800283a 	ret

0000d1cc <setup_tx_cal_tone>:

/***********************************************************************
 * Re-tune the CORDICs based on the bandwidth
 **********************************************************************/
static void setup_tx_cal_tone(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    d1cc:	defffb04 	addi	sp,sp,-20
    d1d0:	dfc00415 	stw	ra,16(sp)
    d1d4:	dcc00315 	stw	r19,12(sp)
    d1d8:	dc800215 	stw	r18,8(sp)
    d1dc:	3027883a 	mov	r19,r6
    d1e0:	3825883a 	mov	r18,r7
    d1e4:	dc400115 	stw	r17,4(sp)
    d1e8:	dc000015 	stw	r16,0(sp)
    d1ec:	2823883a 	mov	r17,r5
    d1f0:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    d1f4:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    const double txtsp_rate = self->cgen_freq;
    const double tx_nco_freq = bw;
    LMS7002M_txtsp_set_freq(self, channel, tx_nco_freq/txtsp_rate);
    d1f8:	81846a17 	ldw	r6,4520(r16)
    d1fc:	81c46b17 	ldw	r7,4524(r16)
    d200:	9809883a 	mov	r4,r19
    d204:	900b883a 	mov	r5,r18
    d208:	0026a540 	call	26a54 <__divdf3>
    d20c:	100d883a 	mov	r6,r2
    d210:	180f883a 	mov	r7,r3
    d214:	880b883a 	mov	r5,r17
    d218:	8009883a 	mov	r4,r16
    d21c:	000e1f40 	call	e1f4 <LMS7002M_txtsp_set_freq>

    const double rxtsp_rate = self->cgen_freq/4;
    const double rx_nco_freq = tx_nco_freq-1e6;
    LMS7002M_rxtsp_set_freq(self, channel, rx_nco_freq/rxtsp_rate);
    d220:	01d04bf4 	movhi	r7,16687
    d224:	9809883a 	mov	r4,r19
    d228:	900b883a 	mov	r5,r18
    d22c:	000d883a 	mov	r6,zero
    d230:	39e12004 	addi	r7,r7,-31616
    d234:	0027ee80 	call	27ee8 <__subdf3>
    d238:	81046a17 	ldw	r4,4520(r16)
    d23c:	81446b17 	ldw	r5,4524(r16)
    d240:	000d883a 	mov	r6,zero
    d244:	01cff434 	movhi	r7,16336
    d248:	1027883a 	mov	r19,r2
    d24c:	1825883a 	mov	r18,r3
    d250:	002767c0 	call	2767c <__muldf3>
    d254:	9809883a 	mov	r4,r19
    d258:	900b883a 	mov	r5,r18
    d25c:	100d883a 	mov	r6,r2
    d260:	180f883a 	mov	r7,r3
    d264:	0026a540 	call	26a54 <__divdf3>
    d268:	100d883a 	mov	r6,r2
    d26c:	180f883a 	mov	r7,r3
    d270:	880b883a 	mov	r5,r17
    d274:	8009883a 	mov	r4,r16
}
    d278:	dfc00417 	ldw	ra,16(sp)
    d27c:	dcc00317 	ldw	r19,12(sp)
    d280:	dc800217 	ldw	r18,8(sp)
    d284:	dc400117 	ldw	r17,4(sp)
    d288:	dc000017 	ldw	r16,0(sp)
    d28c:	dec00504 	addi	sp,sp,20
    const double tx_nco_freq = bw;
    LMS7002M_txtsp_set_freq(self, channel, tx_nco_freq/txtsp_rate);

    const double rxtsp_rate = self->cgen_freq/4;
    const double rx_nco_freq = tx_nco_freq-1e6;
    LMS7002M_rxtsp_set_freq(self, channel, rx_nco_freq/rxtsp_rate);
    d290:	000bea41 	jmpi	bea4 <LMS7002M_rxtsp_set_freq>

0000d294 <tx_cal_loop.isra.0.constprop.1>:
}

/***********************************************************************
 * Tx calibration loop
 **********************************************************************/
static int tx_cal_loop(
    d294:	defff404 	addi	sp,sp,-48
    d298:	dfc00b15 	stw	ra,44(sp)
    d29c:	dd800815 	stw	r22,32(sp)
    d2a0:	dd000615 	stw	r20,24(sp)
    d2a4:	dcc00515 	stw	r19,20(sp)
    d2a8:	dc800415 	stw	r18,16(sp)
    d2ac:	dc400315 	stw	r17,12(sp)
    d2b0:	2825883a 	mov	r18,r5
    d2b4:	dc000215 	stw	r16,8(sp)
    LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw,
    int *reg_ptr, const int reg_addr, const int reg_max, const char *reg_name)
{
    LMS7002M_set_mac_ch(self, channel);
    d2b8:	d9800015 	stw	r6,0(sp)
}

/***********************************************************************
 * Tx calibration loop
 **********************************************************************/
static int tx_cal_loop(
    d2bc:	2021883a 	mov	r16,r4
    LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw,
    int *reg_ptr, const int reg_addr, const int reg_max, const char *reg_name)
{
    LMS7002M_set_mac_ch(self, channel);
    d2c0:	d9c00115 	stw	r7,4(sp)
}

/***********************************************************************
 * Tx calibration loop
 **********************************************************************/
static int tx_cal_loop(
    d2c4:	df000a15 	stw	fp,40(sp)
    d2c8:	ddc00915 	stw	r23,36(sp)
    d2cc:	dd400715 	stw	r21,28(sp)
    d2d0:	dd800c17 	ldw	r22,48(sp)
    LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw,
    int *reg_ptr, const int reg_addr, const int reg_max, const char *reg_name)
{
    LMS7002M_set_mac_ch(self, channel);
    d2d4:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //--- cgen already set prior ---//

    //--- gain selection ---//
    const int rssi_value_50k = cal_gain_selection(self, channel);
    d2d8:	900b883a 	mov	r5,r18
    d2dc:	8009883a 	mov	r4,r16
    d2e0:	0003b140 	call	3b14 <cal_gain_selection>

    //--- setup calibration tone ---//
    setup_tx_cal_tone(self, channel, bw);
    d2e4:	d9800017 	ldw	r6,0(sp)
    d2e8:	d9c00117 	ldw	r7,4(sp)
    d2ec:	900b883a 	mov	r5,r18
    d2f0:	8009883a 	mov	r4,r16
    LMS7002M_set_mac_ch(self, channel);

    //--- cgen already set prior ---//

    //--- gain selection ---//
    const int rssi_value_50k = cal_gain_selection(self, channel);
    d2f4:	1027883a 	mov	r19,r2

    //--- setup calibration tone ---//
    setup_tx_cal_tone(self, channel, bw);
    d2f8:	000d1cc0 	call	d1cc <setup_tx_cal_tone>

    //--- calibration loop ---//
    size_t iter = 0;
    uint16_t rssi_value = cal_read_rssi(self, channel);
    d2fc:	900b883a 	mov	r5,r18
    d300:	8009883a 	mov	r4,r16
    d304:	00017ac0 	call	17ac <cal_read_rssi>
    int adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    d308:	9809883a 	mov	r4,r19
    //--- setup calibration tone ---//
    setup_tx_cal_tone(self, channel, bw);

    //--- calibration loop ---//
    size_t iter = 0;
    uint16_t rssi_value = cal_read_rssi(self, channel);
    d30c:	1023883a 	mov	r17,r2
    int adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    d310:	00288640 	call	28864 <__floatsidf>
    d314:	018b7834 	movhi	r6,11744
    d318:	01cff9f4 	movhi	r7,16359
    d31c:	318346c4 	addi	r6,r6,3355
    d320:	39e82404 	addi	r7,r7,-24432
    d324:	180b883a 	mov	r5,r3
    d328:	1009883a 	mov	r4,r2
    d32c:	002767c0 	call	2767c <__muldf3>
    d330:	893fffcc 	andi	r4,r17,65535
    d334:	1027883a 	mov	r19,r2
    d338:	1829883a 	mov	r20,r3
    d33c:	00288640 	call	28864 <__floatsidf>
    d340:	980d883a 	mov	r6,r19
    d344:	a00f883a 	mov	r7,r20
    d348:	1009883a 	mov	r4,r2
    d34c:	180b883a 	mov	r5,r3
    d350:	00275880 	call	27588 <__ledf2>
    d354:	10000216 	blt	r2,zero,d360 <tx_cal_loop.isra.0.constprop.1+0xcc>
    d358:	04400044 	movi	r17,1
    d35c:	00000106 	br	d364 <tx_cal_loop.isra.0.constprop.1+0xd0>
    d360:	047fffc4 	movi	r17,-1
            //LMS7_logf(LMS7_ERROR, "failed to cal %s -> %d", reg_name, *reg_ptr);
            return -1;
        }

        rssi_value = cal_read_rssi(self, channel);
        adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    d364:	05408044 	movi	r21,513
        LMS7002M_regs_spi_write(self, 0x010a);

        rssi_value = cal_read_rssi(self, channel);
        if (rssi_value > rssi_value_50k*0.7071 && adjust < 0) break;
        if (rssi_value < rssi_value_50k*0.7071 && adjust > 0) break;
        if (LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 0 &&
    d368:	05c007c4 	movi	r23,31
            LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 31) continue;

        *reg_ptr -= adjust*5;
        LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = 16;
    d36c:	07000404 	movi	fp,16
    d370:	ad7fffc4 	addi	r21,r21,-1
    size_t iter = 0;
    uint16_t rssi_value = cal_read_rssi(self, channel);
    int adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    while (true)
    {
        if (iter++ == MAX_CAL_LOOP_ITERS)
    d374:	a8004c26 	beq	r21,zero,d4a8 <tx_cal_loop.isra.0.constprop.1+0x214>
        {
            //LMS7_logf(LMS7_ERROR, "failed to converge when calibrating %s", reg_name);
            return -1;
        }

        LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb += adjust;
    d378:	8009883a 	mov	r4,r16
    d37c:	00091e00 	call	91e0 <LMS7002M_regs>
    d380:	10c15e17 	ldw	r3,1400(r2)
        LMS7002M_regs_spi_write(self, 0x010a);
    d384:	01404284 	movi	r5,266
    d388:	8009883a 	mov	r4,r16
        {
            //LMS7_logf(LMS7_ERROR, "failed to converge when calibrating %s", reg_name);
            return -1;
        }

        LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb += adjust;
    d38c:	1c47883a 	add	r3,r3,r17
    d390:	10c15e15 	stw	r3,1400(r2)
        LMS7002M_regs_spi_write(self, 0x010a);
    d394:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

        rssi_value = cal_read_rssi(self, channel);
    d398:	900b883a 	mov	r5,r18
    d39c:	8009883a 	mov	r4,r16
    d3a0:	00017ac0 	call	17ac <cal_read_rssi>
        if (rssi_value > rssi_value_50k*0.7071 && adjust < 0) break;
    d3a4:	113fffcc 	andi	r4,r2,65535
    d3a8:	00288640 	call	28864 <__floatsidf>
    d3ac:	180f883a 	mov	r7,r3
    d3b0:	100d883a 	mov	r6,r2
    d3b4:	9809883a 	mov	r4,r19
    d3b8:	a00b883a 	mov	r5,r20
    d3bc:	d8c00115 	stw	r3,4(sp)
    d3c0:	d8800015 	stw	r2,0(sp)
    d3c4:	00275880 	call	27588 <__ledf2>
    d3c8:	d8c00117 	ldw	r3,4(sp)
    d3cc:	da000017 	ldw	r8,0(sp)
    d3d0:	1000020e 	bge	r2,zero,d3dc <tx_cal_loop.isra.0.constprop.1+0x148>
    d3d4:	00bfffc4 	movi	r2,-1
    d3d8:	88803526 	beq	r17,r2,d4b0 <tx_cal_loop.isra.0.constprop.1+0x21c>
        if (rssi_value < rssi_value_50k*0.7071 && adjust > 0) break;
    d3dc:	400d883a 	mov	r6,r8
    d3e0:	180f883a 	mov	r7,r3
    d3e4:	9809883a 	mov	r4,r19
    d3e8:	a00b883a 	mov	r5,r20
    d3ec:	00274ac0 	call	274ac <__gedf2>
    d3f0:	0080020e 	bge	zero,r2,d3fc <tx_cal_loop.isra.0.constprop.1+0x168>
    d3f4:	00800044 	movi	r2,1
    d3f8:	88802d26 	beq	r17,r2,d4b0 <tx_cal_loop.isra.0.constprop.1+0x21c>
        if (LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 0 &&
    d3fc:	8009883a 	mov	r4,r16
    d400:	00091e00 	call	91e0 <LMS7002M_regs>
    d404:	10815e17 	ldw	r2,1400(r2)
    d408:	1000131e 	bne	r2,zero,d458 <tx_cal_loop.isra.0.constprop.1+0x1c4>
            LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 31) continue;

        *reg_ptr -= adjust*5;
    d40c:	017ffec4 	movi	r5,-5
    d410:	8809883a 	mov	r4,r17
    d414:	0025f840 	call	25f84 <__mulsi3>
    d418:	b0c00017 	ldw	r3,0(r22)
        LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = 16;
    d41c:	8009883a 	mov	r4,r16
        if (rssi_value > rssi_value_50k*0.7071 && adjust < 0) break;
        if (rssi_value < rssi_value_50k*0.7071 && adjust > 0) break;
        if (LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 0 &&
            LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 31) continue;

        *reg_ptr -= adjust*5;
    d420:	1885883a 	add	r2,r3,r2
    d424:	b0800015 	stw	r2,0(r22)
        LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = 16;
    d428:	00091e00 	call	91e0 <LMS7002M_regs>
    d42c:	17015e15 	stw	fp,1400(r2)
        LMS7002M_regs_spi_write(self, 0x010a);
    d430:	01404284 	movi	r5,266
    d434:	8009883a 	mov	r4,r16
    d438:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
        LMS7002M_regs_spi_write(self, reg_addr);
    d43c:	d9400d17 	ldw	r5,52(sp)
    d440:	8009883a 	mov	r4,r16
    d444:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

        if (*reg_ptr < 0 || *reg_ptr > reg_max)
    d448:	b0800017 	ldw	r2,0(r22)
    d44c:	00c03fc4 	movi	r3,255
    d450:	1880062e 	bgeu	r3,r2,d46c <tx_cal_loop.isra.0.constprop.1+0x1d8>
    d454:	00001406 	br	d4a8 <tx_cal_loop.isra.0.constprop.1+0x214>

        rssi_value = cal_read_rssi(self, channel);
        if (rssi_value > rssi_value_50k*0.7071 && adjust < 0) break;
        if (rssi_value < rssi_value_50k*0.7071 && adjust > 0) break;
        if (LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 0 &&
            LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 31) continue;
    d458:	8009883a 	mov	r4,r16
    d45c:	00091e00 	call	91e0 <LMS7002M_regs>
        LMS7002M_regs_spi_write(self, 0x010a);

        rssi_value = cal_read_rssi(self, channel);
        if (rssi_value > rssi_value_50k*0.7071 && adjust < 0) break;
        if (rssi_value < rssi_value_50k*0.7071 && adjust > 0) break;
        if (LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 0 &&
    d460:	10815e17 	ldw	r2,1400(r2)
    d464:	15ffc21e 	bne	r2,r23,d370 <__alt_data_end+0xfffceb70>
    d468:	003fe806 	br	d40c <__alt_data_end+0xfffcec0c>
        {
            //LMS7_logf(LMS7_ERROR, "failed to cal %s -> %d", reg_name, *reg_ptr);
            return -1;
        }

        rssi_value = cal_read_rssi(self, channel);
    d46c:	900b883a 	mov	r5,r18
    d470:	8009883a 	mov	r4,r16
    d474:	00017ac0 	call	17ac <cal_read_rssi>
        adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    d478:	113fffcc 	andi	r4,r2,65535
    d47c:	00288640 	call	28864 <__floatsidf>
    d480:	100d883a 	mov	r6,r2
    d484:	180f883a 	mov	r7,r3
    d488:	9809883a 	mov	r4,r19
    d48c:	a00b883a 	mov	r5,r20
    d490:	00274ac0 	call	274ac <__gedf2>
    d494:	0080020e 	bge	zero,r2,d4a0 <tx_cal_loop.isra.0.constprop.1+0x20c>
    d498:	047fffc4 	movi	r17,-1
    d49c:	003fb406 	br	d370 <__alt_data_end+0xfffceb70>
    d4a0:	04400044 	movi	r17,1
    d4a4:	003fb206 	br	d370 <__alt_data_end+0xfffceb70>
    while (true)
    {
        if (iter++ == MAX_CAL_LOOP_ITERS)
        {
            //LMS7_logf(LMS7_ERROR, "failed to converge when calibrating %s", reg_name);
            return -1;
    d4a8:	00bfffc4 	movi	r2,-1
    d4ac:	00000106 	br	d4b4 <tx_cal_loop.isra.0.constprop.1+0x220>
        rssi_value = cal_read_rssi(self, channel);
        adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    }
    //LMS7_logf(LMS7_DEBUG, "%s = %d", reg_name, *reg_ptr);
    //LMS7_logf(LMS7_DEBUG, "ccal_lpflad_tbb = %d", LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb);
    return 0;
    d4b0:	0005883a 	mov	r2,zero
}
    d4b4:	dfc00b17 	ldw	ra,44(sp)
    d4b8:	df000a17 	ldw	fp,40(sp)
    d4bc:	ddc00917 	ldw	r23,36(sp)
    d4c0:	dd800817 	ldw	r22,32(sp)
    d4c4:	dd400717 	ldw	r21,28(sp)
    d4c8:	dd000617 	ldw	r20,24(sp)
    d4cc:	dcc00517 	ldw	r19,20(sp)
    d4d0:	dc800417 	ldw	r18,16(sp)
    d4d4:	dc400317 	ldw	r17,12(sp)
    d4d8:	dc000217 	ldw	r16,8(sp)
    d4dc:	dec00c04 	addi	sp,sp,48
    d4e0:	f800283a 	ret

0000d4e4 <tx_cal_init>:

/***********************************************************************
 * Prepare for TX filter self-calibration
 **********************************************************************/
int tx_cal_init(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    d4e4:	defff904 	addi	sp,sp,-28
    d4e8:	dfc00615 	stw	ra,24(sp)
    d4ec:	dd400515 	stw	r21,20(sp)
    d4f0:	dd000415 	stw	r20,16(sp)
    d4f4:	dcc00315 	stw	r19,12(sp)
    d4f8:	dc800215 	stw	r18,8(sp)
    d4fc:	dc400115 	stw	r17,4(sp)
    d500:	2825883a 	mov	r18,r5
    d504:	dc000015 	stw	r16,0(sp)
    d508:	2021883a 	mov	r16,r4
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    d50c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //--- rfe ---
    LMS7002M_regs(self)->reg_0x010c_en_g_rfe = 0;
    d510:	8009883a 	mov	r4,r16
    d514:	00091e00 	call	91e0 <LMS7002M_regs>
    d518:	10016a15 	stw	zero,1448(r2)
    LMS7002M_regs_spi_write(self, 0x010c);
    d51c:	8009883a 	mov	r4,r16
    d520:	01404304 	movi	r5,268
    d524:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- rbb ---
    set_addrs_to_default(self, channel, 0x0115, 0x011B);
    d528:	04c04544 	movi	r19,277
    d52c:	980d883a 	mov	r6,r19
    d530:	01c046c4 	movi	r7,283
    d534:	900b883a 	mov	r5,r18
    d538:	8009883a 	mov	r4,r16
    d53c:	00018040 	call	1804 <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    d540:	8009883a 	mov	r4,r16
    d544:	04400044 	movi	r17,1
    d548:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 3;
    d54c:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x010c_en_g_rfe = 0;
    LMS7002M_regs_spi_write(self, 0x010c);

    //--- rbb ---
    set_addrs_to_default(self, channel, 0x0115, 0x011B);
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    d550:	14418615 	stw	r17,1560(r2)
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 3;
    d554:	00091e00 	call	91e0 <LMS7002M_regs>
    d558:	050000c4 	movi	r20,3
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    d55c:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x010c);

    //--- rbb ---
    set_addrs_to_default(self, channel, 0x0115, 0x011B);
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 3;
    d560:	15018e15 	stw	r20,1592(r2)
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    d564:	00091e00 	call	91e0 <LMS7002M_regs>
    d568:	05400504 	movi	r21,20
    LMS7002M_regs(self)->reg_0x0119_ict_pga_in_rbb = 20;
    d56c:	8009883a 	mov	r4,r16

    //--- rbb ---
    set_addrs_to_default(self, channel, 0x0115, 0x011B);
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 3;
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    d570:	15419215 	stw	r21,1608(r2)
    LMS7002M_regs(self)->reg_0x0119_ict_pga_in_rbb = 20;
    d574:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x011a_c_ctl_pga_rbb = 3;
    d578:	8009883a 	mov	r4,r16
    //--- rbb ---
    set_addrs_to_default(self, channel, 0x0115, 0x011B);
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 3;
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    LMS7002M_regs(self)->reg_0x0119_ict_pga_in_rbb = 20;
    d57c:	15419315 	stw	r21,1612(r2)
    LMS7002M_regs(self)->reg_0x011a_c_ctl_pga_rbb = 3;
    d580:	00091e00 	call	91e0 <LMS7002M_regs>
    d584:	15019615 	stw	r20,1624(r2)
    LMS7002M_regs_spi_write(self, 0x0115);
    d588:	980b883a 	mov	r5,r19
    d58c:	8009883a 	mov	r4,r16
    d590:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0118);
    d594:	8009883a 	mov	r4,r16
    d598:	01404604 	movi	r5,280
    d59c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0119);
    d5a0:	8009883a 	mov	r4,r16
    d5a4:	01404644 	movi	r5,281
    d5a8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x011a);
    d5ac:	01404684 	movi	r5,282
    d5b0:	8009883a 	mov	r4,r16
    d5b4:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- trf ---
    LMS7002M_regs(self)->reg_0x0100_en_g_trf = 0;
    d5b8:	8009883a 	mov	r4,r16
    d5bc:	00091e00 	call	91e0 <LMS7002M_regs>
    d5c0:	10013a15 	stw	zero,1256(r2)
    LMS7002M_regs_spi_write(self, 0x0100);
    d5c4:	8009883a 	mov	r4,r16
    d5c8:	01404004 	movi	r5,256
    d5cc:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- tbb ---
    set_addrs_to_default(self, channel, 0x0105, 0x010B);
    d5d0:	01c042c4 	movi	r7,267
    d5d4:	01804144 	movi	r6,261
    d5d8:	900b883a 	mov	r5,r18
    d5dc:	8009883a 	mov	r4,r16
    d5e0:	00018040 	call	1804 <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    d5e4:	8009883a 	mov	r4,r16
    d5e8:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    d5ec:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0100_en_g_trf = 0;
    LMS7002M_regs_spi_write(self, 0x0100);

    //--- tbb ---
    set_addrs_to_default(self, channel, 0x0105, 0x010B);
    LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    d5f0:	14415715 	stw	r17,1372(r2)
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    d5f4:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_gg_frp_tbb = 6;
    d5f8:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0100);

    //--- tbb ---
    set_addrs_to_default(self, channel, 0x0105, 0x010B);
    LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    d5fc:	14415815 	stw	r17,1376(r2)
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_gg_frp_tbb = 6;
    d600:	00091e00 	call	91e0 <LMS7002M_regs>
    d604:	00c00184 	movi	r3,6
    d608:	10c15915 	stw	r3,1380(r2)
    LMS7002M_regs_spi_write(self, 0x0108);
    d60c:	8009883a 	mov	r4,r16
    d610:	01404204 	movi	r5,264
    d614:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- afe ---
    LMS7002M_afe_enable(self, LMS_RX, channel, true);
    d618:	880f883a 	mov	r7,r17
    d61c:	900d883a 	mov	r6,r18
    d620:	8009883a 	mov	r4,r16
    d624:	01400084 	movi	r5,2
    d628:	00013040 	call	1304 <LMS7002M_afe_enable>
    LMS7002M_afe_enable(self, LMS_TX, channel, true);
    d62c:	880f883a 	mov	r7,r17
    d630:	900d883a 	mov	r6,r18
    d634:	880b883a 	mov	r5,r17
    d638:	8009883a 	mov	r4,r16
    d63c:	00013040 	call	1304 <LMS7002M_afe_enable>
    LMS7002M_set_mac_ch(self, channel);
    d640:	900b883a 	mov	r5,r18
    d644:	8009883a 	mov	r4,r16
    d648:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //--- bias -- must write to chA ---//
    LMS7002M_set_mac_ch(self, LMS_CHA);
    d64c:	01401044 	movi	r5,65
    d650:	8009883a 	mov	r4,r16
    d654:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    const int rp_calib_bias = LMS7002M_regs(self)->reg_0x0084_rp_calib_bias;
    d658:	8009883a 	mov	r4,r16
    d65c:	00091e00 	call	91e0 <LMS7002M_regs>
    set_addrs_to_default(self, channel, 0x0083, 0x0084);
    d660:	01c02104 	movi	r7,132
    d664:	018020c4 	movi	r6,131
    d668:	900b883a 	mov	r5,r18
    d66c:	8009883a 	mov	r4,r16
    LMS7002M_afe_enable(self, LMS_TX, channel, true);
    LMS7002M_set_mac_ch(self, channel);

    //--- bias -- must write to chA ---//
    LMS7002M_set_mac_ch(self, LMS_CHA);
    const int rp_calib_bias = LMS7002M_regs(self)->reg_0x0084_rp_calib_bias;
    d670:	14c06b17 	ldw	r19,428(r2)
    set_addrs_to_default(self, channel, 0x0083, 0x0084);
    d674:	00018040 	call	1804 <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0084_rp_calib_bias = rp_calib_bias;
    d678:	8009883a 	mov	r4,r16
    d67c:	00091e00 	call	91e0 <LMS7002M_regs>
    d680:	14c06b15 	stw	r19,428(r2)
    LMS7002M_set_mac_ch(self, channel);
    d684:	900b883a 	mov	r5,r18
    d688:	8009883a 	mov	r4,r16
    d68c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    d690:	04c08004 	movi	r19,512
    d694:	980d883a 	mov	r6,r19
    d698:	01c08304 	movi	r7,524
    d69c:	900b883a 	mov	r5,r18
    d6a0:	8009883a 	mov	r4,r16
    d6a4:	00018040 	call	1804 <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    d6a8:	8009883a 	mov	r4,r16
    d6ac:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    d6b0:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0084_rp_calib_bias = rp_calib_bias;
    LMS7002M_set_mac_ch(self, channel);

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    d6b4:	1441ce15 	stw	r17,1848(r2)
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    d6b8:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    d6bc:	8009883a 	mov	r4,r16
    LMS7002M_set_mac_ch(self, channel);

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    d6c0:	1441cf15 	stw	r17,1852(r2)
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    d6c4:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0208_gfir2_byp = 1;
    d6c8:	8009883a 	mov	r4,r16

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    d6cc:	1441e215 	stw	r17,1928(r2)
    LMS7002M_regs(self)->reg_0x0208_gfir2_byp = 1;
    d6d0:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0208_gfir1_byp = 1;
    d6d4:	8009883a 	mov	r4,r16
    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    LMS7002M_regs(self)->reg_0x0208_gfir2_byp = 1;
    d6d8:	1441e315 	stw	r17,1932(r2)
    LMS7002M_regs(self)->reg_0x0208_gfir1_byp = 1;
    d6dc:	00091e00 	call	91e0 <LMS7002M_regs>
    d6e0:	1441e415 	stw	r17,1936(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    d6e4:	980b883a 	mov	r5,r19
    d6e8:	8009883a 	mov	r4,r16
    d6ec:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0208);
    d6f0:	8009883a 	mov	r4,r16
    d6f4:	01408204 	movi	r5,520
    d6f8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_txtsp_tsg_const(self, channel, 0x7fff, 0x8000);
    d6fc:	900b883a 	mov	r5,r18
    d700:	8009883a 	mov	r4,r16
    d704:	01e00014 	movui	r7,32768
    d708:	019fffc4 	movi	r6,32767
    d70c:	000e29c0 	call	e29c <LMS7002M_txtsp_tsg_const>

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    d710:	01c103c4 	movi	r7,1039
    d714:	01810004 	movi	r6,1024
    d718:	900b883a 	mov	r5,r18
    d71c:	8009883a 	mov	r4,r16
    d720:	00018040 	call	1804 <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    d724:	8009883a 	mov	r4,r16
    d728:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    d72c:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0208);
    LMS7002M_txtsp_tsg_const(self, channel, 0x7fff, 0x8000);

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    d730:	14420a15 	stw	r17,2088(r2)
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    d734:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    d738:	8009883a 	mov	r4,r16
    LMS7002M_txtsp_tsg_const(self, channel, 0x7fff, 0x8000);

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    d73c:	14421115 	stw	r17,2116(r2)
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    d740:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040c_gfir1_byp = 1;
    d744:	8009883a 	mov	r4,r16

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    d748:	14421215 	stw	r17,2120(r2)
    LMS7002M_regs(self)->reg_0x040c_gfir1_byp = 1;
    d74c:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040a_agc_avg = 7;
    d750:	8009883a 	mov	r4,r16
    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir1_byp = 1;
    d754:	14421315 	stw	r17,2124(r2)
    LMS7002M_regs(self)->reg_0x040a_agc_avg = 7;
    d758:	00091e00 	call	91e0 <LMS7002M_regs>
    d75c:	00c001c4 	movi	r3,7
    d760:	10c20b15 	stw	r3,2092(r2)
    LMS7002M_regs(self)->reg_0x040c_cmix_gain = 1;
    d764:	8009883a 	mov	r4,r16
    d768:	00091e00 	call	91e0 <LMS7002M_regs>
    d76c:	14420d15 	stw	r17,2100(r2)
    LMS7002M_regs_spi_write(self, 0x040a);
    d770:	8009883a 	mov	r4,r16
    d774:	01410284 	movi	r5,1034
    d778:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x040c);
    d77c:	8009883a 	mov	r4,r16
    d780:	01410304 	movi	r5,1036
    d784:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- initial cal tone ---//
    setup_tx_cal_tone(self, channel, 50e3);
    d788:	01d03a34 	movhi	r7,16616
    d78c:	000d883a 	mov	r6,zero
    d790:	39da8004 	addi	r7,r7,27136
    d794:	900b883a 	mov	r5,r18
    d798:	8009883a 	mov	r4,r16
    d79c:	000d1cc0 	call	d1cc <setup_tx_cal_tone>

    return status;
}
    d7a0:	0005883a 	mov	r2,zero
    d7a4:	dfc00617 	ldw	ra,24(sp)
    d7a8:	dd400517 	ldw	r21,20(sp)
    d7ac:	dd000417 	ldw	r20,16(sp)
    d7b0:	dcc00317 	ldw	r19,12(sp)
    d7b4:	dc800217 	ldw	r18,8(sp)
    d7b8:	dc400117 	ldw	r17,4(sp)
    d7bc:	dc000017 	ldw	r16,0(sp)
    d7c0:	dec00704 	addi	sp,sp,28
    d7c4:	f800283a 	ret

0000d7c8 <LMS7002M_tbb_set_filter_bw>:

/***********************************************************************
 * Tx calibration dispatcher
 **********************************************************************/
int LMS7002M_tbb_set_filter_bw(LMS7002M_t *self, const LMS7002M_chan_t channel, double bw, double *bwactual)
{
    d7c8:	defb8604 	addi	sp,sp,-4584
    d7cc:	dd047415 	stw	r20,4560(sp)
    d7d0:	dc847215 	stw	r18,4552(sp)
    d7d4:	dc447115 	stw	r17,4548(sp)
    d7d8:	dc047015 	stw	r16,4544(sp)
    d7dc:	3023883a 	mov	r17,r6
    d7e0:	3825883a 	mov	r18,r7
    d7e4:	dfc47915 	stw	ra,4580(sp)
    d7e8:	df047815 	stw	fp,4576(sp)
    d7ec:	ddc47715 	stw	r23,4572(sp)
    d7f0:	dd847615 	stw	r22,4568(sp)
    d7f4:	dd447515 	stw	r21,4564(sp)
    d7f8:	dcc47315 	stw	r19,4556(sp)
    d7fc:	2021883a 	mov	r16,r4
    d800:	2829883a 	mov	r20,r5
    LMS7002M_set_mac_ch(self, channel);
    d804:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    const double lpflad_start = 3e6;
    const double lpflad_stop = 13e6;
    const double lpfh_start = 28e6;
    const double lpf5_start = lpflad_start; //FIXME -> 0.8e6

    if (bw < lpf5_start) bw = lpf5_start;
    d808:	01d051f4 	movhi	r7,16711
    d80c:	000d883a 	mov	r6,zero
    d810:	39f8d804 	addi	r7,r7,-7328
    d814:	8809883a 	mov	r4,r17
    d818:	900b883a 	mov	r5,r18
    d81c:	00275880 	call	27588 <__ledf2>
    d820:	10001d16 	blt	r2,zero,d898 <LMS7002M_tbb_set_filter_bw+0xd0>
    if (bw > lpflad_stop && bw < lpfh_start) bw = lpfh_start; //clip up to high-band
    d824:	01d05a74 	movhi	r7,16745
    d828:	000d883a 	mov	r6,zero
    d82c:	39f2ea04 	addi	r7,r7,-13400
    d830:	8809883a 	mov	r4,r17
    d834:	900b883a 	mov	r5,r18
    d838:	00274ac0 	call	274ac <__gedf2>
    d83c:	0080070e 	bge	zero,r2,d85c <LMS7002M_tbb_set_filter_bw+0x94>
    d840:	01d05ef4 	movhi	r7,16763
    d844:	000d883a 	mov	r6,zero
    d848:	39ecfc04 	addi	r7,r7,-19472
    d84c:	8809883a 	mov	r4,r17
    d850:	900b883a 	mov	r5,r18
    d854:	00275880 	call	27588 <__ledf2>
    d858:	10001316 	blt	r2,zero,d8a8 <LMS7002M_tbb_set_filter_bw+0xe0>
    const int path = (bw < lpflad_start)?LMS7002M_TBB_S5:(bw <= lpflad_stop)?LMS7002M_TBB_LAD:LMS7002M_RBB_HBF;
    d85c:	01d051f4 	movhi	r7,16711
    d860:	000d883a 	mov	r6,zero
    d864:	39f8d804 	addi	r7,r7,-7328
    d868:	8809883a 	mov	r4,r17
    d86c:	900b883a 	mov	r5,r18
    d870:	00275880 	call	27588 <__ledf2>
    d874:	10001116 	blt	r2,zero,d8bc <LMS7002M_tbb_set_filter_bw+0xf4>
    d878:	01d05a74 	movhi	r7,16745
    d87c:	000d883a 	mov	r6,zero
    d880:	39f2ea04 	addi	r7,r7,-13400
    d884:	8809883a 	mov	r4,r17
    d888:	900b883a 	mov	r5,r18
    d88c:	00275880 	call	27588 <__ledf2>
    d890:	00800c0e 	bge	zero,r2,d8c4 <LMS7002M_tbb_set_filter_bw+0xfc>
    d894:	00000706 	br	d8b4 <LMS7002M_tbb_set_filter_bw+0xec>
    const double lpflad_start = 3e6;
    const double lpflad_stop = 13e6;
    const double lpfh_start = 28e6;
    const double lpf5_start = lpflad_start; //FIXME -> 0.8e6

    if (bw < lpf5_start) bw = lpf5_start;
    d898:	049051f4 	movhi	r18,16711
    d89c:	0023883a 	mov	r17,zero
    d8a0:	94b8d804 	addi	r18,r18,-7328
    d8a4:	00000706 	br	d8c4 <LMS7002M_tbb_set_filter_bw+0xfc>
    if (bw > lpflad_stop && bw < lpfh_start) bw = lpfh_start; //clip up to high-band
    d8a8:	04905ef4 	movhi	r18,16763
    d8ac:	0023883a 	mov	r17,zero
    d8b0:	94acfc04 	addi	r18,r18,-19472
    const int path = (bw < lpflad_start)?LMS7002M_TBB_S5:(bw <= lpflad_stop)?LMS7002M_TBB_LAD:LMS7002M_RBB_HBF;
    d8b4:	05401204 	movi	r21,72
    d8b8:	00000306 	br	d8c8 <LMS7002M_tbb_set_filter_bw+0x100>
    d8bc:	054014c4 	movi	r21,83
    d8c0:	00000106 	br	d8c8 <LMS7002M_tbb_set_filter_bw+0x100>
    d8c4:	05401044 	movi	r21,65

    ////////////////////////////////////////////////////////////////////
    // Save register map
    ////////////////////////////////////////////////////////////////////
    LMS7002M_regs_t saved_map[2];
    memcpy(saved_map, self->_regs, sizeof(saved_map));
    d8c8:	80800104 	addi	r2,r16,4
    d8cc:	01846804 	movi	r6,4512
    d8d0:	100b883a 	mov	r5,r2
    d8d4:	d9000204 	addi	r4,sp,8
    d8d8:	d8846a15 	stw	r2,4520(sp)
    d8dc:	0012fb00 	call	12fb0 <memcpy>

    ////////////////////////////////////////////////////////////////////
    // Clocking configuration
    ////////////////////////////////////////////////////////////////////
    status = cal_setup_cgen(self, bw);
    d8e0:	880b883a 	mov	r5,r17
    d8e4:	900d883a 	mov	r6,r18
    d8e8:	8009883a 	mov	r4,r16
    d8ec:	0003c040 	call	3c04 <cal_setup_cgen>
    d8f0:	1027883a 	mov	r19,r2
    if (status != 0)
    d8f4:	1001971e 	bne	r2,zero,df54 <LMS7002M_tbb_set_filter_bw+0x78c>
    }

    ////////////////////////////////////////////////////////////////////
    // Load initial calibration state
    ////////////////////////////////////////////////////////////////////
    status = tx_cal_init(self, channel);
    d8f8:	a00b883a 	mov	r5,r20
    d8fc:	8009883a 	mov	r4,r16
    d900:	000d4e40 	call	d4e4 <tx_cal_init>
    d904:	1027883a 	mov	r19,r2
    if (status != 0)
    d908:	1001921e 	bne	r2,zero,df54 <LMS7002M_tbb_set_filter_bw+0x78c>
    {
        //LMS7_logf(LMS7_ERROR, "tx_cal_init() failed");
        goto done;
    }
    LMS7002M_tbb_set_path(self, channel, path);
    d90c:	a80d883a 	mov	r6,r21
    d910:	a00b883a 	mov	r5,r20
    d914:	8009883a 	mov	r4,r16
    d918:	000cb3c0 	call	cb3c <LMS7002M_tbb_set_path>

    ////////////////////////////////////////////////////////////////////
    // TBB LPF calibration
    ////////////////////////////////////////////////////////////////////
    if (path == LMS7002M_TBB_S5)  status = tx_cal_tbb_lpfs5(self, channel, bw);
    d91c:	008014c4 	movi	r2,83
    d920:	a880801e 	bne	r21,r2,db24 <LMS7002M_tbb_set_filter_bw+0x35c>
/***********************************************************************
 * Perform TBB LPFS5 filter calibration
 **********************************************************************/
static int tx_cal_tbb_lpfs5(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    LMS7002M_set_mac_ch(self, channel);
    d924:	a00b883a 	mov	r5,r20
    d928:	8009883a 	mov	r4,r16
    d92c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //--- check filter bounds ---//
    if (bw < 0.8e6 || bw > 3.2e6)
    d930:	01d04a34 	movhi	r7,16680
    d934:	000d883a 	mov	r6,zero
    d938:	39da8004 	addi	r7,r7,27136
    d93c:	8809883a 	mov	r4,r17
    d940:	900b883a 	mov	r5,r18
    d944:	00275880 	call	27588 <__ledf2>
    d948:	10018116 	blt	r2,zero,df50 <LMS7002M_tbb_set_filter_bw+0x788>
    d94c:	01d05234 	movhi	r7,16712
    d950:	000d883a 	mov	r6,zero
    d954:	39da8004 	addi	r7,r7,27136
    d958:	8809883a 	mov	r4,r17
    d95c:	900b883a 	mov	r5,r18
    d960:	00274ac0 	call	274ac <__gedf2>
    d964:	00817a16 	blt	zero,r2,df50 <LMS7002M_tbb_set_filter_bw+0x788>
        //LMS7_logf(LMS7_ERROR, "LPFS5 bandwidth not in range[0.8 to 3.2 MHz]");
        return -1;
    }

    //--- setup rcal, path ---//
    const double f = bw/1e6;
    d968:	01d04bf4 	movhi	r7,16687
    d96c:	000d883a 	mov	r6,zero
    d970:	39e12004 	addi	r7,r7,-31616
    d974:	8809883a 	mov	r4,r17
    d978:	900b883a 	mov	r5,r18
    d97c:	0026a540 	call	26a54 <__divdf3>
    const double p1 = 1.93821841029921E-15;
    const double p2 = -0.0429694461214244;
    const double p3 = 0.253501254059498;
    const double p4 = 88.9545445989649;
    const double p5 = -48.0847491316861;
    const int rcal_lpfs5_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    d980:	100d883a 	mov	r6,r2
    d984:	180f883a 	mov	r7,r3
    d988:	1009883a 	mov	r4,r2
    d98c:	180b883a 	mov	r5,r3
        //LMS7_logf(LMS7_ERROR, "LPFS5 bandwidth not in range[0.8 to 3.2 MHz]");
        return -1;
    }

    //--- setup rcal, path ---//
    const double f = bw/1e6;
    d990:	102d883a 	mov	r22,r2
    d994:	182f883a 	mov	r23,r3
    const double p1 = 1.93821841029921E-15;
    const double p2 = -0.0429694461214244;
    const double p3 = 0.253501254059498;
    const double p4 = 88.9545445989649;
    const double p5 = -48.0847491316861;
    const int rcal_lpfs5_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    d998:	002767c0 	call	2767c <__muldf3>
    d99c:	100d883a 	mov	r6,r2
    d9a0:	180f883a 	mov	r7,r3
    d9a4:	b80b883a 	mov	r5,r23
    d9a8:	b009883a 	mov	r4,r22
    d9ac:	d8c46f15 	stw	r3,4540(sp)
    d9b0:	d8846e15 	stw	r2,4536(sp)
    d9b4:	002767c0 	call	2767c <__muldf3>
    LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb = rcal_lpfs5_tbb;
    d9b8:	8009883a 	mov	r4,r16
    const double p1 = 1.93821841029921E-15;
    const double p2 = -0.0429694461214244;
    const double p3 = 0.253501254059498;
    const double p4 = 88.9545445989649;
    const double p5 = -48.0847491316861;
    const int rcal_lpfs5_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    d9bc:	1827883a 	mov	r19,r3
    d9c0:	1039883a 	mov	fp,r2
    LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb = rcal_lpfs5_tbb;
    d9c4:	00091e00 	call	91e0 <LMS7002M_regs>
    d9c8:	e00d883a 	mov	r6,fp
    d9cc:	980f883a 	mov	r7,r19
    d9d0:	b009883a 	mov	r4,r22
    d9d4:	b80b883a 	mov	r5,r23
    d9d8:	d8846d15 	stw	r2,4532(sp)
    d9dc:	002767c0 	call	2767c <__muldf3>
    d9e0:	018d4234 	movhi	r6,13576
    d9e4:	01cf3874 	movhi	r7,15585
    d9e8:	319ae704 	addi	r6,r6,27548
    d9ec:	39dd4e84 	addi	r7,r7,30010
    d9f0:	1009883a 	mov	r4,r2
    d9f4:	180b883a 	mov	r5,r3
    d9f8:	002767c0 	call	2767c <__muldf3>
    d9fc:	0196e8f4 	movhi	r6,23459
    da00:	01efe9b4 	movhi	r7,49062
    da04:	e009883a 	mov	r4,fp
    da08:	980b883a 	mov	r5,r19
    da0c:	318cdc44 	addi	r6,r6,13169
    da10:	39c005c4 	addi	r7,r7,23
    da14:	d8c46c15 	stw	r3,4528(sp)
    da18:	d8846b15 	stw	r2,4524(sp)
    da1c:	002767c0 	call	2767c <__muldf3>
    da20:	db846b17 	ldw	r14,4524(sp)
    da24:	db446c17 	ldw	r13,4528(sp)
    da28:	100d883a 	mov	r6,r2
    da2c:	7009883a 	mov	r4,r14
    da30:	680b883a 	mov	r5,r13
    da34:	180f883a 	mov	r7,r3
    da38:	00261a80 	call	261a8 <__adddf3>
    da3c:	dac46e17 	ldw	r11,4536(sp)
    da40:	da846f17 	ldw	r10,4540(sp)
    da44:	0194bb34 	movhi	r6,21228
    da48:	01cff434 	movhi	r7,16336
    da4c:	5809883a 	mov	r4,r11
    da50:	500b883a 	mov	r5,r10
    da54:	31a374c4 	addi	r6,r6,-29229
    da58:	39ce5744 	addi	r7,r7,14685
    da5c:	1039883a 	mov	fp,r2
    da60:	1827883a 	mov	r19,r3
    da64:	002767c0 	call	2767c <__muldf3>
    da68:	e009883a 	mov	r4,fp
    da6c:	980b883a 	mov	r5,r19
    da70:	100d883a 	mov	r6,r2
    da74:	180f883a 	mov	r7,r3
    da78:	00261a80 	call	261a8 <__adddf3>
    da7c:	01908ef4 	movhi	r6,16955
    da80:	01d015b4 	movhi	r7,16470
    da84:	31b20b04 	addi	r6,r6,-14292
    da88:	39cf45c4 	addi	r7,r7,15639
    da8c:	b009883a 	mov	r4,r22
    da90:	b80b883a 	mov	r5,r23
    da94:	1827883a 	mov	r19,r3
    da98:	1039883a 	mov	fp,r2
    da9c:	002767c0 	call	2767c <__muldf3>
    daa0:	980b883a 	mov	r5,r19
    daa4:	100d883a 	mov	r6,r2
    daa8:	180f883a 	mov	r7,r3
    daac:	e009883a 	mov	r4,fp
    dab0:	00261a80 	call	261a8 <__adddf3>
    dab4:	0183cfb4 	movhi	r6,3902
    dab8:	01d01234 	movhi	r7,16456
    dabc:	319e9944 	addi	r6,r6,31333
    dac0:	39c2b644 	addi	r7,r7,2777
    dac4:	1009883a 	mov	r4,r2
    dac8:	180b883a 	mov	r5,r3
    dacc:	0027ee80 	call	27ee8 <__subdf3>
    dad0:	180b883a 	mov	r5,r3
    dad4:	1009883a 	mov	r4,r2
    dad8:	00287e40 	call	287e4 <__fixdfsi>
    dadc:	da046d17 	ldw	r8,4532(sp)
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 3;
    dae0:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0105);
    LMS7002M_regs_spi_write(self, 0x010a);
    dae4:	04c04284 	movi	r19,266
    const double p2 = -0.0429694461214244;
    const double p3 = 0.253501254059498;
    const double p4 = 88.9545445989649;
    const double p5 = -48.0847491316861;
    const int rcal_lpfs5_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb = rcal_lpfs5_tbb;
    dae8:	40815f15 	stw	r2,1404(r8)
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 3;
    daec:	00091e00 	call	91e0 <LMS7002M_regs>
    daf0:	00c000c4 	movi	r3,3
    daf4:	10c14b15 	stw	r3,1324(r2)
    LMS7002M_regs_spi_write(self, 0x0105);
    daf8:	01404144 	movi	r5,261
    dafc:	8009883a 	mov	r4,r16
    db00:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x010a);
    db04:	980b883a 	mov	r5,r19
    db08:	8009883a 	mov	r4,r16
    db0c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- calibration ---//
    return tx_cal_loop(self, channel, bw,
        &LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb,
    db10:	8009883a 	mov	r4,r16
    db14:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 3;
    LMS7002M_regs_spi_write(self, 0x0105);
    LMS7002M_regs_spi_write(self, 0x010a);

    //--- calibration ---//
    return tx_cal_loop(self, channel, bw,
    db18:	10815f04 	addi	r2,r2,1404
    db1c:	dcc00115 	stw	r19,4(sp)
    db20:	00008106 	br	dd28 <LMS7002M_tbb_set_filter_bw+0x560>

    ////////////////////////////////////////////////////////////////////
    // TBB LPF calibration
    ////////////////////////////////////////////////////////////////////
    if (path == LMS7002M_TBB_S5)  status = tx_cal_tbb_lpfs5(self, channel, bw);
    if (path == LMS7002M_TBB_LAD) status = tx_cal_tbb_lpflad(self, channel, bw);
    db24:	00801044 	movi	r2,65
    db28:	a880871e 	bne	r21,r2,dd48 <LMS7002M_tbb_set_filter_bw+0x580>
 * Perform TBB LPFLAD filter calibration
 **********************************************************************/
static int tx_cal_tbb_lpflad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    db2c:	a00b883a 	mov	r5,r20
    db30:	8009883a 	mov	r4,r16
    db34:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //--- check filter bounds ---//
    if (bw < 2e6 || bw > 16e6)
    db38:	01d04ff4 	movhi	r7,16703
    db3c:	000d883a 	mov	r6,zero
    db40:	39e12004 	addi	r7,r7,-31616
    db44:	8809883a 	mov	r4,r17
    db48:	900b883a 	mov	r5,r18
    db4c:	00275880 	call	27588 <__ledf2>
    db50:	1000ff16 	blt	r2,zero,df50 <LMS7002M_tbb_set_filter_bw+0x788>
    db54:	01d05bf4 	movhi	r7,16751
    db58:	000d883a 	mov	r6,zero
    db5c:	39e12004 	addi	r7,r7,-31616
    db60:	8809883a 	mov	r4,r17
    db64:	900b883a 	mov	r5,r18
    db68:	00274ac0 	call	274ac <__gedf2>
    db6c:	0080f816 	blt	zero,r2,df50 <LMS7002M_tbb_set_filter_bw+0x788>
        status = -1;
        goto done;
    }

    //--- setup rcal, path ---//
    const double f = bw/1e6;
    db70:	01d04bf4 	movhi	r7,16687
    db74:	000d883a 	mov	r6,zero
    db78:	39e12004 	addi	r7,r7,-31616
    db7c:	8809883a 	mov	r4,r17
    db80:	900b883a 	mov	r5,r18
    db84:	0026a540 	call	26a54 <__divdf3>
    const double p1 = 1.29858903647958E-16;
    const double p2 = -0.000110746929967704;
    const double p3 = 0.00277593485991029;
    const double p4 = 21.0384293169607;
    const double p5 = -48.4092606238297;
    const int rcal_lpflad_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    db88:	100d883a 	mov	r6,r2
    db8c:	180f883a 	mov	r7,r3
    db90:	1009883a 	mov	r4,r2
    db94:	180b883a 	mov	r5,r3
        status = -1;
        goto done;
    }

    //--- setup rcal, path ---//
    const double f = bw/1e6;
    db98:	102d883a 	mov	r22,r2
    db9c:	182f883a 	mov	r23,r3
    const double p1 = 1.29858903647958E-16;
    const double p2 = -0.000110746929967704;
    const double p3 = 0.00277593485991029;
    const double p4 = 21.0384293169607;
    const double p5 = -48.4092606238297;
    const int rcal_lpflad_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    dba0:	002767c0 	call	2767c <__muldf3>
    dba4:	100d883a 	mov	r6,r2
    dba8:	180f883a 	mov	r7,r3
    dbac:	b80b883a 	mov	r5,r23
    dbb0:	b009883a 	mov	r4,r22
    dbb4:	d8c46f15 	stw	r3,4540(sp)
    dbb8:	d8846e15 	stw	r2,4536(sp)
    dbbc:	002767c0 	call	2767c <__muldf3>
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    dbc0:	8009883a 	mov	r4,r16
    const double p1 = 1.29858903647958E-16;
    const double p2 = -0.000110746929967704;
    const double p3 = 0.00277593485991029;
    const double p4 = 21.0384293169607;
    const double p5 = -48.4092606238297;
    const int rcal_lpflad_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    dbc4:	1827883a 	mov	r19,r3
    dbc8:	1039883a 	mov	fp,r2
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    dbcc:	00091e00 	call	91e0 <LMS7002M_regs>
    dbd0:	e00d883a 	mov	r6,fp
    dbd4:	980f883a 	mov	r7,r19
    dbd8:	b009883a 	mov	r4,r22
    dbdc:	b80b883a 	mov	r5,r23
    dbe0:	d8846d15 	stw	r2,4532(sp)
    dbe4:	002767c0 	call	2767c <__muldf3>
    dbe8:	01aac3b4 	movhi	r6,43790
    dbec:	01cf28f4 	movhi	r7,15523
    dbf0:	31b04e44 	addi	r6,r6,-16071
    dbf4:	39edbc84 	addi	r7,r7,-18702
    dbf8:	1009883a 	mov	r4,r2
    dbfc:	180b883a 	mov	r5,r3
    dc00:	002767c0 	call	2767c <__muldf3>
    dc04:	01b13db4 	movhi	r6,50422
    dc08:	01efc774 	movhi	r7,48925
    dc0c:	e009883a 	mov	r4,fp
    dc10:	980b883a 	mov	r5,r19
    dc14:	31afa684 	addi	r6,r6,-16742
    dc18:	39c20644 	addi	r7,r7,2073
    dc1c:	d8c46c15 	stw	r3,4528(sp)
    dc20:	d8846b15 	stw	r2,4524(sp)
    dc24:	002767c0 	call	2767c <__muldf3>
    dc28:	db846b17 	ldw	r14,4524(sp)
    dc2c:	db446c17 	ldw	r13,4528(sp)
    dc30:	100d883a 	mov	r6,r2
    dc34:	7009883a 	mov	r4,r14
    dc38:	680b883a 	mov	r5,r13
    dc3c:	180f883a 	mov	r7,r3
    dc40:	00261a80 	call	261a8 <__adddf3>
    dc44:	dac46e17 	ldw	r11,4536(sp)
    dc48:	da846f17 	ldw	r10,4540(sp)
    dc4c:	01ab8374 	movhi	r6,44557
    dc50:	01cfd9f4 	movhi	r7,16231
    dc54:	5809883a 	mov	r4,r11
    dc58:	500b883a 	mov	r5,r10
    dc5c:	319c6044 	addi	r6,r6,29057
    dc60:	39ef6384 	addi	r7,r7,-17010
    dc64:	1039883a 	mov	fp,r2
    dc68:	1827883a 	mov	r19,r3
    dc6c:	002767c0 	call	2767c <__muldf3>
    dc70:	e009883a 	mov	r4,fp
    dc74:	980b883a 	mov	r5,r19
    dc78:	100d883a 	mov	r6,r2
    dc7c:	180f883a 	mov	r7,r3
    dc80:	00261a80 	call	261a8 <__adddf3>
    dc84:	01a03d34 	movhi	r6,33012
    dc88:	01d00d74 	movhi	r7,16437
    dc8c:	31a371c4 	addi	r6,r6,-29241
    dc90:	39c27584 	addi	r7,r7,2518
    dc94:	b009883a 	mov	r4,r22
    dc98:	b80b883a 	mov	r5,r23
    dc9c:	1827883a 	mov	r19,r3
    dca0:	1039883a 	mov	fp,r2
    dca4:	002767c0 	call	2767c <__muldf3>
    dca8:	980b883a 	mov	r5,r19
    dcac:	100d883a 	mov	r6,r2
    dcb0:	180f883a 	mov	r7,r3
    dcb4:	e009883a 	mov	r4,fp
    dcb8:	00261a80 	call	261a8 <__adddf3>
    dcbc:	01a9bc74 	movhi	r6,42737
    dcc0:	01d01234 	movhi	r7,16456
    dcc4:	319c73c4 	addi	r6,r6,29135
    dcc8:	39cd1884 	addi	r7,r7,13410
    dccc:	1009883a 	mov	r4,r2
    dcd0:	180b883a 	mov	r5,r3
    dcd4:	0027ee80 	call	27ee8 <__subdf3>
    dcd8:	180b883a 	mov	r5,r3
    dcdc:	1009883a 	mov	r4,r2
    dce0:	00287e40 	call	287e4 <__fixdfsi>
    dce4:	da046d17 	ldw	r8,4532(sp)
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 2;
    dce8:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0105);
    LMS7002M_regs_spi_write(self, 0x0109);
    dcec:	04c04244 	movi	r19,265
    const double p2 = -0.000110746929967704;
    const double p3 = 0.00277593485991029;
    const double p4 = 21.0384293169607;
    const double p5 = -48.4092606238297;
    const int rcal_lpflad_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    dcf0:	40815b15 	stw	r2,1388(r8)
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 2;
    dcf4:	00091e00 	call	91e0 <LMS7002M_regs>
    dcf8:	00c00084 	movi	r3,2
    dcfc:	10c14b15 	stw	r3,1324(r2)
    LMS7002M_regs_spi_write(self, 0x0105);
    dd00:	01404144 	movi	r5,261
    dd04:	8009883a 	mov	r4,r16
    dd08:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0109);
    dd0c:	980b883a 	mov	r5,r19
    dd10:	8009883a 	mov	r4,r16
    dd14:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- calibration ---//
    status = tx_cal_loop(self, channel, bw,
        &LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb,
    dd18:	8009883a 	mov	r4,r16
    dd1c:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 2;
    LMS7002M_regs_spi_write(self, 0x0105);
    LMS7002M_regs_spi_write(self, 0x0109);

    //--- calibration ---//
    status = tx_cal_loop(self, channel, bw,
    dd20:	10815b04 	addi	r2,r2,1388
    dd24:	dcc00115 	stw	r19,4(sp)
    dd28:	d8800015 	stw	r2,0(sp)
    dd2c:	880d883a 	mov	r6,r17
    dd30:	900f883a 	mov	r7,r18
    dd34:	a00b883a 	mov	r5,r20
    dd38:	8009883a 	mov	r4,r16
    dd3c:	000d2940 	call	d294 <tx_cal_loop.isra.0.constprop.1>
    dd40:	1027883a 	mov	r19,r2
    dd44:	00008306 	br	df54 <LMS7002M_tbb_set_filter_bw+0x78c>
    ////////////////////////////////////////////////////////////////////
    // TBB LPF calibration
    ////////////////////////////////////////////////////////////////////
    if (path == LMS7002M_TBB_S5)  status = tx_cal_tbb_lpfs5(self, channel, bw);
    if (path == LMS7002M_TBB_LAD) status = tx_cal_tbb_lpflad(self, channel, bw);
    if (path == LMS7002M_RBB_HBF) status = tx_cal_tbb_lpfh(self, channel, bw);
    dd48:	00801204 	movi	r2,72
    dd4c:	a880811e 	bne	r21,r2,df54 <LMS7002M_tbb_set_filter_bw+0x78c>
 * Perform TBB LPFH filter calibration
 **********************************************************************/
static int tx_cal_tbb_lpfh(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    dd50:	a00b883a 	mov	r5,r20
    dd54:	8009883a 	mov	r4,r16
    dd58:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //--- check filter bounds ---//
    if (bw < 28e6 || bw > 60e6)
    dd5c:	01d05ef4 	movhi	r7,16763
    dd60:	000d883a 	mov	r6,zero
    dd64:	39ecfc04 	addi	r7,r7,-19472
    dd68:	8809883a 	mov	r4,r17
    dd6c:	900b883a 	mov	r5,r18
    dd70:	00275880 	call	27588 <__ledf2>
    dd74:	10007616 	blt	r2,zero,df50 <LMS7002M_tbb_set_filter_bw+0x788>
    dd78:	01d06374 	movhi	r7,16781
    dd7c:	000d883a 	mov	r6,zero
    dd80:	39e70e04 	addi	r7,r7,-25544
    dd84:	8809883a 	mov	r4,r17
    dd88:	900b883a 	mov	r5,r18
    dd8c:	00274ac0 	call	274ac <__gedf2>
    dd90:	00806f16 	blt	zero,r2,df50 <LMS7002M_tbb_set_filter_bw+0x788>
        status = -1;
        goto done;
    }

    //--- setup rcal, path ---//
    const double f = bw/1e6;
    dd94:	01d04bf4 	movhi	r7,16687
    dd98:	000d883a 	mov	r6,zero
    dd9c:	39e12004 	addi	r7,r7,-31616
    dda0:	8809883a 	mov	r4,r17
    dda4:	900b883a 	mov	r5,r18
    dda8:	0026a540 	call	26a54 <__divdf3>
    const double p1 = 1.10383261611112E-06;
    const double p2 = -0.000210800032517545;
    const double p3 = 0.0190494874803309;
    const double p4 = 1.43317445923528;
    const double p5 = -47.6950779298333;
    const int rcal_lpfh_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    ddac:	100d883a 	mov	r6,r2
    ddb0:	180f883a 	mov	r7,r3
    ddb4:	1009883a 	mov	r4,r2
    ddb8:	180b883a 	mov	r5,r3
        status = -1;
        goto done;
    }

    //--- setup rcal, path ---//
    const double f = bw/1e6;
    ddbc:	102f883a 	mov	r23,r2
    ddc0:	182d883a 	mov	r22,r3
    const double p1 = 1.10383261611112E-06;
    const double p2 = -0.000210800032517545;
    const double p3 = 0.0190494874803309;
    const double p4 = 1.43317445923528;
    const double p5 = -47.6950779298333;
    const int rcal_lpfh_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    ddc4:	002767c0 	call	2767c <__muldf3>
    ddc8:	100d883a 	mov	r6,r2
    ddcc:	180f883a 	mov	r7,r3
    ddd0:	b00b883a 	mov	r5,r22
    ddd4:	b809883a 	mov	r4,r23
    ddd8:	d8c46f15 	stw	r3,4540(sp)
    dddc:	d8846e15 	stw	r2,4536(sp)
    dde0:	002767c0 	call	2767c <__muldf3>
    LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb = rcal_lpfh_tbb;
    dde4:	8009883a 	mov	r4,r16
    const double p1 = 1.10383261611112E-06;
    const double p2 = -0.000210800032517545;
    const double p3 = 0.0190494874803309;
    const double p4 = 1.43317445923528;
    const double p5 = -47.6950779298333;
    const int rcal_lpfh_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    dde8:	1827883a 	mov	r19,r3
    ddec:	1039883a 	mov	fp,r2
    LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb = rcal_lpfh_tbb;
    ddf0:	00091e00 	call	91e0 <LMS7002M_regs>
    ddf4:	e00d883a 	mov	r6,fp
    ddf8:	980f883a 	mov	r7,r19
    ddfc:	b809883a 	mov	r4,r23
    de00:	b00b883a 	mov	r5,r22
    de04:	d8846d15 	stw	r2,4532(sp)
    de08:	002767c0 	call	2767c <__muldf3>
    de0c:	01b2fab4 	movhi	r6,52202
    de10:	01cfacf4 	movhi	r7,16051
    de14:	31a3c744 	addi	r6,r6,-28899
    de18:	39e13b04 	addi	r7,r7,-31508
    de1c:	1009883a 	mov	r4,r2
    de20:	180b883a 	mov	r5,r3
    de24:	002767c0 	call	2767c <__muldf3>
    de28:	019f71f4 	movhi	r6,32199
    de2c:	01efcb34 	movhi	r7,48940
    de30:	e009883a 	mov	r4,fp
    de34:	980b883a 	mov	r5,r19
    de38:	31bda204 	addi	r6,r6,-2424
    de3c:	39e85184 	addi	r7,r7,-24250
    de40:	d8c46c15 	stw	r3,4528(sp)
    de44:	d8846b15 	stw	r2,4524(sp)
    de48:	002767c0 	call	2767c <__muldf3>
    de4c:	db846b17 	ldw	r14,4524(sp)
    de50:	db446c17 	ldw	r13,4528(sp)
    de54:	100d883a 	mov	r6,r2
    de58:	7009883a 	mov	r4,r14
    de5c:	680b883a 	mov	r5,r13
    de60:	180f883a 	mov	r7,r3
    de64:	00261a80 	call	261a8 <__adddf3>
    de68:	dac46e17 	ldw	r11,4536(sp)
    de6c:	da846f17 	ldw	r10,4540(sp)
    de70:	019dbbf4 	movhi	r6,30447
    de74:	01cfe534 	movhi	r7,16276
    de78:	5809883a 	mov	r4,r11
    de7c:	500b883a 	mov	r5,r10
    de80:	318c12c4 	addi	r6,r6,12363
    de84:	39e06d44 	addi	r7,r7,-32331
    de88:	1039883a 	mov	fp,r2
    de8c:	1827883a 	mov	r19,r3
    de90:	002767c0 	call	2767c <__muldf3>
    de94:	e009883a 	mov	r4,fp
    de98:	980b883a 	mov	r5,r19
    de9c:	100d883a 	mov	r6,r2
    dea0:	180f883a 	mov	r7,r3
    dea4:	00261a80 	call	261a8 <__adddf3>
    dea8:	0195dfb4 	movhi	r6,22398
    deac:	01cffdf4 	movhi	r7,16375
    deb0:	318315c4 	addi	r6,r6,3159
    deb4:	39fb9204 	addi	r7,r7,-4536
    deb8:	b809883a 	mov	r4,r23
    debc:	b00b883a 	mov	r5,r22
    dec0:	1827883a 	mov	r19,r3
    dec4:	1039883a 	mov	fp,r2
    dec8:	002767c0 	call	2767c <__muldf3>
    decc:	980b883a 	mov	r5,r19
    ded0:	100d883a 	mov	r6,r2
    ded4:	180f883a 	mov	r7,r3
    ded8:	e009883a 	mov	r4,fp
    dedc:	00261a80 	call	261a8 <__adddf3>
    dee0:	01941234 	movhi	r6,20552
    dee4:	01d01234 	movhi	r7,16456
    dee8:	3199c604 	addi	r6,r6,26392
    deec:	39f63e04 	addi	r7,r7,-9992
    def0:	1009883a 	mov	r4,r2
    def4:	180b883a 	mov	r5,r3
    def8:	0027ee80 	call	27ee8 <__subdf3>
    defc:	180b883a 	mov	r5,r3
    df00:	1009883a 	mov	r4,r2
    df04:	00287e40 	call	287e4 <__fixdfsi>
    df08:	db046d17 	ldw	r12,4532(sp)
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 3;
    df0c:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0105);
    LMS7002M_regs_spi_write(self, 0x0109);
    df10:	04c04244 	movi	r19,265
    const double p2 = -0.000210800032517545;
    const double p3 = 0.0190494874803309;
    const double p4 = 1.43317445923528;
    const double p5 = -47.6950779298333;
    const int rcal_lpfh_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb = rcal_lpfh_tbb;
    df14:	60815a15 	stw	r2,1384(r12)
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 3;
    df18:	00091e00 	call	91e0 <LMS7002M_regs>
    df1c:	00c000c4 	movi	r3,3
    df20:	10c14b15 	stw	r3,1324(r2)
    LMS7002M_regs_spi_write(self, 0x0105);
    df24:	01404144 	movi	r5,261
    df28:	8009883a 	mov	r4,r16
    df2c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0109);
    df30:	980b883a 	mov	r5,r19
    df34:	8009883a 	mov	r4,r16
    df38:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //--- calibration ---//
    status = tx_cal_loop(self, channel, bw,
        &LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb,
    df3c:	8009883a 	mov	r4,r16
    df40:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 3;
    LMS7002M_regs_spi_write(self, 0x0105);
    LMS7002M_regs_spi_write(self, 0x0109);

    //--- calibration ---//
    status = tx_cal_loop(self, channel, bw,
    df44:	10815a04 	addi	r2,r2,1384
    df48:	dcc00115 	stw	r19,4(sp)
    df4c:	003f7606 	br	dd28 <__alt_data_end+0xfffcf528>

    //--- check filter bounds ---//
    if (bw < 28e6 || bw > 60e6)
    {
        //LMS7_logf(LMS7_ERROR, "LPFH bandwidth not in range[28 to 60 MHz]");
        status = -1;
    df50:	04ffffc4 	movi	r19,-1
    done:

    ////////////////////////////////////////////////////////////////////
    // stash tbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    df54:	a00b883a 	mov	r5,r20
    df58:	8009883a 	mov	r4,r16
    df5c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    const int rcal_lpflad_tbb = LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb;
    df60:	8009883a 	mov	r4,r16
    df64:	00091e00 	call	91e0 <LMS7002M_regs>
    df68:	12015b17 	ldw	r8,1388(r2)
    const int ccal_lpflad_tbb = LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb;
    df6c:	8009883a 	mov	r4,r16
    df70:	da046d15 	stw	r8,4532(sp)
    df74:	00091e00 	call	91e0 <LMS7002M_regs>
    df78:	11c15e17 	ldw	r7,1400(r2)
    const int rcal_lpfs5_tbb = LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb;
    df7c:	8009883a 	mov	r4,r16
    df80:	d9c46b15 	stw	r7,4524(sp)
    df84:	00091e00 	call	91e0 <LMS7002M_regs>
    df88:	10c15f17 	ldw	r3,1404(r2)
    const int rcal_lpfh_tbb = LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb;
    df8c:	8009883a 	mov	r4,r16
    df90:	d8c46c15 	stw	r3,4528(sp)
    df94:	00091e00 	call	91e0 <LMS7002M_regs>

    ////////////////////////////////////////////////////////////////////
    // restore original register values
    ////////////////////////////////////////////////////////////////////
    memcpy(self->_regs, saved_map, sizeof(saved_map));
    df98:	d9046a17 	ldw	r4,4520(sp)
    df9c:	01846804 	movi	r6,4512
    dfa0:	d9400204 	addi	r5,sp,8
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    const int rcal_lpflad_tbb = LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb;
    const int ccal_lpflad_tbb = LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb;
    const int rcal_lpfs5_tbb = LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb;
    const int rcal_lpfh_tbb = LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb;
    dfa4:	17015a17 	ldw	fp,1384(r2)

    ////////////////////////////////////////////////////////////////////
    // restore original register values
    ////////////////////////////////////////////////////////////////////
    memcpy(self->_regs, saved_map, sizeof(saved_map));
    dfa8:	0012fb00 	call	12fb0 <memcpy>
    LMS7002M_regs_to_rfic(self);
    dfac:	8009883a 	mov	r4,r16
    dfb0:	00091e80 	call	91e8 <LMS7002M_regs_to_rfic>
    LMS7002M_set_mac_ch(self, channel);
    dfb4:	a00b883a 	mov	r5,r20
    dfb8:	8009883a 	mov	r4,r16
    dfbc:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    ////////////////////////////////////////////////////////////////////
    // apply tbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    dfc0:	a00b883a 	mov	r5,r20
    dfc4:	8009883a 	mov	r4,r16
    dfc8:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    dfcc:	8009883a 	mov	r4,r16
    dfd0:	00091e00 	call	91e0 <LMS7002M_regs>
    dfd4:	da046d17 	ldw	r8,4532(sp)
    LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = ccal_lpflad_tbb;
    dfd8:	8009883a 	mov	r4,r16

    ////////////////////////////////////////////////////////////////////
    // apply tbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    dfdc:	12015b15 	stw	r8,1388(r2)
    LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = ccal_lpflad_tbb;
    dfe0:	00091e00 	call	91e0 <LMS7002M_regs>
    dfe4:	d9c46b17 	ldw	r7,4524(sp)
    LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb = rcal_lpfs5_tbb;
    dfe8:	8009883a 	mov	r4,r16
    ////////////////////////////////////////////////////////////////////
    // apply tbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = ccal_lpflad_tbb;
    dfec:	11c15e15 	stw	r7,1400(r2)
    LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb = rcal_lpfs5_tbb;
    dff0:	00091e00 	call	91e0 <LMS7002M_regs>
    dff4:	d8c46c17 	ldw	r3,4528(sp)
    LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb = rcal_lpfh_tbb;
    dff8:	8009883a 	mov	r4,r16
    // apply tbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = ccal_lpflad_tbb;
    LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb = rcal_lpfs5_tbb;
    dffc:	10c15f15 	stw	r3,1404(r2)
    LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb = rcal_lpfh_tbb;
    e000:	00091e00 	call	91e0 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    e004:	8009883a 	mov	r4,r16
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = ccal_lpflad_tbb;
    LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb = rcal_lpfs5_tbb;
    LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb = rcal_lpfh_tbb;
    e008:	17015a15 	stw	fp,1384(r2)
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    e00c:	00091e00 	call	91e0 <LMS7002M_regs>
    e010:	00c00044 	movi	r3,1
    e014:	10c15815 	stw	r3,1376(r2)
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_gg_frp_tbb = 6;
    e018:	8009883a 	mov	r4,r16
    e01c:	00091e00 	call	91e0 <LMS7002M_regs>
    e020:	00c00184 	movi	r3,6
    e024:	10c15915 	stw	r3,1380(r2)
    LMS7002M_regs_spi_write(self, 0x0108);
    e028:	01404204 	movi	r5,264
    e02c:	8009883a 	mov	r4,r16
    e030:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0109);
    e034:	01404244 	movi	r5,265
    e038:	8009883a 	mov	r4,r16
    e03c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x010a);
    e040:	01404284 	movi	r5,266
    e044:	8009883a 	mov	r4,r16
    e048:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    ////////////////////////////////////////////////////////////////////
    // set the filter selection
    ////////////////////////////////////////////////////////////////////
    LMS7002M_tbb_set_path(self, channel, path);
    e04c:	a80d883a 	mov	r6,r21
    e050:	a00b883a 	mov	r5,r20
    e054:	8009883a 	mov	r4,r16
    e058:	000cb3c0 	call	cb3c <LMS7002M_tbb_set_path>

    if (bwactual != NULL) *bwactual = bw;
    e05c:	d8847a17 	ldw	r2,4584(sp)
    e060:	10000226 	beq	r2,zero,e06c <LMS7002M_tbb_set_filter_bw+0x8a4>
    e064:	14400015 	stw	r17,0(r2)
    e068:	14800115 	stw	r18,4(r2)
    return status;
}
    e06c:	9805883a 	mov	r2,r19
    e070:	dfc47917 	ldw	ra,4580(sp)
    e074:	df047817 	ldw	fp,4576(sp)
    e078:	ddc47717 	ldw	r23,4572(sp)
    e07c:	dd847617 	ldw	r22,4568(sp)
    e080:	dd447517 	ldw	r21,4564(sp)
    e084:	dd047417 	ldw	r20,4560(sp)
    e088:	dcc47317 	ldw	r19,4556(sp)
    e08c:	dc847217 	ldw	r18,4552(sp)
    e090:	dc447117 	ldw	r17,4548(sp)
    e094:	dc047017 	ldw	r16,4544(sp)
    e098:	dec47a04 	addi	sp,sp,4584
    e09c:	f800283a 	ret

0000e0a0 <LMS7002M_txtsp_enable>:
#include <stdlib.h>
#include <math.h> //M_PI
#include "LMS7002M_impl.h"

void LMS7002M_txtsp_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    e0a0:	defffd04 	addi	sp,sp,-12
    e0a4:	dfc00215 	stw	ra,8(sp)
    e0a8:	dc400115 	stw	r17,4(sp)
    e0ac:	dc000015 	stw	r16,0(sp)
    e0b0:	3023883a 	mov	r17,r6
    e0b4:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    e0b8:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0200_en = enable?1:0;
    e0bc:	80846917 	ldw	r2,4516(r16)
    e0c0:	8c403fcc 	andi	r17,r17,255
    self->regs->reg_0x0200_bstart = 0;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_LML;
    LMS7002M_regs_spi_write(self, 0x0200);
    e0c4:	8009883a 	mov	r4,r16

void LMS7002M_txtsp_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0200_en = enable?1:0;
    e0c8:	1441d115 	stw	r17,1860(r2)
    self->regs->reg_0x0200_bstart = 0;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_LML;
    LMS7002M_regs_spi_write(self, 0x0200);
    e0cc:	04408004 	movi	r17,512
    e0d0:	880b883a 	mov	r5,r17
void LMS7002M_txtsp_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0200_en = enable?1:0;
    self->regs->reg_0x0200_bstart = 0;
    e0d4:	1001d015 	stw	zero,1856(r2)
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_LML;
    e0d8:	1001cf15 	stw	zero,1852(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e0dc:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0203_hbi_ovr = REG_0X0203_HBI_OVR_BYPASS;
    e0e0:	80846917 	ldw	r2,4516(r16)
    e0e4:	00c001c4 	movi	r3,7
    self->regs->reg_0x0208_gfir1_byp = 1;
    self->regs->reg_0x0208_dc_byp = 1;
    self->regs->reg_0x0208_gc_byp = 1;
    self->regs->reg_0x0208_ph_byp = 1;

    LMS7002M_regs_spi_write(self, 0x0200);
    e0e8:	880b883a 	mov	r5,r17
    self->regs->reg_0x0200_en = enable?1:0;
    self->regs->reg_0x0200_bstart = 0;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_LML;
    LMS7002M_regs_spi_write(self, 0x0200);

    self->regs->reg_0x0203_hbi_ovr = REG_0X0203_HBI_OVR_BYPASS;
    e0ec:	10c1d415 	stw	r3,1872(r2)

    self->regs->reg_0x0208_cmix_byp = 1;
    e0f0:	00c00044 	movi	r3,1
    e0f4:	10c1e015 	stw	r3,1920(r2)
    self->regs->reg_0x0208_isinc_byp = 1;
    e0f8:	10c1e115 	stw	r3,1924(r2)
    self->regs->reg_0x0208_gfir3_byp = 1;
    e0fc:	10c1e215 	stw	r3,1928(r2)
    self->regs->reg_0x0208_gfir2_byp = 1;
    e100:	10c1e315 	stw	r3,1932(r2)
    self->regs->reg_0x0208_gfir1_byp = 1;
    e104:	10c1e415 	stw	r3,1936(r2)
    self->regs->reg_0x0208_dc_byp = 1;
    e108:	10c1e515 	stw	r3,1940(r2)
    self->regs->reg_0x0208_gc_byp = 1;
    e10c:	10c1e615 	stw	r3,1944(r2)
    self->regs->reg_0x0208_ph_byp = 1;
    e110:	10c1e715 	stw	r3,1948(r2)

    LMS7002M_regs_spi_write(self, 0x0200);
    e114:	8009883a 	mov	r4,r16
    e118:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0203);
    e11c:	8009883a 	mov	r4,r16
    e120:	014080c4 	movi	r5,515
    e124:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0208);
    e128:	01408204 	movi	r5,520
    e12c:	8009883a 	mov	r4,r16
}
    e130:	dfc00217 	ldw	ra,8(sp)
    e134:	dc400117 	ldw	r17,4(sp)
    e138:	dc000017 	ldw	r16,0(sp)
    e13c:	dec00304 	addi	sp,sp,12
    self->regs->reg_0x0208_gc_byp = 1;
    self->regs->reg_0x0208_ph_byp = 1;

    LMS7002M_regs_spi_write(self, 0x0200);
    LMS7002M_regs_spi_write(self, 0x0203);
    LMS7002M_regs_spi_write(self, 0x0208);
    e140:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000e144 <LMS7002M_txtsp_set_interp>:
}

void LMS7002M_txtsp_set_interp(LMS7002M_t *self, const LMS7002M_chan_t channel, const size_t interp)
{
    e144:	defffd04 	addi	sp,sp,-12
    e148:	dc400115 	stw	r17,4(sp)
    e14c:	dc000015 	stw	r16,0(sp)
    e150:	dfc00215 	stw	ra,8(sp)
    e154:	2021883a 	mov	r16,r4
    e158:	3023883a 	mov	r17,r6
    LMS7002M_set_mac_ch(self, channel);
    e15c:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    if (interp == 1) self->regs->reg_0x0203_hbi_ovr = REG_0X0203_HBI_OVR_BYPASS;
    e160:	00c00044 	movi	r3,1
    e164:	88c0041e 	bne	r17,r3,e178 <LMS7002M_txtsp_set_interp+0x34>
    e168:	80846917 	ldw	r2,4516(r16)
    e16c:	00c001c4 	movi	r3,7
    e170:	10c1d415 	stw	r3,1872(r2)
    e174:	00001306 	br	e1c4 <LMS7002M_txtsp_set_interp+0x80>
    if (interp == 2) self->regs->reg_0x0203_hbi_ovr = 0;
    e178:	00800084 	movi	r2,2
    e17c:	8880031e 	bne	r17,r2,e18c <LMS7002M_txtsp_set_interp+0x48>
    e180:	80846917 	ldw	r2,4516(r16)
    e184:	1001d415 	stw	zero,1872(r2)
    e188:	00000e06 	br	e1c4 <LMS7002M_txtsp_set_interp+0x80>
    if (interp == 4) self->regs->reg_0x0203_hbi_ovr = 1;
    e18c:	01000104 	movi	r4,4
    e190:	8900021e 	bne	r17,r4,e19c <LMS7002M_txtsp_set_interp+0x58>
    e194:	80846917 	ldw	r2,4516(r16)
    e198:	00000e06 	br	e1d4 <LMS7002M_txtsp_set_interp+0x90>
    if (interp == 8) self->regs->reg_0x0203_hbi_ovr = 2;
    e19c:	00c00204 	movi	r3,8
    e1a0:	88c0031e 	bne	r17,r3,e1b0 <LMS7002M_txtsp_set_interp+0x6c>
    e1a4:	80c46917 	ldw	r3,4516(r16)
    e1a8:	1881d415 	stw	r2,1872(r3)
    e1ac:	00000a06 	br	e1d8 <LMS7002M_txtsp_set_interp+0x94>
    if (interp == 16) self->regs->reg_0x0203_hbi_ovr = 3;
    e1b0:	00800404 	movi	r2,16
    e1b4:	8880031e 	bne	r17,r2,e1c4 <LMS7002M_txtsp_set_interp+0x80>
    e1b8:	80846917 	ldw	r2,4516(r16)
    e1bc:	00c000c4 	movi	r3,3
    e1c0:	00000406 	br	e1d4 <LMS7002M_txtsp_set_interp+0x90>
    if (interp == 32) self->regs->reg_0x0203_hbi_ovr = 4;
    e1c4:	00800804 	movi	r2,32
    e1c8:	8880031e 	bne	r17,r2,e1d8 <LMS7002M_txtsp_set_interp+0x94>
    e1cc:	80846917 	ldw	r2,4516(r16)
    e1d0:	00c00104 	movi	r3,4
    e1d4:	10c1d415 	stw	r3,1872(r2)

    LMS7002M_regs_spi_write(self, 0x0203);
    e1d8:	014080c4 	movi	r5,515
    e1dc:	8009883a 	mov	r4,r16
}
    e1e0:	dfc00217 	ldw	ra,8(sp)
    e1e4:	dc400117 	ldw	r17,4(sp)
    e1e8:	dc000017 	ldw	r16,0(sp)
    e1ec:	dec00304 	addi	sp,sp,12
    if (interp == 4) self->regs->reg_0x0203_hbi_ovr = 1;
    if (interp == 8) self->regs->reg_0x0203_hbi_ovr = 2;
    if (interp == 16) self->regs->reg_0x0203_hbi_ovr = 3;
    if (interp == 32) self->regs->reg_0x0203_hbi_ovr = 4;

    LMS7002M_regs_spi_write(self, 0x0203);
    e1f0:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000e1f4 <LMS7002M_txtsp_set_freq>:
}

void LMS7002M_txtsp_set_freq(LMS7002M_t *self, const LMS7002M_chan_t channel, const double freqRel)
{
    e1f4:	defff804 	addi	sp,sp,-32
    e1f8:	dd400615 	stw	r21,24(sp)
    e1fc:	dd000515 	stw	r20,20(sp)
    e200:	dc800315 	stw	r18,12(sp)
    e204:	dc400215 	stw	r17,8(sp)
    e208:	dc000115 	stw	r16,4(sp)
    e20c:	3023883a 	mov	r17,r6
    e210:	2021883a 	mov	r16,r4
    e214:	3825883a 	mov	r18,r7
    e218:	dfc00715 	stw	ra,28(sp)
    e21c:	dcc00415 	stw	r19,16(sp)
    e220:	2829883a 	mov	r20,r5
    LMS7002M_set_mac_ch(self, channel);
    e224:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0208_cmix_byp = (freqRel==0.0)?1:0;
    e228:	000d883a 	mov	r6,zero
    e22c:	000f883a 	mov	r7,zero
    e230:	8809883a 	mov	r4,r17
    e234:	900b883a 	mov	r5,r18
    e238:	85446917 	ldw	r21,4516(r16)
    e23c:	00274240 	call	27424 <__eqdf2>
    e240:	10000226 	beq	r2,zero,e24c <LMS7002M_txtsp_set_freq+0x58>
    e244:	0027883a 	mov	r19,zero
    e248:	00000106 	br	e250 <LMS7002M_txtsp_set_freq+0x5c>
    e24c:	04c00044 	movi	r19,1
    LMS7002M_regs_spi_write(self, 0x0208);
    e250:	8009883a 	mov	r4,r16
}

void LMS7002M_txtsp_set_freq(LMS7002M_t *self, const LMS7002M_chan_t channel, const double freqRel)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0208_cmix_byp = (freqRel==0.0)?1:0;
    e254:	acc1e015 	stw	r19,1920(r21)
    LMS7002M_regs_spi_write(self, 0x0208);
    e258:	01408204 	movi	r5,520
    e25c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_set_nco_freq(self, LMS_TX, channel, freqRel);
    e260:	880f883a 	mov	r7,r17
    e264:	dc800015 	stw	r18,0(sp)
    e268:	a00d883a 	mov	r6,r20
    e26c:	01400044 	movi	r5,1
    e270:	8009883a 	mov	r4,r16
    e274:	0009fc40 	call	9fc4 <LMS7002M_set_nco_freq>
}
    e278:	dfc00717 	ldw	ra,28(sp)
    e27c:	dd400617 	ldw	r21,24(sp)
    e280:	dd000517 	ldw	r20,20(sp)
    e284:	dcc00417 	ldw	r19,16(sp)
    e288:	dc800317 	ldw	r18,12(sp)
    e28c:	dc400217 	ldw	r17,8(sp)
    e290:	dc000117 	ldw	r16,4(sp)
    e294:	dec00804 	addi	sp,sp,32
    e298:	f800283a 	ret

0000e29c <LMS7002M_txtsp_tsg_const>:

void LMS7002M_txtsp_tsg_const(LMS7002M_t *self, const LMS7002M_chan_t channel, const int valI, const int valQ)
{
    e29c:	defffa04 	addi	sp,sp,-24
    e2a0:	dfc00515 	stw	ra,20(sp)
    e2a4:	dd000415 	stw	r20,16(sp)
    e2a8:	dcc00315 	stw	r19,12(sp)
    e2ac:	3829883a 	mov	r20,r7
    e2b0:	3027883a 	mov	r19,r6
    e2b4:	dc800215 	stw	r18,8(sp)
    e2b8:	dc400115 	stw	r17,4(sp)
    e2bc:	dc000015 	stw	r16,0(sp)
    e2c0:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    e2c4:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //muxes
    self->regs->reg_0x0200_tsgfc = REG_0X0200_TSGFC_FS;
    e2c8:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_DC;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0200);
    e2cc:	04408004 	movi	r17,512
void LMS7002M_txtsp_tsg_const(LMS7002M_t *self, const LMS7002M_chan_t channel, const int valI, const int valQ)
{
    LMS7002M_set_mac_ch(self, channel);

    //muxes
    self->regs->reg_0x0200_tsgfc = REG_0X0200_TSGFC_FS;
    e2d0:	04800044 	movi	r18,1
    e2d4:	1481c915 	stw	r18,1828(r2)
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_DC;
    e2d8:	1481ce15 	stw	r18,1848(r2)
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    e2dc:	1481cf15 	stw	r18,1852(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e2e0:	880b883a 	mov	r5,r17
    e2e4:	8009883a 	mov	r4,r16
    e2e8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //load I
    self->regs->reg_0x020c_dc_reg = valI;
    e2ec:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x020c);
    e2f0:	8009883a 	mov	r4,r16
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_DC;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0200);

    //load I
    self->regs->reg_0x020c_dc_reg = valI;
    e2f4:	14c1ea15 	stw	r19,1960(r2)
    LMS7002M_regs_spi_write(self, 0x020c);
    e2f8:	04c08304 	movi	r19,524
    e2fc:	980b883a 	mov	r5,r19
    e300:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0200_tsgdcldi = 0;
    e304:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0200);
    e308:	880b883a 	mov	r5,r17
    e30c:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0200);

    //load I
    self->regs->reg_0x020c_dc_reg = valI;
    LMS7002M_regs_spi_write(self, 0x020c);
    self->regs->reg_0x0200_tsgdcldi = 0;
    e310:	1001cc15 	stw	zero,1840(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e314:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0200_tsgdcldi = 1;
    e318:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0200);
    e31c:	880b883a 	mov	r5,r17
    e320:	8009883a 	mov	r4,r16
    //load I
    self->regs->reg_0x020c_dc_reg = valI;
    LMS7002M_regs_spi_write(self, 0x020c);
    self->regs->reg_0x0200_tsgdcldi = 0;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldi = 1;
    e324:	1481cc15 	stw	r18,1840(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e328:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0200_tsgdcldi = 0;
    e32c:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0200);
    e330:	880b883a 	mov	r5,r17
    e334:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x020c);
    self->regs->reg_0x0200_tsgdcldi = 0;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldi = 1;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldi = 0;
    e338:	1001cc15 	stw	zero,1840(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e33c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    //load Q
    self->regs->reg_0x020c_dc_reg = valQ;
    e340:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x020c);
    e344:	980b883a 	mov	r5,r19
    e348:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldi = 0;
    LMS7002M_regs_spi_write(self, 0x0200);

    //load Q
    self->regs->reg_0x020c_dc_reg = valQ;
    e34c:	1501ea15 	stw	r20,1960(r2)
    LMS7002M_regs_spi_write(self, 0x020c);
    e350:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0200_tsgdcldq = 0;
    e354:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0200);
    e358:	880b883a 	mov	r5,r17
    e35c:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0200);

    //load Q
    self->regs->reg_0x020c_dc_reg = valQ;
    LMS7002M_regs_spi_write(self, 0x020c);
    self->regs->reg_0x0200_tsgdcldq = 0;
    e360:	1001cb15 	stw	zero,1836(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e364:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0200_tsgdcldq = 1;
    e368:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0200);
    e36c:	880b883a 	mov	r5,r17
    e370:	8009883a 	mov	r4,r16
    //load Q
    self->regs->reg_0x020c_dc_reg = valQ;
    LMS7002M_regs_spi_write(self, 0x020c);
    self->regs->reg_0x0200_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldq = 1;
    e374:	1481cb15 	stw	r18,1836(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e378:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0200_tsgdcldq = 0;
    e37c:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0200);
    e380:	880b883a 	mov	r5,r17
    e384:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x020c);
    self->regs->reg_0x0200_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldq = 1;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldq = 0;
    e388:	1001cb15 	stw	zero,1836(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
}
    e38c:	dfc00517 	ldw	ra,20(sp)
    e390:	dd000417 	ldw	r20,16(sp)
    e394:	dcc00317 	ldw	r19,12(sp)
    e398:	dc800217 	ldw	r18,8(sp)
    e39c:	dc400117 	ldw	r17,4(sp)
    e3a0:	dc000017 	ldw	r16,0(sp)
    e3a4:	dec00604 	addi	sp,sp,24
    self->regs->reg_0x0200_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldq = 1;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0200);
    e3a8:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000e3ac <LMS7002M_txtsp_tsg_tone>:
}

void LMS7002M_txtsp_tsg_tone(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    e3ac:	defffc04 	addi	sp,sp,-16
    e3b0:	dfc00315 	stw	ra,12(sp)
    e3b4:	dc800215 	stw	r18,8(sp)
    e3b8:	dc400115 	stw	r17,4(sp)
    e3bc:	dc000015 	stw	r16,0(sp)
    e3c0:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    e3c4:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    //muxes
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_NCO;
    e3c8:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    e3cc:	04800044 	movi	r18,1
    LMS7002M_regs_spi_write(self, 0x0200);
    e3d0:	04408004 	movi	r17,512
{
    LMS7002M_set_mac_ch(self, channel);

    //muxes
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_NCO;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    e3d4:	1481cf15 	stw	r18,1852(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e3d8:	880b883a 	mov	r5,r17
    e3dc:	8009883a 	mov	r4,r16
void LMS7002M_txtsp_tsg_tone(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    LMS7002M_set_mac_ch(self, channel);

    //muxes
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_NCO;
    e3e0:	1001ce15 	stw	zero,1848(r2)
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0200);
    e3e4:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0200_tsgfcw = REG_0X0200_TSGFCW_DIV8;
    e3e8:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0200);
    e3ec:	880b883a 	mov	r5,r17
    e3f0:	8009883a 	mov	r4,r16
    //muxes
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_NCO;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0200);

    self->regs->reg_0x0200_tsgfcw = REG_0X0200_TSGFCW_DIV8;
    e3f4:	1481ca15 	stw	r18,1832(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
}
    e3f8:	dfc00317 	ldw	ra,12(sp)
    e3fc:	dc800217 	ldw	r18,8(sp)
    e400:	dc400117 	ldw	r17,4(sp)
    e404:	dc000017 	ldw	r16,0(sp)
    e408:	dec00404 	addi	sp,sp,16
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_NCO;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0200);

    self->regs->reg_0x0200_tsgfcw = REG_0X0200_TSGFCW_DIV8;
    LMS7002M_regs_spi_write(self, 0x0200);
    e40c:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000e410 <LMS7002M_txtsp_set_dc_correction>:
void LMS7002M_txtsp_set_dc_correction(
    LMS7002M_t *self,
    const LMS7002M_chan_t channel,
    const double valI,
    const double valQ)
{
    e410:	defff904 	addi	sp,sp,-28
    e414:	dd400515 	stw	r21,20(sp)
    e418:	dd000415 	stw	r20,16(sp)
    e41c:	dcc00315 	stw	r19,12(sp)
    e420:	dc800215 	stw	r18,8(sp)
    e424:	dc400115 	stw	r17,4(sp)
    e428:	302b883a 	mov	r21,r6
    e42c:	3829883a 	mov	r20,r7
    e430:	dfc00615 	stw	ra,24(sp)
    e434:	dc000015 	stw	r16,0(sp)
    e438:	2023883a 	mov	r17,r4
    e43c:	dcc00717 	ldw	r19,28(sp)
    e440:	dc800817 	ldw	r18,32(sp)
    LMS7002M_set_mac_ch(self, channel);
    e444:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    const bool bypass = (valI == 0.0) && (valQ == 0.0);
    e448:	000d883a 	mov	r6,zero
    e44c:	000f883a 	mov	r7,zero
    e450:	a809883a 	mov	r4,r21
    e454:	a00b883a 	mov	r5,r20
    e458:	00274240 	call	27424 <__eqdf2>
    e45c:	1000071e 	bne	r2,zero,e47c <LMS7002M_txtsp_set_dc_correction+0x6c>
    e460:	000d883a 	mov	r6,zero
    e464:	000f883a 	mov	r7,zero
    e468:	9809883a 	mov	r4,r19
    e46c:	900b883a 	mov	r5,r18
    e470:	04000044 	movi	r16,1
    e474:	00274240 	call	27424 <__eqdf2>
    e478:	10000126 	beq	r2,zero,e480 <LMS7002M_txtsp_set_dc_correction+0x70>
    e47c:	0021883a 	mov	r16,zero
    self->regs->reg_0x0208_dc_byp = bypass?1:0;
    e480:	88846917 	ldw	r2,4516(r17)
    LMS7002M_regs_spi_write(self, 0x0208);
    e484:	8809883a 	mov	r4,r17
    e488:	01408204 	movi	r5,520
    const double valQ)
{
    LMS7002M_set_mac_ch(self, channel);

    const bool bypass = (valI == 0.0) && (valQ == 0.0);
    self->regs->reg_0x0208_dc_byp = bypass?1:0;
    e48c:	1401e515 	stw	r16,1940(r2)
    LMS7002M_regs_spi_write(self, 0x0208);
    e490:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0204_dccorri = (int)(valI*128);
    e494:	000d883a 	mov	r6,zero
    e498:	01d01834 	movhi	r7,16480
    e49c:	a809883a 	mov	r4,r21
    e4a0:	a00b883a 	mov	r5,r20
    e4a4:	002767c0 	call	2767c <__muldf3>
    e4a8:	8c046917 	ldw	r16,4516(r17)
    e4ac:	180b883a 	mov	r5,r3
    e4b0:	1009883a 	mov	r4,r2
    e4b4:	00287e40 	call	287e4 <__fixdfsi>
    self->regs->reg_0x0204_dccorrq = (int)(valQ*128);
    e4b8:	000d883a 	mov	r6,zero
    e4bc:	01d01834 	movhi	r7,16480
    e4c0:	9809883a 	mov	r4,r19
    e4c4:	900b883a 	mov	r5,r18

    const bool bypass = (valI == 0.0) && (valQ == 0.0);
    self->regs->reg_0x0208_dc_byp = bypass?1:0;
    LMS7002M_regs_spi_write(self, 0x0208);

    self->regs->reg_0x0204_dccorri = (int)(valI*128);
    e4c8:	8081d615 	stw	r2,1880(r16)
    self->regs->reg_0x0204_dccorrq = (int)(valQ*128);
    e4cc:	002767c0 	call	2767c <__muldf3>
    e4d0:	180b883a 	mov	r5,r3
    e4d4:	1009883a 	mov	r4,r2
    e4d8:	00287e40 	call	287e4 <__fixdfsi>
    LMS7002M_regs_spi_write(self, 0x0204);
    e4dc:	01408104 	movi	r5,516
    e4e0:	8809883a 	mov	r4,r17
    const bool bypass = (valI == 0.0) && (valQ == 0.0);
    self->regs->reg_0x0208_dc_byp = bypass?1:0;
    LMS7002M_regs_spi_write(self, 0x0208);

    self->regs->reg_0x0204_dccorri = (int)(valI*128);
    self->regs->reg_0x0204_dccorrq = (int)(valQ*128);
    e4e4:	8081d715 	stw	r2,1884(r16)
    LMS7002M_regs_spi_write(self, 0x0204);
}
    e4e8:	dfc00617 	ldw	ra,24(sp)
    e4ec:	dd400517 	ldw	r21,20(sp)
    e4f0:	dd000417 	ldw	r20,16(sp)
    e4f4:	dcc00317 	ldw	r19,12(sp)
    e4f8:	dc800217 	ldw	r18,8(sp)
    e4fc:	dc400117 	ldw	r17,4(sp)
    e500:	dc000017 	ldw	r16,0(sp)
    e504:	dec00704 	addi	sp,sp,28
    self->regs->reg_0x0208_dc_byp = bypass?1:0;
    LMS7002M_regs_spi_write(self, 0x0208);

    self->regs->reg_0x0204_dccorri = (int)(valI*128);
    self->regs->reg_0x0204_dccorrq = (int)(valQ*128);
    LMS7002M_regs_spi_write(self, 0x0204);
    e508:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000e50c <LMS7002M_txtsp_set_iq_correction>:
void LMS7002M_txtsp_set_iq_correction(
    LMS7002M_t *self,
    const LMS7002M_chan_t channel,
    const double phase,
    const double gain)
{
    e50c:	defff804 	addi	sp,sp,-32
    e510:	dd800615 	stw	r22,24(sp)
    e514:	dd400515 	stw	r21,20(sp)
    e518:	dc800215 	stw	r18,8(sp)
    e51c:	dc400115 	stw	r17,4(sp)
    e520:	dc000015 	stw	r16,0(sp)
    e524:	302d883a 	mov	r22,r6
    e528:	382b883a 	mov	r21,r7
    e52c:	dfc00715 	stw	ra,28(sp)
    e530:	dd000415 	stw	r20,16(sp)
    e534:	dcc00315 	stw	r19,12(sp)
    e538:	2021883a 	mov	r16,r4
    e53c:	dc800817 	ldw	r18,32(sp)
    e540:	dc400917 	ldw	r17,36(sp)
    LMS7002M_set_mac_ch(self, channel);
    e544:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    const bool bypassPhase = (phase == 0.0);
    e548:	000d883a 	mov	r6,zero
    e54c:	000f883a 	mov	r7,zero
    e550:	b009883a 	mov	r4,r22
    e554:	a80b883a 	mov	r5,r21
    e558:	00274240 	call	27424 <__eqdf2>
    e55c:	10000226 	beq	r2,zero,e568 <LMS7002M_txtsp_set_iq_correction+0x5c>
    e560:	0029883a 	mov	r20,zero
    e564:	00000106 	br	e56c <LMS7002M_txtsp_set_iq_correction+0x60>
    e568:	05000044 	movi	r20,1
    const bool bypassGain = (gain == 1.0) || (gain == 0.0);
    e56c:	000d883a 	mov	r6,zero
    e570:	01cffc34 	movhi	r7,16368
    e574:	9009883a 	mov	r4,r18
    e578:	880b883a 	mov	r5,r17
    e57c:	00274240 	call	27424 <__eqdf2>
    e580:	04c00044 	movi	r19,1
    e584:	10000726 	beq	r2,zero,e5a4 <LMS7002M_txtsp_set_iq_correction+0x98>
    e588:	000d883a 	mov	r6,zero
    e58c:	000f883a 	mov	r7,zero
    e590:	9009883a 	mov	r4,r18
    e594:	880b883a 	mov	r5,r17
    e598:	00274240 	call	27424 <__eqdf2>
    e59c:	10000126 	beq	r2,zero,e5a4 <LMS7002M_txtsp_set_iq_correction+0x98>
    e5a0:	0027883a 	mov	r19,zero
    self->regs->reg_0x0208_ph_byp = bypassPhase?1:0;
    e5a4:	80846917 	ldw	r2,4516(r16)
    e5a8:	a5003fcc 	andi	r20,r20,255
    self->regs->reg_0x0208_gc_byp = bypassGain?1:0;
    LMS7002M_regs_spi_write(self, 0x0208);
    e5ac:	01408204 	movi	r5,520
{
    LMS7002M_set_mac_ch(self, channel);

    const bool bypassPhase = (phase == 0.0);
    const bool bypassGain = (gain == 1.0) || (gain == 0.0);
    self->regs->reg_0x0208_ph_byp = bypassPhase?1:0;
    e5b0:	1501e715 	stw	r20,1948(r2)
    self->regs->reg_0x0208_gc_byp = bypassGain?1:0;
    e5b4:	14c1e615 	stw	r19,1944(r2)
    LMS7002M_regs_spi_write(self, 0x0208);
    e5b8:	8009883a 	mov	r4,r16
    e5bc:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0203_iqcorr = (int)(2047*(phase/(M_PI/2)));
    e5c0:	01951134 	movhi	r6,21572
    e5c4:	01cffe74 	movhi	r7,16377
    e5c8:	318b4604 	addi	r6,r6,11544
    e5cc:	39c87ec4 	addi	r7,r7,8699
    e5d0:	b009883a 	mov	r4,r22
    e5d4:	a80b883a 	mov	r5,r21
    e5d8:	0026a540 	call	26a54 <__divdf3>
    e5dc:	01d02834 	movhi	r7,16544
    e5e0:	000d883a 	mov	r6,zero
    e5e4:	39ff0004 	addi	r7,r7,-1024
    e5e8:	1009883a 	mov	r4,r2
    e5ec:	180b883a 	mov	r5,r3
    e5f0:	002767c0 	call	2767c <__muldf3>
    e5f4:	84c46917 	ldw	r19,4516(r16)
    e5f8:	1009883a 	mov	r4,r2
    e5fc:	180b883a 	mov	r5,r3
    e600:	00287e40 	call	287e4 <__fixdfsi>
    self->regs->reg_0x0202_gcorri = 2047;
    e604:	0501ffc4 	movi	r20,2047
    const bool bypassGain = (gain == 1.0) || (gain == 0.0);
    self->regs->reg_0x0208_ph_byp = bypassPhase?1:0;
    self->regs->reg_0x0208_gc_byp = bypassGain?1:0;
    LMS7002M_regs_spi_write(self, 0x0208);

    self->regs->reg_0x0203_iqcorr = (int)(2047*(phase/(M_PI/2)));
    e608:	9881d515 	stw	r2,1876(r19)
    self->regs->reg_0x0202_gcorri = 2047;
    e60c:	9d01d315 	stw	r20,1868(r19)
    self->regs->reg_0x0201_gcorrq = 2047;
    if (gain > 1.0) self->regs->reg_0x0201_gcorrq = (int)((1.0/gain)*2047);
    e610:	000d883a 	mov	r6,zero
    e614:	01cffc34 	movhi	r7,16368
    e618:	9009883a 	mov	r4,r18
    e61c:	880b883a 	mov	r5,r17
    e620:	00274ac0 	call	274ac <__gedf2>
    e624:	00800216 	blt	zero,r2,e630 <LMS7002M_txtsp_set_iq_correction+0x124>
    self->regs->reg_0x0208_gc_byp = bypassGain?1:0;
    LMS7002M_regs_spi_write(self, 0x0208);

    self->regs->reg_0x0203_iqcorr = (int)(2047*(phase/(M_PI/2)));
    self->regs->reg_0x0202_gcorri = 2047;
    self->regs->reg_0x0201_gcorrq = 2047;
    e628:	9d01d215 	stw	r20,1864(r19)
    e62c:	00000f06 	br	e66c <LMS7002M_txtsp_set_iq_correction+0x160>
    if (gain > 1.0) self->regs->reg_0x0201_gcorrq = (int)((1.0/gain)*2047);
    e630:	900d883a 	mov	r6,r18
    e634:	880f883a 	mov	r7,r17
    e638:	0009883a 	mov	r4,zero
    e63c:	014ffc34 	movhi	r5,16368
    e640:	0026a540 	call	26a54 <__divdf3>
    e644:	01d02834 	movhi	r7,16544
    e648:	000d883a 	mov	r6,zero
    e64c:	39ff0004 	addi	r7,r7,-1024
    e650:	1009883a 	mov	r4,r2
    e654:	180b883a 	mov	r5,r3
    e658:	002767c0 	call	2767c <__muldf3>
    e65c:	1009883a 	mov	r4,r2
    e660:	180b883a 	mov	r5,r3
    e664:	00287e40 	call	287e4 <__fixdfsi>
    e668:	9881d215 	stw	r2,1864(r19)
    if (gain < 1.0) self->regs->reg_0x0202_gcorri = (int)((gain/1.0)*2047);
    e66c:	000d883a 	mov	r6,zero
    e670:	01cffc34 	movhi	r7,16368
    e674:	9009883a 	mov	r4,r18
    e678:	880b883a 	mov	r5,r17
    e67c:	00275880 	call	27588 <__ledf2>
    e680:	10000a0e 	bge	r2,zero,e6ac <LMS7002M_txtsp_set_iq_correction+0x1a0>
    e684:	01d02834 	movhi	r7,16544
    e688:	000d883a 	mov	r6,zero
    e68c:	39ff0004 	addi	r7,r7,-1024
    e690:	9009883a 	mov	r4,r18
    e694:	880b883a 	mov	r5,r17
    e698:	002767c0 	call	2767c <__muldf3>
    e69c:	1009883a 	mov	r4,r2
    e6a0:	180b883a 	mov	r5,r3
    e6a4:	00287e40 	call	287e4 <__fixdfsi>
    e6a8:	9881d315 	stw	r2,1868(r19)

    LMS7002M_regs_spi_write(self, 0x0203);
    e6ac:	8009883a 	mov	r4,r16
    e6b0:	014080c4 	movi	r5,515
    e6b4:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0202);
    e6b8:	8009883a 	mov	r4,r16
    e6bc:	01408084 	movi	r5,514
    e6c0:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0201);
    e6c4:	01408044 	movi	r5,513
    e6c8:	8009883a 	mov	r4,r16
}
    e6cc:	dfc00717 	ldw	ra,28(sp)
    e6d0:	dd800617 	ldw	r22,24(sp)
    e6d4:	dd400517 	ldw	r21,20(sp)
    e6d8:	dd000417 	ldw	r20,16(sp)
    e6dc:	dcc00317 	ldw	r19,12(sp)
    e6e0:	dc800217 	ldw	r18,8(sp)
    e6e4:	dc400117 	ldw	r17,4(sp)
    e6e8:	dc000017 	ldw	r16,0(sp)
    e6ec:	dec00804 	addi	sp,sp,32
    if (gain > 1.0) self->regs->reg_0x0201_gcorrq = (int)((1.0/gain)*2047);
    if (gain < 1.0) self->regs->reg_0x0202_gcorri = (int)((gain/1.0)*2047);

    LMS7002M_regs_spi_write(self, 0x0203);
    LMS7002M_regs_spi_write(self, 0x0202);
    LMS7002M_regs_spi_write(self, 0x0201);
    e6f0:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000e6f4 <LMS7002M_read_vco_cmp>:
#include "platform.h"
#include <LMS7002M/LMS7002M_time.h>
#include <LMS7002M/LMS7002M_logger.h>

static void LMS7002M_read_vco_cmp(LMS7002M_t *self, const int vco_cmp_addr)
{
    e6f4:	defffd04 	addi	sp,sp,-12
    e6f8:	dfc00215 	stw	ra,8(sp)
    e6fc:	dc400115 	stw	r17,4(sp)
    e700:	dc000015 	stw	r16,0(sp)
    e704:	2823883a 	mov	r17,r5
    e708:	2021883a 	mov	r16,r4
    //an initial read forces spi writes to be flushed
    //any read will do, the address does not matter
    LMS7002M_regs_spi_read(self, vco_cmp_addr);
    e70c:	00091a40 	call	91a4 <LMS7002M_regs_spi_read>

    //sleep while the comparator value settles
    mdelay(1);// supervise that time actualy longs 1ms
    e710:	01000044 	movi	r4,1
    e714:	000ed600 	call	ed60 <mdelay>
    //LMS7_sleep_for(LMS7_time_tps()/1000); //1 ms -> ticks

    //final read of the comparator after settling
    LMS7002M_regs_spi_read(self, vco_cmp_addr);
    e718:	880b883a 	mov	r5,r17
    e71c:	8009883a 	mov	r4,r16
}
    e720:	dfc00217 	ldw	ra,8(sp)
    e724:	dc400117 	ldw	r17,4(sp)
    e728:	dc000017 	ldw	r16,0(sp)
    e72c:	dec00304 	addi	sp,sp,12
    //sleep while the comparator value settles
    mdelay(1);// supervise that time actualy longs 1ms
    //LMS7_sleep_for(LMS7_time_tps()/1000); //1 ms -> ticks

    //final read of the comparator after settling
    LMS7002M_regs_spi_read(self, vco_cmp_addr);
    e730:	00091a41 	jmpi	91a4 <LMS7002M_regs_spi_read>

0000e734 <LMS7002M_tune_vco_sweep>:
    int *vco_cmplo_reg,
    const int vco_cmp_addr,
    const int start_point,
    int *lo, int *hi
)
{
    e734:	defff604 	addi	sp,sp,-40
    int csw_lowest = start_point+128;
    e738:	d8800c17 	ldw	r2,48(sp)
    int *vco_cmplo_reg,
    const int vco_cmp_addr,
    const int start_point,
    int *lo, int *hi
)
{
    e73c:	dd800615 	stw	r22,24(sp)
    e740:	dd800a17 	ldw	r22,40(sp)
    e744:	df000815 	stw	fp,32(sp)
    e748:	ddc00715 	stw	r23,28(sp)
    e74c:	dd400515 	stw	r21,20(sp)
    e750:	dd000415 	stw	r20,16(sp)
    e754:	dcc00315 	stw	r19,12(sp)
    e758:	dc400115 	stw	r17,4(sp)
    e75c:	dc000015 	stw	r16,0(sp)
    e760:	dfc00915 	stw	ra,36(sp)
    e764:	dc800215 	stw	r18,8(sp)
    e768:	2027883a 	mov	r19,r4
    e76c:	2821883a 	mov	r16,r5
    e770:	302b883a 	mov	r21,r6
    e774:	3829883a 	mov	r20,r7
    int csw_lowest = start_point+128;
    e778:	14402004 	addi	r17,r2,128
    *vco_csw_reg = start_point;
    e77c:	28800015 	stw	r2,0(r5)
    for (int i = 6; i >= 0; i--)
    e780:	05c00184 	movi	r23,6
    {
        *vco_csw_reg |= 1 << i;
    e784:	07000044 	movi	fp,1
    e788:	80c00017 	ldw	r3,0(r16)
    e78c:	e5e4983a 	sll	r18,fp,r23
        LMS7002M_regs_spi_write(self, vco_csw_addr);
    e790:	a80b883a 	mov	r5,r21
    e794:	9809883a 	mov	r4,r19
{
    int csw_lowest = start_point+128;
    *vco_csw_reg = start_point;
    for (int i = 6; i >= 0; i--)
    {
        *vco_csw_reg |= 1 << i;
    e798:	1c86b03a 	or	r3,r3,r18
    e79c:	80c00015 	stw	r3,0(r16)
        LMS7002M_regs_spi_write(self, vco_csw_addr);
    e7a0:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
        LMS7002M_read_vco_cmp(self, vco_cmp_addr);
    e7a4:	d9400b17 	ldw	r5,44(sp)
    e7a8:	9809883a 	mov	r4,r19
    e7ac:	000e6f40 	call	e6f4 <LMS7002M_read_vco_cmp>

        //LMS7_logf(LMS7_DEBUG, "i=%d, hi=%d, lo=%d", i, *vco_cmpho_reg, *vco_cmplo_reg);
        if (*vco_cmplo_reg != 0)
    e7b0:	b0c00017 	ldw	r3,0(r22)
    e7b4:	18000426 	beq	r3,zero,e7c8 <LMS7002M_tune_vco_sweep+0x94>
        {
            *vco_csw_reg &= ~(1 << i); //clear bit i
    e7b8:	80c00017 	ldw	r3,0(r16)
    e7bc:	04a4303a 	nor	r18,zero,r18
    e7c0:	1ca4703a 	and	r18,r3,r18
    e7c4:	84800015 	stw	r18,0(r16)
        }
        if (*vco_cmpho_reg != 0 && *vco_cmplo_reg == 0 && *vco_csw_reg < csw_lowest)
    e7c8:	a0c00017 	ldw	r3,0(r20)
    e7cc:	18000526 	beq	r3,zero,e7e4 <LMS7002M_tune_vco_sweep+0xb0>
    e7d0:	b0c00017 	ldw	r3,0(r22)
    e7d4:	1800031e 	bne	r3,zero,e7e4 <LMS7002M_tune_vco_sweep+0xb0>
    e7d8:	80c00017 	ldw	r3,0(r16)
    e7dc:	1c40010e 	bge	r3,r17,e7e4 <LMS7002M_tune_vco_sweep+0xb0>
    e7e0:	1823883a 	mov	r17,r3
        {
            csw_lowest = *vco_csw_reg;
        }
        LMS7002M_regs_spi_write(self, vco_csw_addr);
    e7e4:	a80b883a 	mov	r5,r21
    e7e8:	9809883a 	mov	r4,r19
    e7ec:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    int *lo, int *hi
)
{
    int csw_lowest = start_point+128;
    *vco_csw_reg = start_point;
    for (int i = 6; i >= 0; i--)
    e7f0:	bdffffc4 	addi	r23,r23,-1
    e7f4:	00bfffc4 	movi	r2,-1
    e7f8:	b8bfe31e 	bne	r23,r2,e788 <__alt_data_end+0xfffcff88>
        }
        LMS7002M_regs_spi_write(self, vco_csw_addr);
    }

    //find the midpoint for the high and low bounds
    int csw_highest = *vco_csw_reg;
    e7fc:	84800017 	ldw	r18,0(r16)
    while (csw_lowest <= csw_highest && csw_lowest > start_point)
    e800:	94401016 	blt	r18,r17,e844 <LMS7002M_tune_vco_sweep+0x110>
    e804:	d8800c17 	ldw	r2,48(sp)
    e808:	14400e0e 	bge	r2,r17,e844 <LMS7002M_tune_vco_sweep+0x110>
    {
        csw_lowest--;
    e80c:	8dffffc4 	addi	r23,r17,-1
        *vco_csw_reg = csw_lowest;
        LMS7002M_regs_spi_write(self, vco_csw_addr);
    e810:	a80b883a 	mov	r5,r21
    e814:	9809883a 	mov	r4,r19
    //find the midpoint for the high and low bounds
    int csw_highest = *vco_csw_reg;
    while (csw_lowest <= csw_highest && csw_lowest > start_point)
    {
        csw_lowest--;
        *vco_csw_reg = csw_lowest;
    e818:	85c00015 	stw	r23,0(r16)
        LMS7002M_regs_spi_write(self, vco_csw_addr);
    e81c:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
        LMS7002M_read_vco_cmp(self, vco_cmp_addr);
    e820:	d9400b17 	ldw	r5,44(sp)
    e824:	9809883a 	mov	r4,r19
    e828:	000e6f40 	call	e6f4 <LMS7002M_read_vco_cmp>

        if (*vco_cmpho_reg != 0 && *vco_cmplo_reg == 0) continue;
    e82c:	a0800017 	ldw	r2,0(r20)
    e830:	10000426 	beq	r2,zero,e844 <LMS7002M_tune_vco_sweep+0x110>
    e834:	b0800017 	ldw	r2,0(r22)
    e838:	1000021e 	bne	r2,zero,e844 <LMS7002M_tune_vco_sweep+0x110>

    //find the midpoint for the high and low bounds
    int csw_highest = *vco_csw_reg;
    while (csw_lowest <= csw_highest && csw_lowest > start_point)
    {
        csw_lowest--;
    e83c:	b823883a 	mov	r17,r23
    e840:	003fef06 	br	e800 <__alt_data_end+0xfffd0000>
        if (*vco_cmpho_reg != 0 && *vco_cmplo_reg == 0) continue;
        csw_lowest++;
        break;
    }

    *lo = csw_lowest;
    e844:	d8800d17 	ldw	r2,52(sp)
    e848:	14400015 	stw	r17,0(r2)
    *hi = csw_highest;
    e84c:	d8800e17 	ldw	r2,56(sp)
    e850:	14800015 	stw	r18,0(r2)
    //LMS7_logf(LMS7_DEBUG, "lowest CSW_VCO %i, highest CSW_VCO %i", csw_lowest, csw_highest);
    return 0;
}
    e854:	0005883a 	mov	r2,zero
    e858:	dfc00917 	ldw	ra,36(sp)
    e85c:	df000817 	ldw	fp,32(sp)
    e860:	ddc00717 	ldw	r23,28(sp)
    e864:	dd800617 	ldw	r22,24(sp)
    e868:	dd400517 	ldw	r21,20(sp)
    e86c:	dd000417 	ldw	r20,16(sp)
    e870:	dcc00317 	ldw	r19,12(sp)
    e874:	dc800217 	ldw	r18,8(sp)
    e878:	dc400117 	ldw	r17,4(sp)
    e87c:	dc000017 	ldw	r16,0(sp)
    e880:	dec00a04 	addi	sp,sp,40
    e884:	f800283a 	ret

0000e888 <LMS7002M_tune_vco>:
    const int vco_csw_addr,
    int *vco_cmpho_reg,
    int *vco_cmplo_reg,
    const int vco_cmp_addr
)
{
    e888:	defff004 	addi	sp,sp,-64
    e88c:	dfc00f15 	stw	ra,60(sp)
    e890:	dd400e15 	stw	r21,56(sp)
    e894:	dd000d15 	stw	r20,52(sp)
    e898:	dcc00c15 	stw	r19,48(sp)
    e89c:	dc800b15 	stw	r18,44(sp)
    e8a0:	dc400a15 	stw	r17,40(sp)
    e8a4:	dc000915 	stw	r16,36(sp)
    e8a8:	dcc01117 	ldw	r19,68(sp)
   
    //check comparator under minimum setting
    *vco_csw_reg = 0;
    e8ac:	28000015 	stw	zero,0(r5)
    const int vco_csw_addr,
    int *vco_cmpho_reg,
    int *vco_cmplo_reg,
    const int vco_cmp_addr
)
{
    e8b0:	282b883a 	mov	r21,r5
   
    //check comparator under minimum setting
    *vco_csw_reg = 0;
    LMS7002M_regs_spi_write(self, vco_csw_addr);
    e8b4:	300b883a 	mov	r5,r6
    const int vco_csw_addr,
    int *vco_cmpho_reg,
    int *vco_cmplo_reg,
    const int vco_cmp_addr
)
{
    e8b8:	3825883a 	mov	r18,r7
    e8bc:	2021883a 	mov	r16,r4
    e8c0:	3029883a 	mov	r20,r6
    e8c4:	dc401017 	ldw	r17,64(sp)
   
    //check comparator under minimum setting
    *vco_csw_reg = 0;
    LMS7002M_regs_spi_write(self, vco_csw_addr);
    e8c8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
     
    LMS7002M_read_vco_cmp(self, vco_cmp_addr);
    e8cc:	980b883a 	mov	r5,r19
    e8d0:	8009883a 	mov	r4,r16
    e8d4:	000e6f40 	call	e6f4 <LMS7002M_read_vco_cmp>
    if (*vco_cmpho_reg == 1 && *vco_cmplo_reg == 1)
    e8d8:	90800017 	ldw	r2,0(r18)
    e8dc:	00c00044 	movi	r3,1
    e8e0:	10c0051e 	bne	r2,r3,e8f8 <LMS7002M_tune_vco+0x70>
    e8e4:	88c00017 	ldw	r3,0(r17)
    e8e8:	1880031e 	bne	r3,r2,e8f8 <LMS7002M_tune_vco+0x70>
    {
        LMS7_log(LMS7_DEBUG, "VCO select FAIL - too high");
    e8ec:	014000f4 	movhi	r5,3
    e8f0:	2966a704 	addi	r5,r5,-25956
    e8f4:	00004b06 	br	ea24 <LMS7002M_tune_vco+0x19c>
        return -1;
    }

    //check comparator under maximum setting
    *vco_csw_reg = 255;
    e8f8:	00803fc4 	movi	r2,255
    e8fc:	a8800015 	stw	r2,0(r21)
    LMS7002M_regs_spi_write(self, vco_csw_addr);
    e900:	a00b883a 	mov	r5,r20
    e904:	8009883a 	mov	r4,r16
    e908:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    LMS7002M_read_vco_cmp(self, vco_cmp_addr);
    e90c:	980b883a 	mov	r5,r19
    e910:	8009883a 	mov	r4,r16
    e914:	000e6f40 	call	e6f4 <LMS7002M_read_vco_cmp>
    if (*vco_cmpho_reg == 0 && *vco_cmplo_reg == 0)
    e918:	90800017 	ldw	r2,0(r18)
    e91c:	1000051e 	bne	r2,zero,e934 <LMS7002M_tune_vco+0xac>
    e920:	88800017 	ldw	r2,0(r17)
    e924:	1000031e 	bne	r2,zero,e934 <LMS7002M_tune_vco+0xac>
    {
        LMS7_log(LMS7_DEBUG, "VCO select FAIL - too low");
    e928:	014000f4 	movhi	r5,3
    e92c:	2966ae04 	addi	r5,r5,-25928
    e930:	00003c06 	br	ea24 <LMS7002M_tune_vco+0x19c>
        return -1;
    }
   
    //search both segments of the 8-bit space
    int lo0, hi0, lo1, hi1;
    LMS7002M_tune_vco_sweep(self, vco_csw_reg, vco_csw_addr, vco_cmpho_reg, vco_cmplo_reg, vco_cmp_addr, 0, &lo0, &hi0);
    e934:	d8800704 	addi	r2,sp,28
    e938:	d8800415 	stw	r2,16(sp)
    e93c:	d8800804 	addi	r2,sp,32
    e940:	900f883a 	mov	r7,r18
    e944:	a00d883a 	mov	r6,r20
    e948:	a80b883a 	mov	r5,r21
    e94c:	8009883a 	mov	r4,r16
    e950:	d8800315 	stw	r2,12(sp)
    e954:	d8000215 	stw	zero,8(sp)
    e958:	dcc00115 	stw	r19,4(sp)
    e95c:	dc400015 	stw	r17,0(sp)
    e960:	000e7340 	call	e734 <LMS7002M_tune_vco_sweep>
    LMS7002M_tune_vco_sweep(self, vco_csw_reg, vco_csw_addr, vco_cmpho_reg, vco_cmplo_reg, vco_cmp_addr, 128, &lo1, &hi1);
    e964:	d8800504 	addi	r2,sp,20
    e968:	d8800415 	stw	r2,16(sp)
    e96c:	d8800604 	addi	r2,sp,24
    e970:	d8800315 	stw	r2,12(sp)
    e974:	00802004 	movi	r2,128
    e978:	a00d883a 	mov	r6,r20
    e97c:	a80b883a 	mov	r5,r21
    e980:	8009883a 	mov	r4,r16
    e984:	d8800215 	stw	r2,8(sp)
    e988:	dcc00115 	stw	r19,4(sp)
    e98c:	dc400015 	stw	r17,0(sp)
    e990:	900f883a 	mov	r7,r18
    e994:	000e7340 	call	e734 <LMS7002M_tune_vco_sweep>

    //determine overall high-low with overlap
    int csw_lowest, csw_highest;
    if (hi0 == lo1-1)
    e998:	d9000617 	ldw	r4,24(sp)
    e99c:	d8800717 	ldw	r2,28(sp)
    e9a0:	d8c00817 	ldw	r3,32(sp)
    e9a4:	21bfffc4 	addi	r6,r4,-1
    e9a8:	d9400517 	ldw	r5,20(sp)
    e9ac:	3080021e 	bne	r6,r2,e9b8 <LMS7002M_tune_vco+0x130>
    {
        csw_lowest = lo0;
        csw_highest = hi1;
    e9b0:	2805883a 	mov	r2,r5
    e9b4:	00000506 	br	e9cc <LMS7002M_tune_vco+0x144>
    }

    //otherwise use bigger range
    else if ((hi0-lo0) > (hi1-lo1))
    e9b8:	10cdc83a 	sub	r6,r2,r3
    e9bc:	290fc83a 	sub	r7,r5,r4
    e9c0:	39800216 	blt	r7,r6,e9cc <LMS7002M_tune_vco+0x144>
        csw_highest = hi0;
    }
    else
    {
        csw_lowest = lo1;
        csw_highest = hi1;
    e9c4:	2805883a 	mov	r2,r5
        csw_lowest = lo0;
        csw_highest = hi0;
    }
    else
    {
        csw_lowest = lo1;
    e9c8:	2007883a 	mov	r3,r4
        csw_highest = hi1;
    }

    //set the midpoint of the search
    *vco_csw_reg = (csw_highest+csw_lowest)/2;
    e9cc:	1885883a 	add	r2,r3,r2
    e9d0:	1006d7fa 	srli	r3,r2,31
    LMS7002M_regs_spi_write(self, vco_csw_addr);
    e9d4:	a00b883a 	mov	r5,r20
    e9d8:	8009883a 	mov	r4,r16
        csw_lowest = lo1;
        csw_highest = hi1;
    }

    //set the midpoint of the search
    *vco_csw_reg = (csw_highest+csw_lowest)/2;
    e9dc:	1885883a 	add	r2,r3,r2
    e9e0:	1005d07a 	srai	r2,r2,1
    e9e4:	a8800015 	stw	r2,0(r21)
    LMS7002M_regs_spi_write(self, vco_csw_addr);
    e9e8:	0006a180 	call	6a18 <LMS7002M_regs_spi_write>
    //LMS7_logf(LMS7_DEBUG, "lowest CSW_VCO %i, highest CSW_VCO %i, CSW_VCO %i", csw_lowest, csw_highest, *vco_csw_reg);

    //check that the vco selection was successful
    LMS7002M_read_vco_cmp(self, vco_cmp_addr);
    e9ec:	980b883a 	mov	r5,r19
    e9f0:	8009883a 	mov	r4,r16
    e9f4:	000e6f40 	call	e6f4 <LMS7002M_read_vco_cmp>
    if (*vco_cmpho_reg != 0 && *vco_cmplo_reg == 0)
    e9f8:	90800017 	ldw	r2,0(r18)
    e9fc:	10000726 	beq	r2,zero,ea1c <LMS7002M_tune_vco+0x194>
    ea00:	8c000017 	ldw	r16,0(r17)
    ea04:	8000051e 	bne	r16,zero,ea1c <LMS7002M_tune_vco+0x194>
    {
        LMS7_log(LMS7_DEBUG, "VCO OK");
    ea08:	014000f4 	movhi	r5,3
    ea0c:	2966b504 	addi	r5,r5,-25900
    ea10:	010001c4 	movi	r4,7
    ea14:	0009f700 	call	9f70 <LMS7_log>
    {
        LMS7_log(LMS7_DEBUG, "VCO select FAIL");
        return -1;
    }
    
    return 0;
    ea18:	00000506 	br	ea30 <LMS7002M_tune_vco+0x1a8>
    {
        LMS7_log(LMS7_DEBUG, "VCO OK");
    }
    else
    {
        LMS7_log(LMS7_DEBUG, "VCO select FAIL");
    ea1c:	014000f4 	movhi	r5,3
    ea20:	29656d04 	addi	r5,r5,-27212
    ea24:	010001c4 	movi	r4,7
    ea28:	0009f700 	call	9f70 <LMS7_log>
        return -1;
    ea2c:	043fffc4 	movi	r16,-1
    }
    
    return 0;
}
    ea30:	8005883a 	mov	r2,r16
    ea34:	dfc00f17 	ldw	ra,60(sp)
    ea38:	dd400e17 	ldw	r21,56(sp)
    ea3c:	dd000d17 	ldw	r20,52(sp)
    ea40:	dcc00c17 	ldw	r19,48(sp)
    ea44:	dc800b17 	ldw	r18,44(sp)
    ea48:	dc400a17 	ldw	r17,40(sp)
    ea4c:	dc000917 	ldw	r16,36(sp)
    ea50:	dec01004 	addi	sp,sp,64
    ea54:	f800283a 	ret

0000ea58 <LMS7002M_xbuf_share_tx>:
///

#include "LMS7002M_impl.h"

void LMS7002M_xbuf_share_tx(LMS7002M_t *self, const bool enable)
{
    ea58:	defffd04 	addi	sp,sp,-12
    ea5c:	dc000015 	stw	r16,0(sp)
    ea60:	2821883a 	mov	r16,r5
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    ea64:	014010c4 	movi	r5,67
///

#include "LMS7002M_impl.h"

void LMS7002M_xbuf_share_tx(LMS7002M_t *self, const bool enable)
{
    ea68:	dc400115 	stw	r17,4(sp)
    ea6c:	dfc00215 	stw	ra,8(sp)
    ea70:	2023883a 	mov	r17,r4
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    ea74:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0085_en_out2_xbuf_tx = enable?1:0;
    ea78:	88846917 	ldw	r2,4516(r17)
    ea7c:	81403fcc 	andi	r5,r16,255
    self->regs->reg_0x0085_en_tbufin_xbuf_rx = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x0085);
    ea80:	8809883a 	mov	r4,r17
void LMS7002M_xbuf_share_tx(LMS7002M_t *self, const bool enable)
{
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x0085_en_out2_xbuf_tx = enable?1:0;
    ea84:	11407515 	stw	r5,468(r2)
    self->regs->reg_0x0085_en_tbufin_xbuf_rx = enable?1:0;
    ea88:	11407615 	stw	r5,472(r2)
    LMS7002M_regs_spi_write(self, 0x0085);
    ea8c:	01402144 	movi	r5,133
}
    ea90:	dfc00217 	ldw	ra,8(sp)
    ea94:	dc400117 	ldw	r17,4(sp)
    ea98:	dc000017 	ldw	r16,0(sp)
    ea9c:	dec00304 	addi	sp,sp,12
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x0085_en_out2_xbuf_tx = enable?1:0;
    self->regs->reg_0x0085_en_tbufin_xbuf_rx = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x0085);
    eaa0:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000eaa4 <LMS7002M_xbuf_enable_bias>:
}

LMS7002M_API void LMS7002M_xbuf_enable_bias(LMS7002M_t *self, const bool enable)
{
    eaa4:	defffd04 	addi	sp,sp,-12
    eaa8:	dc000015 	stw	r16,0(sp)
    eaac:	2821883a 	mov	r16,r5
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    eab0:	014010c4 	movi	r5,67
    self->regs->reg_0x0085_en_tbufin_xbuf_rx = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x0085);
}

LMS7002M_API void LMS7002M_xbuf_enable_bias(LMS7002M_t *self, const bool enable)
{
    eab4:	dc400115 	stw	r17,4(sp)
    eab8:	dfc00215 	stw	ra,8(sp)
    eabc:	2023883a 	mov	r17,r4
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    eac0:	00097d80 	call	97d8 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0085_slfb_xbuf_rx = enable?1:0;
    eac4:	88846917 	ldw	r2,4516(r17)
    eac8:	81403fcc 	andi	r5,r16,255
    self->regs->reg_0x0085_slfb_xbuf_tx = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x0085);
    eacc:	8809883a 	mov	r4,r17
LMS7002M_API void LMS7002M_xbuf_enable_bias(LMS7002M_t *self, const bool enable)
{
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x0085_slfb_xbuf_rx = enable?1:0;
    ead0:	11407115 	stw	r5,452(r2)
    self->regs->reg_0x0085_slfb_xbuf_tx = enable?1:0;
    ead4:	11407215 	stw	r5,456(r2)
    LMS7002M_regs_spi_write(self, 0x0085);
    ead8:	01402144 	movi	r5,133
}
    eadc:	dfc00217 	ldw	ra,8(sp)
    eae0:	dc400117 	ldw	r17,4(sp)
    eae4:	dc000017 	ldw	r16,0(sp)
    eae8:	dec00304 	addi	sp,sp,12
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x0085_slfb_xbuf_rx = enable?1:0;
    self->regs->reg_0x0085_slfb_xbuf_tx = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x0085);
    eaec:	0006a181 	jmpi	6a18 <LMS7002M_regs_spi_write>

0000eaf0 <LMS7002M_set_work_mode>:
#include "LMS7002M_set_work_mode.h"


void LMS7002M_set_work_mode (LMS7002M_t *lms) {
    eaf0:	defe5b04 	addi	sp,sp,-1684
    
    uint8_t word[] = { 
    eaf4:	014000f4 	movhi	r5,3
#include "LMS7002M_set_work_mode.h"


void LMS7002M_set_work_mode (LMS7002M_t *lms) {
    eaf8:	dcc1a115 	stw	r19,1668(sp)
    
    uint8_t word[] = { 
    eafc:	01814a04 	movi	r6,1320
    eb00:	2966b7c4 	addi	r5,r5,-25889
#include "LMS7002M_set_work_mode.h"


void LMS7002M_set_work_mode (LMS7002M_t *lms) {
    eb04:	2027883a 	mov	r19,r4
    
    uint8_t word[] = { 
    eb08:	d809883a 	mov	r4,sp
#include "LMS7002M_set_work_mode.h"


void LMS7002M_set_work_mode (LMS7002M_t *lms) {
    eb0c:	dfc1a415 	stw	ra,1680(sp)
    eb10:	dd41a315 	stw	r21,1676(sp)
    eb14:	dd01a215 	stw	r20,1672(sp)
    eb18:	dc81a015 	stw	r18,1664(sp)
    eb1c:	dc419f15 	stw	r17,1660(sp)
    eb20:	dc019e15 	stw	r16,1656(sp)
    
    uint8_t word[] = { 
    eb24:	0012fb00 	call	12fb0 <memcpy>
        0x82, 0x08, 0x01, 0x00, 
        0x82, 0x08, 0x01, 0x10, 
        0x82, 0x08, 0x01, 0x30, 
        0x82, 0x08, 0x01, 0x70
     }; 
    uint8_t id[] = { 
    eb28:	014000f4 	movhi	r5,3
    eb2c:	01805284 	movi	r6,330
    eb30:	296801c4 	addi	r5,r5,-24569
    eb34:	d9014a04 	addi	r4,sp,1320
    eb38:	0012fb00 	call	12fb0 <memcpy>
    eb3c:	dd400044 	addi	r21,sp,1
        0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11};
// id = 01 corresponde a escritura a pll_cfg y id = 11 a escritura al LMS7022M
    unsigned char txbuf[4];    
     for (int i = 0; i<330; i++){
    eb40:	0021883a 	mov	r16,zero
        txbuf[0] = word[i*4];
        txbuf[1] = word[i*4+1];
        txbuf[2] = word[i*4+2];
        txbuf[3] = word[i*4+3];

        if (id[i] == 0x11) {
    eb44:	05000444 	movi	r20,17
            uint16_t dir = ((uint16_t)txbuf[0] << 8) | txbuf[1];
            uint16_t data = ((uint16_t)txbuf[2] << 8) | txbuf[3];
            LMS7002M_spi_write (lms, dir, data);
        }
        else if (id[i] == 0x01) {
    eb48:	04400044 	movi	r17,1
     }; 
    uint8_t id[] = { 
        0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11};
// id = 01 corresponde a escritura a pll_cfg y id = 11 a escritura al LMS7022M
    unsigned char txbuf[4];    
     for (int i = 0; i<330; i++){
    eb4c:	04805284 	movi	r18,330
        txbuf[0] = word[i*4];
    eb50:	8405883a 	add	r2,r16,r16
    eb54:	1085883a 	add	r2,r2,r2
    eb58:	d885883a 	add	r2,sp,r2
        txbuf[1] = word[i*4+1];
        txbuf[2] = word[i*4+2];
        txbuf[3] = word[i*4+3];

        if (id[i] == 0x11) {
    eb5c:	d9c14a04 	addi	r7,sp,1320
    uint8_t id[] = { 
        0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11};
// id = 01 corresponde a escritura a pll_cfg y id = 11 a escritura al LMS7022M
    unsigned char txbuf[4];    
     for (int i = 0; i<330; i++){
        txbuf[0] = word[i*4];
    eb60:	10800003 	ldbu	r2,0(r2)
        txbuf[1] = word[i*4+1];
    eb64:	a9400003 	ldbu	r5,0(r21)
        txbuf[2] = word[i*4+2];
    eb68:	a8c00043 	ldbu	r3,1(r21)
        txbuf[3] = word[i*4+3];
    eb6c:	a9800083 	ldbu	r6,2(r21)

        if (id[i] == 0x11) {
    eb70:	3c09883a 	add	r4,r7,r16
    eb74:	21000003 	ldbu	r4,0(r4)
    uint8_t id[] = { 
        0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11};
// id = 01 corresponde a escritura a pll_cfg y id = 11 a escritura al LMS7022M
    unsigned char txbuf[4];    
     for (int i = 0; i<330; i++){
        txbuf[0] = word[i*4];
    eb78:	d8819c85 	stb	r2,1650(sp)
        txbuf[1] = word[i*4+1];
    eb7c:	d9419cc5 	stb	r5,1651(sp)
        txbuf[2] = word[i*4+2];
    eb80:	d8c19d05 	stb	r3,1652(sp)
        txbuf[3] = word[i*4+3];
    eb84:	d9819d45 	stb	r6,1653(sp)

        if (id[i] == 0x11) {
    eb88:	25000b1e 	bne	r4,r20,ebb8 <LMS7002M_set_work_mode+0xc8>
            uint16_t dir = ((uint16_t)txbuf[0] << 8) | txbuf[1];
            uint16_t data = ((uint16_t)txbuf[2] << 8) | txbuf[3];
            LMS7002M_spi_write (lms, dir, data);
    eb8c:	18c03fcc 	andi	r3,r3,255
    eb90:	10803fcc 	andi	r2,r2,255
    eb94:	1806923a 	slli	r3,r3,8
    eb98:	1004923a 	slli	r2,r2,8
    eb9c:	31803fcc 	andi	r6,r6,255
    eba0:	29403fcc 	andi	r5,r5,255
    eba4:	30ccb03a 	or	r6,r6,r3
    eba8:	288ab03a 	or	r5,r5,r2
    ebac:	9809883a 	mov	r4,r19
    ebb0:	000697c0 	call	697c <LMS7002M_spi_write>
    ebb4:	00000506 	br	ebcc <LMS7002M_set_work_mode+0xdc>
        }
        else if (id[i] == 0x01) {
    ebb8:	2440041e 	bne	r4,r17,ebcc <LMS7002M_set_work_mode+0xdc>
            spi_write_API(txbuf, 4, 1);
    ebbc:	880d883a 	mov	r6,r17
    ebc0:	01400104 	movi	r5,4
    ebc4:	d9019c84 	addi	r4,sp,1650
    ebc8:	000ec5c0 	call	ec5c <spi_write_API>
     }; 
    uint8_t id[] = { 
        0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11};
// id = 01 corresponde a escritura a pll_cfg y id = 11 a escritura al LMS7022M
    unsigned char txbuf[4];    
     for (int i = 0; i<330; i++){
    ebcc:	84000044 	addi	r16,r16,1
    ebd0:	ad400104 	addi	r21,r21,4
    ebd4:	84bfde1e 	bne	r16,r18,eb50 <__alt_data_end+0xfffd0350>
        else if (id[i] == 0x01) {
            spi_write_API(txbuf, 4, 1);
        }
     }    

printf("hi\n");
    ebd8:	010000f4 	movhi	r4,3
    ebdc:	2126b704 	addi	r4,r4,-25892
    ebe0:	00135080 	call	13508 <puts>

}
    ebe4:	dfc1a417 	ldw	ra,1680(sp)
    ebe8:	dd41a317 	ldw	r21,1676(sp)
    ebec:	dd01a217 	ldw	r20,1672(sp)
    ebf0:	dcc1a117 	ldw	r19,1668(sp)
    ebf4:	dc81a017 	ldw	r18,1664(sp)
    ebf8:	dc419f17 	ldw	r17,1660(sp)
    ebfc:	dc019e17 	ldw	r16,1656(sp)
    ec00:	dec1a504 	addi	sp,sp,1684
    ec04:	f800283a 	ret

0000ec08 <spi_init>:
    spiConfig.ssSetup = 2;
    spiConfig.ssHold = 2;
    spiConfig.ssDisable = 2;
	spi_configure (SPI0_BASE, &spiConfig);*/
	return 0;
}
    ec08:	0005883a 	mov	r2,zero
    ec0c:	f800283a 	ret

0000ec10 <spi_read_API>:
/***************************************************************************//**
 * @brief spi_read_API
*******************************************************************************/
int32_t spi_read_API(uint8_t *data,
				 uint8_t bytes_number, uint8_t slave)
{
    ec10:	defffc04 	addi	sp,sp,-16
    ec14:	dfc00315 	stw	ra,12(sp)
	{
		spi_select_device(SPI0_BASE, 0);
		*rx = spi_rxdat(SPI0_BASE);
		spi_deselect_device(SPI0_BASE, 0);
	}*/
    unsigned char tx[2] = {rx[0], rx[1]};
    ec18:	20800003 	ldbu	r2,0(r4)
    spi_write_then_read(NULL, tx, 2, rx, bytes_number, slave);
    ec1c:	31803fcc 	andi	r6,r6,255
    ec20:	29403fcc 	andi	r5,r5,255
	{
		spi_select_device(SPI0_BASE, 0);
		*rx = spi_rxdat(SPI0_BASE);
		spi_deselect_device(SPI0_BASE, 0);
	}*/
    unsigned char tx[2] = {rx[0], rx[1]};
    ec24:	d8800205 	stb	r2,8(sp)
    ec28:	20800043 	ldbu	r2,1(r4)
    spi_write_then_read(NULL, tx, 2, rx, bytes_number, slave);
    ec2c:	200f883a 	mov	r7,r4
    ec30:	d9800115 	stw	r6,4(sp)
    ec34:	d9400015 	stw	r5,0(sp)
    ec38:	01800084 	movi	r6,2
    ec3c:	d9400204 	addi	r5,sp,8
    ec40:	0009883a 	mov	r4,zero
	{
		spi_select_device(SPI0_BASE, 0);
		*rx = spi_rxdat(SPI0_BASE);
		spi_deselect_device(SPI0_BASE, 0);
	}*/
    unsigned char tx[2] = {rx[0], rx[1]};
    ec44:	d8800245 	stb	r2,9(sp)
    spi_write_then_read(NULL, tx, 2, rx, bytes_number, slave);
    ec48:	0000c880 	call	c88 <spi_write_then_read>

   // printf("Hola, estas en la funcion de spi_read_API\n");
	return 0;
}
    ec4c:	0005883a 	mov	r2,zero
    ec50:	dfc00317 	ldw	ra,12(sp)
    ec54:	dec00404 	addi	sp,sp,16
    ec58:	f800283a 	ret

0000ec5c <spi_write_API>:

int spi_write_API(const unsigned char *txbuf, unsigned n_tx, uint8_t slave)
{
    ec5c:	defffd04 	addi	sp,sp,-12
		usleep(10);
		spi_select_device(SPI0_BASE, 0);
		spi_txbyte(SPI0_BASE, *tx);
		spi_deselect_device(SPI0_BASE, 0);
	}*/
    spi_write_then_read(NULL, tx, n_tx, NULL, 0, slave);
    ec60:	31803fcc 	andi	r6,r6,255
    ec64:	d9800115 	stw	r6,4(sp)
    ec68:	d8000015 	stw	zero,0(sp)
    ec6c:	280d883a 	mov	r6,r5
    ec70:	000f883a 	mov	r7,zero
    ec74:	200b883a 	mov	r5,r4
    ec78:	0009883a 	mov	r4,zero
   // printf("Hola, estas en la funcion de spi_read_API\n");
	return 0;
}

int spi_write_API(const unsigned char *txbuf, unsigned n_tx, uint8_t slave)
{
    ec7c:	dfc00215 	stw	ra,8(sp)
		usleep(10);
		spi_select_device(SPI0_BASE, 0);
		spi_txbyte(SPI0_BASE, *tx);
		spi_deselect_device(SPI0_BASE, 0);
	}*/
    spi_write_then_read(NULL, tx, n_tx, NULL, 0, slave);
    ec80:	0000c880 	call	c88 <spi_write_then_read>

	//printf("Hola, estas en la funcion de spi_write_API\n");
	return 0;
}
    ec84:	0005883a 	mov	r2,zero
    ec88:	dfc00217 	ldw	ra,8(sp)
    ec8c:	dec00304 	addi	sp,sp,12
    ec90:	f800283a 	ret

0000ec94 <spidev_interface_transact>:
{
	for(uint32_t idx = 0;idx < (usleep * MICRO_DELAY_FACTOR); idx++) asm volatile("");
}

uint32_t spidev_interface_transact(const uint32_t data, const bool readback)
{
    ec94:	2006d63a 	srli	r3,r4,24
    ec98:	2004d43a 	srli	r2,r4,16
    ec9c:	defffe04 	addi	sp,sp,-8
    eca0:	dfc00115 	stw	ra,4(sp)
	unsigned char txbuf[4];
    unsigned char rxbuf[4];

	uint8_t slave_7002 = 0;

	if(readback) // read
    eca4:	29403fcc 	andi	r5,r5,255
	{	
		rxbuf[0] = (data >> 24) & 0xFF; 
    eca8:	d8c00005 	stb	r3,0(sp)
		rxbuf[1] = (data >> 16) & 0xFF;
    ecac:	d8800045 	stb	r2,1(sp)
	unsigned char txbuf[4];
    unsigned char rxbuf[4];

	uint8_t slave_7002 = 0;

	if(readback) // read
    ecb0:	28000f26 	beq	r5,zero,ecf0 <spidev_interface_transact+0x5c>
	{	
		rxbuf[0] = (data >> 24) & 0xFF; 
		rxbuf[1] = (data >> 16) & 0xFF;

		spi_read_API(rxbuf, 2, slave_7002);
    ecb4:	000d883a 	mov	r6,zero
    ecb8:	01400084 	movi	r5,2
    ecbc:	d809883a 	mov	r4,sp
    ecc0:	000ec100 	call	ec10 <spi_read_API>
		return \
        (((uint32_t)rxbuf[0]) << 24) |
    ecc4:	d8800003 	ldbu	r2,0(sp)
    ecc8:	1006963a 	slli	r3,r2,24
    eccc:	d8800043 	ldbu	r2,1(sp)
    ecd0:	1004943a 	slli	r2,r2,16
    ecd4:	1884b03a 	or	r2,r3,r2
    ecd8:	d8c000c3 	ldbu	r3,3(sp)
    ecdc:	10c4b03a 	or	r2,r2,r3
    ece0:	d8c00083 	ldbu	r3,2(sp)
    ece4:	1806923a 	slli	r3,r3,8
    ece8:	10c4b03a 	or	r2,r2,r3
    ecec:	00000806 	br	ed10 <spidev_interface_transact+0x7c>
        (((uint32_t)rxbuf[3]) << 0);
	}else // write
	{
		txbuf[0] = (data >> 24);
		txbuf[1] = (data >> 16);
		txbuf[2] = (data >> 8);
    ecf0:	2004d23a 	srli	r2,r4,8
		txbuf[3] = (data >> 0);
    ecf4:	d90000c5 	stb	r4,3(sp)
		spi_write_API(txbuf, 4, slave_7002);
    ecf8:	000d883a 	mov	r6,zero
    ecfc:	01400104 	movi	r5,4
    ed00:	d809883a 	mov	r4,sp
        (((uint32_t)rxbuf[3]) << 0);
	}else // write
	{
		txbuf[0] = (data >> 24);
		txbuf[1] = (data >> 16);
		txbuf[2] = (data >> 8);
    ed04:	d8800085 	stb	r2,2(sp)
		txbuf[3] = (data >> 0);
		spi_write_API(txbuf, 4, slave_7002);
    ed08:	000ec5c0 	call	ec5c <spi_write_API>
	}
	
    return 0;
    ed0c:	0005883a 	mov	r2,zero
}
    ed10:	dfc00117 	ldw	ra,4(sp)
    ed14:	dec00204 	addi	sp,sp,8
    ed18:	f800283a 	ret

0000ed1c <gpio_init>:
*/
/***************************************************************************//**
 * @brief gpio_init
*******************************************************************************/
void gpio_init(uint32_t device_id)
{
    ed1c:	f800283a 	ret

0000ed20 <gpio_direction>:

/***************************************************************************//**
 * @brief gpio_direction
*******************************************************************************/
void gpio_direction(uint8_t pin, uint8_t direction)
{/*
    ed20:	f800283a 	ret

0000ed24 <gpio_is_valid>:

/***************************************************************************//**
 * @brief gpio_is_valid
*******************************************************************************/
bool gpio_is_valid(int number)
{
    ed24:	20800810 	cmplti	r2,r4,32
	else
	{
		return false;
	}
	return 0;
}
    ed28:	f800283a 	ret

0000ed2c <gpio_data>:

/***************************************************************************//**
 * @brief gpio_data
*******************************************************************************/
void gpio_data(uint8_t pin, uint8_t* data)
{
    ed2c:	f800283a 	ret

0000ed30 <gpio_set_value>:

/***************************************************************************//**
 * @brief gpio_set_value
*******************************************************************************/
void gpio_set_value(unsigned gpio, int value)
{/*
    ed30:	f800283a 	ret

0000ed34 <udelay>:

/***************************************************************************//**
 * @brief udelay
*******************************************************************************/
void udelay(unsigned long usecs)
{
    ed34:	deffff04 	addi	sp,sp,-4
	for(uint32_t idx = 0;idx < (usecs * MICRO_DELAY_FACTOR); idx++) asm volatile("");
    ed38:	01400144 	movi	r5,5

/***************************************************************************//**
 * @brief udelay
*******************************************************************************/
void udelay(unsigned long usecs)
{
    ed3c:	dfc00015 	stw	ra,0(sp)
	for(uint32_t idx = 0;idx < (usecs * MICRO_DELAY_FACTOR); idx++) asm volatile("");
    ed40:	0025f840 	call	25f84 <__mulsi3>
    ed44:	0007883a 	mov	r3,zero
    ed48:	18800226 	beq	r3,r2,ed54 <udelay+0x20>
    ed4c:	18c00044 	addi	r3,r3,1
    ed50:	003ffd06 	br	ed48 <__alt_data_end+0xfffd0548>
}
    ed54:	dfc00017 	ldw	ra,0(sp)
    ed58:	dec00104 	addi	sp,sp,4
    ed5c:	f800283a 	ret

0000ed60 <mdelay>:

/***************************************************************************//**
 * @brief mdelay
*******************************************************************************/
void mdelay(unsigned long msecs)
{
    ed60:	deffff04 	addi	sp,sp,-4
	for(uint32_t idx = 0;idx < (msecs * MILLI_DELAY_FACTOR) ;idx++) asm volatile("");
    ed64:	0144e204 	movi	r5,5000

/***************************************************************************//**
 * @brief mdelay
*******************************************************************************/
void mdelay(unsigned long msecs)
{
    ed68:	dfc00015 	stw	ra,0(sp)
	for(uint32_t idx = 0;idx < (msecs * MILLI_DELAY_FACTOR) ;idx++) asm volatile("");
    ed6c:	0025f840 	call	25f84 <__mulsi3>
    ed70:	0007883a 	mov	r3,zero
    ed74:	18800226 	beq	r3,r2,ed80 <mdelay+0x20>
    ed78:	18c00044 	addi	r3,r3,1
    ed7c:	003ffd06 	br	ed74 <__alt_data_end+0xfffd0574>
}
    ed80:	dfc00017 	ldw	ra,0(sp)
    ed84:	dec00104 	addi	sp,sp,4
    ed88:	f800283a 	ret

0000ed8c <msleep_interruptible>:
*******************************************************************************/
unsigned long msleep_interruptible(unsigned int msecs)
{

	return 0;
}
    ed8c:	0005883a 	mov	r2,zero
    ed90:	f800283a 	ret

0000ed94 <clk_prepare_enable>:
	if (clk) {
		// Unused variable - fix compiler warning
	}

	return 0;
}
    ed94:	0005883a 	mov	r2,zero
    ed98:	f800283a 	ret

0000ed9c <int_sqrt>:
*******************************************************************************/
uint32_t int_sqrt(uint32_t x)
{
	uint32_t b, m, y = 0;

	if (x <= 1)
    ed9c:	00800044 	movi	r2,1
    eda0:	11000c2e 	bgeu	r2,r4,edd4 <int_sqrt+0x38>
    eda4:	01400404 	movi	r5,16
    eda8:	0005883a 	mov	r2,zero
    edac:	00d00034 	movhi	r3,16384
		return x;

	m = 1UL << (BITS_PER_LONG - 2);
	while (m != 0) {
		b = y + m;
    edb0:	10cd883a 	add	r6,r2,r3
		y >>= 1;
    edb4:	1004d07a 	srli	r2,r2,1

		if (x >= b) {
    edb8:	21800236 	bltu	r4,r6,edc4 <int_sqrt+0x28>
			x -= b;
    edbc:	2189c83a 	sub	r4,r4,r6
			y += m;
    edc0:	10c5883a 	add	r2,r2,r3
    edc4:	297fffc4 	addi	r5,r5,-1
		}
		m >>= 2;
    edc8:	1806d0ba 	srli	r3,r3,2

	if (x <= 1)
		return x;

	m = 1UL << (BITS_PER_LONG - 2);
	while (m != 0) {
    edcc:	283ff81e 	bne	r5,zero,edb0 <__alt_data_end+0xfffd05b0>
    edd0:	f800283a 	ret
    edd4:	2005883a 	mov	r2,r4
		}
		m >>= 2;
	}

	return y;
}
    edd8:	f800283a 	ret

0000eddc <ilog2>:
/***************************************************************************//**
 * @brief ilog2
*******************************************************************************/
int32_t ilog2(int32_t x)
{
	int32_t A = !(!(x >> 16));
    eddc:	2007d43a 	srai	r3,r4,16
	int32_t count = 0;
	int32_t x_copy = x;

	count = count + (A << 4);

	x_copy = (((~A + 1) & (x >> 16)) + (~(~A + 1) & x));
    ede0:	1804c03a 	cmpne	r2,r3,zero
    ede4:	117fffc4 	addi	r5,r2,-1
    ede8:	2908703a 	and	r4,r5,r4
    edec:	190b883a 	add	r5,r3,r4

	A = !(!(x_copy >> 8));
    edf0:	2811d23a 	srai	r8,r5,8
	count = count + (A << 3);
    edf4:	100c913a 	slli	r6,r2,4

	count = count + (A << 4);

	x_copy = (((~A + 1) & (x >> 16)) + (~(~A + 1) & x));

	A = !(!(x_copy >> 8));
    edf8:	400ec03a 	cmpne	r7,r8,zero
	count = count + (A << 3);
    edfc:	380490fa 	slli	r2,r7,3
	x_copy = (((~A + 1) & (x_copy >> 8)) + (~(~A + 1) & x_copy));
    ee00:	393fffc4 	addi	r4,r7,-1
    ee04:	01cfc83a 	sub	r7,zero,r7
    ee08:	3a0e703a 	and	r7,r7,r8
    ee0c:	214a703a 	and	r5,r4,r5
    ee10:	3949883a 	add	r4,r7,r5

	A = !(!(x_copy >> 4));
    ee14:	200fd13a 	srai	r7,r4,4
	count = count + (A << 4);

	x_copy = (((~A + 1) & (x >> 16)) + (~(~A + 1) & x));

	A = !(!(x_copy >> 8));
	count = count + (A << 3);
    ee18:	308d883a 	add	r6,r6,r2
	x_copy = (((~A + 1) & (x_copy >> 8)) + (~(~A + 1) & x_copy));

	A = !(!(x_copy >> 4));
    ee1c:	380ac03a 	cmpne	r5,r7,zero
	count = count + (A << 2);
	x_copy = (((~A + 1) & (x_copy >> 4)) + (~(~A + 1) & x_copy));
    ee20:	28ffffc4 	addi	r3,r5,-1
	A = !(!(x_copy >> 8));
	count = count + (A << 3);
	x_copy = (((~A + 1) & (x_copy >> 8)) + (~(~A + 1) & x_copy));

	A = !(!(x_copy >> 4));
	count = count + (A << 2);
    ee24:	2945883a 	add	r2,r5,r5
	x_copy = (((~A + 1) & (x_copy >> 4)) + (~(~A + 1) & x_copy));
    ee28:	014bc83a 	sub	r5,zero,r5
    ee2c:	29ca703a 	and	r5,r5,r7
    ee30:	1908703a 	and	r4,r3,r4
    ee34:	2907883a 	add	r3,r5,r4
	A = !(!(x_copy >> 8));
	count = count + (A << 3);
	x_copy = (((~A + 1) & (x_copy >> 8)) + (~(~A + 1) & x_copy));

	A = !(!(x_copy >> 4));
	count = count + (A << 2);
    ee38:	1085883a 	add	r2,r2,r2
    ee3c:	1185883a 	add	r2,r2,r6
	x_copy = (((~A + 1) & (x_copy >> 4)) + (~(~A + 1) & x_copy));

	A = !(!(x_copy >> 2));
    ee40:	180dd0ba 	srai	r6,r3,2
    ee44:	300ac03a 	cmpne	r5,r6,zero
	count = count + (A << 1);
    ee48:	2949883a 	add	r4,r5,r5
    ee4c:	2085883a 	add	r2,r4,r2
	x_copy = (((~A + 1) & (x_copy >> 2)) + (~(~A + 1) & x_copy));
    ee50:	293fffc4 	addi	r4,r5,-1

	A = !(!(x_copy >> 1));
    ee54:	014bc83a 	sub	r5,zero,r5
	count = count + (A << 2);
	x_copy = (((~A + 1) & (x_copy >> 4)) + (~(~A + 1) & x_copy));

	A = !(!(x_copy >> 2));
	count = count + (A << 1);
	x_copy = (((~A + 1) & (x_copy >> 2)) + (~(~A + 1) & x_copy));
    ee58:	20c8703a 	and	r4,r4,r3

	A = !(!(x_copy >> 1));
    ee5c:	2986703a 	and	r3,r5,r6
    ee60:	1907883a 	add	r3,r3,r4
    ee64:	1807d07a 	srai	r3,r3,1
	count = count + A;

	return count;
    ee68:	1806c03a 	cmpne	r3,r3,zero
}
    ee6c:	1885883a 	add	r2,r3,r2
    ee70:	f800283a 	ret

0000ee74 <do_div>:

/***************************************************************************//**
 * @brief do_div
*******************************************************************************/
uint64_t do_div(uint64_t* n, uint64_t base)
{
    ee74:	defffa04 	addi	sp,sp,-24
    ee78:	dc800215 	stw	r18,8(sp)
    ee7c:	dc400115 	stw	r17,4(sp)
	uint64_t mod = 0;

	mod = *n % base;
    ee80:	24800017 	ldw	r18,0(r4)
    ee84:	24400117 	ldw	r17,4(r4)

/***************************************************************************//**
 * @brief do_div
*******************************************************************************/
uint64_t do_div(uint64_t* n, uint64_t base)
{
    ee88:	dcc00315 	stw	r19,12(sp)
    ee8c:	3027883a 	mov	r19,r6
    ee90:	dd000415 	stw	r20,16(sp)
    ee94:	dc000015 	stw	r16,0(sp)
    ee98:	2829883a 	mov	r20,r5
    ee9c:	2021883a 	mov	r16,r4
	uint64_t mod = 0;

	mod = *n % base;
	*n = *n / base;
    eea0:	280d883a 	mov	r6,r5
    eea4:	980f883a 	mov	r7,r19
    eea8:	9009883a 	mov	r4,r18
    eeac:	880b883a 	mov	r5,r17

/***************************************************************************//**
 * @brief do_div
*******************************************************************************/
uint64_t do_div(uint64_t* n, uint64_t base)
{
    eeb0:	dfc00515 	stw	ra,20(sp)
	uint64_t mod = 0;

	mod = *n % base;
	*n = *n / base;
    eeb4:	00252100 	call	25210 <__udivdi3>
    eeb8:	80800015 	stw	r2,0(r16)
    eebc:	80c00115 	stw	r3,4(r16)

	return mod;
    eec0:	a00d883a 	mov	r6,r20
    eec4:	980f883a 	mov	r7,r19
    eec8:	9009883a 	mov	r4,r18
    eecc:	880b883a 	mov	r5,r17
    eed0:	002580c0 	call	2580c <__umoddi3>
}
    eed4:	dfc00517 	ldw	ra,20(sp)
    eed8:	dd000417 	ldw	r20,16(sp)
    eedc:	dcc00317 	ldw	r19,12(sp)
    eee0:	dc800217 	ldw	r18,8(sp)
    eee4:	dc400117 	ldw	r17,4(sp)
    eee8:	dc000017 	ldw	r16,0(sp)
    eeec:	dec00604 	addi	sp,sp,24
    eef0:	f800283a 	ret

0000eef4 <find_first_bit>:
*******************************************************************************/
uint32_t find_first_bit(uint32_t word)
{
	int32_t num = 0;

	if ((word & 0xffff) == 0) {
    eef4:	20bfffcc 	andi	r2,r4,65535
    eef8:	1000031e 	bne	r2,zero,ef08 <find_first_bit+0x14>
			num += 16;
			word >>= 16;
    eefc:	2008d43a 	srli	r4,r4,16
uint32_t find_first_bit(uint32_t word)
{
	int32_t num = 0;

	if ((word & 0xffff) == 0) {
			num += 16;
    ef00:	00800404 	movi	r2,16
    ef04:	00000106 	br	ef0c <find_first_bit+0x18>
/***************************************************************************//**
 * @brief find_first_bit
*******************************************************************************/
uint32_t find_first_bit(uint32_t word)
{
	int32_t num = 0;
    ef08:	0005883a 	mov	r2,zero

	if ((word & 0xffff) == 0) {
			num += 16;
			word >>= 16;
	}
	if ((word & 0xff) == 0) {
    ef0c:	20c03fcc 	andi	r3,r4,255
    ef10:	1800021e 	bne	r3,zero,ef1c <find_first_bit+0x28>
			num += 8;
			word >>= 8;
    ef14:	2008d23a 	srli	r4,r4,8
	if ((word & 0xffff) == 0) {
			num += 16;
			word >>= 16;
	}
	if ((word & 0xff) == 0) {
			num += 8;
    ef18:	10800204 	addi	r2,r2,8
			word >>= 8;
	}
	if ((word & 0xf) == 0) {
    ef1c:	20c003cc 	andi	r3,r4,15
    ef20:	1800021e 	bne	r3,zero,ef2c <find_first_bit+0x38>
			num += 4;
			word >>= 4;
    ef24:	2008d13a 	srli	r4,r4,4
	if ((word & 0xff) == 0) {
			num += 8;
			word >>= 8;
	}
	if ((word & 0xf) == 0) {
			num += 4;
    ef28:	10800104 	addi	r2,r2,4
			word >>= 4;
	}
	if ((word & 0x3) == 0) {
    ef2c:	20c000cc 	andi	r3,r4,3
    ef30:	1800021e 	bne	r3,zero,ef3c <find_first_bit+0x48>
			num += 2;
			word >>= 2;
    ef34:	2008d0ba 	srli	r4,r4,2
	if ((word & 0xf) == 0) {
			num += 4;
			word >>= 4;
	}
	if ((word & 0x3) == 0) {
			num += 2;
    ef38:	10800084 	addi	r2,r2,2
			word >>= 2;
	}
	if ((word & 0x1) == 0)
    ef3c:	2100004c 	andi	r4,r4,1
    ef40:	2000011e 	bne	r4,zero,ef48 <find_first_bit+0x54>
			num += 1;
    ef44:	10800044 	addi	r2,r2,1
	return num;
}
    ef48:	f800283a 	ret

0000ef4c <ERR_PTR>:
 * @brief ERR_PTR
*******************************************************************************/
void * ERR_PTR(long error)
{
	return (void *) error;
}
    ef4c:	2005883a 	mov	r2,r4
    ef50:	f800283a 	ret

0000ef54 <zmalloc>:
	//if (ptr)
	//	memset(ptr, 0, size);
	//mdelay(1);

	return NULL;
}
    ef54:	0005883a 	mov	r2,zero
    ef58:	f800283a 	ret

0000ef5c <u32_to_double>:
    uint64_t u = w_high;
    u = (((u) << 32) & 0xFFFFFFFF00000000) | (w_low & 0x00000000FFFFFFFF);
    double d;
    memcpy(&d, &u, sizeof(double)); 
    return d;
}
    ef5c:	2805883a 	mov	r2,r5
    ef60:	2007883a 	mov	r3,r4
    ef64:	f800283a 	ret

0000ef68 <u32_to_double_ptr>:


void u32_to_double_ptr(uint32_t w_high, uint32_t w_low, double* out) {
    ef68:	defffd04 	addi	sp,sp,-12
    ef6c:	3005883a 	mov	r2,r6
    uint64_t u = w_high;
    u = (((u) << 32) & 0xFFFFFFFF00000000) | (w_low & 0x00000000FFFFFFFF);
    ef70:	d9400015 	stw	r5,0(sp)
    ef74:	d9000115 	stw	r4,4(sp)
    memcpy(out, &u, sizeof(double));
    ef78:	01800204 	movi	r6,8
    ef7c:	d80b883a 	mov	r5,sp
    ef80:	1009883a 	mov	r4,r2
    memcpy(&d, &u, sizeof(double)); 
    return d;
}


void u32_to_double_ptr(uint32_t w_high, uint32_t w_low, double* out) {
    ef84:	dfc00215 	stw	ra,8(sp)
    uint64_t u = w_high;
    u = (((u) << 32) & 0xFFFFFFFF00000000) | (w_low & 0x00000000FFFFFFFF);
    memcpy(out, &u, sizeof(double));
    ef88:	0012fb00 	call	12fb0 <memcpy>
}
    ef8c:	dfc00217 	ldw	ra,8(sp)
    ef90:	dec00304 	addi	sp,sp,12
    ef94:	f800283a 	ret

0000ef98 <u32_to_float>:

float u32_to_float(uint32_t w){
    float f;
    memcpy(&f, &w, sizeof(float));
    return f;
}
    ef98:	2005883a 	mov	r2,r4
    ef9c:	f800283a 	ret

0000efa0 <u32_to_int32>:

int32_t u32_to_int32 (uint32_t w){
    int32_t i;
    memcpy(&i, &w, sizeof(int32_t));
    return i;
}
    efa0:	2005883a 	mov	r2,r4
    efa4:	f800283a 	ret

0000efa8 <u32_to_char>:

char u32_to_char(uint32_t w){
    char c;
    memcpy(&c, &w, sizeof(char));
    return c;
}
    efa8:	2005883a 	mov	r2,r4
    int32_t i;
    memcpy(&i, &w, sizeof(int32_t));
    return i;
}

char u32_to_char(uint32_t w){
    efac:	deffff04 	addi	sp,sp,-4
    char c;
    memcpy(&c, &w, sizeof(char));
    return c;
}
    efb0:	dec00104 	addi	sp,sp,4
    efb4:	f800283a 	ret

0000efb8 <pow>:
    efb8:	deffee04 	addi	sp,sp,-72
    efbc:	dc800b15 	stw	r18,44(sp)
    efc0:	048000f4 	movhi	r18,3
    efc4:	ddc01015 	stw	r23,64(sp)
    efc8:	dd800f15 	stw	r22,60(sp)
    efcc:	dd400e15 	stw	r21,56(sp)
    efd0:	dd000d15 	stw	r20,52(sp)
    efd4:	dcc00c15 	stw	r19,48(sp)
    efd8:	dc400a15 	stw	r17,40(sp)
    efdc:	dc000915 	stw	r16,36(sp)
    efe0:	dfc01115 	stw	ra,68(sp)
    efe4:	94adc404 	addi	r18,r18,-18672
    efe8:	202f883a 	mov	r23,r4
    efec:	282d883a 	mov	r22,r5
    eff0:	302b883a 	mov	r21,r6
    eff4:	3829883a 	mov	r20,r7
    eff8:	000f47c0 	call	f47c <__ieee754_pow>
    effc:	1023883a 	mov	r17,r2
    f000:	90800017 	ldw	r2,0(r18)
    f004:	04ffffc4 	movi	r19,-1
    f008:	1821883a 	mov	r16,r3
    f00c:	14c00426 	beq	r2,r19,f020 <pow+0x68>
    f010:	a809883a 	mov	r4,r21
    f014:	a00b883a 	mov	r5,r20
    f018:	00107d80 	call	107d8 <__fpclassifyd>
    f01c:	10000d1e 	bne	r2,zero,f054 <pow+0x9c>
    f020:	8805883a 	mov	r2,r17
    f024:	8007883a 	mov	r3,r16
    f028:	dfc01117 	ldw	ra,68(sp)
    f02c:	ddc01017 	ldw	r23,64(sp)
    f030:	dd800f17 	ldw	r22,60(sp)
    f034:	dd400e17 	ldw	r21,56(sp)
    f038:	dd000d17 	ldw	r20,52(sp)
    f03c:	dcc00c17 	ldw	r19,48(sp)
    f040:	dc800b17 	ldw	r18,44(sp)
    f044:	dc400a17 	ldw	r17,40(sp)
    f048:	dc000917 	ldw	r16,36(sp)
    f04c:	dec01204 	addi	sp,sp,72
    f050:	f800283a 	ret
    f054:	b809883a 	mov	r4,r23
    f058:	b00b883a 	mov	r5,r22
    f05c:	00107d80 	call	107d8 <__fpclassifyd>
    f060:	000d883a 	mov	r6,zero
    f064:	000f883a 	mov	r7,zero
    f068:	1000201e 	bne	r2,zero,f0ec <pow+0x134>
    f06c:	a809883a 	mov	r4,r21
    f070:	a00b883a 	mov	r5,r20
    f074:	00274240 	call	27424 <__eqdf2>
    f078:	103fe91e 	bne	r2,zero,f020 <__alt_data_end+0xfffd0820>
    f07c:	01000044 	movi	r4,1
    f080:	d9000015 	stw	r4,0(sp)
    f084:	90800017 	ldw	r2,0(r18)
    f088:	010000f4 	movhi	r4,3
    f08c:	00cffc34 	movhi	r3,16368
    f090:	21285504 	addi	r4,r4,-24236
    f094:	d9000115 	stw	r4,4(sp)
    f098:	d8000815 	stw	zero,32(sp)
    f09c:	ddc00215 	stw	r23,8(sp)
    f0a0:	dd800315 	stw	r22,12(sp)
    f0a4:	dd400415 	stw	r21,16(sp)
    f0a8:	dd000515 	stw	r20,20(sp)
    f0ac:	d8000615 	stw	zero,24(sp)
    f0b0:	d8c00715 	stw	r3,28(sp)
    f0b4:	14c02826 	beq	r2,r19,f158 <pow+0x1a0>
    f0b8:	01000084 	movi	r4,2
    f0bc:	11002626 	beq	r2,r4,f158 <pow+0x1a0>
    f0c0:	d809883a 	mov	r4,sp
    f0c4:	001084c0 	call	1084c <matherr>
    f0c8:	10006b26 	beq	r2,zero,f278 <pow+0x2c0>
    f0cc:	d8800817 	ldw	r2,32(sp)
    f0d0:	10000326 	beq	r2,zero,f0e0 <pow+0x128>
    f0d4:	0010c040 	call	10c04 <__errno>
    f0d8:	d8c00817 	ldw	r3,32(sp)
    f0dc:	10c00015 	stw	r3,0(r2)
    f0e0:	d8800617 	ldw	r2,24(sp)
    f0e4:	d8c00717 	ldw	r3,28(sp)
    f0e8:	003fcf06 	br	f028 <__alt_data_end+0xfffd0828>
    f0ec:	b809883a 	mov	r4,r23
    f0f0:	b00b883a 	mov	r5,r22
    f0f4:	00274240 	call	27424 <__eqdf2>
    f0f8:	1000191e 	bne	r2,zero,f160 <pow+0x1a8>
    f0fc:	000d883a 	mov	r6,zero
    f100:	000f883a 	mov	r7,zero
    f104:	a809883a 	mov	r4,r21
    f108:	a00b883a 	mov	r5,r20
    f10c:	00274240 	call	27424 <__eqdf2>
    f110:	10003a1e 	bne	r2,zero,f1fc <pow+0x244>
    f114:	00c00044 	movi	r3,1
    f118:	d8c00015 	stw	r3,0(sp)
    f11c:	90800017 	ldw	r2,0(r18)
    f120:	00c000f4 	movhi	r3,3
    f124:	18e85504 	addi	r3,r3,-24236
    f128:	d8c00115 	stw	r3,4(sp)
    f12c:	d8000815 	stw	zero,32(sp)
    f130:	ddc00215 	stw	r23,8(sp)
    f134:	dd800315 	stw	r22,12(sp)
    f138:	dd400415 	stw	r21,16(sp)
    f13c:	dd000515 	stw	r20,20(sp)
    f140:	d8000615 	stw	zero,24(sp)
    f144:	d8000715 	stw	zero,28(sp)
    f148:	103fdd26 	beq	r2,zero,f0c0 <__alt_data_end+0xfffd08c0>
    f14c:	0005883a 	mov	r2,zero
    f150:	00cffc34 	movhi	r3,16368
    f154:	003fb406 	br	f028 <__alt_data_end+0xfffd0828>
    f158:	0005883a 	mov	r2,zero
    f15c:	003fb206 	br	f028 <__alt_data_end+0xfffd0828>
    f160:	8809883a 	mov	r4,r17
    f164:	800b883a 	mov	r5,r16
    f168:	00107bc0 	call	107bc <finite>
    f16c:	10004626 	beq	r2,zero,f288 <pow+0x2d0>
    f170:	000d883a 	mov	r6,zero
    f174:	000f883a 	mov	r7,zero
    f178:	8809883a 	mov	r4,r17
    f17c:	800b883a 	mov	r5,r16
    f180:	00274240 	call	27424 <__eqdf2>
    f184:	103fa61e 	bne	r2,zero,f020 <__alt_data_end+0xfffd0820>
    f188:	b809883a 	mov	r4,r23
    f18c:	b00b883a 	mov	r5,r22
    f190:	00107bc0 	call	107bc <finite>
    f194:	103fa226 	beq	r2,zero,f020 <__alt_data_end+0xfffd0820>
    f198:	a809883a 	mov	r4,r21
    f19c:	a00b883a 	mov	r5,r20
    f1a0:	00107bc0 	call	107bc <finite>
    f1a4:	103f9e26 	beq	r2,zero,f020 <__alt_data_end+0xfffd0820>
    f1a8:	00800104 	movi	r2,4
    f1ac:	d8800015 	stw	r2,0(sp)
    f1b0:	90c00017 	ldw	r3,0(r18)
    f1b4:	008000f4 	movhi	r2,3
    f1b8:	10a85504 	addi	r2,r2,-24236
    f1bc:	d8800115 	stw	r2,4(sp)
    f1c0:	d8000815 	stw	zero,32(sp)
    f1c4:	ddc00215 	stw	r23,8(sp)
    f1c8:	dd800315 	stw	r22,12(sp)
    f1cc:	dd400415 	stw	r21,16(sp)
    f1d0:	dd000515 	stw	r20,20(sp)
    f1d4:	d8000615 	stw	zero,24(sp)
    f1d8:	d8000715 	stw	zero,28(sp)
    f1dc:	00800084 	movi	r2,2
    f1e0:	18804726 	beq	r3,r2,f300 <pow+0x348>
    f1e4:	d809883a 	mov	r4,sp
    f1e8:	001084c0 	call	1084c <matherr>
    f1ec:	10004426 	beq	r2,zero,f300 <pow+0x348>
    f1f0:	d8800817 	ldw	r2,32(sp)
    f1f4:	103fba26 	beq	r2,zero,f0e0 <__alt_data_end+0xfffd08e0>
    f1f8:	003fb606 	br	f0d4 <__alt_data_end+0xfffd08d4>
    f1fc:	a809883a 	mov	r4,r21
    f200:	a00b883a 	mov	r5,r20
    f204:	00107bc0 	call	107bc <finite>
    f208:	103f8526 	beq	r2,zero,f020 <__alt_data_end+0xfffd0820>
    f20c:	000d883a 	mov	r6,zero
    f210:	000f883a 	mov	r7,zero
    f214:	a809883a 	mov	r4,r21
    f218:	a00b883a 	mov	r5,r20
    f21c:	00275880 	call	27588 <__ledf2>
    f220:	103f7f0e 	bge	r2,zero,f020 <__alt_data_end+0xfffd0820>
    f224:	00c00044 	movi	r3,1
    f228:	d8c00015 	stw	r3,0(sp)
    f22c:	90800017 	ldw	r2,0(r18)
    f230:	00c000f4 	movhi	r3,3
    f234:	18e85504 	addi	r3,r3,-24236
    f238:	d8c00115 	stw	r3,4(sp)
    f23c:	d8000815 	stw	zero,32(sp)
    f240:	ddc00215 	stw	r23,8(sp)
    f244:	dd800315 	stw	r22,12(sp)
    f248:	dd400415 	stw	r21,16(sp)
    f24c:	dd000515 	stw	r20,20(sp)
    f250:	d8000615 	stw	zero,24(sp)
    f254:	10002526 	beq	r2,zero,f2ec <pow+0x334>
    f258:	00fffc34 	movhi	r3,65520
    f25c:	d8c00715 	stw	r3,28(sp)
    f260:	00c00084 	movi	r3,2
    f264:	10c0221e 	bne	r2,r3,f2f0 <pow+0x338>
    f268:	0010c040 	call	10c04 <__errno>
    f26c:	00c00844 	movi	r3,33
    f270:	10c00015 	stw	r3,0(r2)
    f274:	003fde06 	br	f1f0 <__alt_data_end+0xfffd09f0>
    f278:	0010c040 	call	10c04 <__errno>
    f27c:	00c00844 	movi	r3,33
    f280:	10c00015 	stw	r3,0(r2)
    f284:	003f9106 	br	f0cc <__alt_data_end+0xfffd08cc>
    f288:	b809883a 	mov	r4,r23
    f28c:	b00b883a 	mov	r5,r22
    f290:	00107bc0 	call	107bc <finite>
    f294:	103fb626 	beq	r2,zero,f170 <__alt_data_end+0xfffd0970>
    f298:	a809883a 	mov	r4,r21
    f29c:	a00b883a 	mov	r5,r20
    f2a0:	00107bc0 	call	107bc <finite>
    f2a4:	103fb226 	beq	r2,zero,f170 <__alt_data_end+0xfffd0970>
    f2a8:	8809883a 	mov	r4,r17
    f2ac:	800b883a 	mov	r5,r16
    f2b0:	00107d80 	call	107d8 <__fpclassifyd>
    f2b4:	1000161e 	bne	r2,zero,f310 <pow+0x358>
    f2b8:	00800044 	movi	r2,1
    f2bc:	d8800015 	stw	r2,0(sp)
    f2c0:	94000017 	ldw	r16,0(r18)
    f2c4:	008000f4 	movhi	r2,3
    f2c8:	10a85504 	addi	r2,r2,-24236
    f2cc:	d8800115 	stw	r2,4(sp)
    f2d0:	d8000815 	stw	zero,32(sp)
    f2d4:	ddc00215 	stw	r23,8(sp)
    f2d8:	dd800315 	stw	r22,12(sp)
    f2dc:	dd400415 	stw	r21,16(sp)
    f2e0:	dd000515 	stw	r20,20(sp)
    f2e4:	8000281e 	bne	r16,zero,f388 <pow+0x3d0>
    f2e8:	d8000615 	stw	zero,24(sp)
    f2ec:	d8000715 	stw	zero,28(sp)
    f2f0:	d809883a 	mov	r4,sp
    f2f4:	001084c0 	call	1084c <matherr>
    f2f8:	103fbd1e 	bne	r2,zero,f1f0 <__alt_data_end+0xfffd09f0>
    f2fc:	003fda06 	br	f268 <__alt_data_end+0xfffd0a68>
    f300:	0010c040 	call	10c04 <__errno>
    f304:	00c00884 	movi	r3,34
    f308:	10c00015 	stw	r3,0(r2)
    f30c:	003fb806 	br	f1f0 <__alt_data_end+0xfffd09f0>
    f310:	00c000c4 	movi	r3,3
    f314:	d8c00015 	stw	r3,0(sp)
    f318:	90800017 	ldw	r2,0(r18)
    f31c:	00c000f4 	movhi	r3,3
    f320:	18e85504 	addi	r3,r3,-24236
    f324:	d8c00115 	stw	r3,4(sp)
    f328:	d8000815 	stw	zero,32(sp)
    f32c:	ddc00215 	stw	r23,8(sp)
    f330:	dd800315 	stw	r22,12(sp)
    f334:	dd400415 	stw	r21,16(sp)
    f338:	dd000515 	stw	r20,20(sp)
    f33c:	000d883a 	mov	r6,zero
    f340:	000f883a 	mov	r7,zero
    f344:	b809883a 	mov	r4,r23
    f348:	b00b883a 	mov	r5,r22
    f34c:	1000181e 	bne	r2,zero,f3b0 <pow+0x3f8>
    f350:	00b80034 	movhi	r2,57344
    f354:	d8800615 	stw	r2,24(sp)
    f358:	0091fc34 	movhi	r2,18416
    f35c:	10bfffc4 	addi	r2,r2,-1
    f360:	d8800715 	stw	r2,28(sp)
    f364:	00275880 	call	27588 <__ledf2>
    f368:	10001a16 	blt	r2,zero,f3d4 <pow+0x41c>
    f36c:	d809883a 	mov	r4,sp
    f370:	001084c0 	call	1084c <matherr>
    f374:	103f551e 	bne	r2,zero,f0cc <__alt_data_end+0xfffd08cc>
    f378:	0010c040 	call	10c04 <__errno>
    f37c:	00c00884 	movi	r3,34
    f380:	10c00015 	stw	r3,0(r2)
    f384:	003f5106 	br	f0cc <__alt_data_end+0xfffd08cc>
    f388:	000d883a 	mov	r6,zero
    f38c:	000f883a 	mov	r7,zero
    f390:	0009883a 	mov	r4,zero
    f394:	000b883a 	mov	r5,zero
    f398:	0026a540 	call	26a54 <__divdf3>
    f39c:	d8800615 	stw	r2,24(sp)
    f3a0:	d8c00715 	stw	r3,28(sp)
    f3a4:	00800084 	movi	r2,2
    f3a8:	80bfaf26 	beq	r16,r2,f268 <__alt_data_end+0xfffd0a68>
    f3ac:	003fd006 	br	f2f0 <__alt_data_end+0xfffd0af0>
    f3b0:	009ffc34 	movhi	r2,32752
    f3b4:	d8000615 	stw	zero,24(sp)
    f3b8:	d8800715 	stw	r2,28(sp)
    f3bc:	00275880 	call	27588 <__ledf2>
    f3c0:	10001a16 	blt	r2,zero,f42c <pow+0x474>
    f3c4:	90c00017 	ldw	r3,0(r18)
    f3c8:	00800084 	movi	r2,2
    f3cc:	18bfe71e 	bne	r3,r2,f36c <__alt_data_end+0xfffd0b6c>
    f3d0:	003fe906 	br	f378 <__alt_data_end+0xfffd0b78>
    f3d4:	000d883a 	mov	r6,zero
    f3d8:	01cff834 	movhi	r7,16352
    f3dc:	a809883a 	mov	r4,r21
    f3e0:	a00b883a 	mov	r5,r20
    f3e4:	002767c0 	call	2767c <__muldf3>
    f3e8:	1009883a 	mov	r4,r2
    f3ec:	180b883a 	mov	r5,r3
    f3f0:	1023883a 	mov	r17,r2
    f3f4:	1821883a 	mov	r16,r3
    f3f8:	00108600 	call	10860 <rint>
    f3fc:	100d883a 	mov	r6,r2
    f400:	180f883a 	mov	r7,r3
    f404:	8809883a 	mov	r4,r17
    f408:	800b883a 	mov	r5,r16
    f40c:	00274240 	call	27424 <__eqdf2>
    f410:	103fec26 	beq	r2,zero,f3c4 <__alt_data_end+0xfffd0bc4>
    f414:	00b80034 	movhi	r2,57344
    f418:	d8800615 	stw	r2,24(sp)
    f41c:	00b1fc34 	movhi	r2,51184
    f420:	10bfffc4 	addi	r2,r2,-1
    f424:	d8800715 	stw	r2,28(sp)
    f428:	003fe606 	br	f3c4 <__alt_data_end+0xfffd0bc4>
    f42c:	000d883a 	mov	r6,zero
    f430:	01cff834 	movhi	r7,16352
    f434:	a809883a 	mov	r4,r21
    f438:	a00b883a 	mov	r5,r20
    f43c:	002767c0 	call	2767c <__muldf3>
    f440:	1009883a 	mov	r4,r2
    f444:	180b883a 	mov	r5,r3
    f448:	1023883a 	mov	r17,r2
    f44c:	1821883a 	mov	r16,r3
    f450:	00108600 	call	10860 <rint>
    f454:	100d883a 	mov	r6,r2
    f458:	180f883a 	mov	r7,r3
    f45c:	8809883a 	mov	r4,r17
    f460:	800b883a 	mov	r5,r16
    f464:	00274240 	call	27424 <__eqdf2>
    f468:	103fd626 	beq	r2,zero,f3c4 <__alt_data_end+0xfffd0bc4>
    f46c:	00bffc34 	movhi	r2,65520
    f470:	d8000615 	stw	zero,24(sp)
    f474:	d8800715 	stw	r2,28(sp)
    f478:	003fd206 	br	f3c4 <__alt_data_end+0xfffd0bc4>

0000f47c <__ieee754_pow>:
    f47c:	00a00034 	movhi	r2,32768
    f480:	deffea04 	addi	sp,sp,-88
    f484:	10bfffc4 	addi	r2,r2,-1
    f488:	dc800e15 	stw	r18,56(sp)
    f48c:	38a4703a 	and	r18,r7,r2
    f490:	dfc01515 	stw	ra,84(sp)
    f494:	df001415 	stw	fp,80(sp)
    f498:	ddc01315 	stw	r23,76(sp)
    f49c:	dd801215 	stw	r22,72(sp)
    f4a0:	dd401115 	stw	r21,68(sp)
    f4a4:	dd001015 	stw	r20,64(sp)
    f4a8:	dcc00f15 	stw	r19,60(sp)
    f4ac:	dc400d15 	stw	r17,52(sp)
    f4b0:	dc000c15 	stw	r16,48(sp)
    f4b4:	9186b03a 	or	r3,r18,r6
    f4b8:	18002a26 	beq	r3,zero,f564 <__ieee754_pow+0xe8>
    f4bc:	28a2703a 	and	r17,r5,r2
    f4c0:	009ffc34 	movhi	r2,32752
    f4c4:	14402316 	blt	r2,r17,f554 <__ieee754_pow+0xd8>
    f4c8:	88802126 	beq	r17,r2,f550 <__ieee754_pow+0xd4>
    f4cc:	14802116 	blt	r2,r18,f554 <__ieee754_pow+0xd8>
    f4d0:	009ffc34 	movhi	r2,32752
    f4d4:	90807326 	beq	r18,r2,f6a4 <__ieee754_pow+0x228>
    f4d8:	2827883a 	mov	r19,r5
    f4dc:	2021883a 	mov	r16,r4
    f4e0:	302d883a 	mov	r22,r6
    f4e4:	3839883a 	mov	fp,r7
    f4e8:	28007016 	blt	r5,zero,f6ac <__ieee754_pow+0x230>
    f4ec:	002b883a 	mov	r21,zero
    f4f0:	b0003a1e 	bne	r22,zero,f5dc <__ieee754_pow+0x160>
    f4f4:	009ffc34 	movhi	r2,32752
    f4f8:	90807f26 	beq	r18,r2,f6f8 <__ieee754_pow+0x27c>
    f4fc:	008ffc34 	movhi	r2,16368
    f500:	90805426 	beq	r18,r2,f654 <__ieee754_pow+0x1d8>
    f504:	00900034 	movhi	r2,16384
    f508:	e0833b26 	beq	fp,r2,101f8 <__ieee754_pow+0xd7c>
    f50c:	008ff834 	movhi	r2,16352
    f510:	e080321e 	bne	fp,r2,f5dc <__ieee754_pow+0x160>
    f514:	98003116 	blt	r19,zero,f5dc <__ieee754_pow+0x160>
    f518:	8009883a 	mov	r4,r16
    f51c:	980b883a 	mov	r5,r19
    f520:	dfc01517 	ldw	ra,84(sp)
    f524:	df001417 	ldw	fp,80(sp)
    f528:	ddc01317 	ldw	r23,76(sp)
    f52c:	dd801217 	ldw	r22,72(sp)
    f530:	dd401117 	ldw	r21,68(sp)
    f534:	dd001017 	ldw	r20,64(sp)
    f538:	dcc00f17 	ldw	r19,60(sp)
    f53c:	dc800e17 	ldw	r18,56(sp)
    f540:	dc400d17 	ldw	r17,52(sp)
    f544:	dc000c17 	ldw	r16,48(sp)
    f548:	dec01604 	addi	sp,sp,88
    f54c:	00105201 	jmpi	10520 <__ieee754_sqrt>
    f550:	20001226 	beq	r4,zero,f59c <__ieee754_pow+0x120>
    f554:	00b00434 	movhi	r2,49168
    f558:	8885883a 	add	r2,r17,r2
    f55c:	1108b03a 	or	r4,r2,r4
    f560:	20000f1e 	bne	r4,zero,f5a0 <__ieee754_pow+0x124>
    f564:	0005883a 	mov	r2,zero
    f568:	00cffc34 	movhi	r3,16368
    f56c:	dfc01517 	ldw	ra,84(sp)
    f570:	df001417 	ldw	fp,80(sp)
    f574:	ddc01317 	ldw	r23,76(sp)
    f578:	dd801217 	ldw	r22,72(sp)
    f57c:	dd401117 	ldw	r21,68(sp)
    f580:	dd001017 	ldw	r20,64(sp)
    f584:	dcc00f17 	ldw	r19,60(sp)
    f588:	dc800e17 	ldw	r18,56(sp)
    f58c:	dc400d17 	ldw	r17,52(sp)
    f590:	dc000c17 	ldw	r16,48(sp)
    f594:	dec01604 	addi	sp,sp,88
    f598:	f800283a 	ret
    f59c:	8cbfcc0e 	bge	r17,r18,f4d0 <__alt_data_end+0xfffd0cd0>
    f5a0:	010000f4 	movhi	r4,3
    f5a4:	21250e04 	addi	r4,r4,-27592
    f5a8:	dfc01517 	ldw	ra,84(sp)
    f5ac:	df001417 	ldw	fp,80(sp)
    f5b0:	ddc01317 	ldw	r23,76(sp)
    f5b4:	dd801217 	ldw	r22,72(sp)
    f5b8:	dd401117 	ldw	r21,68(sp)
    f5bc:	dd001017 	ldw	r20,64(sp)
    f5c0:	dcc00f17 	ldw	r19,60(sp)
    f5c4:	dc800e17 	ldw	r18,56(sp)
    f5c8:	dc400d17 	ldw	r17,52(sp)
    f5cc:	dc000c17 	ldw	r16,48(sp)
    f5d0:	dec01604 	addi	sp,sp,88
    f5d4:	00108541 	jmpi	10854 <nan>
    f5d8:	002b883a 	mov	r21,zero
    f5dc:	8009883a 	mov	r4,r16
    f5e0:	980b883a 	mov	r5,r19
    f5e4:	00107a80 	call	107a8 <fabs>
    f5e8:	102f883a 	mov	r23,r2
    f5ec:	80000f26 	beq	r16,zero,f62c <__ieee754_pow+0x1b0>
    f5f0:	9816d7fa 	srli	r11,r19,31
    f5f4:	5affffc4 	addi	r11,r11,-1
    f5f8:	aac4b03a 	or	r2,r21,r11
    f5fc:	10004b26 	beq	r2,zero,f72c <__ieee754_pow+0x2b0>
    f600:	00907834 	movhi	r2,16864
    f604:	1480540e 	bge	r2,r18,f758 <__ieee754_pow+0x2dc>
    f608:	0090fc34 	movhi	r2,17392
    f60c:	14832d0e 	bge	r2,r18,102c4 <__ieee754_pow+0xe48>
    f610:	008ffc34 	movhi	r2,16368
    f614:	10bfffc4 	addi	r2,r2,-1
    f618:	14401916 	blt	r2,r17,f680 <__ieee754_pow+0x204>
    f61c:	e0001916 	blt	fp,zero,f684 <__ieee754_pow+0x208>
    f620:	0005883a 	mov	r2,zero
    f624:	0007883a 	mov	r3,zero
    f628:	003fd006 	br	f56c <__alt_data_end+0xfffd0d6c>
    f62c:	88000526 	beq	r17,zero,f644 <__ieee754_pow+0x1c8>
    f630:	00900034 	movhi	r2,16384
    f634:	10bfffc4 	addi	r2,r2,-1
    f638:	9884703a 	and	r2,r19,r2
    f63c:	010ffc34 	movhi	r4,16368
    f640:	113feb1e 	bne	r2,r4,f5f0 <__alt_data_end+0xfffd0df0>
    f644:	e0000716 	blt	fp,zero,f664 <__ieee754_pow+0x1e8>
    f648:	9802e216 	blt	r19,zero,101d4 <__ieee754_pow+0xd58>
    f64c:	b805883a 	mov	r2,r23
    f650:	003fc606 	br	f56c <__alt_data_end+0xfffd0d6c>
    f654:	e0037516 	blt	fp,zero,1042c <__ieee754_pow+0xfb0>
    f658:	8005883a 	mov	r2,r16
    f65c:	9807883a 	mov	r3,r19
    f660:	003fc206 	br	f56c <__alt_data_end+0xfffd0d6c>
    f664:	b80d883a 	mov	r6,r23
    f668:	180f883a 	mov	r7,r3
    f66c:	0009883a 	mov	r4,zero
    f670:	014ffc34 	movhi	r5,16368
    f674:	0026a540 	call	26a54 <__divdf3>
    f678:	102f883a 	mov	r23,r2
    f67c:	003ff206 	br	f648 <__alt_data_end+0xfffd0e48>
    f680:	073fe70e 	bge	zero,fp,f620 <__alt_data_end+0xfffd0e20>
    f684:	01a20034 	movhi	r6,34816
    f688:	01df8e34 	movhi	r7,32312
    f68c:	319d6704 	addi	r6,r6,30108
    f690:	39f90f04 	addi	r7,r7,-7108
    f694:	3009883a 	mov	r4,r6
    f698:	380b883a 	mov	r5,r7
    f69c:	002767c0 	call	2767c <__muldf3>
    f6a0:	003fb206 	br	f56c <__alt_data_end+0xfffd0d6c>
    f6a4:	303f8c26 	beq	r6,zero,f4d8 <__alt_data_end+0xfffd0cd8>
    f6a8:	003faa06 	br	f554 <__alt_data_end+0xfffd0d54>
    f6ac:	0090d034 	movhi	r2,17216
    f6b0:	10bfffc4 	addi	r2,r2,-1
    f6b4:	14801b16 	blt	r2,r18,f724 <__ieee754_pow+0x2a8>
    f6b8:	008ffc34 	movhi	r2,16368
    f6bc:	10bfffc4 	addi	r2,r2,-1
    f6c0:	14bf8a0e 	bge	r2,r18,f4ec <__alt_data_end+0xfffd0cec>
    f6c4:	9005d53a 	srai	r2,r18,20
    f6c8:	00c00504 	movi	r3,20
    f6cc:	10bf0044 	addi	r2,r2,-1023
    f6d0:	18836b0e 	bge	r3,r2,10480 <__ieee754_pow+0x1004>
    f6d4:	00c00d04 	movi	r3,52
    f6d8:	1885c83a 	sub	r2,r3,r2
    f6dc:	3086d83a 	srl	r3,r6,r2
    f6e0:	1884983a 	sll	r2,r3,r2
    f6e4:	30bf811e 	bne	r6,r2,f4ec <__alt_data_end+0xfffd0cec>
    f6e8:	18c0004c 	andi	r3,r3,1
    f6ec:	02800084 	movi	r10,2
    f6f0:	50ebc83a 	sub	r21,r10,r3
    f6f4:	003f7e06 	br	f4f0 <__alt_data_end+0xfffd0cf0>
    f6f8:	01300434 	movhi	r4,49168
    f6fc:	8909883a 	add	r4,r17,r4
    f700:	2408b03a 	or	r4,r4,r16
    f704:	203f9726 	beq	r4,zero,f564 <__alt_data_end+0xfffd0d64>
    f708:	008ffc34 	movhi	r2,16368
    f70c:	10bfffc4 	addi	r2,r2,-1
    f710:	1442e60e 	bge	r2,r17,102ac <__ieee754_pow+0xe30>
    f714:	e03fc216 	blt	fp,zero,f620 <__alt_data_end+0xfffd0e20>
    f718:	0005883a 	mov	r2,zero
    f71c:	e007883a 	mov	r3,fp
    f720:	003f9206 	br	f56c <__alt_data_end+0xfffd0d6c>
    f724:	05400084 	movi	r21,2
    f728:	003f7106 	br	f4f0 <__alt_data_end+0xfffd0cf0>
    f72c:	800d883a 	mov	r6,r16
    f730:	980f883a 	mov	r7,r19
    f734:	3009883a 	mov	r4,r6
    f738:	380b883a 	mov	r5,r7
    f73c:	0027ee80 	call	27ee8 <__subdf3>
    f740:	100d883a 	mov	r6,r2
    f744:	180f883a 	mov	r7,r3
    f748:	1009883a 	mov	r4,r2
    f74c:	180b883a 	mov	r5,r3
    f750:	0026a540 	call	26a54 <__divdf3>
    f754:	003f8506 	br	f56c <__alt_data_end+0xfffd0d6c>
    f758:	00800434 	movhi	r2,16
    f75c:	10bfffc4 	addi	r2,r2,-1
    f760:	1442d616 	blt	r2,r17,102bc <__ieee754_pow+0xe40>
    f764:	b809883a 	mov	r4,r23
    f768:	000d883a 	mov	r6,zero
    f76c:	01d0d034 	movhi	r7,17216
    f770:	180b883a 	mov	r5,r3
    f774:	dac00b15 	stw	r11,44(sp)
    f778:	002767c0 	call	2767c <__muldf3>
    f77c:	dac00b17 	ldw	r11,44(sp)
    f780:	102f883a 	mov	r23,r2
    f784:	1823883a 	mov	r17,r3
    f788:	033ff2c4 	movi	r12,-53
    f78c:	8807d53a 	srai	r3,r17,20
    f790:	00800434 	movhi	r2,16
    f794:	10bfffc4 	addi	r2,r2,-1
    f798:	18ff0044 	addi	r3,r3,-1023
    f79c:	1b19883a 	add	r12,r3,r12
    f7a0:	00c00134 	movhi	r3,4
    f7a4:	8884703a 	and	r2,r17,r2
    f7a8:	18e62384 	addi	r3,r3,-26482
    f7ac:	150ffc34 	orhi	r20,r2,16368
    f7b0:	1880060e 	bge	r3,r2,f7cc <__ieee754_pow+0x350>
    f7b4:	00c00334 	movhi	r3,12
    f7b8:	18ed9e44 	addi	r3,r3,-18823
    f7bc:	18833f0e 	bge	r3,r2,104bc <__ieee754_pow+0x1040>
    f7c0:	00bffc34 	movhi	r2,65520
    f7c4:	63000044 	addi	r12,r12,1
    f7c8:	a0a9883a 	add	r20,r20,r2
    f7cc:	0027883a 	mov	r19,zero
    f7d0:	d8000215 	stw	zero,8(sp)
    f7d4:	0013883a 	mov	r9,zero
    f7d8:	0011883a 	mov	r8,zero
    f7dc:	0015883a 	mov	r10,zero
    f7e0:	048ffc34 	movhi	r18,16368
    f7e4:	900f883a 	mov	r7,r18
    f7e8:	b809883a 	mov	r4,r23
    f7ec:	a00b883a 	mov	r5,r20
    f7f0:	000d883a 	mov	r6,zero
    f7f4:	da000a15 	stw	r8,40(sp)
    f7f8:	da400815 	stw	r9,32(sp)
    f7fc:	dac00b15 	stw	r11,44(sp)
    f800:	db000915 	stw	r12,36(sp)
    f804:	da800515 	stw	r10,20(sp)
    f808:	0027ee80 	call	27ee8 <__subdf3>
    f80c:	b809883a 	mov	r4,r23
    f810:	a00b883a 	mov	r5,r20
    f814:	900f883a 	mov	r7,r18
    f818:	000d883a 	mov	r6,zero
    f81c:	d8800015 	stw	r2,0(sp)
    f820:	d8c00115 	stw	r3,4(sp)
    f824:	00261a80 	call	261a8 <__adddf3>
    f828:	100d883a 	mov	r6,r2
    f82c:	180f883a 	mov	r7,r3
    f830:	0009883a 	mov	r4,zero
    f834:	014ffc34 	movhi	r5,16368
    f838:	0026a540 	call	26a54 <__divdf3>
    f83c:	d9000017 	ldw	r4,0(sp)
    f840:	d9400117 	ldw	r5,4(sp)
    f844:	100d883a 	mov	r6,r2
    f848:	180f883a 	mov	r7,r3
    f84c:	d8c00715 	stw	r3,28(sp)
    f850:	d8800615 	stw	r2,24(sp)
    f854:	002767c0 	call	2767c <__muldf3>
    f858:	1023883a 	mov	r17,r2
    f85c:	a005d07a 	srai	r2,r20,1
    f860:	da800517 	ldw	r10,20(sp)
    f864:	1821883a 	mov	r16,r3
    f868:	10c80034 	orhi	r3,r2,8192
    f86c:	00800234 	movhi	r2,8
    f870:	1885883a 	add	r2,r3,r2
    f874:	1295883a 	add	r10,r2,r10
    f878:	500f883a 	mov	r7,r10
    f87c:	800b883a 	mov	r5,r16
    f880:	000d883a 	mov	r6,zero
    f884:	0009883a 	mov	r4,zero
    f888:	da800515 	stw	r10,20(sp)
    f88c:	002767c0 	call	2767c <__muldf3>
    f890:	d9000017 	ldw	r4,0(sp)
    f894:	d9400117 	ldw	r5,4(sp)
    f898:	100d883a 	mov	r6,r2
    f89c:	180f883a 	mov	r7,r3
    f8a0:	0027ee80 	call	27ee8 <__subdf3>
    f8a4:	da800517 	ldw	r10,20(sp)
    f8a8:	900f883a 	mov	r7,r18
    f8ac:	000d883a 	mov	r6,zero
    f8b0:	500b883a 	mov	r5,r10
    f8b4:	0009883a 	mov	r4,zero
    f8b8:	d8800015 	stw	r2,0(sp)
    f8bc:	d8c00515 	stw	r3,20(sp)
    f8c0:	0027ee80 	call	27ee8 <__subdf3>
    f8c4:	b809883a 	mov	r4,r23
    f8c8:	a00b883a 	mov	r5,r20
    f8cc:	100d883a 	mov	r6,r2
    f8d0:	180f883a 	mov	r7,r3
    f8d4:	0027ee80 	call	27ee8 <__subdf3>
    f8d8:	800f883a 	mov	r7,r16
    f8dc:	000d883a 	mov	r6,zero
    f8e0:	1009883a 	mov	r4,r2
    f8e4:	180b883a 	mov	r5,r3
    f8e8:	002767c0 	call	2767c <__muldf3>
    f8ec:	db400517 	ldw	r13,20(sp)
    f8f0:	d9000017 	ldw	r4,0(sp)
    f8f4:	100d883a 	mov	r6,r2
    f8f8:	680b883a 	mov	r5,r13
    f8fc:	180f883a 	mov	r7,r3
    f900:	0027ee80 	call	27ee8 <__subdf3>
    f904:	dbc00617 	ldw	r15,24(sp)
    f908:	db800717 	ldw	r14,28(sp)
    f90c:	1009883a 	mov	r4,r2
    f910:	780d883a 	mov	r6,r15
    f914:	700f883a 	mov	r7,r14
    f918:	180b883a 	mov	r5,r3
    f91c:	002767c0 	call	2767c <__muldf3>
    f920:	880d883a 	mov	r6,r17
    f924:	800f883a 	mov	r7,r16
    f928:	8809883a 	mov	r4,r17
    f92c:	800b883a 	mov	r5,r16
    f930:	d8800015 	stw	r2,0(sp)
    f934:	d8c00115 	stw	r3,4(sp)
    f938:	002767c0 	call	2767c <__muldf3>
    f93c:	01929174 	movhi	r6,19013
    f940:	01cff2b4 	movhi	r7,16330
    f944:	3193bbc4 	addi	r6,r6,20207
    f948:	39df8a04 	addi	r7,r7,32296
    f94c:	1009883a 	mov	r4,r2
    f950:	180b883a 	mov	r5,r3
    f954:	102f883a 	mov	r23,r2
    f958:	1829883a 	mov	r20,r3
    f95c:	002767c0 	call	2767c <__muldf3>
    f960:	01a4f2b4 	movhi	r6,37834
    f964:	01cff3b4 	movhi	r7,16334
    f968:	31b6d944 	addi	r6,r6,-9371
    f96c:	39e19284 	addi	r7,r7,-31158
    f970:	1009883a 	mov	r4,r2
    f974:	180b883a 	mov	r5,r3
    f978:	00261a80 	call	261a8 <__adddf3>
    f97c:	b80d883a 	mov	r6,r23
    f980:	a00f883a 	mov	r7,r20
    f984:	1009883a 	mov	r4,r2
    f988:	180b883a 	mov	r5,r3
    f98c:	002767c0 	call	2767c <__muldf3>
    f990:	01aa4774 	movhi	r6,43293
    f994:	01cff474 	movhi	r7,16337
    f998:	31904044 	addi	r6,r6,16641
    f99c:	39dd1804 	addi	r7,r7,29792
    f9a0:	1009883a 	mov	r4,r2
    f9a4:	180b883a 	mov	r5,r3
    f9a8:	00261a80 	call	261a8 <__adddf3>
    f9ac:	b80d883a 	mov	r6,r23
    f9b0:	a00f883a 	mov	r7,r20
    f9b4:	1009883a 	mov	r4,r2
    f9b8:	180b883a 	mov	r5,r3
    f9bc:	002767c0 	call	2767c <__muldf3>
    f9c0:	019463f4 	movhi	r6,20879
    f9c4:	01cff574 	movhi	r7,16341
    f9c8:	31899344 	addi	r6,r6,9805
    f9cc:	39d55544 	addi	r7,r7,21845
    f9d0:	1009883a 	mov	r4,r2
    f9d4:	180b883a 	mov	r5,r3
    f9d8:	00261a80 	call	261a8 <__adddf3>
    f9dc:	b80d883a 	mov	r6,r23
    f9e0:	a00f883a 	mov	r7,r20
    f9e4:	1009883a 	mov	r4,r2
    f9e8:	180b883a 	mov	r5,r3
    f9ec:	002767c0 	call	2767c <__muldf3>
    f9f0:	01b6dc34 	movhi	r6,56176
    f9f4:	01cff6f4 	movhi	r7,16347
    f9f8:	31aaffc4 	addi	r6,r6,-21505
    f9fc:	39db6d84 	addi	r7,r7,28086
    fa00:	1009883a 	mov	r4,r2
    fa04:	180b883a 	mov	r5,r3
    fa08:	00261a80 	call	261a8 <__adddf3>
    fa0c:	b80d883a 	mov	r6,r23
    fa10:	a00f883a 	mov	r7,r20
    fa14:	1009883a 	mov	r4,r2
    fa18:	180b883a 	mov	r5,r3
    fa1c:	002767c0 	call	2767c <__muldf3>
    fa20:	018cccf4 	movhi	r6,13107
    fa24:	01cff8f4 	movhi	r7,16355
    fa28:	318cc0c4 	addi	r6,r6,13059
    fa2c:	39ccccc4 	addi	r7,r7,13107
    fa30:	1009883a 	mov	r4,r2
    fa34:	180b883a 	mov	r5,r3
    fa38:	00261a80 	call	261a8 <__adddf3>
    fa3c:	b80d883a 	mov	r6,r23
    fa40:	a00f883a 	mov	r7,r20
    fa44:	b809883a 	mov	r4,r23
    fa48:	a00b883a 	mov	r5,r20
    fa4c:	1825883a 	mov	r18,r3
    fa50:	d8800515 	stw	r2,20(sp)
    fa54:	002767c0 	call	2767c <__muldf3>
    fa58:	db400517 	ldw	r13,20(sp)
    fa5c:	900b883a 	mov	r5,r18
    fa60:	100d883a 	mov	r6,r2
    fa64:	6809883a 	mov	r4,r13
    fa68:	180f883a 	mov	r7,r3
    fa6c:	002767c0 	call	2767c <__muldf3>
    fa70:	800f883a 	mov	r7,r16
    fa74:	8809883a 	mov	r4,r17
    fa78:	800b883a 	mov	r5,r16
    fa7c:	000d883a 	mov	r6,zero
    fa80:	102f883a 	mov	r23,r2
    fa84:	1829883a 	mov	r20,r3
    fa88:	00261a80 	call	261a8 <__adddf3>
    fa8c:	d9800017 	ldw	r6,0(sp)
    fa90:	d9c00117 	ldw	r7,4(sp)
    fa94:	1009883a 	mov	r4,r2
    fa98:	180b883a 	mov	r5,r3
    fa9c:	002767c0 	call	2767c <__muldf3>
    faa0:	b80d883a 	mov	r6,r23
    faa4:	a00f883a 	mov	r7,r20
    faa8:	1009883a 	mov	r4,r2
    faac:	180b883a 	mov	r5,r3
    fab0:	00261a80 	call	261a8 <__adddf3>
    fab4:	800f883a 	mov	r7,r16
    fab8:	800b883a 	mov	r5,r16
    fabc:	000d883a 	mov	r6,zero
    fac0:	0009883a 	mov	r4,zero
    fac4:	1025883a 	mov	r18,r2
    fac8:	182f883a 	mov	r23,r3
    facc:	002767c0 	call	2767c <__muldf3>
    fad0:	000d883a 	mov	r6,zero
    fad4:	01d00234 	movhi	r7,16392
    fad8:	1009883a 	mov	r4,r2
    fadc:	180b883a 	mov	r5,r3
    fae0:	d8c00715 	stw	r3,28(sp)
    fae4:	d8800615 	stw	r2,24(sp)
    fae8:	00261a80 	call	261a8 <__adddf3>
    faec:	900d883a 	mov	r6,r18
    faf0:	b80f883a 	mov	r7,r23
    faf4:	1009883a 	mov	r4,r2
    faf8:	180b883a 	mov	r5,r3
    fafc:	00261a80 	call	261a8 <__adddf3>
    fb00:	800b883a 	mov	r5,r16
    fb04:	000d883a 	mov	r6,zero
    fb08:	180f883a 	mov	r7,r3
    fb0c:	0009883a 	mov	r4,zero
    fb10:	1829883a 	mov	r20,r3
    fb14:	002767c0 	call	2767c <__muldf3>
    fb18:	a00b883a 	mov	r5,r20
    fb1c:	000d883a 	mov	r6,zero
    fb20:	01d00234 	movhi	r7,16392
    fb24:	0009883a 	mov	r4,zero
    fb28:	d8800315 	stw	r2,12(sp)
    fb2c:	d8c00415 	stw	r3,16(sp)
    fb30:	0027ee80 	call	27ee8 <__subdf3>
    fb34:	dbc00617 	ldw	r15,24(sp)
    fb38:	db800717 	ldw	r14,28(sp)
    fb3c:	1009883a 	mov	r4,r2
    fb40:	780d883a 	mov	r6,r15
    fb44:	700f883a 	mov	r7,r14
    fb48:	180b883a 	mov	r5,r3
    fb4c:	0027ee80 	call	27ee8 <__subdf3>
    fb50:	9009883a 	mov	r4,r18
    fb54:	b80b883a 	mov	r5,r23
    fb58:	100d883a 	mov	r6,r2
    fb5c:	180f883a 	mov	r7,r3
    fb60:	0027ee80 	call	27ee8 <__subdf3>
    fb64:	880d883a 	mov	r6,r17
    fb68:	800f883a 	mov	r7,r16
    fb6c:	1009883a 	mov	r4,r2
    fb70:	180b883a 	mov	r5,r3
    fb74:	002767c0 	call	2767c <__muldf3>
    fb78:	d9000017 	ldw	r4,0(sp)
    fb7c:	d9400117 	ldw	r5,4(sp)
    fb80:	a00f883a 	mov	r7,r20
    fb84:	000d883a 	mov	r6,zero
    fb88:	1023883a 	mov	r17,r2
    fb8c:	1821883a 	mov	r16,r3
    fb90:	002767c0 	call	2767c <__muldf3>
    fb94:	8809883a 	mov	r4,r17
    fb98:	800b883a 	mov	r5,r16
    fb9c:	100d883a 	mov	r6,r2
    fba0:	180f883a 	mov	r7,r3
    fba4:	00261a80 	call	261a8 <__adddf3>
    fba8:	d9000317 	ldw	r4,12(sp)
    fbac:	d9400417 	ldw	r5,16(sp)
    fbb0:	100d883a 	mov	r6,r2
    fbb4:	180f883a 	mov	r7,r3
    fbb8:	102f883a 	mov	r23,r2
    fbbc:	1823883a 	mov	r17,r3
    fbc0:	00261a80 	call	261a8 <__adddf3>
    fbc4:	01cffbf4 	movhi	r7,16367
    fbc8:	39f1c244 	addi	r7,r7,-14583
    fbcc:	0009883a 	mov	r4,zero
    fbd0:	180b883a 	mov	r5,r3
    fbd4:	01b80034 	movhi	r6,57344
    fbd8:	1821883a 	mov	r16,r3
    fbdc:	002767c0 	call	2767c <__muldf3>
    fbe0:	d9800317 	ldw	r6,12(sp)
    fbe4:	d9c00417 	ldw	r7,16(sp)
    fbe8:	800b883a 	mov	r5,r16
    fbec:	0009883a 	mov	r4,zero
    fbf0:	1825883a 	mov	r18,r3
    fbf4:	d8800015 	stw	r2,0(sp)
    fbf8:	0027ee80 	call	27ee8 <__subdf3>
    fbfc:	b809883a 	mov	r4,r23
    fc00:	880b883a 	mov	r5,r17
    fc04:	100d883a 	mov	r6,r2
    fc08:	180f883a 	mov	r7,r3
    fc0c:	0027ee80 	call	27ee8 <__subdf3>
    fc10:	01b70eb4 	movhi	r6,56378
    fc14:	01cffbf4 	movhi	r7,16367
    fc18:	3180ff44 	addi	r6,r6,1021
    fc1c:	39f1c244 	addi	r7,r7,-14583
    fc20:	1009883a 	mov	r4,r2
    fc24:	180b883a 	mov	r5,r3
    fc28:	002767c0 	call	2767c <__muldf3>
    fc2c:	018516f4 	movhi	r6,5211
    fc30:	01ef8fb4 	movhi	r7,48702
    fc34:	800b883a 	mov	r5,r16
    fc38:	31807d44 	addi	r6,r6,501
    fc3c:	39cbf804 	addi	r7,r7,12256
    fc40:	0009883a 	mov	r4,zero
    fc44:	1029883a 	mov	r20,r2
    fc48:	1823883a 	mov	r17,r3
    fc4c:	002767c0 	call	2767c <__muldf3>
    fc50:	a009883a 	mov	r4,r20
    fc54:	880b883a 	mov	r5,r17
    fc58:	100d883a 	mov	r6,r2
    fc5c:	180f883a 	mov	r7,r3
    fc60:	00261a80 	call	261a8 <__adddf3>
    fc64:	da400817 	ldw	r9,32(sp)
    fc68:	da000a17 	ldw	r8,40(sp)
    fc6c:	180b883a 	mov	r5,r3
    fc70:	480d883a 	mov	r6,r9
    fc74:	400f883a 	mov	r7,r8
    fc78:	1009883a 	mov	r4,r2
    fc7c:	00261a80 	call	261a8 <__adddf3>
    fc80:	db000917 	ldw	r12,36(sp)
    fc84:	1029883a 	mov	r20,r2
    fc88:	1823883a 	mov	r17,r3
    fc8c:	6009883a 	mov	r4,r12
    fc90:	00288640 	call	28864 <__floatsidf>
    fc94:	d9000017 	ldw	r4,0(sp)
    fc98:	a00d883a 	mov	r6,r20
    fc9c:	880f883a 	mov	r7,r17
    fca0:	900b883a 	mov	r5,r18
    fca4:	182f883a 	mov	r23,r3
    fca8:	d8800115 	stw	r2,4(sp)
    fcac:	00261a80 	call	261a8 <__adddf3>
    fcb0:	d9c00217 	ldw	r7,8(sp)
    fcb4:	980d883a 	mov	r6,r19
    fcb8:	1009883a 	mov	r4,r2
    fcbc:	180b883a 	mov	r5,r3
    fcc0:	00261a80 	call	261a8 <__adddf3>
    fcc4:	d9800117 	ldw	r6,4(sp)
    fcc8:	b80f883a 	mov	r7,r23
    fccc:	1009883a 	mov	r4,r2
    fcd0:	180b883a 	mov	r5,r3
    fcd4:	00261a80 	call	261a8 <__adddf3>
    fcd8:	d9800117 	ldw	r6,4(sp)
    fcdc:	b80f883a 	mov	r7,r23
    fce0:	0009883a 	mov	r4,zero
    fce4:	180b883a 	mov	r5,r3
    fce8:	1821883a 	mov	r16,r3
    fcec:	0027ee80 	call	27ee8 <__subdf3>
    fcf0:	d9c00217 	ldw	r7,8(sp)
    fcf4:	980d883a 	mov	r6,r19
    fcf8:	1009883a 	mov	r4,r2
    fcfc:	180b883a 	mov	r5,r3
    fd00:	0027ee80 	call	27ee8 <__subdf3>
    fd04:	d9800017 	ldw	r6,0(sp)
    fd08:	900f883a 	mov	r7,r18
    fd0c:	1009883a 	mov	r4,r2
    fd10:	180b883a 	mov	r5,r3
    fd14:	0027ee80 	call	27ee8 <__subdf3>
    fd18:	880b883a 	mov	r5,r17
    fd1c:	100d883a 	mov	r6,r2
    fd20:	180f883a 	mov	r7,r3
    fd24:	a009883a 	mov	r4,r20
    fd28:	0027ee80 	call	27ee8 <__subdf3>
    fd2c:	dac00b17 	ldw	r11,44(sp)
    fd30:	aabfffc4 	addi	r10,r21,-1
    fd34:	1025883a 	mov	r18,r2
    fd38:	52d6b03a 	or	r11,r10,r11
    fd3c:	1823883a 	mov	r17,r3
    fd40:	58015826 	beq	r11,zero,102a4 <__ieee754_pow+0xe28>
    fd44:	04cffc34 	movhi	r19,16368
    fd48:	b009883a 	mov	r4,r22
    fd4c:	000d883a 	mov	r6,zero
    fd50:	e00f883a 	mov	r7,fp
    fd54:	e00b883a 	mov	r5,fp
    fd58:	0027ee80 	call	27ee8 <__subdf3>
    fd5c:	800f883a 	mov	r7,r16
    fd60:	000d883a 	mov	r6,zero
    fd64:	1009883a 	mov	r4,r2
    fd68:	180b883a 	mov	r5,r3
    fd6c:	002767c0 	call	2767c <__muldf3>
    fd70:	b00d883a 	mov	r6,r22
    fd74:	9009883a 	mov	r4,r18
    fd78:	880b883a 	mov	r5,r17
    fd7c:	e00f883a 	mov	r7,fp
    fd80:	1829883a 	mov	r20,r3
    fd84:	102b883a 	mov	r21,r2
    fd88:	002767c0 	call	2767c <__muldf3>
    fd8c:	a00b883a 	mov	r5,r20
    fd90:	100d883a 	mov	r6,r2
    fd94:	180f883a 	mov	r7,r3
    fd98:	a809883a 	mov	r4,r21
    fd9c:	00261a80 	call	261a8 <__adddf3>
    fda0:	800b883a 	mov	r5,r16
    fda4:	000d883a 	mov	r6,zero
    fda8:	e00f883a 	mov	r7,fp
    fdac:	0009883a 	mov	r4,zero
    fdb0:	102d883a 	mov	r22,r2
    fdb4:	1829883a 	mov	r20,r3
    fdb8:	002767c0 	call	2767c <__muldf3>
    fdbc:	100d883a 	mov	r6,r2
    fdc0:	180f883a 	mov	r7,r3
    fdc4:	b009883a 	mov	r4,r22
    fdc8:	a00b883a 	mov	r5,r20
    fdcc:	1025883a 	mov	r18,r2
    fdd0:	1823883a 	mov	r17,r3
    fdd4:	00261a80 	call	261a8 <__adddf3>
    fdd8:	102f883a 	mov	r23,r2
    fddc:	00902434 	movhi	r2,16528
    fde0:	10bfffc4 	addi	r2,r2,-1
    fde4:	1821883a 	mov	r16,r3
    fde8:	9013883a 	mov	r9,r18
    fdec:	8811883a 	mov	r8,r17
    fdf0:	10c1070e 	bge	r2,r3,10210 <__ieee754_pow+0xd94>
    fdf4:	00afdc34 	movhi	r2,49008
    fdf8:	1885883a 	add	r2,r3,r2
    fdfc:	15c4b03a 	or	r2,r2,r23
    fe00:	1001901e 	bne	r2,zero,10444 <__ieee754_pow+0xfc8>
    fe04:	01994b34 	movhi	r6,25900
    fe08:	01cf25f4 	movhi	r7,15511
    fe0c:	31a0bf84 	addi	r6,r6,-32002
    fe10:	39c551c4 	addi	r7,r7,5447
    fe14:	b009883a 	mov	r4,r22
    fe18:	a00b883a 	mov	r5,r20
    fe1c:	00261a80 	call	261a8 <__adddf3>
    fe20:	900d883a 	mov	r6,r18
    fe24:	880f883a 	mov	r7,r17
    fe28:	b809883a 	mov	r4,r23
    fe2c:	800b883a 	mov	r5,r16
    fe30:	1039883a 	mov	fp,r2
    fe34:	182b883a 	mov	r21,r3
    fe38:	0027ee80 	call	27ee8 <__subdf3>
    fe3c:	100d883a 	mov	r6,r2
    fe40:	180f883a 	mov	r7,r3
    fe44:	e009883a 	mov	r4,fp
    fe48:	a80b883a 	mov	r5,r21
    fe4c:	00274ac0 	call	274ac <__gedf2>
    fe50:	00817c16 	blt	zero,r2,10444 <__ieee754_pow+0xfc8>
    fe54:	802b883a 	mov	r21,r16
    fe58:	a805d53a 	srai	r2,r21,20
    fe5c:	00c00434 	movhi	r3,16
    fe60:	01000434 	movhi	r4,16
    fe64:	10bf0084 	addi	r2,r2,-1022
    fe68:	1885d83a 	sra	r2,r3,r2
    fe6c:	213fffc4 	addi	r4,r4,-1
    fe70:	1405883a 	add	r2,r2,r16
    fe74:	1006907a 	slli	r3,r2,1
    fe78:	112a703a 	and	r21,r2,r4
    fe7c:	ad400434 	orhi	r21,r21,16
    fe80:	1806d57a 	srli	r3,r3,21
    fe84:	18ff0044 	addi	r3,r3,-1023
    fe88:	20cfd83a 	sra	r7,r4,r3
    fe8c:	01000504 	movi	r4,20
    fe90:	20c7c83a 	sub	r3,r4,r3
    fe94:	a8c7d83a 	sra	r3,r21,r3
    fe98:	01ce303a 	nor	r7,zero,r7
    fe9c:	388e703a 	and	r7,r7,r2
    fea0:	d8c00015 	stw	r3,0(sp)
    fea4:	80019016 	blt	r16,zero,104e8 <__ieee754_pow+0x106c>
    fea8:	000d883a 	mov	r6,zero
    feac:	9009883a 	mov	r4,r18
    feb0:	880b883a 	mov	r5,r17
    feb4:	0027ee80 	call	27ee8 <__subdf3>
    feb8:	100d883a 	mov	r6,r2
    febc:	180f883a 	mov	r7,r3
    fec0:	b009883a 	mov	r4,r22
    fec4:	a00b883a 	mov	r5,r20
    fec8:	d8c00a15 	stw	r3,40(sp)
    fecc:	d8800815 	stw	r2,32(sp)
    fed0:	00261a80 	call	261a8 <__adddf3>
    fed4:	d8800017 	ldw	r2,0(sp)
    fed8:	da000a17 	ldw	r8,40(sp)
    fedc:	da400817 	ldw	r9,32(sp)
    fee0:	1004953a 	slli	r2,r2,20
    fee4:	1821883a 	mov	r16,r3
    fee8:	d8800215 	stw	r2,8(sp)
    feec:	01cff9b4 	movhi	r7,16358
    fef0:	800b883a 	mov	r5,r16
    fef4:	39cb90c4 	addi	r7,r7,11843
    fef8:	0009883a 	mov	r4,zero
    fefc:	000d883a 	mov	r6,zero
    ff00:	da000a15 	stw	r8,40(sp)
    ff04:	da400815 	stw	r9,32(sp)
    ff08:	002767c0 	call	2767c <__muldf3>
    ff0c:	da400817 	ldw	r9,32(sp)
    ff10:	da000a17 	ldw	r8,40(sp)
    ff14:	800b883a 	mov	r5,r16
    ff18:	480d883a 	mov	r6,r9
    ff1c:	400f883a 	mov	r7,r8
    ff20:	0009883a 	mov	r4,zero
    ff24:	1039883a 	mov	fp,r2
    ff28:	182f883a 	mov	r23,r3
    ff2c:	0027ee80 	call	27ee8 <__subdf3>
    ff30:	b009883a 	mov	r4,r22
    ff34:	a00b883a 	mov	r5,r20
    ff38:	100d883a 	mov	r6,r2
    ff3c:	180f883a 	mov	r7,r3
    ff40:	0027ee80 	call	27ee8 <__subdf3>
    ff44:	01bfbeb4 	movhi	r6,65274
    ff48:	01cff9b4 	movhi	r7,16358
    ff4c:	318e7bc4 	addi	r6,r6,14831
    ff50:	39cb9084 	addi	r7,r7,11842
    ff54:	1009883a 	mov	r4,r2
    ff58:	180b883a 	mov	r5,r3
    ff5c:	002767c0 	call	2767c <__muldf3>
    ff60:	01832a34 	movhi	r6,3240
    ff64:	01ef8834 	movhi	r7,48672
    ff68:	800b883a 	mov	r5,r16
    ff6c:	319b0e44 	addi	r6,r6,27705
    ff70:	39d71844 	addi	r7,r7,23649
    ff74:	0009883a 	mov	r4,zero
    ff78:	1029883a 	mov	r20,r2
    ff7c:	1823883a 	mov	r17,r3
    ff80:	002767c0 	call	2767c <__muldf3>
    ff84:	a009883a 	mov	r4,r20
    ff88:	880b883a 	mov	r5,r17
    ff8c:	100d883a 	mov	r6,r2
    ff90:	180f883a 	mov	r7,r3
    ff94:	00261a80 	call	261a8 <__adddf3>
    ff98:	e009883a 	mov	r4,fp
    ff9c:	b80b883a 	mov	r5,r23
    ffa0:	100d883a 	mov	r6,r2
    ffa4:	180f883a 	mov	r7,r3
    ffa8:	102d883a 	mov	r22,r2
    ffac:	1829883a 	mov	r20,r3
    ffb0:	00261a80 	call	261a8 <__adddf3>
    ffb4:	e00d883a 	mov	r6,fp
    ffb8:	b80f883a 	mov	r7,r23
    ffbc:	1009883a 	mov	r4,r2
    ffc0:	180b883a 	mov	r5,r3
    ffc4:	1023883a 	mov	r17,r2
    ffc8:	1821883a 	mov	r16,r3
    ffcc:	0027ee80 	call	27ee8 <__subdf3>
    ffd0:	b009883a 	mov	r4,r22
    ffd4:	a00b883a 	mov	r5,r20
    ffd8:	100d883a 	mov	r6,r2
    ffdc:	180f883a 	mov	r7,r3
    ffe0:	0027ee80 	call	27ee8 <__subdf3>
    ffe4:	880d883a 	mov	r6,r17
    ffe8:	800f883a 	mov	r7,r16
    ffec:	8809883a 	mov	r4,r17
    fff0:	800b883a 	mov	r5,r16
    fff4:	1039883a 	mov	fp,r2
    fff8:	182f883a 	mov	r23,r3
    fffc:	002767c0 	call	2767c <__muldf3>
   10000:	019caff4 	movhi	r6,29375
   10004:	01cf99b4 	movhi	r7,15974
   10008:	31a93404 	addi	r6,r6,-23344
   1000c:	39cdda44 	addi	r7,r7,14185
   10010:	1009883a 	mov	r4,r2
   10014:	180b883a 	mov	r5,r3
   10018:	102d883a 	mov	r22,r2
   1001c:	1829883a 	mov	r20,r3
   10020:	002767c0 	call	2767c <__muldf3>
   10024:	01b174b4 	movhi	r6,50642
   10028:	01cfaf34 	movhi	r7,16060
   1002c:	319afc44 	addi	r6,r6,27633
   10030:	39ef5044 	addi	r7,r7,-17087
   10034:	1009883a 	mov	r4,r2
   10038:	180b883a 	mov	r5,r3
   1003c:	0027ee80 	call	27ee8 <__subdf3>
   10040:	b00d883a 	mov	r6,r22
   10044:	a00f883a 	mov	r7,r20
   10048:	1009883a 	mov	r4,r2
   1004c:	180b883a 	mov	r5,r3
   10050:	002767c0 	call	2767c <__muldf3>
   10054:	01abc9b4 	movhi	r6,44838
   10058:	01cfc474 	movhi	r7,16145
   1005c:	31b78b04 	addi	r6,r6,-8660
   10060:	39d59a84 	addi	r7,r7,22122
   10064:	1009883a 	mov	r4,r2
   10068:	180b883a 	mov	r5,r3
   1006c:	00261a80 	call	261a8 <__adddf3>
   10070:	b00d883a 	mov	r6,r22
   10074:	a00f883a 	mov	r7,r20
   10078:	1009883a 	mov	r4,r2
   1007c:	180b883a 	mov	r5,r3
   10080:	002767c0 	call	2767c <__muldf3>
   10084:	0185aff4 	movhi	r6,5823
   10088:	01cfd9f4 	movhi	r7,16231
   1008c:	31af64c4 	addi	r6,r6,-17005
   10090:	39f05b04 	addi	r7,r7,-16020
   10094:	1009883a 	mov	r4,r2
   10098:	180b883a 	mov	r5,r3
   1009c:	0027ee80 	call	27ee8 <__subdf3>
   100a0:	b00d883a 	mov	r6,r22
   100a4:	a00f883a 	mov	r7,r20
   100a8:	1009883a 	mov	r4,r2
   100ac:	180b883a 	mov	r5,r3
   100b0:	002767c0 	call	2767c <__muldf3>
   100b4:	01955574 	movhi	r6,21845
   100b8:	01cff174 	movhi	r7,16325
   100bc:	31954f84 	addi	r6,r6,21822
   100c0:	39d55544 	addi	r7,r7,21845
   100c4:	1009883a 	mov	r4,r2
   100c8:	180b883a 	mov	r5,r3
   100cc:	00261a80 	call	261a8 <__adddf3>
   100d0:	b00d883a 	mov	r6,r22
   100d4:	a00f883a 	mov	r7,r20
   100d8:	1009883a 	mov	r4,r2
   100dc:	180b883a 	mov	r5,r3
   100e0:	002767c0 	call	2767c <__muldf3>
   100e4:	100d883a 	mov	r6,r2
   100e8:	180f883a 	mov	r7,r3
   100ec:	8809883a 	mov	r4,r17
   100f0:	800b883a 	mov	r5,r16
   100f4:	0027ee80 	call	27ee8 <__subdf3>
   100f8:	100d883a 	mov	r6,r2
   100fc:	180f883a 	mov	r7,r3
   10100:	8809883a 	mov	r4,r17
   10104:	800b883a 	mov	r5,r16
   10108:	102d883a 	mov	r22,r2
   1010c:	1829883a 	mov	r20,r3
   10110:	002767c0 	call	2767c <__muldf3>
   10114:	b009883a 	mov	r4,r22
   10118:	a00b883a 	mov	r5,r20
   1011c:	000d883a 	mov	r6,zero
   10120:	01d00034 	movhi	r7,16384
   10124:	1025883a 	mov	r18,r2
   10128:	182b883a 	mov	r21,r3
   1012c:	0027ee80 	call	27ee8 <__subdf3>
   10130:	100d883a 	mov	r6,r2
   10134:	180f883a 	mov	r7,r3
   10138:	9009883a 	mov	r4,r18
   1013c:	a80b883a 	mov	r5,r21
   10140:	0026a540 	call	26a54 <__divdf3>
   10144:	e00d883a 	mov	r6,fp
   10148:	b80f883a 	mov	r7,r23
   1014c:	8809883a 	mov	r4,r17
   10150:	800b883a 	mov	r5,r16
   10154:	102d883a 	mov	r22,r2
   10158:	1829883a 	mov	r20,r3
   1015c:	002767c0 	call	2767c <__muldf3>
   10160:	e00d883a 	mov	r6,fp
   10164:	b80f883a 	mov	r7,r23
   10168:	1009883a 	mov	r4,r2
   1016c:	180b883a 	mov	r5,r3
   10170:	00261a80 	call	261a8 <__adddf3>
   10174:	100d883a 	mov	r6,r2
   10178:	180f883a 	mov	r7,r3
   1017c:	b009883a 	mov	r4,r22
   10180:	a00b883a 	mov	r5,r20
   10184:	0027ee80 	call	27ee8 <__subdf3>
   10188:	880d883a 	mov	r6,r17
   1018c:	800f883a 	mov	r7,r16
   10190:	1009883a 	mov	r4,r2
   10194:	180b883a 	mov	r5,r3
   10198:	0027ee80 	call	27ee8 <__subdf3>
   1019c:	0009883a 	mov	r4,zero
   101a0:	014ffc34 	movhi	r5,16368
   101a4:	100d883a 	mov	r6,r2
   101a8:	180f883a 	mov	r7,r3
   101ac:	0027ee80 	call	27ee8 <__subdf3>
   101b0:	d9000217 	ldw	r4,8(sp)
   101b4:	190b883a 	add	r5,r3,r4
   101b8:	2809d53a 	srai	r4,r5,20
   101bc:	0100cd0e 	bge	zero,r4,104f4 <__ieee754_pow+0x1078>
   101c0:	1009883a 	mov	r4,r2
   101c4:	000d883a 	mov	r6,zero
   101c8:	980f883a 	mov	r7,r19
   101cc:	002767c0 	call	2767c <__muldf3>
   101d0:	003ce606 	br	f56c <__alt_data_end+0xfffd0d6c>
   101d4:	00b00434 	movhi	r2,49168
   101d8:	8885883a 	add	r2,r17,r2
   101dc:	1544b03a 	or	r2,r2,r21
   101e0:	1000b326 	beq	r2,zero,104b0 <__ieee754_pow+0x1034>
   101e4:	00800044 	movi	r2,1
   101e8:	a8bd181e 	bne	r21,r2,f64c <__alt_data_end+0xfffd0e4c>
   101ec:	18e0003c 	xorhi	r3,r3,32768
   101f0:	b805883a 	mov	r2,r23
   101f4:	003cdd06 	br	f56c <__alt_data_end+0xfffd0d6c>
   101f8:	800d883a 	mov	r6,r16
   101fc:	980f883a 	mov	r7,r19
   10200:	8009883a 	mov	r4,r16
   10204:	980b883a 	mov	r5,r19
   10208:	002767c0 	call	2767c <__muldf3>
   1020c:	003cd706 	br	f56c <__alt_data_end+0xfffd0d6c>
   10210:	05600034 	movhi	r21,32768
   10214:	ad7fffc4 	addi	r21,r21,-1
   10218:	00902474 	movhi	r2,16529
   1021c:	1d6a703a 	and	r21,r3,r21
   10220:	10b2ffc4 	addi	r2,r2,-13313
   10224:	15409d0e 	bge	r2,r21,1049c <__ieee754_pow+0x1020>
   10228:	008fdbf4 	movhi	r2,16239
   1022c:	108d0004 	addi	r2,r2,13312
   10230:	1885883a 	add	r2,r3,r2
   10234:	15c4b03a 	or	r2,r2,r23
   10238:	10000b1e 	bne	r2,zero,10268 <__ieee754_pow+0xdec>
   1023c:	900d883a 	mov	r6,r18
   10240:	880f883a 	mov	r7,r17
   10244:	b809883a 	mov	r4,r23
   10248:	180b883a 	mov	r5,r3
   1024c:	0027ee80 	call	27ee8 <__subdf3>
   10250:	100d883a 	mov	r6,r2
   10254:	180f883a 	mov	r7,r3
   10258:	b009883a 	mov	r4,r22
   1025c:	a00b883a 	mov	r5,r20
   10260:	00275880 	call	27588 <__ledf2>
   10264:	00befc16 	blt	zero,r2,fe58 <__alt_data_end+0xfffd1658>
   10268:	01b0be74 	movhi	r6,49913
   1026c:	01c06974 	movhi	r7,421
   10270:	980b883a 	mov	r5,r19
   10274:	31bcd644 	addi	r6,r6,-3239
   10278:	39db87c4 	addi	r7,r7,28191
   1027c:	0009883a 	mov	r4,zero
   10280:	002767c0 	call	2767c <__muldf3>
   10284:	01b0be74 	movhi	r6,49913
   10288:	01c06974 	movhi	r7,421
   1028c:	31bcd644 	addi	r6,r6,-3239
   10290:	39db87c4 	addi	r7,r7,28191
   10294:	1009883a 	mov	r4,r2
   10298:	180b883a 	mov	r5,r3
   1029c:	002767c0 	call	2767c <__muldf3>
   102a0:	003cb206 	br	f56c <__alt_data_end+0xfffd0d6c>
   102a4:	04effc34 	movhi	r19,49136
   102a8:	003ea706 	br	fd48 <__alt_data_end+0xfffd1548>
   102ac:	e03cdc0e 	bge	fp,zero,f620 <__alt_data_end+0xfffd0e20>
   102b0:	0005883a 	mov	r2,zero
   102b4:	e0e0003c 	xorhi	r3,fp,32768
   102b8:	003cac06 	br	f56c <__alt_data_end+0xfffd0d6c>
   102bc:	0019883a 	mov	r12,zero
   102c0:	003d3206 	br	f78c <__alt_data_end+0xfffd0f8c>
   102c4:	008ffc34 	movhi	r2,16368
   102c8:	10bfff84 	addi	r2,r2,-2
   102cc:	147cd30e 	bge	r2,r17,f61c <__alt_data_end+0xfffd0e1c>
   102d0:	01cffc34 	movhi	r7,16368
   102d4:	3c7cea16 	blt	r7,r17,f680 <__alt_data_end+0xfffd0e80>
   102d8:	b809883a 	mov	r4,r23
   102dc:	000d883a 	mov	r6,zero
   102e0:	180b883a 	mov	r5,r3
   102e4:	dac00b15 	stw	r11,44(sp)
   102e8:	0027ee80 	call	27ee8 <__subdf3>
   102ec:	01cffdf4 	movhi	r7,16375
   102f0:	39c551c4 	addi	r7,r7,5447
   102f4:	01980034 	movhi	r6,24576
   102f8:	1009883a 	mov	r4,r2
   102fc:	180b883a 	mov	r5,r3
   10300:	1023883a 	mov	r17,r2
   10304:	1821883a 	mov	r16,r3
   10308:	002767c0 	call	2767c <__muldf3>
   1030c:	01be17b4 	movhi	r6,63582
   10310:	01cf9574 	movhi	r7,15957
   10314:	8809883a 	mov	r4,r17
   10318:	800b883a 	mov	r5,r16
   1031c:	31b7d104 	addi	r6,r6,-8380
   10320:	39eb82c4 	addi	r7,r7,-20981
   10324:	1027883a 	mov	r19,r2
   10328:	1825883a 	mov	r18,r3
   1032c:	002767c0 	call	2767c <__muldf3>
   10330:	8809883a 	mov	r4,r17
   10334:	800b883a 	mov	r5,r16
   10338:	000d883a 	mov	r6,zero
   1033c:	01cff434 	movhi	r7,16336
   10340:	1829883a 	mov	r20,r3
   10344:	d8800a15 	stw	r2,40(sp)
   10348:	002767c0 	call	2767c <__muldf3>
   1034c:	01155574 	movhi	r4,21845
   10350:	014ff574 	movhi	r5,16341
   10354:	100d883a 	mov	r6,r2
   10358:	180f883a 	mov	r7,r3
   1035c:	21155544 	addi	r4,r4,21845
   10360:	29555544 	addi	r5,r5,21845
   10364:	0027ee80 	call	27ee8 <__subdf3>
   10368:	880d883a 	mov	r6,r17
   1036c:	800f883a 	mov	r7,r16
   10370:	1009883a 	mov	r4,r2
   10374:	180b883a 	mov	r5,r3
   10378:	002767c0 	call	2767c <__muldf3>
   1037c:	100d883a 	mov	r6,r2
   10380:	180f883a 	mov	r7,r3
   10384:	0009883a 	mov	r4,zero
   10388:	014ff834 	movhi	r5,16352
   1038c:	0027ee80 	call	27ee8 <__subdf3>
   10390:	880d883a 	mov	r6,r17
   10394:	800f883a 	mov	r7,r16
   10398:	8809883a 	mov	r4,r17
   1039c:	800b883a 	mov	r5,r16
   103a0:	102f883a 	mov	r23,r2
   103a4:	d8c00815 	stw	r3,32(sp)
   103a8:	002767c0 	call	2767c <__muldf3>
   103ac:	da400817 	ldw	r9,32(sp)
   103b0:	100d883a 	mov	r6,r2
   103b4:	180f883a 	mov	r7,r3
   103b8:	480b883a 	mov	r5,r9
   103bc:	b809883a 	mov	r4,r23
   103c0:	002767c0 	call	2767c <__muldf3>
   103c4:	01994b34 	movhi	r6,25900
   103c8:	01cffdf4 	movhi	r7,16375
   103cc:	31a0bf84 	addi	r6,r6,-32002
   103d0:	39c551c4 	addi	r7,r7,5447
   103d4:	1009883a 	mov	r4,r2
   103d8:	180b883a 	mov	r5,r3
   103dc:	002767c0 	call	2767c <__muldf3>
   103e0:	da000a17 	ldw	r8,40(sp)
   103e4:	a00b883a 	mov	r5,r20
   103e8:	100d883a 	mov	r6,r2
   103ec:	4009883a 	mov	r4,r8
   103f0:	180f883a 	mov	r7,r3
   103f4:	0027ee80 	call	27ee8 <__subdf3>
   103f8:	100d883a 	mov	r6,r2
   103fc:	180f883a 	mov	r7,r3
   10400:	9809883a 	mov	r4,r19
   10404:	900b883a 	mov	r5,r18
   10408:	1029883a 	mov	r20,r2
   1040c:	1823883a 	mov	r17,r3
   10410:	00261a80 	call	261a8 <__adddf3>
   10414:	1821883a 	mov	r16,r3
   10418:	980d883a 	mov	r6,r19
   1041c:	900f883a 	mov	r7,r18
   10420:	0009883a 	mov	r4,zero
   10424:	180b883a 	mov	r5,r3
   10428:	003e3a06 	br	fd14 <__alt_data_end+0xfffd1514>
   1042c:	800d883a 	mov	r6,r16
   10430:	980f883a 	mov	r7,r19
   10434:	0009883a 	mov	r4,zero
   10438:	900b883a 	mov	r5,r18
   1043c:	0026a540 	call	26a54 <__divdf3>
   10440:	003c4a06 	br	f56c <__alt_data_end+0xfffd0d6c>
   10444:	01a20034 	movhi	r6,34816
   10448:	01df8e34 	movhi	r7,32312
   1044c:	980b883a 	mov	r5,r19
   10450:	319d6704 	addi	r6,r6,30108
   10454:	39f90f04 	addi	r7,r7,-7108
   10458:	0009883a 	mov	r4,zero
   1045c:	002767c0 	call	2767c <__muldf3>
   10460:	01a20034 	movhi	r6,34816
   10464:	01df8e34 	movhi	r7,32312
   10468:	319d6704 	addi	r6,r6,30108
   1046c:	39f90f04 	addi	r7,r7,-7108
   10470:	1009883a 	mov	r4,r2
   10474:	180b883a 	mov	r5,r3
   10478:	002767c0 	call	2767c <__muldf3>
   1047c:	003c3b06 	br	f56c <__alt_data_end+0xfffd0d6c>
   10480:	303c551e 	bne	r6,zero,f5d8 <__alt_data_end+0xfffd0dd8>
   10484:	1885c83a 	sub	r2,r3,r2
   10488:	9087d83a 	sra	r3,r18,r2
   1048c:	1884983a 	sll	r2,r3,r2
   10490:	90801f26 	beq	r18,r2,10510 <__ieee754_pow+0x1094>
   10494:	002b883a 	mov	r21,zero
   10498:	003c1806 	br	f4fc <__alt_data_end+0xfffd0cfc>
   1049c:	008ff834 	movhi	r2,16352
   104a0:	157e6d16 	blt	r2,r21,fe58 <__alt_data_end+0xfffd1658>
   104a4:	d8000215 	stw	zero,8(sp)
   104a8:	d8000015 	stw	zero,0(sp)
   104ac:	003e8f06 	br	feec <__alt_data_end+0xfffd16ec>
   104b0:	b80d883a 	mov	r6,r23
   104b4:	180f883a 	mov	r7,r3
   104b8:	003c9e06 	br	f734 <__alt_data_end+0xfffd0f34>
   104bc:	008ff8f4 	movhi	r2,16355
   104c0:	10ae00c4 	addi	r2,r2,-18429
   104c4:	0250f434 	movhi	r9,17360
   104c8:	020f9374 	movhi	r8,15949
   104cc:	d8800215 	stw	r2,8(sp)
   104d0:	4a740184 	addi	r9,r9,-12282
   104d4:	423f7ac4 	addi	r8,r8,-533
   104d8:	04d00034 	movhi	r19,16384
   104dc:	02800134 	movhi	r10,4
   104e0:	048ffe34 	movhi	r18,16376
   104e4:	003cbf06 	br	f7e4 <__alt_data_end+0xfffd0fe4>
   104e8:	00c9c83a 	sub	r4,zero,r3
   104ec:	d9000015 	stw	r4,0(sp)
   104f0:	003e6d06 	br	fea8 <__alt_data_end+0xfffd16a8>
   104f4:	d9800017 	ldw	r6,0(sp)
   104f8:	1009883a 	mov	r4,r2
   104fc:	180b883a 	mov	r5,r3
   10500:	0010a4c0 	call	10a4c <scalbn>
   10504:	1009883a 	mov	r4,r2
   10508:	180b883a 	mov	r5,r3
   1050c:	003f2d06 	br	101c4 <__alt_data_end+0xfffd19c4>
   10510:	18c0004c 	andi	r3,r3,1
   10514:	02800084 	movi	r10,2
   10518:	50ebc83a 	sub	r21,r10,r3
   1051c:	003bf706 	br	f4fc <__alt_data_end+0xfffd0cfc>

00010520 <__ieee754_sqrt>:
   10520:	defffd04 	addi	sp,sp,-12
   10524:	dc400115 	stw	r17,4(sp)
   10528:	dc000015 	stw	r16,0(sp)
   1052c:	dfc00215 	stw	ra,8(sp)
   10530:	28dffc2c 	andhi	r3,r5,32752
   10534:	009ffc34 	movhi	r2,32752
   10538:	2821883a 	mov	r16,r5
   1053c:	2023883a 	mov	r17,r4
   10540:	200d883a 	mov	r6,r4
   10544:	18807b26 	beq	r3,r2,10734 <__ieee754_sqrt+0x214>
   10548:	01405f0e 	bge	zero,r5,106c8 <__ieee754_sqrt+0x1a8>
   1054c:	2815d53a 	srai	r10,r5,20
   10550:	50006a26 	beq	r10,zero,106fc <__ieee754_sqrt+0x1dc>
   10554:	00c00434 	movhi	r3,16
   10558:	52bf0044 	addi	r10,r10,-1023
   1055c:	18ffffc4 	addi	r3,r3,-1
   10560:	80c6703a 	and	r3,r16,r3
   10564:	5080004c 	andi	r2,r10,1
   10568:	18c00434 	orhi	r3,r3,16
   1056c:	1000511e 	bne	r2,zero,106b4 <__ieee754_sqrt+0x194>
   10570:	3004d7fa 	srli	r2,r6,31
   10574:	5015d07a 	srai	r10,r10,1
   10578:	18c7883a 	add	r3,r3,r3
   1057c:	10c5883a 	add	r2,r2,r3
   10580:	01400584 	movi	r5,22
   10584:	3187883a 	add	r3,r6,r6
   10588:	0013883a 	mov	r9,zero
   1058c:	000f883a 	mov	r7,zero
   10590:	01000834 	movhi	r4,32
   10594:	390d883a 	add	r6,r7,r4
   10598:	1810d7fa 	srli	r8,r3,31
   1059c:	297fffc4 	addi	r5,r5,-1
   105a0:	11800316 	blt	r2,r6,105b0 <__ieee754_sqrt+0x90>
   105a4:	1185c83a 	sub	r2,r2,r6
   105a8:	310f883a 	add	r7,r6,r4
   105ac:	4913883a 	add	r9,r9,r4
   105b0:	1085883a 	add	r2,r2,r2
   105b4:	4085883a 	add	r2,r8,r2
   105b8:	18c7883a 	add	r3,r3,r3
   105bc:	2008d07a 	srli	r4,r4,1
   105c0:	283ff41e 	bne	r5,zero,10594 <__alt_data_end+0xfffd1d94>
   105c4:	01200034 	movhi	r4,32768
   105c8:	01800804 	movi	r6,32
   105cc:	0011883a 	mov	r8,zero
   105d0:	0019883a 	mov	r12,zero
   105d4:	201b883a 	mov	r13,r4
   105d8:	00000806 	br	105fc <__ieee754_sqrt+0xdc>
   105dc:	38801726 	beq	r7,r2,1063c <__ieee754_sqrt+0x11c>
   105e0:	180ad7fa 	srli	r5,r3,31
   105e4:	1085883a 	add	r2,r2,r2
   105e8:	31bfffc4 	addi	r6,r6,-1
   105ec:	2885883a 	add	r2,r5,r2
   105f0:	18c7883a 	add	r3,r3,r3
   105f4:	2008d07a 	srli	r4,r4,1
   105f8:	30001726 	beq	r6,zero,10658 <__ieee754_sqrt+0x138>
   105fc:	230b883a 	add	r5,r4,r12
   10600:	38bff60e 	bge	r7,r2,105dc <__alt_data_end+0xfffd1ddc>
   10604:	2ae0002c 	andhi	r11,r5,32768
   10608:	2919883a 	add	r12,r5,r4
   1060c:	5b400826 	beq	r11,r13,10630 <__ieee754_sqrt+0x110>
   10610:	3817883a 	mov	r11,r7
   10614:	11c5c83a 	sub	r2,r2,r7
   10618:	1940012e 	bgeu	r3,r5,10620 <__ieee754_sqrt+0x100>
   1061c:	10bfffc4 	addi	r2,r2,-1
   10620:	1947c83a 	sub	r3,r3,r5
   10624:	4111883a 	add	r8,r8,r4
   10628:	580f883a 	mov	r7,r11
   1062c:	003fec06 	br	105e0 <__alt_data_end+0xfffd1de0>
   10630:	603ff716 	blt	r12,zero,10610 <__alt_data_end+0xfffd1e10>
   10634:	3ac00044 	addi	r11,r7,1
   10638:	003ff606 	br	10614 <__alt_data_end+0xfffd1e14>
   1063c:	19401936 	bltu	r3,r5,106a4 <__ieee754_sqrt+0x184>
   10640:	2ae0002c 	andhi	r11,r5,32768
   10644:	2919883a 	add	r12,r5,r4
   10648:	5b404526 	beq	r11,r13,10760 <__ieee754_sqrt+0x240>
   1064c:	1017883a 	mov	r11,r2
   10650:	0005883a 	mov	r2,zero
   10654:	003ff206 	br	10620 <__alt_data_end+0xfffd1e20>
   10658:	10c4b03a 	or	r2,r2,r3
   1065c:	10000426 	beq	r2,zero,10670 <__ieee754_sqrt+0x150>
   10660:	00bfffc4 	movi	r2,-1
   10664:	40804026 	beq	r8,r2,10768 <__ieee754_sqrt+0x248>
   10668:	4080004c 	andi	r2,r8,1
   1066c:	4091883a 	add	r8,r8,r2
   10670:	4004d07a 	srli	r2,r8,1
   10674:	4807d07a 	srai	r3,r9,1
   10678:	010ff834 	movhi	r4,16352
   1067c:	4a40004c 	andi	r9,r9,1
   10680:	1909883a 	add	r4,r3,r4
   10684:	4800091e 	bne	r9,zero,106ac <__ieee754_sqrt+0x18c>
   10688:	5006953a 	slli	r3,r10,20
   1068c:	1907883a 	add	r3,r3,r4
   10690:	dfc00217 	ldw	ra,8(sp)
   10694:	dc400117 	ldw	r17,4(sp)
   10698:	dc000017 	ldw	r16,0(sp)
   1069c:	dec00304 	addi	sp,sp,12
   106a0:	f800283a 	ret
   106a4:	3805883a 	mov	r2,r7
   106a8:	003fcd06 	br	105e0 <__alt_data_end+0xfffd1de0>
   106ac:	10a00034 	orhi	r2,r2,32768
   106b0:	003ff506 	br	10688 <__alt_data_end+0xfffd1e88>
   106b4:	3004d7fa 	srli	r2,r6,31
   106b8:	18c7883a 	add	r3,r3,r3
   106bc:	318d883a 	add	r6,r6,r6
   106c0:	10c7883a 	add	r3,r2,r3
   106c4:	003faa06 	br	10570 <__alt_data_end+0xfffd1d70>
   106c8:	00a00034 	movhi	r2,32768
   106cc:	10bfffc4 	addi	r2,r2,-1
   106d0:	2884703a 	and	r2,r5,r2
   106d4:	1104b03a 	or	r2,r2,r4
   106d8:	10001e26 	beq	r2,zero,10754 <__ieee754_sqrt+0x234>
   106dc:	2800291e 	bne	r5,zero,10784 <__ieee754_sqrt+0x264>
   106e0:	0015883a 	mov	r10,zero
   106e4:	3020d2fa 	srli	r16,r6,11
   106e8:	52bffac4 	addi	r10,r10,-21
   106ec:	300c957a 	slli	r6,r6,21
   106f0:	803ffc26 	beq	r16,zero,106e4 <__alt_data_end+0xfffd1ee4>
   106f4:	8080042c 	andhi	r2,r16,16
   106f8:	10001e1e 	bne	r2,zero,10774 <__ieee754_sqrt+0x254>
   106fc:	0005883a 	mov	r2,zero
   10700:	00000106 	br	10708 <__ieee754_sqrt+0x1e8>
   10704:	1805883a 	mov	r2,r3
   10708:	8421883a 	add	r16,r16,r16
   1070c:	8100042c 	andhi	r4,r16,16
   10710:	10c00044 	addi	r3,r2,1
   10714:	203ffb26 	beq	r4,zero,10704 <__alt_data_end+0xfffd1f04>
   10718:	01000804 	movi	r4,32
   1071c:	20c9c83a 	sub	r4,r4,r3
   10720:	3108d83a 	srl	r4,r6,r4
   10724:	5095c83a 	sub	r10,r10,r2
   10728:	30cc983a 	sll	r6,r6,r3
   1072c:	2420b03a 	or	r16,r4,r16
   10730:	003f8806 	br	10554 <__alt_data_end+0xfffd1d54>
   10734:	280f883a 	mov	r7,r5
   10738:	002767c0 	call	2767c <__muldf3>
   1073c:	880d883a 	mov	r6,r17
   10740:	800f883a 	mov	r7,r16
   10744:	1009883a 	mov	r4,r2
   10748:	180b883a 	mov	r5,r3
   1074c:	00261a80 	call	261a8 <__adddf3>
   10750:	003fcf06 	br	10690 <__alt_data_end+0xfffd1e90>
   10754:	2005883a 	mov	r2,r4
   10758:	2807883a 	mov	r3,r5
   1075c:	003fcc06 	br	10690 <__alt_data_end+0xfffd1e90>
   10760:	603fba16 	blt	r12,zero,1064c <__alt_data_end+0xfffd1e4c>
   10764:	003fb306 	br	10634 <__alt_data_end+0xfffd1e34>
   10768:	4a400044 	addi	r9,r9,1
   1076c:	0005883a 	mov	r2,zero
   10770:	003fc006 	br	10674 <__alt_data_end+0xfffd1e74>
   10774:	01000804 	movi	r4,32
   10778:	00bfffc4 	movi	r2,-1
   1077c:	0007883a 	mov	r3,zero
   10780:	003fe706 	br	10720 <__alt_data_end+0xfffd1f20>
   10784:	200d883a 	mov	r6,r4
   10788:	280f883a 	mov	r7,r5
   1078c:	0027ee80 	call	27ee8 <__subdf3>
   10790:	100d883a 	mov	r6,r2
   10794:	180f883a 	mov	r7,r3
   10798:	1009883a 	mov	r4,r2
   1079c:	180b883a 	mov	r5,r3
   107a0:	0026a540 	call	26a54 <__divdf3>
   107a4:	003fba06 	br	10690 <__alt_data_end+0xfffd1e90>

000107a8 <fabs>:
   107a8:	00e00034 	movhi	r3,32768
   107ac:	18ffffc4 	addi	r3,r3,-1
   107b0:	2005883a 	mov	r2,r4
   107b4:	28c6703a 	and	r3,r5,r3
   107b8:	f800283a 	ret

000107bc <finite>:
   107bc:	00a00034 	movhi	r2,32768
   107c0:	10bfffc4 	addi	r2,r2,-1
   107c4:	288a703a 	and	r5,r5,r2
   107c8:	00e00434 	movhi	r3,32784
   107cc:	28c5883a 	add	r2,r5,r3
   107d0:	1004d7fa 	srli	r2,r2,31
   107d4:	f800283a 	ret

000107d8 <__fpclassifyd>:
   107d8:	00a00034 	movhi	r2,32768
   107dc:	10bfffc4 	addi	r2,r2,-1
   107e0:	2884703a 	and	r2,r5,r2
   107e4:	10000726 	beq	r2,zero,10804 <__fpclassifyd+0x2c>
   107e8:	00fffc34 	movhi	r3,65520
   107ec:	019ff834 	movhi	r6,32736
   107f0:	28c7883a 	add	r3,r5,r3
   107f4:	31bfffc4 	addi	r6,r6,-1
   107f8:	30c00536 	bltu	r6,r3,10810 <__fpclassifyd+0x38>
   107fc:	00800104 	movi	r2,4
   10800:	f800283a 	ret
   10804:	2000021e 	bne	r4,zero,10810 <__fpclassifyd+0x38>
   10808:	00800084 	movi	r2,2
   1080c:	f800283a 	ret
   10810:	00dffc34 	movhi	r3,32752
   10814:	019ff834 	movhi	r6,32736
   10818:	28cb883a 	add	r5,r5,r3
   1081c:	31bfffc4 	addi	r6,r6,-1
   10820:	317ff62e 	bgeu	r6,r5,107fc <__alt_data_end+0xfffd1ffc>
   10824:	01400434 	movhi	r5,16
   10828:	297fffc4 	addi	r5,r5,-1
   1082c:	28800236 	bltu	r5,r2,10838 <__fpclassifyd+0x60>
   10830:	008000c4 	movi	r2,3
   10834:	f800283a 	ret
   10838:	10c00226 	beq	r2,r3,10844 <__fpclassifyd+0x6c>
   1083c:	0005883a 	mov	r2,zero
   10840:	f800283a 	ret
   10844:	2005003a 	cmpeq	r2,r4,zero
   10848:	f800283a 	ret

0001084c <matherr>:
   1084c:	0005883a 	mov	r2,zero
   10850:	f800283a 	ret

00010854 <nan>:
   10854:	0005883a 	mov	r2,zero
   10858:	00dffe34 	movhi	r3,32760
   1085c:	f800283a 	ret

00010860 <rint>:
   10860:	2813d53a 	srai	r9,r5,20
   10864:	defff904 	addi	sp,sp,-28
   10868:	dc000215 	stw	r16,8(sp)
   1086c:	4a41ffcc 	andi	r9,r9,2047
   10870:	dfc00615 	stw	ra,24(sp)
   10874:	dcc00515 	stw	r19,20(sp)
   10878:	dc800415 	stw	r18,16(sp)
   1087c:	dc400315 	stw	r17,12(sp)
   10880:	01c004c4 	movi	r7,19
   10884:	49bf0044 	addi	r6,r9,-1023
   10888:	2811883a 	mov	r8,r5
   1088c:	2005883a 	mov	r2,r4
   10890:	2807883a 	mov	r3,r5
   10894:	2015883a 	mov	r10,r4
   10898:	2820d7fa 	srli	r16,r5,31
   1089c:	39801316 	blt	r7,r6,108ec <rint+0x8c>
   108a0:	30003d16 	blt	r6,zero,10998 <rint+0x138>
   108a4:	01000434 	movhi	r4,16
   108a8:	213fffc4 	addi	r4,r4,-1
   108ac:	2189d83a 	sra	r4,r4,r6
   108b0:	290a703a 	and	r5,r5,r4
   108b4:	288ab03a 	or	r5,r5,r2
   108b8:	28001026 	beq	r5,zero,108fc <rint+0x9c>
   108bc:	2008d07a 	srli	r4,r4,1
   108c0:	4104703a 	and	r2,r8,r4
   108c4:	1294b03a 	or	r10,r2,r10
   108c8:	50005626 	beq	r10,zero,10a24 <rint+0x1c4>
   108cc:	31c05d26 	beq	r6,r7,10a44 <rint+0x1e4>
   108d0:	0015883a 	mov	r10,zero
   108d4:	00c00134 	movhi	r3,4
   108d8:	1987d83a 	sra	r3,r3,r6
   108dc:	0108303a 	nor	r4,zero,r4
   108e0:	2210703a 	and	r8,r4,r8
   108e4:	40c6b03a 	or	r3,r8,r3
   108e8:	00001806 	br	1094c <rint+0xec>
   108ec:	01c00cc4 	movi	r7,51
   108f0:	3980090e 	bge	r7,r6,10918 <rint+0xb8>
   108f4:	01c10004 	movi	r7,1024
   108f8:	31c04e26 	beq	r6,r7,10a34 <rint+0x1d4>
   108fc:	dfc00617 	ldw	ra,24(sp)
   10900:	dcc00517 	ldw	r19,20(sp)
   10904:	dc800417 	ldw	r18,16(sp)
   10908:	dc400317 	ldw	r17,12(sp)
   1090c:	dc000217 	ldw	r16,8(sp)
   10910:	dec00704 	addi	sp,sp,28
   10914:	f800283a 	ret
   10918:	4a7efb44 	addi	r9,r9,-1043
   1091c:	013fffc4 	movi	r4,-1
   10920:	2248d83a 	srl	r4,r4,r9
   10924:	110a703a 	and	r5,r2,r4
   10928:	28004026 	beq	r5,zero,10a2c <rint+0x1cc>
   1092c:	2008d07a 	srli	r4,r4,1
   10930:	1104703a 	and	r2,r2,r4
   10934:	10000526 	beq	r2,zero,1094c <rint+0xec>
   10938:	00900034 	movhi	r2,16384
   1093c:	1253d83a 	sra	r9,r2,r9
   10940:	0108303a 	nor	r4,zero,r4
   10944:	2294703a 	and	r10,r4,r10
   10948:	4a94b03a 	or	r10,r9,r10
   1094c:	802090fa 	slli	r16,r16,3
   10950:	180b883a 	mov	r5,r3
   10954:	00c000f4 	movhi	r3,3
   10958:	18e85604 	addi	r3,r3,-24232
   1095c:	1c21883a 	add	r16,r3,r16
   10960:	84400017 	ldw	r17,0(r16)
   10964:	84000117 	ldw	r16,4(r16)
   10968:	5009883a 	mov	r4,r10
   1096c:	880d883a 	mov	r6,r17
   10970:	800f883a 	mov	r7,r16
   10974:	00261a80 	call	261a8 <__adddf3>
   10978:	d8800015 	stw	r2,0(sp)
   1097c:	d8c00115 	stw	r3,4(sp)
   10980:	d9000017 	ldw	r4,0(sp)
   10984:	d9400117 	ldw	r5,4(sp)
   10988:	880d883a 	mov	r6,r17
   1098c:	800f883a 	mov	r7,r16
   10990:	0027ee80 	call	27ee8 <__subdf3>
   10994:	003fd906 	br	108fc <__alt_data_end+0xfffd20fc>
   10998:	04600034 	movhi	r17,32768
   1099c:	8c7fffc4 	addi	r17,r17,-1
   109a0:	2c46703a 	and	r3,r5,r17
   109a4:	1906b03a 	or	r3,r3,r4
   109a8:	18002026 	beq	r3,zero,10a2c <rint+0x1cc>
   109ac:	01800434 	movhi	r6,16
   109b0:	31bfffc4 	addi	r6,r6,-1
   109b4:	298c703a 	and	r6,r5,r6
   109b8:	3104b03a 	or	r2,r6,r4
   109bc:	008bc83a 	sub	r5,zero,r2
   109c0:	800690fa 	slli	r3,r16,3
   109c4:	2884b03a 	or	r2,r5,r2
   109c8:	014000f4 	movhi	r5,3
   109cc:	29685604 	addi	r5,r5,-24232
   109d0:	28c7883a 	add	r3,r5,r3
   109d4:	1004d33a 	srli	r2,r2,12
   109d8:	1cc00017 	ldw	r19,0(r3)
   109dc:	1c800117 	ldw	r18,4(r3)
   109e0:	417fffac 	andhi	r5,r8,65534
   109e4:	1080022c 	andhi	r2,r2,8
   109e8:	980d883a 	mov	r6,r19
   109ec:	900f883a 	mov	r7,r18
   109f0:	114ab03a 	or	r5,r2,r5
   109f4:	00261a80 	call	261a8 <__adddf3>
   109f8:	d8800015 	stw	r2,0(sp)
   109fc:	d8c00115 	stw	r3,4(sp)
   10a00:	d9000017 	ldw	r4,0(sp)
   10a04:	d9400117 	ldw	r5,4(sp)
   10a08:	980d883a 	mov	r6,r19
   10a0c:	900f883a 	mov	r7,r18
   10a10:	0027ee80 	call	27ee8 <__subdf3>
   10a14:	800897fa 	slli	r4,r16,31
   10a18:	1c46703a 	and	r3,r3,r17
   10a1c:	1906b03a 	or	r3,r3,r4
   10a20:	003fb606 	br	108fc <__alt_data_end+0xfffd20fc>
   10a24:	0015883a 	mov	r10,zero
   10a28:	003fc806 	br	1094c <__alt_data_end+0xfffd214c>
   10a2c:	4007883a 	mov	r3,r8
   10a30:	003fb206 	br	108fc <__alt_data_end+0xfffd20fc>
   10a34:	200d883a 	mov	r6,r4
   10a38:	280f883a 	mov	r7,r5
   10a3c:	00261a80 	call	261a8 <__adddf3>
   10a40:	003fae06 	br	108fc <__alt_data_end+0xfffd20fc>
   10a44:	02a00034 	movhi	r10,32768
   10a48:	003fa206 	br	108d4 <__alt_data_end+0xfffd20d4>

00010a4c <scalbn>:
   10a4c:	2a1ffc2c 	andhi	r8,r5,32752
   10a50:	4011d53a 	srai	r8,r8,20
   10a54:	defffe04 	addi	sp,sp,-8
   10a58:	dc000015 	stw	r16,0(sp)
   10a5c:	dfc00115 	stw	ra,4(sp)
   10a60:	280f883a 	mov	r7,r5
   10a64:	2015883a 	mov	r10,r4
   10a68:	3021883a 	mov	r16,r6
   10a6c:	40001e1e 	bne	r8,zero,10ae8 <scalbn+0x9c>
   10a70:	00a00034 	movhi	r2,32768
   10a74:	10bfffc4 	addi	r2,r2,-1
   10a78:	2884703a 	and	r2,r5,r2
   10a7c:	1104b03a 	or	r2,r2,r4
   10a80:	10002226 	beq	r2,zero,10b0c <scalbn+0xc0>
   10a84:	01d0d434 	movhi	r7,17232
   10a88:	000d883a 	mov	r6,zero
   10a8c:	002767c0 	call	2767c <__muldf3>
   10a90:	013ffff4 	movhi	r4,65535
   10a94:	210f2c04 	addi	r4,r4,15536
   10a98:	1015883a 	mov	r10,r2
   10a9c:	180f883a 	mov	r7,r3
   10aa0:	81002a16 	blt	r16,r4,10b4c <scalbn+0x100>
   10aa4:	191ffc2c 	andhi	r4,r3,32752
   10aa8:	2009d53a 	srai	r4,r4,20
   10aac:	223ff284 	addi	r8,r4,-54
   10ab0:	8211883a 	add	r8,r16,r8
   10ab4:	0081ff84 	movi	r2,2046
   10ab8:	12002f16 	blt	r2,r8,10b78 <scalbn+0x12c>
   10abc:	0200190e 	bge	zero,r8,10b24 <scalbn+0xd8>
   10ac0:	4010953a 	slli	r8,r8,20
   10ac4:	01600434 	movhi	r5,32784
   10ac8:	297fffc4 	addi	r5,r5,-1
   10acc:	194e703a 	and	r7,r3,r5
   10ad0:	5005883a 	mov	r2,r10
   10ad4:	3a06b03a 	or	r3,r7,r8
   10ad8:	dfc00117 	ldw	ra,4(sp)
   10adc:	dc000017 	ldw	r16,0(sp)
   10ae0:	dec00204 	addi	sp,sp,8
   10ae4:	f800283a 	ret
   10ae8:	0081ffc4 	movi	r2,2047
   10aec:	2807883a 	mov	r3,r5
   10af0:	40bfef1e 	bne	r8,r2,10ab0 <__alt_data_end+0xfffd22b0>
   10af4:	200d883a 	mov	r6,r4
   10af8:	00261a80 	call	261a8 <__adddf3>
   10afc:	dfc00117 	ldw	ra,4(sp)
   10b00:	dc000017 	ldw	r16,0(sp)
   10b04:	dec00204 	addi	sp,sp,8
   10b08:	f800283a 	ret
   10b0c:	2005883a 	mov	r2,r4
   10b10:	2807883a 	mov	r3,r5
   10b14:	dfc00117 	ldw	ra,4(sp)
   10b18:	dc000017 	ldw	r16,0(sp)
   10b1c:	dec00204 	addi	sp,sp,8
   10b20:	f800283a 	ret
   10b24:	00bff2c4 	movi	r2,-53
   10b28:	4080240e 	bge	r8,r2,10bbc <scalbn+0x170>
   10b2c:	00b0d414 	movui	r2,50000
   10b30:	14001116 	blt	r2,r16,10b78 <scalbn+0x12c>
   10b34:	0130be74 	movhi	r4,49913
   10b38:	01406974 	movhi	r5,421
   10b3c:	213cd644 	addi	r4,r4,-3239
   10b40:	295b87c4 	addi	r5,r5,28191
   10b44:	500d883a 	mov	r6,r10
   10b48:	0010be80 	call	10be8 <copysign>
   10b4c:	01b0be74 	movhi	r6,49913
   10b50:	01c06974 	movhi	r7,421
   10b54:	31bcd644 	addi	r6,r6,-3239
   10b58:	39db87c4 	addi	r7,r7,28191
   10b5c:	1009883a 	mov	r4,r2
   10b60:	180b883a 	mov	r5,r3
   10b64:	002767c0 	call	2767c <__muldf3>
   10b68:	dfc00117 	ldw	ra,4(sp)
   10b6c:	dc000017 	ldw	r16,0(sp)
   10b70:	dec00204 	addi	sp,sp,8
   10b74:	f800283a 	ret
   10b78:	01220034 	movhi	r4,34816
   10b7c:	015f8e34 	movhi	r5,32312
   10b80:	500d883a 	mov	r6,r10
   10b84:	211d6704 	addi	r4,r4,30108
   10b88:	29790f04 	addi	r5,r5,-7108
   10b8c:	0010be80 	call	10be8 <copysign>
   10b90:	01a20034 	movhi	r6,34816
   10b94:	01df8e34 	movhi	r7,32312
   10b98:	319d6704 	addi	r6,r6,30108
   10b9c:	39f90f04 	addi	r7,r7,-7108
   10ba0:	1009883a 	mov	r4,r2
   10ba4:	180b883a 	mov	r5,r3
   10ba8:	002767c0 	call	2767c <__muldf3>
   10bac:	dfc00117 	ldw	ra,4(sp)
   10bb0:	dc000017 	ldw	r16,0(sp)
   10bb4:	dec00204 	addi	sp,sp,8
   10bb8:	f800283a 	ret
   10bbc:	42000d84 	addi	r8,r8,54
   10bc0:	4012953a 	slli	r9,r8,20
   10bc4:	01e00434 	movhi	r7,32784
   10bc8:	39ffffc4 	addi	r7,r7,-1
   10bcc:	19ca703a 	and	r5,r3,r7
   10bd0:	000d883a 	mov	r6,zero
   10bd4:	01cf2434 	movhi	r7,15504
   10bd8:	5009883a 	mov	r4,r10
   10bdc:	494ab03a 	or	r5,r9,r5
   10be0:	002767c0 	call	2767c <__muldf3>
   10be4:	003fbc06 	br	10ad8 <__alt_data_end+0xfffd22d8>

00010be8 <copysign>:
   10be8:	2005883a 	mov	r2,r4
   10bec:	01200034 	movhi	r4,32768
   10bf0:	213fffc4 	addi	r4,r4,-1
   10bf4:	38e0002c 	andhi	r3,r7,32768
   10bf8:	290a703a 	and	r5,r5,r4
   10bfc:	28c6b03a 	or	r3,r5,r3
   10c00:	f800283a 	ret

00010c04 <__errno>:
   10c04:	008000f4 	movhi	r2,3
   10c08:	10adc604 	addi	r2,r2,-18664
   10c0c:	10800017 	ldw	r2,0(r2)
   10c10:	f800283a 	ret

00010c14 <_fclose_r>:
   10c14:	28003926 	beq	r5,zero,10cfc <_fclose_r+0xe8>
   10c18:	defffc04 	addi	sp,sp,-16
   10c1c:	dc400115 	stw	r17,4(sp)
   10c20:	dc000015 	stw	r16,0(sp)
   10c24:	dfc00315 	stw	ra,12(sp)
   10c28:	dc800215 	stw	r18,8(sp)
   10c2c:	2023883a 	mov	r17,r4
   10c30:	2821883a 	mov	r16,r5
   10c34:	20000226 	beq	r4,zero,10c40 <_fclose_r+0x2c>
   10c38:	20800e17 	ldw	r2,56(r4)
   10c3c:	10002726 	beq	r2,zero,10cdc <_fclose_r+0xc8>
   10c40:	8080030f 	ldh	r2,12(r16)
   10c44:	1000071e 	bne	r2,zero,10c64 <_fclose_r+0x50>
   10c48:	0005883a 	mov	r2,zero
   10c4c:	dfc00317 	ldw	ra,12(sp)
   10c50:	dc800217 	ldw	r18,8(sp)
   10c54:	dc400117 	ldw	r17,4(sp)
   10c58:	dc000017 	ldw	r16,0(sp)
   10c5c:	dec00404 	addi	sp,sp,16
   10c60:	f800283a 	ret
   10c64:	800b883a 	mov	r5,r16
   10c68:	8809883a 	mov	r4,r17
   10c6c:	0010d180 	call	10d18 <__sflush_r>
   10c70:	1025883a 	mov	r18,r2
   10c74:	80800b17 	ldw	r2,44(r16)
   10c78:	10000426 	beq	r2,zero,10c8c <_fclose_r+0x78>
   10c7c:	81400717 	ldw	r5,28(r16)
   10c80:	8809883a 	mov	r4,r17
   10c84:	103ee83a 	callr	r2
   10c88:	10001616 	blt	r2,zero,10ce4 <_fclose_r+0xd0>
   10c8c:	8080030b 	ldhu	r2,12(r16)
   10c90:	1080200c 	andi	r2,r2,128
   10c94:	1000151e 	bne	r2,zero,10cec <_fclose_r+0xd8>
   10c98:	81400c17 	ldw	r5,48(r16)
   10c9c:	28000526 	beq	r5,zero,10cb4 <_fclose_r+0xa0>
   10ca0:	80801004 	addi	r2,r16,64
   10ca4:	28800226 	beq	r5,r2,10cb0 <_fclose_r+0x9c>
   10ca8:	8809883a 	mov	r4,r17
   10cac:	00116a00 	call	116a0 <_free_r>
   10cb0:	80000c15 	stw	zero,48(r16)
   10cb4:	81401117 	ldw	r5,68(r16)
   10cb8:	28000326 	beq	r5,zero,10cc8 <_fclose_r+0xb4>
   10cbc:	8809883a 	mov	r4,r17
   10cc0:	00116a00 	call	116a0 <_free_r>
   10cc4:	80001115 	stw	zero,68(r16)
   10cc8:	00113300 	call	11330 <__sfp_lock_acquire>
   10ccc:	8000030d 	sth	zero,12(r16)
   10cd0:	00113340 	call	11334 <__sfp_lock_release>
   10cd4:	9005883a 	mov	r2,r18
   10cd8:	003fdc06 	br	10c4c <__alt_data_end+0xfffd244c>
   10cdc:	00113200 	call	11320 <__sinit>
   10ce0:	003fd706 	br	10c40 <__alt_data_end+0xfffd2440>
   10ce4:	04bfffc4 	movi	r18,-1
   10ce8:	003fe806 	br	10c8c <__alt_data_end+0xfffd248c>
   10cec:	81400417 	ldw	r5,16(r16)
   10cf0:	8809883a 	mov	r4,r17
   10cf4:	00116a00 	call	116a0 <_free_r>
   10cf8:	003fe706 	br	10c98 <__alt_data_end+0xfffd2498>
   10cfc:	0005883a 	mov	r2,zero
   10d00:	f800283a 	ret

00010d04 <fclose>:
   10d04:	008000f4 	movhi	r2,3
   10d08:	10adc604 	addi	r2,r2,-18664
   10d0c:	200b883a 	mov	r5,r4
   10d10:	11000017 	ldw	r4,0(r2)
   10d14:	0010c141 	jmpi	10c14 <_fclose_r>

00010d18 <__sflush_r>:
   10d18:	2880030b 	ldhu	r2,12(r5)
   10d1c:	defffb04 	addi	sp,sp,-20
   10d20:	dcc00315 	stw	r19,12(sp)
   10d24:	dc400115 	stw	r17,4(sp)
   10d28:	dfc00415 	stw	ra,16(sp)
   10d2c:	dc800215 	stw	r18,8(sp)
   10d30:	dc000015 	stw	r16,0(sp)
   10d34:	10c0020c 	andi	r3,r2,8
   10d38:	2823883a 	mov	r17,r5
   10d3c:	2027883a 	mov	r19,r4
   10d40:	1800311e 	bne	r3,zero,10e08 <__sflush_r+0xf0>
   10d44:	28c00117 	ldw	r3,4(r5)
   10d48:	10820014 	ori	r2,r2,2048
   10d4c:	2880030d 	sth	r2,12(r5)
   10d50:	00c04b0e 	bge	zero,r3,10e80 <__sflush_r+0x168>
   10d54:	8a000a17 	ldw	r8,40(r17)
   10d58:	40002326 	beq	r8,zero,10de8 <__sflush_r+0xd0>
   10d5c:	9c000017 	ldw	r16,0(r19)
   10d60:	10c4000c 	andi	r3,r2,4096
   10d64:	98000015 	stw	zero,0(r19)
   10d68:	18004826 	beq	r3,zero,10e8c <__sflush_r+0x174>
   10d6c:	89801417 	ldw	r6,80(r17)
   10d70:	10c0010c 	andi	r3,r2,4
   10d74:	18000626 	beq	r3,zero,10d90 <__sflush_r+0x78>
   10d78:	88c00117 	ldw	r3,4(r17)
   10d7c:	88800c17 	ldw	r2,48(r17)
   10d80:	30cdc83a 	sub	r6,r6,r3
   10d84:	10000226 	beq	r2,zero,10d90 <__sflush_r+0x78>
   10d88:	88800f17 	ldw	r2,60(r17)
   10d8c:	308dc83a 	sub	r6,r6,r2
   10d90:	89400717 	ldw	r5,28(r17)
   10d94:	000f883a 	mov	r7,zero
   10d98:	9809883a 	mov	r4,r19
   10d9c:	403ee83a 	callr	r8
   10da0:	00ffffc4 	movi	r3,-1
   10da4:	10c04426 	beq	r2,r3,10eb8 <__sflush_r+0x1a0>
   10da8:	88c0030b 	ldhu	r3,12(r17)
   10dac:	89000417 	ldw	r4,16(r17)
   10db0:	88000115 	stw	zero,4(r17)
   10db4:	197dffcc 	andi	r5,r3,63487
   10db8:	8940030d 	sth	r5,12(r17)
   10dbc:	89000015 	stw	r4,0(r17)
   10dc0:	18c4000c 	andi	r3,r3,4096
   10dc4:	18002c1e 	bne	r3,zero,10e78 <__sflush_r+0x160>
   10dc8:	89400c17 	ldw	r5,48(r17)
   10dcc:	9c000015 	stw	r16,0(r19)
   10dd0:	28000526 	beq	r5,zero,10de8 <__sflush_r+0xd0>
   10dd4:	88801004 	addi	r2,r17,64
   10dd8:	28800226 	beq	r5,r2,10de4 <__sflush_r+0xcc>
   10ddc:	9809883a 	mov	r4,r19
   10de0:	00116a00 	call	116a0 <_free_r>
   10de4:	88000c15 	stw	zero,48(r17)
   10de8:	0005883a 	mov	r2,zero
   10dec:	dfc00417 	ldw	ra,16(sp)
   10df0:	dcc00317 	ldw	r19,12(sp)
   10df4:	dc800217 	ldw	r18,8(sp)
   10df8:	dc400117 	ldw	r17,4(sp)
   10dfc:	dc000017 	ldw	r16,0(sp)
   10e00:	dec00504 	addi	sp,sp,20
   10e04:	f800283a 	ret
   10e08:	2c800417 	ldw	r18,16(r5)
   10e0c:	903ff626 	beq	r18,zero,10de8 <__alt_data_end+0xfffd25e8>
   10e10:	2c000017 	ldw	r16,0(r5)
   10e14:	108000cc 	andi	r2,r2,3
   10e18:	2c800015 	stw	r18,0(r5)
   10e1c:	84a1c83a 	sub	r16,r16,r18
   10e20:	1000131e 	bne	r2,zero,10e70 <__sflush_r+0x158>
   10e24:	28800517 	ldw	r2,20(r5)
   10e28:	88800215 	stw	r2,8(r17)
   10e2c:	04000316 	blt	zero,r16,10e3c <__sflush_r+0x124>
   10e30:	003fed06 	br	10de8 <__alt_data_end+0xfffd25e8>
   10e34:	90a5883a 	add	r18,r18,r2
   10e38:	043feb0e 	bge	zero,r16,10de8 <__alt_data_end+0xfffd25e8>
   10e3c:	88800917 	ldw	r2,36(r17)
   10e40:	89400717 	ldw	r5,28(r17)
   10e44:	800f883a 	mov	r7,r16
   10e48:	900d883a 	mov	r6,r18
   10e4c:	9809883a 	mov	r4,r19
   10e50:	103ee83a 	callr	r2
   10e54:	80a1c83a 	sub	r16,r16,r2
   10e58:	00bff616 	blt	zero,r2,10e34 <__alt_data_end+0xfffd2634>
   10e5c:	88c0030b 	ldhu	r3,12(r17)
   10e60:	00bfffc4 	movi	r2,-1
   10e64:	18c01014 	ori	r3,r3,64
   10e68:	88c0030d 	sth	r3,12(r17)
   10e6c:	003fdf06 	br	10dec <__alt_data_end+0xfffd25ec>
   10e70:	0005883a 	mov	r2,zero
   10e74:	003fec06 	br	10e28 <__alt_data_end+0xfffd2628>
   10e78:	88801415 	stw	r2,80(r17)
   10e7c:	003fd206 	br	10dc8 <__alt_data_end+0xfffd25c8>
   10e80:	28c00f17 	ldw	r3,60(r5)
   10e84:	00ffb316 	blt	zero,r3,10d54 <__alt_data_end+0xfffd2554>
   10e88:	003fd706 	br	10de8 <__alt_data_end+0xfffd25e8>
   10e8c:	89400717 	ldw	r5,28(r17)
   10e90:	000d883a 	mov	r6,zero
   10e94:	01c00044 	movi	r7,1
   10e98:	9809883a 	mov	r4,r19
   10e9c:	403ee83a 	callr	r8
   10ea0:	100d883a 	mov	r6,r2
   10ea4:	00bfffc4 	movi	r2,-1
   10ea8:	30801426 	beq	r6,r2,10efc <__sflush_r+0x1e4>
   10eac:	8880030b 	ldhu	r2,12(r17)
   10eb0:	8a000a17 	ldw	r8,40(r17)
   10eb4:	003fae06 	br	10d70 <__alt_data_end+0xfffd2570>
   10eb8:	98c00017 	ldw	r3,0(r19)
   10ebc:	183fba26 	beq	r3,zero,10da8 <__alt_data_end+0xfffd25a8>
   10ec0:	01000744 	movi	r4,29
   10ec4:	19000626 	beq	r3,r4,10ee0 <__sflush_r+0x1c8>
   10ec8:	01000584 	movi	r4,22
   10ecc:	19000426 	beq	r3,r4,10ee0 <__sflush_r+0x1c8>
   10ed0:	88c0030b 	ldhu	r3,12(r17)
   10ed4:	18c01014 	ori	r3,r3,64
   10ed8:	88c0030d 	sth	r3,12(r17)
   10edc:	003fc306 	br	10dec <__alt_data_end+0xfffd25ec>
   10ee0:	8880030b 	ldhu	r2,12(r17)
   10ee4:	88c00417 	ldw	r3,16(r17)
   10ee8:	88000115 	stw	zero,4(r17)
   10eec:	10bdffcc 	andi	r2,r2,63487
   10ef0:	8880030d 	sth	r2,12(r17)
   10ef4:	88c00015 	stw	r3,0(r17)
   10ef8:	003fb306 	br	10dc8 <__alt_data_end+0xfffd25c8>
   10efc:	98800017 	ldw	r2,0(r19)
   10f00:	103fea26 	beq	r2,zero,10eac <__alt_data_end+0xfffd26ac>
   10f04:	00c00744 	movi	r3,29
   10f08:	10c00226 	beq	r2,r3,10f14 <__sflush_r+0x1fc>
   10f0c:	00c00584 	movi	r3,22
   10f10:	10c0031e 	bne	r2,r3,10f20 <__sflush_r+0x208>
   10f14:	9c000015 	stw	r16,0(r19)
   10f18:	0005883a 	mov	r2,zero
   10f1c:	003fb306 	br	10dec <__alt_data_end+0xfffd25ec>
   10f20:	88c0030b 	ldhu	r3,12(r17)
   10f24:	3005883a 	mov	r2,r6
   10f28:	18c01014 	ori	r3,r3,64
   10f2c:	88c0030d 	sth	r3,12(r17)
   10f30:	003fae06 	br	10dec <__alt_data_end+0xfffd25ec>

00010f34 <_fflush_r>:
   10f34:	defffd04 	addi	sp,sp,-12
   10f38:	dc000115 	stw	r16,4(sp)
   10f3c:	dfc00215 	stw	ra,8(sp)
   10f40:	2021883a 	mov	r16,r4
   10f44:	20000226 	beq	r4,zero,10f50 <_fflush_r+0x1c>
   10f48:	20800e17 	ldw	r2,56(r4)
   10f4c:	10000c26 	beq	r2,zero,10f80 <_fflush_r+0x4c>
   10f50:	2880030f 	ldh	r2,12(r5)
   10f54:	1000051e 	bne	r2,zero,10f6c <_fflush_r+0x38>
   10f58:	0005883a 	mov	r2,zero
   10f5c:	dfc00217 	ldw	ra,8(sp)
   10f60:	dc000117 	ldw	r16,4(sp)
   10f64:	dec00304 	addi	sp,sp,12
   10f68:	f800283a 	ret
   10f6c:	8009883a 	mov	r4,r16
   10f70:	dfc00217 	ldw	ra,8(sp)
   10f74:	dc000117 	ldw	r16,4(sp)
   10f78:	dec00304 	addi	sp,sp,12
   10f7c:	0010d181 	jmpi	10d18 <__sflush_r>
   10f80:	d9400015 	stw	r5,0(sp)
   10f84:	00113200 	call	11320 <__sinit>
   10f88:	d9400017 	ldw	r5,0(sp)
   10f8c:	003ff006 	br	10f50 <__alt_data_end+0xfffd2750>

00010f90 <fflush>:
   10f90:	20000526 	beq	r4,zero,10fa8 <fflush+0x18>
   10f94:	008000f4 	movhi	r2,3
   10f98:	10adc604 	addi	r2,r2,-18664
   10f9c:	200b883a 	mov	r5,r4
   10fa0:	11000017 	ldw	r4,0(r2)
   10fa4:	0010f341 	jmpi	10f34 <_fflush_r>
   10fa8:	008000f4 	movhi	r2,3
   10fac:	10adc504 	addi	r2,r2,-18668
   10fb0:	11000017 	ldw	r4,0(r2)
   10fb4:	01400074 	movhi	r5,1
   10fb8:	2943cd04 	addi	r5,r5,3892
   10fbc:	00124181 	jmpi	12418 <_fwalk_reent>

00010fc0 <__fp_unlock>:
   10fc0:	0005883a 	mov	r2,zero
   10fc4:	f800283a 	ret

00010fc8 <_cleanup_r>:
   10fc8:	01400074 	movhi	r5,1
   10fcc:	29430504 	addi	r5,r5,3092
   10fd0:	00124181 	jmpi	12418 <_fwalk_reent>

00010fd4 <__sinit.part.1>:
   10fd4:	defff704 	addi	sp,sp,-36
   10fd8:	00c00074 	movhi	r3,1
   10fdc:	dfc00815 	stw	ra,32(sp)
   10fe0:	ddc00715 	stw	r23,28(sp)
   10fe4:	dd800615 	stw	r22,24(sp)
   10fe8:	dd400515 	stw	r21,20(sp)
   10fec:	dd000415 	stw	r20,16(sp)
   10ff0:	dcc00315 	stw	r19,12(sp)
   10ff4:	dc800215 	stw	r18,8(sp)
   10ff8:	dc400115 	stw	r17,4(sp)
   10ffc:	dc000015 	stw	r16,0(sp)
   11000:	18c3f204 	addi	r3,r3,4040
   11004:	24000117 	ldw	r16,4(r4)
   11008:	20c00f15 	stw	r3,60(r4)
   1100c:	2080bb04 	addi	r2,r4,748
   11010:	00c000c4 	movi	r3,3
   11014:	20c0b915 	stw	r3,740(r4)
   11018:	2080ba15 	stw	r2,744(r4)
   1101c:	2000b815 	stw	zero,736(r4)
   11020:	05c00204 	movi	r23,8
   11024:	00800104 	movi	r2,4
   11028:	2025883a 	mov	r18,r4
   1102c:	b80d883a 	mov	r6,r23
   11030:	81001704 	addi	r4,r16,92
   11034:	000b883a 	mov	r5,zero
   11038:	80000015 	stw	zero,0(r16)
   1103c:	80000115 	stw	zero,4(r16)
   11040:	80000215 	stw	zero,8(r16)
   11044:	8080030d 	sth	r2,12(r16)
   11048:	80001915 	stw	zero,100(r16)
   1104c:	8000038d 	sth	zero,14(r16)
   11050:	80000415 	stw	zero,16(r16)
   11054:	80000515 	stw	zero,20(r16)
   11058:	80000615 	stw	zero,24(r16)
   1105c:	00132540 	call	13254 <memset>
   11060:	05800074 	movhi	r22,1
   11064:	94400217 	ldw	r17,8(r18)
   11068:	05400074 	movhi	r21,1
   1106c:	05000074 	movhi	r20,1
   11070:	04c00074 	movhi	r19,1
   11074:	b58f6e04 	addi	r22,r22,15800
   11078:	ad4f8504 	addi	r21,r21,15892
   1107c:	a50fa404 	addi	r20,r20,16016
   11080:	9ccfbb04 	addi	r19,r19,16108
   11084:	85800815 	stw	r22,32(r16)
   11088:	85400915 	stw	r21,36(r16)
   1108c:	85000a15 	stw	r20,40(r16)
   11090:	84c00b15 	stw	r19,44(r16)
   11094:	84000715 	stw	r16,28(r16)
   11098:	00800284 	movi	r2,10
   1109c:	8880030d 	sth	r2,12(r17)
   110a0:	00800044 	movi	r2,1
   110a4:	b80d883a 	mov	r6,r23
   110a8:	89001704 	addi	r4,r17,92
   110ac:	000b883a 	mov	r5,zero
   110b0:	88000015 	stw	zero,0(r17)
   110b4:	88000115 	stw	zero,4(r17)
   110b8:	88000215 	stw	zero,8(r17)
   110bc:	88001915 	stw	zero,100(r17)
   110c0:	8880038d 	sth	r2,14(r17)
   110c4:	88000415 	stw	zero,16(r17)
   110c8:	88000515 	stw	zero,20(r17)
   110cc:	88000615 	stw	zero,24(r17)
   110d0:	00132540 	call	13254 <memset>
   110d4:	94000317 	ldw	r16,12(r18)
   110d8:	00800484 	movi	r2,18
   110dc:	8c400715 	stw	r17,28(r17)
   110e0:	8d800815 	stw	r22,32(r17)
   110e4:	8d400915 	stw	r21,36(r17)
   110e8:	8d000a15 	stw	r20,40(r17)
   110ec:	8cc00b15 	stw	r19,44(r17)
   110f0:	8080030d 	sth	r2,12(r16)
   110f4:	00800084 	movi	r2,2
   110f8:	80000015 	stw	zero,0(r16)
   110fc:	80000115 	stw	zero,4(r16)
   11100:	80000215 	stw	zero,8(r16)
   11104:	80001915 	stw	zero,100(r16)
   11108:	8080038d 	sth	r2,14(r16)
   1110c:	80000415 	stw	zero,16(r16)
   11110:	80000515 	stw	zero,20(r16)
   11114:	80000615 	stw	zero,24(r16)
   11118:	b80d883a 	mov	r6,r23
   1111c:	000b883a 	mov	r5,zero
   11120:	81001704 	addi	r4,r16,92
   11124:	00132540 	call	13254 <memset>
   11128:	00800044 	movi	r2,1
   1112c:	84000715 	stw	r16,28(r16)
   11130:	85800815 	stw	r22,32(r16)
   11134:	85400915 	stw	r21,36(r16)
   11138:	85000a15 	stw	r20,40(r16)
   1113c:	84c00b15 	stw	r19,44(r16)
   11140:	90800e15 	stw	r2,56(r18)
   11144:	dfc00817 	ldw	ra,32(sp)
   11148:	ddc00717 	ldw	r23,28(sp)
   1114c:	dd800617 	ldw	r22,24(sp)
   11150:	dd400517 	ldw	r21,20(sp)
   11154:	dd000417 	ldw	r20,16(sp)
   11158:	dcc00317 	ldw	r19,12(sp)
   1115c:	dc800217 	ldw	r18,8(sp)
   11160:	dc400117 	ldw	r17,4(sp)
   11164:	dc000017 	ldw	r16,0(sp)
   11168:	dec00904 	addi	sp,sp,36
   1116c:	f800283a 	ret

00011170 <__fp_lock>:
   11170:	0005883a 	mov	r2,zero
   11174:	f800283a 	ret

00011178 <__sfmoreglue>:
   11178:	defffc04 	addi	sp,sp,-16
   1117c:	dc800215 	stw	r18,8(sp)
   11180:	2825883a 	mov	r18,r5
   11184:	dc000015 	stw	r16,0(sp)
   11188:	01401a04 	movi	r5,104
   1118c:	2021883a 	mov	r16,r4
   11190:	913fffc4 	addi	r4,r18,-1
   11194:	dfc00315 	stw	ra,12(sp)
   11198:	dc400115 	stw	r17,4(sp)
   1119c:	0025f840 	call	25f84 <__mulsi3>
   111a0:	8009883a 	mov	r4,r16
   111a4:	11401d04 	addi	r5,r2,116
   111a8:	1023883a 	mov	r17,r2
   111ac:	00126c00 	call	126c0 <_malloc_r>
   111b0:	1021883a 	mov	r16,r2
   111b4:	10000726 	beq	r2,zero,111d4 <__sfmoreglue+0x5c>
   111b8:	11000304 	addi	r4,r2,12
   111bc:	10000015 	stw	zero,0(r2)
   111c0:	14800115 	stw	r18,4(r2)
   111c4:	11000215 	stw	r4,8(r2)
   111c8:	89801a04 	addi	r6,r17,104
   111cc:	000b883a 	mov	r5,zero
   111d0:	00132540 	call	13254 <memset>
   111d4:	8005883a 	mov	r2,r16
   111d8:	dfc00317 	ldw	ra,12(sp)
   111dc:	dc800217 	ldw	r18,8(sp)
   111e0:	dc400117 	ldw	r17,4(sp)
   111e4:	dc000017 	ldw	r16,0(sp)
   111e8:	dec00404 	addi	sp,sp,16
   111ec:	f800283a 	ret

000111f0 <__sfp>:
   111f0:	defffb04 	addi	sp,sp,-20
   111f4:	dc000015 	stw	r16,0(sp)
   111f8:	040000f4 	movhi	r16,3
   111fc:	842dc504 	addi	r16,r16,-18668
   11200:	dcc00315 	stw	r19,12(sp)
   11204:	2027883a 	mov	r19,r4
   11208:	81000017 	ldw	r4,0(r16)
   1120c:	dfc00415 	stw	ra,16(sp)
   11210:	dc800215 	stw	r18,8(sp)
   11214:	20800e17 	ldw	r2,56(r4)
   11218:	dc400115 	stw	r17,4(sp)
   1121c:	1000021e 	bne	r2,zero,11228 <__sfp+0x38>
   11220:	0010fd40 	call	10fd4 <__sinit.part.1>
   11224:	81000017 	ldw	r4,0(r16)
   11228:	2480b804 	addi	r18,r4,736
   1122c:	047fffc4 	movi	r17,-1
   11230:	91000117 	ldw	r4,4(r18)
   11234:	94000217 	ldw	r16,8(r18)
   11238:	213fffc4 	addi	r4,r4,-1
   1123c:	20000a16 	blt	r4,zero,11268 <__sfp+0x78>
   11240:	8080030f 	ldh	r2,12(r16)
   11244:	10000c26 	beq	r2,zero,11278 <__sfp+0x88>
   11248:	80c01d04 	addi	r3,r16,116
   1124c:	00000206 	br	11258 <__sfp+0x68>
   11250:	18bfe60f 	ldh	r2,-104(r3)
   11254:	10000826 	beq	r2,zero,11278 <__sfp+0x88>
   11258:	213fffc4 	addi	r4,r4,-1
   1125c:	1c3ffd04 	addi	r16,r3,-12
   11260:	18c01a04 	addi	r3,r3,104
   11264:	247ffa1e 	bne	r4,r17,11250 <__alt_data_end+0xfffd2a50>
   11268:	90800017 	ldw	r2,0(r18)
   1126c:	10001d26 	beq	r2,zero,112e4 <__sfp+0xf4>
   11270:	1025883a 	mov	r18,r2
   11274:	003fee06 	br	11230 <__alt_data_end+0xfffd2a30>
   11278:	00bfffc4 	movi	r2,-1
   1127c:	8080038d 	sth	r2,14(r16)
   11280:	00800044 	movi	r2,1
   11284:	8080030d 	sth	r2,12(r16)
   11288:	80001915 	stw	zero,100(r16)
   1128c:	80000015 	stw	zero,0(r16)
   11290:	80000215 	stw	zero,8(r16)
   11294:	80000115 	stw	zero,4(r16)
   11298:	80000415 	stw	zero,16(r16)
   1129c:	80000515 	stw	zero,20(r16)
   112a0:	80000615 	stw	zero,24(r16)
   112a4:	01800204 	movi	r6,8
   112a8:	000b883a 	mov	r5,zero
   112ac:	81001704 	addi	r4,r16,92
   112b0:	00132540 	call	13254 <memset>
   112b4:	8005883a 	mov	r2,r16
   112b8:	80000c15 	stw	zero,48(r16)
   112bc:	80000d15 	stw	zero,52(r16)
   112c0:	80001115 	stw	zero,68(r16)
   112c4:	80001215 	stw	zero,72(r16)
   112c8:	dfc00417 	ldw	ra,16(sp)
   112cc:	dcc00317 	ldw	r19,12(sp)
   112d0:	dc800217 	ldw	r18,8(sp)
   112d4:	dc400117 	ldw	r17,4(sp)
   112d8:	dc000017 	ldw	r16,0(sp)
   112dc:	dec00504 	addi	sp,sp,20
   112e0:	f800283a 	ret
   112e4:	01400104 	movi	r5,4
   112e8:	9809883a 	mov	r4,r19
   112ec:	00111780 	call	11178 <__sfmoreglue>
   112f0:	90800015 	stw	r2,0(r18)
   112f4:	103fde1e 	bne	r2,zero,11270 <__alt_data_end+0xfffd2a70>
   112f8:	00800304 	movi	r2,12
   112fc:	98800015 	stw	r2,0(r19)
   11300:	0005883a 	mov	r2,zero
   11304:	003ff006 	br	112c8 <__alt_data_end+0xfffd2ac8>

00011308 <_cleanup>:
   11308:	008000f4 	movhi	r2,3
   1130c:	10adc504 	addi	r2,r2,-18668
   11310:	11000017 	ldw	r4,0(r2)
   11314:	01400074 	movhi	r5,1
   11318:	29430504 	addi	r5,r5,3092
   1131c:	00124181 	jmpi	12418 <_fwalk_reent>

00011320 <__sinit>:
   11320:	20800e17 	ldw	r2,56(r4)
   11324:	10000126 	beq	r2,zero,1132c <__sinit+0xc>
   11328:	f800283a 	ret
   1132c:	0010fd41 	jmpi	10fd4 <__sinit.part.1>

00011330 <__sfp_lock_acquire>:
   11330:	f800283a 	ret

00011334 <__sfp_lock_release>:
   11334:	f800283a 	ret

00011338 <__sinit_lock_acquire>:
   11338:	f800283a 	ret

0001133c <__sinit_lock_release>:
   1133c:	f800283a 	ret

00011340 <__fp_lock_all>:
   11340:	008000f4 	movhi	r2,3
   11344:	10adc604 	addi	r2,r2,-18664
   11348:	11000017 	ldw	r4,0(r2)
   1134c:	01400074 	movhi	r5,1
   11350:	29445c04 	addi	r5,r5,4464
   11354:	00123541 	jmpi	12354 <_fwalk>

00011358 <__fp_unlock_all>:
   11358:	008000f4 	movhi	r2,3
   1135c:	10adc604 	addi	r2,r2,-18664
   11360:	11000017 	ldw	r4,0(r2)
   11364:	01400074 	movhi	r5,1
   11368:	2943f004 	addi	r5,r5,4032
   1136c:	00123541 	jmpi	12354 <_fwalk>

00011370 <_fopen_r>:
   11370:	defffa04 	addi	sp,sp,-24
   11374:	3005883a 	mov	r2,r6
   11378:	dcc00415 	stw	r19,16(sp)
   1137c:	d80d883a 	mov	r6,sp
   11380:	2827883a 	mov	r19,r5
   11384:	100b883a 	mov	r5,r2
   11388:	dc800315 	stw	r18,12(sp)
   1138c:	dfc00515 	stw	ra,20(sp)
   11390:	dc400215 	stw	r17,8(sp)
   11394:	dc000115 	stw	r16,4(sp)
   11398:	2025883a 	mov	r18,r4
   1139c:	00198600 	call	19860 <__sflags>
   113a0:	10002726 	beq	r2,zero,11440 <_fopen_r+0xd0>
   113a4:	9009883a 	mov	r4,r18
   113a8:	1023883a 	mov	r17,r2
   113ac:	00111f00 	call	111f0 <__sfp>
   113b0:	1021883a 	mov	r16,r2
   113b4:	10002226 	beq	r2,zero,11440 <_fopen_r+0xd0>
   113b8:	d9800017 	ldw	r6,0(sp)
   113bc:	01c06d84 	movi	r7,438
   113c0:	980b883a 	mov	r5,r19
   113c4:	9009883a 	mov	r4,r18
   113c8:	001337c0 	call	1337c <_open_r>
   113cc:	10001916 	blt	r2,zero,11434 <_fopen_r+0xc4>
   113d0:	8080038d 	sth	r2,14(r16)
   113d4:	00800074 	movhi	r2,1
   113d8:	108f6e04 	addi	r2,r2,15800
   113dc:	80800815 	stw	r2,32(r16)
   113e0:	00800074 	movhi	r2,1
   113e4:	108f8504 	addi	r2,r2,15892
   113e8:	80800915 	stw	r2,36(r16)
   113ec:	00800074 	movhi	r2,1
   113f0:	108fa404 	addi	r2,r2,16016
   113f4:	80800a15 	stw	r2,40(r16)
   113f8:	00800074 	movhi	r2,1
   113fc:	108fbb04 	addi	r2,r2,16108
   11400:	8440030d 	sth	r17,12(r16)
   11404:	84000715 	stw	r16,28(r16)
   11408:	80800b15 	stw	r2,44(r16)
   1140c:	8c40400c 	andi	r17,r17,256
   11410:	88000d1e 	bne	r17,zero,11448 <_fopen_r+0xd8>
   11414:	8005883a 	mov	r2,r16
   11418:	dfc00517 	ldw	ra,20(sp)
   1141c:	dcc00417 	ldw	r19,16(sp)
   11420:	dc800317 	ldw	r18,12(sp)
   11424:	dc400217 	ldw	r17,8(sp)
   11428:	dc000117 	ldw	r16,4(sp)
   1142c:	dec00604 	addi	sp,sp,24
   11430:	f800283a 	ret
   11434:	00113300 	call	11330 <__sfp_lock_acquire>
   11438:	8000030d 	sth	zero,12(r16)
   1143c:	00113340 	call	11334 <__sfp_lock_release>
   11440:	0005883a 	mov	r2,zero
   11444:	003ff406 	br	11418 <__alt_data_end+0xfffd2c18>
   11448:	01c00084 	movi	r7,2
   1144c:	000d883a 	mov	r6,zero
   11450:	800b883a 	mov	r5,r16
   11454:	9009883a 	mov	r4,r18
   11458:	00119b00 	call	119b0 <_fseek_r>
   1145c:	8005883a 	mov	r2,r16
   11460:	003fed06 	br	11418 <__alt_data_end+0xfffd2c18>

00011464 <fopen>:
   11464:	008000f4 	movhi	r2,3
   11468:	10adc604 	addi	r2,r2,-18664
   1146c:	280d883a 	mov	r6,r5
   11470:	200b883a 	mov	r5,r4
   11474:	11000017 	ldw	r4,0(r2)
   11478:	00113701 	jmpi	11370 <_fopen_r>

0001147c <_fprintf_r>:
   1147c:	defffe04 	addi	sp,sp,-8
   11480:	2809883a 	mov	r4,r5
   11484:	300b883a 	mov	r5,r6
   11488:	dfc00015 	stw	ra,0(sp)
   1148c:	d9c00115 	stw	r7,4(sp)
   11490:	d9800104 	addi	r6,sp,4
   11494:	0017cd00 	call	17cd0 <__vfprintf_internal>
   11498:	dfc00017 	ldw	ra,0(sp)
   1149c:	dec00204 	addi	sp,sp,8
   114a0:	f800283a 	ret

000114a4 <fprintf>:
   114a4:	defffd04 	addi	sp,sp,-12
   114a8:	dfc00015 	stw	ra,0(sp)
   114ac:	d9800115 	stw	r6,4(sp)
   114b0:	d9c00215 	stw	r7,8(sp)
   114b4:	d9800104 	addi	r6,sp,4
   114b8:	0017cd00 	call	17cd0 <__vfprintf_internal>
   114bc:	dfc00017 	ldw	ra,0(sp)
   114c0:	dec00304 	addi	sp,sp,12
   114c4:	f800283a 	ret

000114c8 <_fputs_r>:
   114c8:	defff804 	addi	sp,sp,-32
   114cc:	dc400615 	stw	r17,24(sp)
   114d0:	2023883a 	mov	r17,r4
   114d4:	2809883a 	mov	r4,r5
   114d8:	dc000515 	stw	r16,20(sp)
   114dc:	dfc00715 	stw	ra,28(sp)
   114e0:	3021883a 	mov	r16,r6
   114e4:	d9400315 	stw	r5,12(sp)
   114e8:	0013fd00 	call	13fd0 <strlen>
   114ec:	d8800215 	stw	r2,8(sp)
   114f0:	d8800415 	stw	r2,16(sp)
   114f4:	d8800304 	addi	r2,sp,12
   114f8:	d8800015 	stw	r2,0(sp)
   114fc:	00800044 	movi	r2,1
   11500:	d8800115 	stw	r2,4(sp)
   11504:	88000226 	beq	r17,zero,11510 <_fputs_r+0x48>
   11508:	88800e17 	ldw	r2,56(r17)
   1150c:	10001226 	beq	r2,zero,11558 <_fputs_r+0x90>
   11510:	8080030b 	ldhu	r2,12(r16)
   11514:	10c8000c 	andi	r3,r2,8192
   11518:	1800061e 	bne	r3,zero,11534 <_fputs_r+0x6c>
   1151c:	81001917 	ldw	r4,100(r16)
   11520:	00f7ffc4 	movi	r3,-8193
   11524:	10880014 	ori	r2,r2,8192
   11528:	20c6703a 	and	r3,r4,r3
   1152c:	8080030d 	sth	r2,12(r16)
   11530:	80c01915 	stw	r3,100(r16)
   11534:	d80d883a 	mov	r6,sp
   11538:	800b883a 	mov	r5,r16
   1153c:	8809883a 	mov	r4,r17
   11540:	0011e8c0 	call	11e8c <__sfvwrite_r>
   11544:	dfc00717 	ldw	ra,28(sp)
   11548:	dc400617 	ldw	r17,24(sp)
   1154c:	dc000517 	ldw	r16,20(sp)
   11550:	dec00804 	addi	sp,sp,32
   11554:	f800283a 	ret
   11558:	8809883a 	mov	r4,r17
   1155c:	00113200 	call	11320 <__sinit>
   11560:	003feb06 	br	11510 <__alt_data_end+0xfffd2d10>

00011564 <fputs>:
   11564:	008000f4 	movhi	r2,3
   11568:	10adc604 	addi	r2,r2,-18664
   1156c:	280d883a 	mov	r6,r5
   11570:	200b883a 	mov	r5,r4
   11574:	11000017 	ldw	r4,0(r2)
   11578:	00114c81 	jmpi	114c8 <_fputs_r>

0001157c <_malloc_trim_r>:
   1157c:	defffb04 	addi	sp,sp,-20
   11580:	dcc00315 	stw	r19,12(sp)
   11584:	04c000f4 	movhi	r19,3
   11588:	dc800215 	stw	r18,8(sp)
   1158c:	dc400115 	stw	r17,4(sp)
   11590:	dc000015 	stw	r16,0(sp)
   11594:	dfc00415 	stw	ra,16(sp)
   11598:	2821883a 	mov	r16,r5
   1159c:	9ceca204 	addi	r19,r19,-19832
   115a0:	2025883a 	mov	r18,r4
   115a4:	0028fd40 	call	28fd4 <__malloc_lock>
   115a8:	98800217 	ldw	r2,8(r19)
   115ac:	14400117 	ldw	r17,4(r2)
   115b0:	00bfff04 	movi	r2,-4
   115b4:	88a2703a 	and	r17,r17,r2
   115b8:	8c21c83a 	sub	r16,r17,r16
   115bc:	8403fbc4 	addi	r16,r16,4079
   115c0:	8020d33a 	srli	r16,r16,12
   115c4:	0083ffc4 	movi	r2,4095
   115c8:	843fffc4 	addi	r16,r16,-1
   115cc:	8020933a 	slli	r16,r16,12
   115d0:	1400060e 	bge	r2,r16,115ec <_malloc_trim_r+0x70>
   115d4:	000b883a 	mov	r5,zero
   115d8:	9009883a 	mov	r4,r18
   115dc:	0013c700 	call	13c70 <_sbrk_r>
   115e0:	98c00217 	ldw	r3,8(r19)
   115e4:	1c47883a 	add	r3,r3,r17
   115e8:	10c00a26 	beq	r2,r3,11614 <_malloc_trim_r+0x98>
   115ec:	9009883a 	mov	r4,r18
   115f0:	0028fd80 	call	28fd8 <__malloc_unlock>
   115f4:	0005883a 	mov	r2,zero
   115f8:	dfc00417 	ldw	ra,16(sp)
   115fc:	dcc00317 	ldw	r19,12(sp)
   11600:	dc800217 	ldw	r18,8(sp)
   11604:	dc400117 	ldw	r17,4(sp)
   11608:	dc000017 	ldw	r16,0(sp)
   1160c:	dec00504 	addi	sp,sp,20
   11610:	f800283a 	ret
   11614:	040bc83a 	sub	r5,zero,r16
   11618:	9009883a 	mov	r4,r18
   1161c:	0013c700 	call	13c70 <_sbrk_r>
   11620:	00ffffc4 	movi	r3,-1
   11624:	10c00d26 	beq	r2,r3,1165c <_malloc_trim_r+0xe0>
   11628:	00c000f4 	movhi	r3,3
   1162c:	18f19504 	addi	r3,r3,-14764
   11630:	18800017 	ldw	r2,0(r3)
   11634:	99000217 	ldw	r4,8(r19)
   11638:	8c23c83a 	sub	r17,r17,r16
   1163c:	8c400054 	ori	r17,r17,1
   11640:	1421c83a 	sub	r16,r2,r16
   11644:	24400115 	stw	r17,4(r4)
   11648:	9009883a 	mov	r4,r18
   1164c:	1c000015 	stw	r16,0(r3)
   11650:	0028fd80 	call	28fd8 <__malloc_unlock>
   11654:	00800044 	movi	r2,1
   11658:	003fe706 	br	115f8 <__alt_data_end+0xfffd2df8>
   1165c:	000b883a 	mov	r5,zero
   11660:	9009883a 	mov	r4,r18
   11664:	0013c700 	call	13c70 <_sbrk_r>
   11668:	99000217 	ldw	r4,8(r19)
   1166c:	014003c4 	movi	r5,15
   11670:	1107c83a 	sub	r3,r2,r4
   11674:	28ffdd0e 	bge	r5,r3,115ec <__alt_data_end+0xfffd2dec>
   11678:	014000f4 	movhi	r5,3
   1167c:	296dc704 	addi	r5,r5,-18660
   11680:	29400017 	ldw	r5,0(r5)
   11684:	18c00054 	ori	r3,r3,1
   11688:	20c00115 	stw	r3,4(r4)
   1168c:	00c000f4 	movhi	r3,3
   11690:	1145c83a 	sub	r2,r2,r5
   11694:	18f19504 	addi	r3,r3,-14764
   11698:	18800015 	stw	r2,0(r3)
   1169c:	003fd306 	br	115ec <__alt_data_end+0xfffd2dec>

000116a0 <_free_r>:
   116a0:	28004126 	beq	r5,zero,117a8 <_free_r+0x108>
   116a4:	defffd04 	addi	sp,sp,-12
   116a8:	dc400115 	stw	r17,4(sp)
   116ac:	dc000015 	stw	r16,0(sp)
   116b0:	2023883a 	mov	r17,r4
   116b4:	2821883a 	mov	r16,r5
   116b8:	dfc00215 	stw	ra,8(sp)
   116bc:	0028fd40 	call	28fd4 <__malloc_lock>
   116c0:	81ffff17 	ldw	r7,-4(r16)
   116c4:	00bfff84 	movi	r2,-2
   116c8:	010000f4 	movhi	r4,3
   116cc:	81bffe04 	addi	r6,r16,-8
   116d0:	3884703a 	and	r2,r7,r2
   116d4:	212ca204 	addi	r4,r4,-19832
   116d8:	308b883a 	add	r5,r6,r2
   116dc:	2a400117 	ldw	r9,4(r5)
   116e0:	22000217 	ldw	r8,8(r4)
   116e4:	00ffff04 	movi	r3,-4
   116e8:	48c6703a 	and	r3,r9,r3
   116ec:	2a005726 	beq	r5,r8,1184c <_free_r+0x1ac>
   116f0:	28c00115 	stw	r3,4(r5)
   116f4:	39c0004c 	andi	r7,r7,1
   116f8:	3800091e 	bne	r7,zero,11720 <_free_r+0x80>
   116fc:	823ffe17 	ldw	r8,-8(r16)
   11700:	22400204 	addi	r9,r4,8
   11704:	320dc83a 	sub	r6,r6,r8
   11708:	31c00217 	ldw	r7,8(r6)
   1170c:	1205883a 	add	r2,r2,r8
   11710:	3a406526 	beq	r7,r9,118a8 <_free_r+0x208>
   11714:	32000317 	ldw	r8,12(r6)
   11718:	3a000315 	stw	r8,12(r7)
   1171c:	41c00215 	stw	r7,8(r8)
   11720:	28cf883a 	add	r7,r5,r3
   11724:	39c00117 	ldw	r7,4(r7)
   11728:	39c0004c 	andi	r7,r7,1
   1172c:	38003a26 	beq	r7,zero,11818 <_free_r+0x178>
   11730:	10c00054 	ori	r3,r2,1
   11734:	30c00115 	stw	r3,4(r6)
   11738:	3087883a 	add	r3,r6,r2
   1173c:	18800015 	stw	r2,0(r3)
   11740:	00c07fc4 	movi	r3,511
   11744:	18801936 	bltu	r3,r2,117ac <_free_r+0x10c>
   11748:	1004d0fa 	srli	r2,r2,3
   1174c:	01c00044 	movi	r7,1
   11750:	21400117 	ldw	r5,4(r4)
   11754:	10c00044 	addi	r3,r2,1
   11758:	18c7883a 	add	r3,r3,r3
   1175c:	1005d0ba 	srai	r2,r2,2
   11760:	18c7883a 	add	r3,r3,r3
   11764:	18c7883a 	add	r3,r3,r3
   11768:	1907883a 	add	r3,r3,r4
   1176c:	3884983a 	sll	r2,r7,r2
   11770:	19c00017 	ldw	r7,0(r3)
   11774:	1a3ffe04 	addi	r8,r3,-8
   11778:	1144b03a 	or	r2,r2,r5
   1177c:	32000315 	stw	r8,12(r6)
   11780:	31c00215 	stw	r7,8(r6)
   11784:	20800115 	stw	r2,4(r4)
   11788:	19800015 	stw	r6,0(r3)
   1178c:	39800315 	stw	r6,12(r7)
   11790:	8809883a 	mov	r4,r17
   11794:	dfc00217 	ldw	ra,8(sp)
   11798:	dc400117 	ldw	r17,4(sp)
   1179c:	dc000017 	ldw	r16,0(sp)
   117a0:	dec00304 	addi	sp,sp,12
   117a4:	0028fd81 	jmpi	28fd8 <__malloc_unlock>
   117a8:	f800283a 	ret
   117ac:	100ad27a 	srli	r5,r2,9
   117b0:	00c00104 	movi	r3,4
   117b4:	19404a36 	bltu	r3,r5,118e0 <_free_r+0x240>
   117b8:	100ad1ba 	srli	r5,r2,6
   117bc:	28c00e44 	addi	r3,r5,57
   117c0:	18c7883a 	add	r3,r3,r3
   117c4:	29400e04 	addi	r5,r5,56
   117c8:	18c7883a 	add	r3,r3,r3
   117cc:	18c7883a 	add	r3,r3,r3
   117d0:	1909883a 	add	r4,r3,r4
   117d4:	20c00017 	ldw	r3,0(r4)
   117d8:	01c000f4 	movhi	r7,3
   117dc:	213ffe04 	addi	r4,r4,-8
   117e0:	39eca204 	addi	r7,r7,-19832
   117e4:	20c04426 	beq	r4,r3,118f8 <_free_r+0x258>
   117e8:	01ffff04 	movi	r7,-4
   117ec:	19400117 	ldw	r5,4(r3)
   117f0:	29ca703a 	and	r5,r5,r7
   117f4:	1140022e 	bgeu	r2,r5,11800 <_free_r+0x160>
   117f8:	18c00217 	ldw	r3,8(r3)
   117fc:	20fffb1e 	bne	r4,r3,117ec <__alt_data_end+0xfffd2fec>
   11800:	19000317 	ldw	r4,12(r3)
   11804:	31000315 	stw	r4,12(r6)
   11808:	30c00215 	stw	r3,8(r6)
   1180c:	21800215 	stw	r6,8(r4)
   11810:	19800315 	stw	r6,12(r3)
   11814:	003fde06 	br	11790 <__alt_data_end+0xfffd2f90>
   11818:	29c00217 	ldw	r7,8(r5)
   1181c:	10c5883a 	add	r2,r2,r3
   11820:	00c000f4 	movhi	r3,3
   11824:	18eca404 	addi	r3,r3,-19824
   11828:	38c03b26 	beq	r7,r3,11918 <_free_r+0x278>
   1182c:	2a000317 	ldw	r8,12(r5)
   11830:	11400054 	ori	r5,r2,1
   11834:	3087883a 	add	r3,r6,r2
   11838:	3a000315 	stw	r8,12(r7)
   1183c:	41c00215 	stw	r7,8(r8)
   11840:	31400115 	stw	r5,4(r6)
   11844:	18800015 	stw	r2,0(r3)
   11848:	003fbd06 	br	11740 <__alt_data_end+0xfffd2f40>
   1184c:	39c0004c 	andi	r7,r7,1
   11850:	10c5883a 	add	r2,r2,r3
   11854:	3800071e 	bne	r7,zero,11874 <_free_r+0x1d4>
   11858:	81fffe17 	ldw	r7,-8(r16)
   1185c:	31cdc83a 	sub	r6,r6,r7
   11860:	30c00317 	ldw	r3,12(r6)
   11864:	31400217 	ldw	r5,8(r6)
   11868:	11c5883a 	add	r2,r2,r7
   1186c:	28c00315 	stw	r3,12(r5)
   11870:	19400215 	stw	r5,8(r3)
   11874:	10c00054 	ori	r3,r2,1
   11878:	30c00115 	stw	r3,4(r6)
   1187c:	00c000f4 	movhi	r3,3
   11880:	18edc804 	addi	r3,r3,-18656
   11884:	18c00017 	ldw	r3,0(r3)
   11888:	21800215 	stw	r6,8(r4)
   1188c:	10ffc036 	bltu	r2,r3,11790 <__alt_data_end+0xfffd2f90>
   11890:	008000f4 	movhi	r2,3
   11894:	10b18604 	addi	r2,r2,-14824
   11898:	11400017 	ldw	r5,0(r2)
   1189c:	8809883a 	mov	r4,r17
   118a0:	001157c0 	call	1157c <_malloc_trim_r>
   118a4:	003fba06 	br	11790 <__alt_data_end+0xfffd2f90>
   118a8:	28c9883a 	add	r4,r5,r3
   118ac:	21000117 	ldw	r4,4(r4)
   118b0:	2100004c 	andi	r4,r4,1
   118b4:	2000391e 	bne	r4,zero,1199c <_free_r+0x2fc>
   118b8:	29c00217 	ldw	r7,8(r5)
   118bc:	29000317 	ldw	r4,12(r5)
   118c0:	1885883a 	add	r2,r3,r2
   118c4:	10c00054 	ori	r3,r2,1
   118c8:	39000315 	stw	r4,12(r7)
   118cc:	21c00215 	stw	r7,8(r4)
   118d0:	30c00115 	stw	r3,4(r6)
   118d4:	308d883a 	add	r6,r6,r2
   118d8:	30800015 	stw	r2,0(r6)
   118dc:	003fac06 	br	11790 <__alt_data_end+0xfffd2f90>
   118e0:	00c00504 	movi	r3,20
   118e4:	19401536 	bltu	r3,r5,1193c <_free_r+0x29c>
   118e8:	28c01704 	addi	r3,r5,92
   118ec:	18c7883a 	add	r3,r3,r3
   118f0:	294016c4 	addi	r5,r5,91
   118f4:	003fb406 	br	117c8 <__alt_data_end+0xfffd2fc8>
   118f8:	280bd0ba 	srai	r5,r5,2
   118fc:	00c00044 	movi	r3,1
   11900:	38800117 	ldw	r2,4(r7)
   11904:	194a983a 	sll	r5,r3,r5
   11908:	2007883a 	mov	r3,r4
   1190c:	2884b03a 	or	r2,r5,r2
   11910:	38800115 	stw	r2,4(r7)
   11914:	003fbb06 	br	11804 <__alt_data_end+0xfffd3004>
   11918:	21800515 	stw	r6,20(r4)
   1191c:	21800415 	stw	r6,16(r4)
   11920:	10c00054 	ori	r3,r2,1
   11924:	31c00315 	stw	r7,12(r6)
   11928:	31c00215 	stw	r7,8(r6)
   1192c:	30c00115 	stw	r3,4(r6)
   11930:	308d883a 	add	r6,r6,r2
   11934:	30800015 	stw	r2,0(r6)
   11938:	003f9506 	br	11790 <__alt_data_end+0xfffd2f90>
   1193c:	00c01504 	movi	r3,84
   11940:	19400536 	bltu	r3,r5,11958 <_free_r+0x2b8>
   11944:	100ad33a 	srli	r5,r2,12
   11948:	28c01bc4 	addi	r3,r5,111
   1194c:	18c7883a 	add	r3,r3,r3
   11950:	29401b84 	addi	r5,r5,110
   11954:	003f9c06 	br	117c8 <__alt_data_end+0xfffd2fc8>
   11958:	00c05504 	movi	r3,340
   1195c:	19400536 	bltu	r3,r5,11974 <_free_r+0x2d4>
   11960:	100ad3fa 	srli	r5,r2,15
   11964:	28c01e04 	addi	r3,r5,120
   11968:	18c7883a 	add	r3,r3,r3
   1196c:	29401dc4 	addi	r5,r5,119
   11970:	003f9506 	br	117c8 <__alt_data_end+0xfffd2fc8>
   11974:	00c15504 	movi	r3,1364
   11978:	19400536 	bltu	r3,r5,11990 <_free_r+0x2f0>
   1197c:	100ad4ba 	srli	r5,r2,18
   11980:	28c01f44 	addi	r3,r5,125
   11984:	18c7883a 	add	r3,r3,r3
   11988:	29401f04 	addi	r5,r5,124
   1198c:	003f8e06 	br	117c8 <__alt_data_end+0xfffd2fc8>
   11990:	00c03f84 	movi	r3,254
   11994:	01401f84 	movi	r5,126
   11998:	003f8b06 	br	117c8 <__alt_data_end+0xfffd2fc8>
   1199c:	10c00054 	ori	r3,r2,1
   119a0:	30c00115 	stw	r3,4(r6)
   119a4:	308d883a 	add	r6,r6,r2
   119a8:	30800015 	stw	r2,0(r6)
   119ac:	003f7806 	br	11790 <__alt_data_end+0xfffd2f90>

000119b0 <_fseek_r>:
   119b0:	00119d01 	jmpi	119d0 <_fseeko_r>

000119b4 <fseek>:
   119b4:	008000f4 	movhi	r2,3
   119b8:	10adc604 	addi	r2,r2,-18664
   119bc:	300f883a 	mov	r7,r6
   119c0:	280d883a 	mov	r6,r5
   119c4:	200b883a 	mov	r5,r4
   119c8:	11000017 	ldw	r4,0(r2)
   119cc:	00119d01 	jmpi	119d0 <_fseeko_r>

000119d0 <_fseeko_r>:
   119d0:	deffe804 	addi	sp,sp,-96
   119d4:	dd401415 	stw	r21,80(sp)
   119d8:	dc801115 	stw	r18,68(sp)
   119dc:	dc401015 	stw	r17,64(sp)
   119e0:	dc000f15 	stw	r16,60(sp)
   119e4:	dfc01715 	stw	ra,92(sp)
   119e8:	ddc01615 	stw	r23,88(sp)
   119ec:	dd801515 	stw	r22,84(sp)
   119f0:	dd001315 	stw	r20,76(sp)
   119f4:	dcc01215 	stw	r19,72(sp)
   119f8:	2023883a 	mov	r17,r4
   119fc:	2821883a 	mov	r16,r5
   11a00:	302b883a 	mov	r21,r6
   11a04:	3825883a 	mov	r18,r7
   11a08:	20000226 	beq	r4,zero,11a14 <_fseeko_r+0x44>
   11a0c:	20800e17 	ldw	r2,56(r4)
   11a10:	10005a26 	beq	r2,zero,11b7c <_fseeko_r+0x1ac>
   11a14:	8080030b 	ldhu	r2,12(r16)
   11a18:	00c04204 	movi	r3,264
   11a1c:	1080420c 	andi	r2,r2,264
   11a20:	10c05b26 	beq	r2,r3,11b90 <_fseeko_r+0x1c0>
   11a24:	85000a17 	ldw	r20,40(r16)
   11a28:	a000f626 	beq	r20,zero,11e04 <_fseeko_r+0x434>
   11a2c:	00800044 	movi	r2,1
   11a30:	90803e26 	beq	r18,r2,11b2c <_fseeko_r+0x15c>
   11a34:	00800084 	movi	r2,2
   11a38:	90801026 	beq	r18,r2,11a7c <_fseeko_r+0xac>
   11a3c:	90000f26 	beq	r18,zero,11a7c <_fseeko_r+0xac>
   11a40:	00800584 	movi	r2,22
   11a44:	88800015 	stw	r2,0(r17)
   11a48:	04ffffc4 	movi	r19,-1
   11a4c:	9805883a 	mov	r2,r19
   11a50:	dfc01717 	ldw	ra,92(sp)
   11a54:	ddc01617 	ldw	r23,88(sp)
   11a58:	dd801517 	ldw	r22,84(sp)
   11a5c:	dd401417 	ldw	r21,80(sp)
   11a60:	dd001317 	ldw	r20,76(sp)
   11a64:	dcc01217 	ldw	r19,72(sp)
   11a68:	dc801117 	ldw	r18,68(sp)
   11a6c:	dc401017 	ldw	r17,64(sp)
   11a70:	dc000f17 	ldw	r16,60(sp)
   11a74:	dec01804 	addi	sp,sp,96
   11a78:	f800283a 	ret
   11a7c:	80800417 	ldw	r2,16(r16)
   11a80:	002f883a 	mov	r23,zero
   11a84:	0027883a 	mov	r19,zero
   11a88:	1000cb26 	beq	r2,zero,11db8 <_fseeko_r+0x3e8>
   11a8c:	8080030b 	ldhu	r2,12(r16)
   11a90:	10c2068c 	andi	r3,r2,2074
   11a94:	1800071e 	bne	r3,zero,11ab4 <_fseeko_r+0xe4>
   11a98:	10c1000c 	andi	r3,r2,1024
   11a9c:	1800451e 	bne	r3,zero,11bb4 <_fseeko_r+0x1e4>
   11aa0:	00c00074 	movhi	r3,1
   11aa4:	18cfa404 	addi	r3,r3,16016
   11aa8:	a0c0b726 	beq	r20,r3,11d88 <_fseeko_r+0x3b8>
   11aac:	10820014 	ori	r2,r2,2048
   11ab0:	8080030d 	sth	r2,12(r16)
   11ab4:	800b883a 	mov	r5,r16
   11ab8:	8809883a 	mov	r4,r17
   11abc:	0010f340 	call	10f34 <_fflush_r>
   11ac0:	1027883a 	mov	r19,r2
   11ac4:	103fe01e 	bne	r2,zero,11a48 <__alt_data_end+0xfffd3248>
   11ac8:	81400717 	ldw	r5,28(r16)
   11acc:	900f883a 	mov	r7,r18
   11ad0:	a80d883a 	mov	r6,r21
   11ad4:	8809883a 	mov	r4,r17
   11ad8:	a03ee83a 	callr	r20
   11adc:	00ffffc4 	movi	r3,-1
   11ae0:	10ffd926 	beq	r2,r3,11a48 <__alt_data_end+0xfffd3248>
   11ae4:	81400c17 	ldw	r5,48(r16)
   11ae8:	28000526 	beq	r5,zero,11b00 <_fseeko_r+0x130>
   11aec:	80801004 	addi	r2,r16,64
   11af0:	28800226 	beq	r5,r2,11afc <_fseeko_r+0x12c>
   11af4:	8809883a 	mov	r4,r17
   11af8:	00116a00 	call	116a0 <_free_r>
   11afc:	80000c15 	stw	zero,48(r16)
   11b00:	8080030b 	ldhu	r2,12(r16)
   11b04:	80c00417 	ldw	r3,16(r16)
   11b08:	80000115 	stw	zero,4(r16)
   11b0c:	10bdf7cc 	andi	r2,r2,63455
   11b10:	80c00015 	stw	r3,0(r16)
   11b14:	8080030d 	sth	r2,12(r16)
   11b18:	01800204 	movi	r6,8
   11b1c:	000b883a 	mov	r5,zero
   11b20:	81001704 	addi	r4,r16,92
   11b24:	00132540 	call	13254 <memset>
   11b28:	003fc806 	br	11a4c <__alt_data_end+0xfffd324c>
   11b2c:	800b883a 	mov	r5,r16
   11b30:	8809883a 	mov	r4,r17
   11b34:	0010f340 	call	10f34 <_fflush_r>
   11b38:	8080030b 	ldhu	r2,12(r16)
   11b3c:	10c4000c 	andi	r3,r2,4096
   11b40:	18008726 	beq	r3,zero,11d60 <_fseeko_r+0x390>
   11b44:	84c01417 	ldw	r19,80(r16)
   11b48:	10c0010c 	andi	r3,r2,4
   11b4c:	1800431e 	bne	r3,zero,11c5c <_fseeko_r+0x28c>
   11b50:	1080020c 	andi	r2,r2,8
   11b54:	10008026 	beq	r2,zero,11d58 <_fseeko_r+0x388>
   11b58:	80c00017 	ldw	r3,0(r16)
   11b5c:	80800417 	ldw	r2,16(r16)
   11b60:	18000226 	beq	r3,zero,11b6c <_fseeko_r+0x19c>
   11b64:	1887c83a 	sub	r3,r3,r2
   11b68:	98e7883a 	add	r19,r19,r3
   11b6c:	aceb883a 	add	r21,r21,r19
   11b70:	05c00044 	movi	r23,1
   11b74:	0025883a 	mov	r18,zero
   11b78:	003fc306 	br	11a88 <__alt_data_end+0xfffd3288>
   11b7c:	00113200 	call	11320 <__sinit>
   11b80:	8080030b 	ldhu	r2,12(r16)
   11b84:	00c04204 	movi	r3,264
   11b88:	1080420c 	andi	r2,r2,264
   11b8c:	10ffa51e 	bne	r2,r3,11a24 <__alt_data_end+0xfffd3224>
   11b90:	800b883a 	mov	r5,r16
   11b94:	8809883a 	mov	r4,r17
   11b98:	0010f340 	call	10f34 <_fflush_r>
   11b9c:	003fa106 	br	11a24 <__alt_data_end+0xfffd3224>
   11ba0:	8080030b 	ldhu	r2,12(r16)
   11ba4:	00c10004 	movi	r3,1024
   11ba8:	80c01315 	stw	r3,76(r16)
   11bac:	10c4b03a 	or	r2,r2,r3
   11bb0:	8080030d 	sth	r2,12(r16)
   11bb4:	9000311e 	bne	r18,zero,11c7c <_fseeko_r+0x2ac>
   11bb8:	a82d883a 	mov	r22,r21
   11bbc:	b800371e 	bne	r23,zero,11c9c <_fseeko_r+0x2cc>
   11bc0:	8080030b 	ldhu	r2,12(r16)
   11bc4:	1084000c 	andi	r2,r2,4096
   11bc8:	10007f26 	beq	r2,zero,11dc8 <_fseeko_r+0x3f8>
   11bcc:	80801417 	ldw	r2,80(r16)
   11bd0:	81800117 	ldw	r6,4(r16)
   11bd4:	81400c17 	ldw	r5,48(r16)
   11bd8:	11a7c83a 	sub	r19,r2,r6
   11bdc:	28008226 	beq	r5,zero,11de8 <_fseeko_r+0x418>
   11be0:	81c00f17 	ldw	r7,60(r16)
   11be4:	99e7c83a 	sub	r19,r19,r7
   11be8:	81000e17 	ldw	r4,56(r16)
   11bec:	80800417 	ldw	r2,16(r16)
   11bf0:	99a7883a 	add	r19,r19,r6
   11bf4:	2087c83a 	sub	r3,r4,r2
   11bf8:	98e7c83a 	sub	r19,r19,r3
   11bfc:	38c7883a 	add	r3,r7,r3
   11c00:	b4c02b16 	blt	r22,r19,11cb0 <_fseeko_r+0x2e0>
   11c04:	98c9883a 	add	r4,r19,r3
   11c08:	b100292e 	bgeu	r22,r4,11cb0 <_fseeko_r+0x2e0>
   11c0c:	b4e7c83a 	sub	r19,r22,r19
   11c10:	14c5883a 	add	r2,r2,r19
   11c14:	1ce7c83a 	sub	r19,r3,r19
   11c18:	80800015 	stw	r2,0(r16)
   11c1c:	84c00115 	stw	r19,4(r16)
   11c20:	28000526 	beq	r5,zero,11c38 <_fseeko_r+0x268>
   11c24:	80801004 	addi	r2,r16,64
   11c28:	28800226 	beq	r5,r2,11c34 <_fseeko_r+0x264>
   11c2c:	8809883a 	mov	r4,r17
   11c30:	00116a00 	call	116a0 <_free_r>
   11c34:	80000c15 	stw	zero,48(r16)
   11c38:	8080030b 	ldhu	r2,12(r16)
   11c3c:	01800204 	movi	r6,8
   11c40:	000b883a 	mov	r5,zero
   11c44:	10bff7cc 	andi	r2,r2,65503
   11c48:	8080030d 	sth	r2,12(r16)
   11c4c:	81001704 	addi	r4,r16,92
   11c50:	00132540 	call	13254 <memset>
   11c54:	0027883a 	mov	r19,zero
   11c58:	003f7c06 	br	11a4c <__alt_data_end+0xfffd324c>
   11c5c:	80c00117 	ldw	r3,4(r16)
   11c60:	80800c17 	ldw	r2,48(r16)
   11c64:	98e7c83a 	sub	r19,r19,r3
   11c68:	10003b26 	beq	r2,zero,11d58 <_fseeko_r+0x388>
   11c6c:	80c00f17 	ldw	r3,60(r16)
   11c70:	80800417 	ldw	r2,16(r16)
   11c74:	98e7c83a 	sub	r19,r19,r3
   11c78:	003fbc06 	br	11b6c <__alt_data_end+0xfffd336c>
   11c7c:	8140038f 	ldh	r5,14(r16)
   11c80:	d80d883a 	mov	r6,sp
   11c84:	8809883a 	mov	r4,r17
   11c88:	0011e300 	call	11e30 <_fstat_r>
   11c8c:	103f891e 	bne	r2,zero,11ab4 <__alt_data_end+0xfffd32b4>
   11c90:	dd800417 	ldw	r22,16(sp)
   11c94:	adad883a 	add	r22,r21,r22
   11c98:	b83fc926 	beq	r23,zero,11bc0 <__alt_data_end+0xfffd33c0>
   11c9c:	81400c17 	ldw	r5,48(r16)
   11ca0:	81800117 	ldw	r6,4(r16)
   11ca4:	28005026 	beq	r5,zero,11de8 <_fseeko_r+0x418>
   11ca8:	81c00f17 	ldw	r7,60(r16)
   11cac:	003fce06 	br	11be8 <__alt_data_end+0xfffd33e8>
   11cb0:	84c01317 	ldw	r19,76(r16)
   11cb4:	81400717 	ldw	r5,28(r16)
   11cb8:	000f883a 	mov	r7,zero
   11cbc:	04e7c83a 	sub	r19,zero,r19
   11cc0:	9da6703a 	and	r19,r19,r22
   11cc4:	980d883a 	mov	r6,r19
   11cc8:	8809883a 	mov	r4,r17
   11ccc:	a03ee83a 	callr	r20
   11cd0:	00ffffc4 	movi	r3,-1
   11cd4:	10ff7726 	beq	r2,r3,11ab4 <__alt_data_end+0xfffd32b4>
   11cd8:	80800417 	ldw	r2,16(r16)
   11cdc:	81400c17 	ldw	r5,48(r16)
   11ce0:	80000115 	stw	zero,4(r16)
   11ce4:	80800015 	stw	r2,0(r16)
   11ce8:	28000526 	beq	r5,zero,11d00 <_fseeko_r+0x330>
   11cec:	80801004 	addi	r2,r16,64
   11cf0:	28800226 	beq	r5,r2,11cfc <_fseeko_r+0x32c>
   11cf4:	8809883a 	mov	r4,r17
   11cf8:	00116a00 	call	116a0 <_free_r>
   11cfc:	80000c15 	stw	zero,48(r16)
   11d00:	8080030b 	ldhu	r2,12(r16)
   11d04:	b4e7c83a 	sub	r19,r22,r19
   11d08:	10bff7cc 	andi	r2,r2,65503
   11d0c:	8080030d 	sth	r2,12(r16)
   11d10:	98000b26 	beq	r19,zero,11d40 <_fseeko_r+0x370>
   11d14:	800b883a 	mov	r5,r16
   11d18:	8809883a 	mov	r4,r17
   11d1c:	0013a9c0 	call	13a9c <__srefill_r>
   11d20:	103f641e 	bne	r2,zero,11ab4 <__alt_data_end+0xfffd32b4>
   11d24:	80800117 	ldw	r2,4(r16)
   11d28:	14ff6236 	bltu	r2,r19,11ab4 <__alt_data_end+0xfffd32b4>
   11d2c:	80c00017 	ldw	r3,0(r16)
   11d30:	14c5c83a 	sub	r2,r2,r19
   11d34:	80800115 	stw	r2,4(r16)
   11d38:	1ce7883a 	add	r19,r3,r19
   11d3c:	84c00015 	stw	r19,0(r16)
   11d40:	01800204 	movi	r6,8
   11d44:	000b883a 	mov	r5,zero
   11d48:	81001704 	addi	r4,r16,92
   11d4c:	00132540 	call	13254 <memset>
   11d50:	0027883a 	mov	r19,zero
   11d54:	003f3d06 	br	11a4c <__alt_data_end+0xfffd324c>
   11d58:	80800417 	ldw	r2,16(r16)
   11d5c:	003f8306 	br	11b6c <__alt_data_end+0xfffd336c>
   11d60:	81400717 	ldw	r5,28(r16)
   11d64:	900f883a 	mov	r7,r18
   11d68:	000d883a 	mov	r6,zero
   11d6c:	8809883a 	mov	r4,r17
   11d70:	a03ee83a 	callr	r20
   11d74:	1027883a 	mov	r19,r2
   11d78:	00bfffc4 	movi	r2,-1
   11d7c:	98bf3226 	beq	r19,r2,11a48 <__alt_data_end+0xfffd3248>
   11d80:	8080030b 	ldhu	r2,12(r16)
   11d84:	003f7006 	br	11b48 <__alt_data_end+0xfffd3348>
   11d88:	8140038f 	ldh	r5,14(r16)
   11d8c:	283f4716 	blt	r5,zero,11aac <__alt_data_end+0xfffd32ac>
   11d90:	d80d883a 	mov	r6,sp
   11d94:	8809883a 	mov	r4,r17
   11d98:	0011e300 	call	11e30 <_fstat_r>
   11d9c:	1000041e 	bne	r2,zero,11db0 <_fseeko_r+0x3e0>
   11da0:	d8800117 	ldw	r2,4(sp)
   11da4:	00e00014 	movui	r3,32768
   11da8:	10bc000c 	andi	r2,r2,61440
   11dac:	10ff7c26 	beq	r2,r3,11ba0 <__alt_data_end+0xfffd33a0>
   11db0:	8080030b 	ldhu	r2,12(r16)
   11db4:	003f3d06 	br	11aac <__alt_data_end+0xfffd32ac>
   11db8:	800b883a 	mov	r5,r16
   11dbc:	8809883a 	mov	r4,r17
   11dc0:	00124dc0 	call	124dc <__smakebuf_r>
   11dc4:	003f3106 	br	11a8c <__alt_data_end+0xfffd328c>
   11dc8:	81400717 	ldw	r5,28(r16)
   11dcc:	01c00044 	movi	r7,1
   11dd0:	000d883a 	mov	r6,zero
   11dd4:	8809883a 	mov	r4,r17
   11dd8:	a03ee83a 	callr	r20
   11ddc:	00ffffc4 	movi	r3,-1
   11de0:	10ff7b1e 	bne	r2,r3,11bd0 <__alt_data_end+0xfffd33d0>
   11de4:	003f3306 	br	11ab4 <__alt_data_end+0xfffd32b4>
   11de8:	80c00017 	ldw	r3,0(r16)
   11dec:	80800417 	ldw	r2,16(r16)
   11df0:	000b883a 	mov	r5,zero
   11df4:	1887c83a 	sub	r3,r3,r2
   11df8:	98e7c83a 	sub	r19,r19,r3
   11dfc:	30c7883a 	add	r3,r6,r3
   11e00:	003f7f06 	br	11c00 <__alt_data_end+0xfffd3400>
   11e04:	00800744 	movi	r2,29
   11e08:	88800015 	stw	r2,0(r17)
   11e0c:	04ffffc4 	movi	r19,-1
   11e10:	003f0e06 	br	11a4c <__alt_data_end+0xfffd324c>

00011e14 <fseeko>:
   11e14:	008000f4 	movhi	r2,3
   11e18:	10adc604 	addi	r2,r2,-18664
   11e1c:	300f883a 	mov	r7,r6
   11e20:	280d883a 	mov	r6,r5
   11e24:	200b883a 	mov	r5,r4
   11e28:	11000017 	ldw	r4,0(r2)
   11e2c:	00119d01 	jmpi	119d0 <_fseeko_r>

00011e30 <_fstat_r>:
   11e30:	defffd04 	addi	sp,sp,-12
   11e34:	2805883a 	mov	r2,r5
   11e38:	dc000015 	stw	r16,0(sp)
   11e3c:	040000f4 	movhi	r16,3
   11e40:	dc400115 	stw	r17,4(sp)
   11e44:	84318304 	addi	r16,r16,-14836
   11e48:	2023883a 	mov	r17,r4
   11e4c:	300b883a 	mov	r5,r6
   11e50:	1009883a 	mov	r4,r2
   11e54:	dfc00215 	stw	ra,8(sp)
   11e58:	80000015 	stw	zero,0(r16)
   11e5c:	0028c340 	call	28c34 <fstat>
   11e60:	00ffffc4 	movi	r3,-1
   11e64:	10c00526 	beq	r2,r3,11e7c <_fstat_r+0x4c>
   11e68:	dfc00217 	ldw	ra,8(sp)
   11e6c:	dc400117 	ldw	r17,4(sp)
   11e70:	dc000017 	ldw	r16,0(sp)
   11e74:	dec00304 	addi	sp,sp,12
   11e78:	f800283a 	ret
   11e7c:	80c00017 	ldw	r3,0(r16)
   11e80:	183ff926 	beq	r3,zero,11e68 <__alt_data_end+0xfffd3668>
   11e84:	88c00015 	stw	r3,0(r17)
   11e88:	003ff706 	br	11e68 <__alt_data_end+0xfffd3668>

00011e8c <__sfvwrite_r>:
   11e8c:	30800217 	ldw	r2,8(r6)
   11e90:	10006726 	beq	r2,zero,12030 <__sfvwrite_r+0x1a4>
   11e94:	28c0030b 	ldhu	r3,12(r5)
   11e98:	defff404 	addi	sp,sp,-48
   11e9c:	dd400715 	stw	r21,28(sp)
   11ea0:	dd000615 	stw	r20,24(sp)
   11ea4:	dc000215 	stw	r16,8(sp)
   11ea8:	dfc00b15 	stw	ra,44(sp)
   11eac:	df000a15 	stw	fp,40(sp)
   11eb0:	ddc00915 	stw	r23,36(sp)
   11eb4:	dd800815 	stw	r22,32(sp)
   11eb8:	dcc00515 	stw	r19,20(sp)
   11ebc:	dc800415 	stw	r18,16(sp)
   11ec0:	dc400315 	stw	r17,12(sp)
   11ec4:	1880020c 	andi	r2,r3,8
   11ec8:	2821883a 	mov	r16,r5
   11ecc:	202b883a 	mov	r21,r4
   11ed0:	3029883a 	mov	r20,r6
   11ed4:	10002726 	beq	r2,zero,11f74 <__sfvwrite_r+0xe8>
   11ed8:	28800417 	ldw	r2,16(r5)
   11edc:	10002526 	beq	r2,zero,11f74 <__sfvwrite_r+0xe8>
   11ee0:	1880008c 	andi	r2,r3,2
   11ee4:	a4400017 	ldw	r17,0(r20)
   11ee8:	10002a26 	beq	r2,zero,11f94 <__sfvwrite_r+0x108>
   11eec:	05a00034 	movhi	r22,32768
   11ef0:	0027883a 	mov	r19,zero
   11ef4:	0025883a 	mov	r18,zero
   11ef8:	b5bf0004 	addi	r22,r22,-1024
   11efc:	980d883a 	mov	r6,r19
   11f00:	a809883a 	mov	r4,r21
   11f04:	90004626 	beq	r18,zero,12020 <__sfvwrite_r+0x194>
   11f08:	900f883a 	mov	r7,r18
   11f0c:	b480022e 	bgeu	r22,r18,11f18 <__sfvwrite_r+0x8c>
   11f10:	01e00034 	movhi	r7,32768
   11f14:	39ff0004 	addi	r7,r7,-1024
   11f18:	80800917 	ldw	r2,36(r16)
   11f1c:	81400717 	ldw	r5,28(r16)
   11f20:	103ee83a 	callr	r2
   11f24:	00805a0e 	bge	zero,r2,12090 <__sfvwrite_r+0x204>
   11f28:	a0c00217 	ldw	r3,8(r20)
   11f2c:	98a7883a 	add	r19,r19,r2
   11f30:	90a5c83a 	sub	r18,r18,r2
   11f34:	1885c83a 	sub	r2,r3,r2
   11f38:	a0800215 	stw	r2,8(r20)
   11f3c:	103fef1e 	bne	r2,zero,11efc <__alt_data_end+0xfffd36fc>
   11f40:	0005883a 	mov	r2,zero
   11f44:	dfc00b17 	ldw	ra,44(sp)
   11f48:	df000a17 	ldw	fp,40(sp)
   11f4c:	ddc00917 	ldw	r23,36(sp)
   11f50:	dd800817 	ldw	r22,32(sp)
   11f54:	dd400717 	ldw	r21,28(sp)
   11f58:	dd000617 	ldw	r20,24(sp)
   11f5c:	dcc00517 	ldw	r19,20(sp)
   11f60:	dc800417 	ldw	r18,16(sp)
   11f64:	dc400317 	ldw	r17,12(sp)
   11f68:	dc000217 	ldw	r16,8(sp)
   11f6c:	dec00c04 	addi	sp,sp,48
   11f70:	f800283a 	ret
   11f74:	800b883a 	mov	r5,r16
   11f78:	a809883a 	mov	r4,r21
   11f7c:	0017e080 	call	17e08 <__swsetup_r>
   11f80:	1000ee1e 	bne	r2,zero,1233c <__sfvwrite_r+0x4b0>
   11f84:	80c0030b 	ldhu	r3,12(r16)
   11f88:	a4400017 	ldw	r17,0(r20)
   11f8c:	1880008c 	andi	r2,r3,2
   11f90:	103fd61e 	bne	r2,zero,11eec <__alt_data_end+0xfffd36ec>
   11f94:	1880004c 	andi	r2,r3,1
   11f98:	1000421e 	bne	r2,zero,120a4 <__sfvwrite_r+0x218>
   11f9c:	0039883a 	mov	fp,zero
   11fa0:	0025883a 	mov	r18,zero
   11fa4:	90001a26 	beq	r18,zero,12010 <__sfvwrite_r+0x184>
   11fa8:	1880800c 	andi	r2,r3,512
   11fac:	84c00217 	ldw	r19,8(r16)
   11fb0:	10002126 	beq	r2,zero,12038 <__sfvwrite_r+0x1ac>
   11fb4:	982f883a 	mov	r23,r19
   11fb8:	94c09636 	bltu	r18,r19,12214 <__sfvwrite_r+0x388>
   11fbc:	1881200c 	andi	r2,r3,1152
   11fc0:	1000a11e 	bne	r2,zero,12248 <__sfvwrite_r+0x3bc>
   11fc4:	81000017 	ldw	r4,0(r16)
   11fc8:	b80d883a 	mov	r6,r23
   11fcc:	e00b883a 	mov	r5,fp
   11fd0:	00130f80 	call	130f8 <memmove>
   11fd4:	80c00217 	ldw	r3,8(r16)
   11fd8:	81000017 	ldw	r4,0(r16)
   11fdc:	9005883a 	mov	r2,r18
   11fe0:	1ce7c83a 	sub	r19,r3,r19
   11fe4:	25cf883a 	add	r7,r4,r23
   11fe8:	84c00215 	stw	r19,8(r16)
   11fec:	81c00015 	stw	r7,0(r16)
   11ff0:	a0c00217 	ldw	r3,8(r20)
   11ff4:	e0b9883a 	add	fp,fp,r2
   11ff8:	90a5c83a 	sub	r18,r18,r2
   11ffc:	18a7c83a 	sub	r19,r3,r2
   12000:	a4c00215 	stw	r19,8(r20)
   12004:	983fce26 	beq	r19,zero,11f40 <__alt_data_end+0xfffd3740>
   12008:	80c0030b 	ldhu	r3,12(r16)
   1200c:	903fe61e 	bne	r18,zero,11fa8 <__alt_data_end+0xfffd37a8>
   12010:	8f000017 	ldw	fp,0(r17)
   12014:	8c800117 	ldw	r18,4(r17)
   12018:	8c400204 	addi	r17,r17,8
   1201c:	003fe106 	br	11fa4 <__alt_data_end+0xfffd37a4>
   12020:	8cc00017 	ldw	r19,0(r17)
   12024:	8c800117 	ldw	r18,4(r17)
   12028:	8c400204 	addi	r17,r17,8
   1202c:	003fb306 	br	11efc <__alt_data_end+0xfffd36fc>
   12030:	0005883a 	mov	r2,zero
   12034:	f800283a 	ret
   12038:	81000017 	ldw	r4,0(r16)
   1203c:	80800417 	ldw	r2,16(r16)
   12040:	11005a36 	bltu	r2,r4,121ac <__sfvwrite_r+0x320>
   12044:	85c00517 	ldw	r23,20(r16)
   12048:	95c05836 	bltu	r18,r23,121ac <__sfvwrite_r+0x320>
   1204c:	00a00034 	movhi	r2,32768
   12050:	10bfffc4 	addi	r2,r2,-1
   12054:	9009883a 	mov	r4,r18
   12058:	1480012e 	bgeu	r2,r18,12060 <__sfvwrite_r+0x1d4>
   1205c:	1009883a 	mov	r4,r2
   12060:	b80b883a 	mov	r5,r23
   12064:	0025dd00 	call	25dd0 <__divsi3>
   12068:	b80b883a 	mov	r5,r23
   1206c:	1009883a 	mov	r4,r2
   12070:	0025f840 	call	25f84 <__mulsi3>
   12074:	81400717 	ldw	r5,28(r16)
   12078:	80c00917 	ldw	r3,36(r16)
   1207c:	100f883a 	mov	r7,r2
   12080:	e00d883a 	mov	r6,fp
   12084:	a809883a 	mov	r4,r21
   12088:	183ee83a 	callr	r3
   1208c:	00bfd816 	blt	zero,r2,11ff0 <__alt_data_end+0xfffd37f0>
   12090:	8080030b 	ldhu	r2,12(r16)
   12094:	10801014 	ori	r2,r2,64
   12098:	8080030d 	sth	r2,12(r16)
   1209c:	00bfffc4 	movi	r2,-1
   120a0:	003fa806 	br	11f44 <__alt_data_end+0xfffd3744>
   120a4:	0027883a 	mov	r19,zero
   120a8:	0011883a 	mov	r8,zero
   120ac:	0039883a 	mov	fp,zero
   120b0:	0025883a 	mov	r18,zero
   120b4:	90001f26 	beq	r18,zero,12134 <__sfvwrite_r+0x2a8>
   120b8:	40005a26 	beq	r8,zero,12224 <__sfvwrite_r+0x398>
   120bc:	982d883a 	mov	r22,r19
   120c0:	94c0012e 	bgeu	r18,r19,120c8 <__sfvwrite_r+0x23c>
   120c4:	902d883a 	mov	r22,r18
   120c8:	81000017 	ldw	r4,0(r16)
   120cc:	80800417 	ldw	r2,16(r16)
   120d0:	b02f883a 	mov	r23,r22
   120d4:	81c00517 	ldw	r7,20(r16)
   120d8:	1100032e 	bgeu	r2,r4,120e8 <__sfvwrite_r+0x25c>
   120dc:	80c00217 	ldw	r3,8(r16)
   120e0:	38c7883a 	add	r3,r7,r3
   120e4:	1d801816 	blt	r3,r22,12148 <__sfvwrite_r+0x2bc>
   120e8:	b1c03e16 	blt	r22,r7,121e4 <__sfvwrite_r+0x358>
   120ec:	80800917 	ldw	r2,36(r16)
   120f0:	81400717 	ldw	r5,28(r16)
   120f4:	e00d883a 	mov	r6,fp
   120f8:	da000115 	stw	r8,4(sp)
   120fc:	a809883a 	mov	r4,r21
   12100:	103ee83a 	callr	r2
   12104:	102f883a 	mov	r23,r2
   12108:	da000117 	ldw	r8,4(sp)
   1210c:	00bfe00e 	bge	zero,r2,12090 <__alt_data_end+0xfffd3890>
   12110:	9de7c83a 	sub	r19,r19,r23
   12114:	98001f26 	beq	r19,zero,12194 <__sfvwrite_r+0x308>
   12118:	a0800217 	ldw	r2,8(r20)
   1211c:	e5f9883a 	add	fp,fp,r23
   12120:	95e5c83a 	sub	r18,r18,r23
   12124:	15efc83a 	sub	r23,r2,r23
   12128:	a5c00215 	stw	r23,8(r20)
   1212c:	b83f8426 	beq	r23,zero,11f40 <__alt_data_end+0xfffd3740>
   12130:	903fe11e 	bne	r18,zero,120b8 <__alt_data_end+0xfffd38b8>
   12134:	8f000017 	ldw	fp,0(r17)
   12138:	8c800117 	ldw	r18,4(r17)
   1213c:	0011883a 	mov	r8,zero
   12140:	8c400204 	addi	r17,r17,8
   12144:	003fdb06 	br	120b4 <__alt_data_end+0xfffd38b4>
   12148:	180d883a 	mov	r6,r3
   1214c:	e00b883a 	mov	r5,fp
   12150:	da000115 	stw	r8,4(sp)
   12154:	d8c00015 	stw	r3,0(sp)
   12158:	00130f80 	call	130f8 <memmove>
   1215c:	d8c00017 	ldw	r3,0(sp)
   12160:	80800017 	ldw	r2,0(r16)
   12164:	800b883a 	mov	r5,r16
   12168:	a809883a 	mov	r4,r21
   1216c:	10c5883a 	add	r2,r2,r3
   12170:	80800015 	stw	r2,0(r16)
   12174:	d8c00015 	stw	r3,0(sp)
   12178:	0010f340 	call	10f34 <_fflush_r>
   1217c:	d8c00017 	ldw	r3,0(sp)
   12180:	da000117 	ldw	r8,4(sp)
   12184:	103fc21e 	bne	r2,zero,12090 <__alt_data_end+0xfffd3890>
   12188:	182f883a 	mov	r23,r3
   1218c:	9de7c83a 	sub	r19,r19,r23
   12190:	983fe11e 	bne	r19,zero,12118 <__alt_data_end+0xfffd3918>
   12194:	800b883a 	mov	r5,r16
   12198:	a809883a 	mov	r4,r21
   1219c:	0010f340 	call	10f34 <_fflush_r>
   121a0:	103fbb1e 	bne	r2,zero,12090 <__alt_data_end+0xfffd3890>
   121a4:	0011883a 	mov	r8,zero
   121a8:	003fdb06 	br	12118 <__alt_data_end+0xfffd3918>
   121ac:	94c0012e 	bgeu	r18,r19,121b4 <__sfvwrite_r+0x328>
   121b0:	9027883a 	mov	r19,r18
   121b4:	980d883a 	mov	r6,r19
   121b8:	e00b883a 	mov	r5,fp
   121bc:	00130f80 	call	130f8 <memmove>
   121c0:	80800217 	ldw	r2,8(r16)
   121c4:	80c00017 	ldw	r3,0(r16)
   121c8:	14c5c83a 	sub	r2,r2,r19
   121cc:	1cc7883a 	add	r3,r3,r19
   121d0:	80800215 	stw	r2,8(r16)
   121d4:	80c00015 	stw	r3,0(r16)
   121d8:	10004326 	beq	r2,zero,122e8 <__sfvwrite_r+0x45c>
   121dc:	9805883a 	mov	r2,r19
   121e0:	003f8306 	br	11ff0 <__alt_data_end+0xfffd37f0>
   121e4:	b00d883a 	mov	r6,r22
   121e8:	e00b883a 	mov	r5,fp
   121ec:	da000115 	stw	r8,4(sp)
   121f0:	00130f80 	call	130f8 <memmove>
   121f4:	80800217 	ldw	r2,8(r16)
   121f8:	80c00017 	ldw	r3,0(r16)
   121fc:	da000117 	ldw	r8,4(sp)
   12200:	1585c83a 	sub	r2,r2,r22
   12204:	1dad883a 	add	r22,r3,r22
   12208:	80800215 	stw	r2,8(r16)
   1220c:	85800015 	stw	r22,0(r16)
   12210:	003fbf06 	br	12110 <__alt_data_end+0xfffd3910>
   12214:	81000017 	ldw	r4,0(r16)
   12218:	9027883a 	mov	r19,r18
   1221c:	902f883a 	mov	r23,r18
   12220:	003f6906 	br	11fc8 <__alt_data_end+0xfffd37c8>
   12224:	900d883a 	mov	r6,r18
   12228:	01400284 	movi	r5,10
   1222c:	e009883a 	mov	r4,fp
   12230:	0012ecc0 	call	12ecc <memchr>
   12234:	10003e26 	beq	r2,zero,12330 <__sfvwrite_r+0x4a4>
   12238:	10800044 	addi	r2,r2,1
   1223c:	1727c83a 	sub	r19,r2,fp
   12240:	02000044 	movi	r8,1
   12244:	003f9d06 	br	120bc <__alt_data_end+0xfffd38bc>
   12248:	80800517 	ldw	r2,20(r16)
   1224c:	81400417 	ldw	r5,16(r16)
   12250:	81c00017 	ldw	r7,0(r16)
   12254:	10a7883a 	add	r19,r2,r2
   12258:	9885883a 	add	r2,r19,r2
   1225c:	1026d7fa 	srli	r19,r2,31
   12260:	396dc83a 	sub	r22,r7,r5
   12264:	b1000044 	addi	r4,r22,1
   12268:	9885883a 	add	r2,r19,r2
   1226c:	1027d07a 	srai	r19,r2,1
   12270:	2485883a 	add	r2,r4,r18
   12274:	980d883a 	mov	r6,r19
   12278:	9880022e 	bgeu	r19,r2,12284 <__sfvwrite_r+0x3f8>
   1227c:	1027883a 	mov	r19,r2
   12280:	100d883a 	mov	r6,r2
   12284:	18c1000c 	andi	r3,r3,1024
   12288:	18001c26 	beq	r3,zero,122fc <__sfvwrite_r+0x470>
   1228c:	300b883a 	mov	r5,r6
   12290:	a809883a 	mov	r4,r21
   12294:	00126c00 	call	126c0 <_malloc_r>
   12298:	102f883a 	mov	r23,r2
   1229c:	10002926 	beq	r2,zero,12344 <__sfvwrite_r+0x4b8>
   122a0:	81400417 	ldw	r5,16(r16)
   122a4:	b00d883a 	mov	r6,r22
   122a8:	1009883a 	mov	r4,r2
   122ac:	0012fb00 	call	12fb0 <memcpy>
   122b0:	8080030b 	ldhu	r2,12(r16)
   122b4:	00fedfc4 	movi	r3,-1153
   122b8:	10c4703a 	and	r2,r2,r3
   122bc:	10802014 	ori	r2,r2,128
   122c0:	8080030d 	sth	r2,12(r16)
   122c4:	bd89883a 	add	r4,r23,r22
   122c8:	9d8fc83a 	sub	r7,r19,r22
   122cc:	85c00415 	stw	r23,16(r16)
   122d0:	84c00515 	stw	r19,20(r16)
   122d4:	81000015 	stw	r4,0(r16)
   122d8:	9027883a 	mov	r19,r18
   122dc:	81c00215 	stw	r7,8(r16)
   122e0:	902f883a 	mov	r23,r18
   122e4:	003f3806 	br	11fc8 <__alt_data_end+0xfffd37c8>
   122e8:	800b883a 	mov	r5,r16
   122ec:	a809883a 	mov	r4,r21
   122f0:	0010f340 	call	10f34 <_fflush_r>
   122f4:	103fb926 	beq	r2,zero,121dc <__alt_data_end+0xfffd39dc>
   122f8:	003f6506 	br	12090 <__alt_data_end+0xfffd3890>
   122fc:	a809883a 	mov	r4,r21
   12300:	001351c0 	call	1351c <_realloc_r>
   12304:	102f883a 	mov	r23,r2
   12308:	103fee1e 	bne	r2,zero,122c4 <__alt_data_end+0xfffd3ac4>
   1230c:	81400417 	ldw	r5,16(r16)
   12310:	a809883a 	mov	r4,r21
   12314:	00116a00 	call	116a0 <_free_r>
   12318:	8080030b 	ldhu	r2,12(r16)
   1231c:	00ffdfc4 	movi	r3,-129
   12320:	1884703a 	and	r2,r3,r2
   12324:	00c00304 	movi	r3,12
   12328:	a8c00015 	stw	r3,0(r21)
   1232c:	003f5906 	br	12094 <__alt_data_end+0xfffd3894>
   12330:	94c00044 	addi	r19,r18,1
   12334:	02000044 	movi	r8,1
   12338:	003f6006 	br	120bc <__alt_data_end+0xfffd38bc>
   1233c:	00bfffc4 	movi	r2,-1
   12340:	003f0006 	br	11f44 <__alt_data_end+0xfffd3744>
   12344:	00800304 	movi	r2,12
   12348:	a8800015 	stw	r2,0(r21)
   1234c:	8080030b 	ldhu	r2,12(r16)
   12350:	003f5006 	br	12094 <__alt_data_end+0xfffd3894>

00012354 <_fwalk>:
   12354:	defff704 	addi	sp,sp,-36
   12358:	dd000415 	stw	r20,16(sp)
   1235c:	dfc00815 	stw	ra,32(sp)
   12360:	ddc00715 	stw	r23,28(sp)
   12364:	dd800615 	stw	r22,24(sp)
   12368:	dd400515 	stw	r21,20(sp)
   1236c:	dcc00315 	stw	r19,12(sp)
   12370:	dc800215 	stw	r18,8(sp)
   12374:	dc400115 	stw	r17,4(sp)
   12378:	dc000015 	stw	r16,0(sp)
   1237c:	2500b804 	addi	r20,r4,736
   12380:	a0002326 	beq	r20,zero,12410 <_fwalk+0xbc>
   12384:	282b883a 	mov	r21,r5
   12388:	002f883a 	mov	r23,zero
   1238c:	05800044 	movi	r22,1
   12390:	04ffffc4 	movi	r19,-1
   12394:	a4400117 	ldw	r17,4(r20)
   12398:	a4800217 	ldw	r18,8(r20)
   1239c:	8c7fffc4 	addi	r17,r17,-1
   123a0:	88000d16 	blt	r17,zero,123d8 <_fwalk+0x84>
   123a4:	94000304 	addi	r16,r18,12
   123a8:	94800384 	addi	r18,r18,14
   123ac:	8080000b 	ldhu	r2,0(r16)
   123b0:	8c7fffc4 	addi	r17,r17,-1
   123b4:	813ffd04 	addi	r4,r16,-12
   123b8:	b080042e 	bgeu	r22,r2,123cc <_fwalk+0x78>
   123bc:	9080000f 	ldh	r2,0(r18)
   123c0:	14c00226 	beq	r2,r19,123cc <_fwalk+0x78>
   123c4:	a83ee83a 	callr	r21
   123c8:	b8aeb03a 	or	r23,r23,r2
   123cc:	84001a04 	addi	r16,r16,104
   123d0:	94801a04 	addi	r18,r18,104
   123d4:	8cfff51e 	bne	r17,r19,123ac <__alt_data_end+0xfffd3bac>
   123d8:	a5000017 	ldw	r20,0(r20)
   123dc:	a03fed1e 	bne	r20,zero,12394 <__alt_data_end+0xfffd3b94>
   123e0:	b805883a 	mov	r2,r23
   123e4:	dfc00817 	ldw	ra,32(sp)
   123e8:	ddc00717 	ldw	r23,28(sp)
   123ec:	dd800617 	ldw	r22,24(sp)
   123f0:	dd400517 	ldw	r21,20(sp)
   123f4:	dd000417 	ldw	r20,16(sp)
   123f8:	dcc00317 	ldw	r19,12(sp)
   123fc:	dc800217 	ldw	r18,8(sp)
   12400:	dc400117 	ldw	r17,4(sp)
   12404:	dc000017 	ldw	r16,0(sp)
   12408:	dec00904 	addi	sp,sp,36
   1240c:	f800283a 	ret
   12410:	002f883a 	mov	r23,zero
   12414:	003ff206 	br	123e0 <__alt_data_end+0xfffd3be0>

00012418 <_fwalk_reent>:
   12418:	defff704 	addi	sp,sp,-36
   1241c:	dd000415 	stw	r20,16(sp)
   12420:	dfc00815 	stw	ra,32(sp)
   12424:	ddc00715 	stw	r23,28(sp)
   12428:	dd800615 	stw	r22,24(sp)
   1242c:	dd400515 	stw	r21,20(sp)
   12430:	dcc00315 	stw	r19,12(sp)
   12434:	dc800215 	stw	r18,8(sp)
   12438:	dc400115 	stw	r17,4(sp)
   1243c:	dc000015 	stw	r16,0(sp)
   12440:	2500b804 	addi	r20,r4,736
   12444:	a0002326 	beq	r20,zero,124d4 <_fwalk_reent+0xbc>
   12448:	282b883a 	mov	r21,r5
   1244c:	2027883a 	mov	r19,r4
   12450:	002f883a 	mov	r23,zero
   12454:	05800044 	movi	r22,1
   12458:	04bfffc4 	movi	r18,-1
   1245c:	a4400117 	ldw	r17,4(r20)
   12460:	a4000217 	ldw	r16,8(r20)
   12464:	8c7fffc4 	addi	r17,r17,-1
   12468:	88000c16 	blt	r17,zero,1249c <_fwalk_reent+0x84>
   1246c:	84000304 	addi	r16,r16,12
   12470:	8080000b 	ldhu	r2,0(r16)
   12474:	8c7fffc4 	addi	r17,r17,-1
   12478:	817ffd04 	addi	r5,r16,-12
   1247c:	b080052e 	bgeu	r22,r2,12494 <_fwalk_reent+0x7c>
   12480:	8080008f 	ldh	r2,2(r16)
   12484:	9809883a 	mov	r4,r19
   12488:	14800226 	beq	r2,r18,12494 <_fwalk_reent+0x7c>
   1248c:	a83ee83a 	callr	r21
   12490:	b8aeb03a 	or	r23,r23,r2
   12494:	84001a04 	addi	r16,r16,104
   12498:	8cbff51e 	bne	r17,r18,12470 <__alt_data_end+0xfffd3c70>
   1249c:	a5000017 	ldw	r20,0(r20)
   124a0:	a03fee1e 	bne	r20,zero,1245c <__alt_data_end+0xfffd3c5c>
   124a4:	b805883a 	mov	r2,r23
   124a8:	dfc00817 	ldw	ra,32(sp)
   124ac:	ddc00717 	ldw	r23,28(sp)
   124b0:	dd800617 	ldw	r22,24(sp)
   124b4:	dd400517 	ldw	r21,20(sp)
   124b8:	dd000417 	ldw	r20,16(sp)
   124bc:	dcc00317 	ldw	r19,12(sp)
   124c0:	dc800217 	ldw	r18,8(sp)
   124c4:	dc400117 	ldw	r17,4(sp)
   124c8:	dc000017 	ldw	r16,0(sp)
   124cc:	dec00904 	addi	sp,sp,36
   124d0:	f800283a 	ret
   124d4:	002f883a 	mov	r23,zero
   124d8:	003ff206 	br	124a4 <__alt_data_end+0xfffd3ca4>

000124dc <__smakebuf_r>:
   124dc:	2880030b 	ldhu	r2,12(r5)
   124e0:	10c0008c 	andi	r3,r2,2
   124e4:	1800411e 	bne	r3,zero,125ec <__smakebuf_r+0x110>
   124e8:	deffec04 	addi	sp,sp,-80
   124ec:	dc000f15 	stw	r16,60(sp)
   124f0:	2821883a 	mov	r16,r5
   124f4:	2940038f 	ldh	r5,14(r5)
   124f8:	dc401015 	stw	r17,64(sp)
   124fc:	dfc01315 	stw	ra,76(sp)
   12500:	dcc01215 	stw	r19,72(sp)
   12504:	dc801115 	stw	r18,68(sp)
   12508:	2023883a 	mov	r17,r4
   1250c:	28001c16 	blt	r5,zero,12580 <__smakebuf_r+0xa4>
   12510:	d80d883a 	mov	r6,sp
   12514:	0011e300 	call	11e30 <_fstat_r>
   12518:	10001816 	blt	r2,zero,1257c <__smakebuf_r+0xa0>
   1251c:	d8800117 	ldw	r2,4(sp)
   12520:	00e00014 	movui	r3,32768
   12524:	10bc000c 	andi	r2,r2,61440
   12528:	14c80020 	cmpeqi	r19,r2,8192
   1252c:	10c03726 	beq	r2,r3,1260c <__smakebuf_r+0x130>
   12530:	80c0030b 	ldhu	r3,12(r16)
   12534:	18c20014 	ori	r3,r3,2048
   12538:	80c0030d 	sth	r3,12(r16)
   1253c:	00c80004 	movi	r3,8192
   12540:	10c0521e 	bne	r2,r3,1268c <__smakebuf_r+0x1b0>
   12544:	8140038f 	ldh	r5,14(r16)
   12548:	8809883a 	mov	r4,r17
   1254c:	001990c0 	call	1990c <_isatty_r>
   12550:	10004c26 	beq	r2,zero,12684 <__smakebuf_r+0x1a8>
   12554:	8080030b 	ldhu	r2,12(r16)
   12558:	80c010c4 	addi	r3,r16,67
   1255c:	80c00015 	stw	r3,0(r16)
   12560:	10800054 	ori	r2,r2,1
   12564:	8080030d 	sth	r2,12(r16)
   12568:	00800044 	movi	r2,1
   1256c:	80c00415 	stw	r3,16(r16)
   12570:	80800515 	stw	r2,20(r16)
   12574:	04810004 	movi	r18,1024
   12578:	00000706 	br	12598 <__smakebuf_r+0xbc>
   1257c:	8080030b 	ldhu	r2,12(r16)
   12580:	10c0200c 	andi	r3,r2,128
   12584:	18001f1e 	bne	r3,zero,12604 <__smakebuf_r+0x128>
   12588:	04810004 	movi	r18,1024
   1258c:	10820014 	ori	r2,r2,2048
   12590:	8080030d 	sth	r2,12(r16)
   12594:	0027883a 	mov	r19,zero
   12598:	900b883a 	mov	r5,r18
   1259c:	8809883a 	mov	r4,r17
   125a0:	00126c00 	call	126c0 <_malloc_r>
   125a4:	10002c26 	beq	r2,zero,12658 <__smakebuf_r+0x17c>
   125a8:	80c0030b 	ldhu	r3,12(r16)
   125ac:	01000074 	movhi	r4,1
   125b0:	2103f204 	addi	r4,r4,4040
   125b4:	89000f15 	stw	r4,60(r17)
   125b8:	18c02014 	ori	r3,r3,128
   125bc:	80c0030d 	sth	r3,12(r16)
   125c0:	80800015 	stw	r2,0(r16)
   125c4:	80800415 	stw	r2,16(r16)
   125c8:	84800515 	stw	r18,20(r16)
   125cc:	98001a1e 	bne	r19,zero,12638 <__smakebuf_r+0x15c>
   125d0:	dfc01317 	ldw	ra,76(sp)
   125d4:	dcc01217 	ldw	r19,72(sp)
   125d8:	dc801117 	ldw	r18,68(sp)
   125dc:	dc401017 	ldw	r17,64(sp)
   125e0:	dc000f17 	ldw	r16,60(sp)
   125e4:	dec01404 	addi	sp,sp,80
   125e8:	f800283a 	ret
   125ec:	288010c4 	addi	r2,r5,67
   125f0:	28800015 	stw	r2,0(r5)
   125f4:	28800415 	stw	r2,16(r5)
   125f8:	00800044 	movi	r2,1
   125fc:	28800515 	stw	r2,20(r5)
   12600:	f800283a 	ret
   12604:	04801004 	movi	r18,64
   12608:	003fe006 	br	1258c <__alt_data_end+0xfffd3d8c>
   1260c:	81000a17 	ldw	r4,40(r16)
   12610:	00c00074 	movhi	r3,1
   12614:	18cfa404 	addi	r3,r3,16016
   12618:	20ffc51e 	bne	r4,r3,12530 <__alt_data_end+0xfffd3d30>
   1261c:	8080030b 	ldhu	r2,12(r16)
   12620:	04810004 	movi	r18,1024
   12624:	84801315 	stw	r18,76(r16)
   12628:	1484b03a 	or	r2,r2,r18
   1262c:	8080030d 	sth	r2,12(r16)
   12630:	0027883a 	mov	r19,zero
   12634:	003fd806 	br	12598 <__alt_data_end+0xfffd3d98>
   12638:	8140038f 	ldh	r5,14(r16)
   1263c:	8809883a 	mov	r4,r17
   12640:	001990c0 	call	1990c <_isatty_r>
   12644:	103fe226 	beq	r2,zero,125d0 <__alt_data_end+0xfffd3dd0>
   12648:	8080030b 	ldhu	r2,12(r16)
   1264c:	10800054 	ori	r2,r2,1
   12650:	8080030d 	sth	r2,12(r16)
   12654:	003fde06 	br	125d0 <__alt_data_end+0xfffd3dd0>
   12658:	8080030b 	ldhu	r2,12(r16)
   1265c:	10c0800c 	andi	r3,r2,512
   12660:	183fdb1e 	bne	r3,zero,125d0 <__alt_data_end+0xfffd3dd0>
   12664:	10800094 	ori	r2,r2,2
   12668:	80c010c4 	addi	r3,r16,67
   1266c:	8080030d 	sth	r2,12(r16)
   12670:	00800044 	movi	r2,1
   12674:	80c00015 	stw	r3,0(r16)
   12678:	80c00415 	stw	r3,16(r16)
   1267c:	80800515 	stw	r2,20(r16)
   12680:	003fd306 	br	125d0 <__alt_data_end+0xfffd3dd0>
   12684:	04810004 	movi	r18,1024
   12688:	003fc306 	br	12598 <__alt_data_end+0xfffd3d98>
   1268c:	0027883a 	mov	r19,zero
   12690:	04810004 	movi	r18,1024
   12694:	003fc006 	br	12598 <__alt_data_end+0xfffd3d98>

00012698 <malloc>:
   12698:	008000f4 	movhi	r2,3
   1269c:	10adc604 	addi	r2,r2,-18664
   126a0:	200b883a 	mov	r5,r4
   126a4:	11000017 	ldw	r4,0(r2)
   126a8:	00126c01 	jmpi	126c0 <_malloc_r>

000126ac <free>:
   126ac:	008000f4 	movhi	r2,3
   126b0:	10adc604 	addi	r2,r2,-18664
   126b4:	200b883a 	mov	r5,r4
   126b8:	11000017 	ldw	r4,0(r2)
   126bc:	00116a01 	jmpi	116a0 <_free_r>

000126c0 <_malloc_r>:
   126c0:	defff504 	addi	sp,sp,-44
   126c4:	dc800315 	stw	r18,12(sp)
   126c8:	dfc00a15 	stw	ra,40(sp)
   126cc:	df000915 	stw	fp,36(sp)
   126d0:	ddc00815 	stw	r23,32(sp)
   126d4:	dd800715 	stw	r22,28(sp)
   126d8:	dd400615 	stw	r21,24(sp)
   126dc:	dd000515 	stw	r20,20(sp)
   126e0:	dcc00415 	stw	r19,16(sp)
   126e4:	dc400215 	stw	r17,8(sp)
   126e8:	dc000115 	stw	r16,4(sp)
   126ec:	288002c4 	addi	r2,r5,11
   126f0:	00c00584 	movi	r3,22
   126f4:	2025883a 	mov	r18,r4
   126f8:	18807f2e 	bgeu	r3,r2,128f8 <_malloc_r+0x238>
   126fc:	047ffe04 	movi	r17,-8
   12700:	1462703a 	and	r17,r2,r17
   12704:	8800a316 	blt	r17,zero,12994 <_malloc_r+0x2d4>
   12708:	8940a236 	bltu	r17,r5,12994 <_malloc_r+0x2d4>
   1270c:	0028fd40 	call	28fd4 <__malloc_lock>
   12710:	00807dc4 	movi	r2,503
   12714:	1441e92e 	bgeu	r2,r17,12ebc <_malloc_r+0x7fc>
   12718:	8804d27a 	srli	r2,r17,9
   1271c:	1000a126 	beq	r2,zero,129a4 <_malloc_r+0x2e4>
   12720:	00c00104 	movi	r3,4
   12724:	18811e36 	bltu	r3,r2,12ba0 <_malloc_r+0x4e0>
   12728:	8804d1ba 	srli	r2,r17,6
   1272c:	12000e44 	addi	r8,r2,57
   12730:	11c00e04 	addi	r7,r2,56
   12734:	4209883a 	add	r4,r8,r8
   12738:	04c000f4 	movhi	r19,3
   1273c:	2109883a 	add	r4,r4,r4
   12740:	9ceca204 	addi	r19,r19,-19832
   12744:	2109883a 	add	r4,r4,r4
   12748:	9909883a 	add	r4,r19,r4
   1274c:	24000117 	ldw	r16,4(r4)
   12750:	213ffe04 	addi	r4,r4,-8
   12754:	24009726 	beq	r4,r16,129b4 <_malloc_r+0x2f4>
   12758:	80800117 	ldw	r2,4(r16)
   1275c:	01bfff04 	movi	r6,-4
   12760:	014003c4 	movi	r5,15
   12764:	1184703a 	and	r2,r2,r6
   12768:	1447c83a 	sub	r3,r2,r17
   1276c:	28c00716 	blt	r5,r3,1278c <_malloc_r+0xcc>
   12770:	1800920e 	bge	r3,zero,129bc <_malloc_r+0x2fc>
   12774:	84000317 	ldw	r16,12(r16)
   12778:	24008e26 	beq	r4,r16,129b4 <_malloc_r+0x2f4>
   1277c:	80800117 	ldw	r2,4(r16)
   12780:	1184703a 	and	r2,r2,r6
   12784:	1447c83a 	sub	r3,r2,r17
   12788:	28fff90e 	bge	r5,r3,12770 <__alt_data_end+0xfffd3f70>
   1278c:	3809883a 	mov	r4,r7
   12790:	018000f4 	movhi	r6,3
   12794:	9c000417 	ldw	r16,16(r19)
   12798:	31aca204 	addi	r6,r6,-19832
   1279c:	32000204 	addi	r8,r6,8
   127a0:	82013426 	beq	r16,r8,12c74 <_malloc_r+0x5b4>
   127a4:	80c00117 	ldw	r3,4(r16)
   127a8:	00bfff04 	movi	r2,-4
   127ac:	188e703a 	and	r7,r3,r2
   127b0:	3c45c83a 	sub	r2,r7,r17
   127b4:	00c003c4 	movi	r3,15
   127b8:	18811f16 	blt	r3,r2,12c38 <_malloc_r+0x578>
   127bc:	32000515 	stw	r8,20(r6)
   127c0:	32000415 	stw	r8,16(r6)
   127c4:	10007f0e 	bge	r2,zero,129c4 <_malloc_r+0x304>
   127c8:	00807fc4 	movi	r2,511
   127cc:	11c0fd36 	bltu	r2,r7,12bc4 <_malloc_r+0x504>
   127d0:	3806d0fa 	srli	r3,r7,3
   127d4:	01c00044 	movi	r7,1
   127d8:	30800117 	ldw	r2,4(r6)
   127dc:	19400044 	addi	r5,r3,1
   127e0:	294b883a 	add	r5,r5,r5
   127e4:	1807d0ba 	srai	r3,r3,2
   127e8:	294b883a 	add	r5,r5,r5
   127ec:	294b883a 	add	r5,r5,r5
   127f0:	298b883a 	add	r5,r5,r6
   127f4:	38c6983a 	sll	r3,r7,r3
   127f8:	29c00017 	ldw	r7,0(r5)
   127fc:	2a7ffe04 	addi	r9,r5,-8
   12800:	1886b03a 	or	r3,r3,r2
   12804:	82400315 	stw	r9,12(r16)
   12808:	81c00215 	stw	r7,8(r16)
   1280c:	30c00115 	stw	r3,4(r6)
   12810:	2c000015 	stw	r16,0(r5)
   12814:	3c000315 	stw	r16,12(r7)
   12818:	2005d0ba 	srai	r2,r4,2
   1281c:	01400044 	movi	r5,1
   12820:	288a983a 	sll	r5,r5,r2
   12824:	19406f36 	bltu	r3,r5,129e4 <_malloc_r+0x324>
   12828:	28c4703a 	and	r2,r5,r3
   1282c:	10000a1e 	bne	r2,zero,12858 <_malloc_r+0x198>
   12830:	00bfff04 	movi	r2,-4
   12834:	294b883a 	add	r5,r5,r5
   12838:	2088703a 	and	r4,r4,r2
   1283c:	28c4703a 	and	r2,r5,r3
   12840:	21000104 	addi	r4,r4,4
   12844:	1000041e 	bne	r2,zero,12858 <_malloc_r+0x198>
   12848:	294b883a 	add	r5,r5,r5
   1284c:	28c4703a 	and	r2,r5,r3
   12850:	21000104 	addi	r4,r4,4
   12854:	103ffc26 	beq	r2,zero,12848 <__alt_data_end+0xfffd4048>
   12858:	02bfff04 	movi	r10,-4
   1285c:	024003c4 	movi	r9,15
   12860:	21800044 	addi	r6,r4,1
   12864:	318d883a 	add	r6,r6,r6
   12868:	318d883a 	add	r6,r6,r6
   1286c:	318d883a 	add	r6,r6,r6
   12870:	998d883a 	add	r6,r19,r6
   12874:	333ffe04 	addi	r12,r6,-8
   12878:	2017883a 	mov	r11,r4
   1287c:	31800104 	addi	r6,r6,4
   12880:	34000017 	ldw	r16,0(r6)
   12884:	31fffd04 	addi	r7,r6,-12
   12888:	81c0041e 	bne	r16,r7,1289c <_malloc_r+0x1dc>
   1288c:	0000fb06 	br	12c7c <_malloc_r+0x5bc>
   12890:	1801030e 	bge	r3,zero,12ca0 <_malloc_r+0x5e0>
   12894:	84000317 	ldw	r16,12(r16)
   12898:	81c0f826 	beq	r16,r7,12c7c <_malloc_r+0x5bc>
   1289c:	80800117 	ldw	r2,4(r16)
   128a0:	1284703a 	and	r2,r2,r10
   128a4:	1447c83a 	sub	r3,r2,r17
   128a8:	48fff90e 	bge	r9,r3,12890 <__alt_data_end+0xfffd4090>
   128ac:	80800317 	ldw	r2,12(r16)
   128b0:	81000217 	ldw	r4,8(r16)
   128b4:	89400054 	ori	r5,r17,1
   128b8:	81400115 	stw	r5,4(r16)
   128bc:	20800315 	stw	r2,12(r4)
   128c0:	11000215 	stw	r4,8(r2)
   128c4:	8463883a 	add	r17,r16,r17
   128c8:	9c400515 	stw	r17,20(r19)
   128cc:	9c400415 	stw	r17,16(r19)
   128d0:	18800054 	ori	r2,r3,1
   128d4:	88800115 	stw	r2,4(r17)
   128d8:	8a000315 	stw	r8,12(r17)
   128dc:	8a000215 	stw	r8,8(r17)
   128e0:	88e3883a 	add	r17,r17,r3
   128e4:	88c00015 	stw	r3,0(r17)
   128e8:	9009883a 	mov	r4,r18
   128ec:	0028fd80 	call	28fd8 <__malloc_unlock>
   128f0:	80800204 	addi	r2,r16,8
   128f4:	00001b06 	br	12964 <_malloc_r+0x2a4>
   128f8:	04400404 	movi	r17,16
   128fc:	89402536 	bltu	r17,r5,12994 <_malloc_r+0x2d4>
   12900:	0028fd40 	call	28fd4 <__malloc_lock>
   12904:	00800184 	movi	r2,6
   12908:	01000084 	movi	r4,2
   1290c:	04c000f4 	movhi	r19,3
   12910:	1085883a 	add	r2,r2,r2
   12914:	9ceca204 	addi	r19,r19,-19832
   12918:	1085883a 	add	r2,r2,r2
   1291c:	9885883a 	add	r2,r19,r2
   12920:	14000117 	ldw	r16,4(r2)
   12924:	10fffe04 	addi	r3,r2,-8
   12928:	80c0d926 	beq	r16,r3,12c90 <_malloc_r+0x5d0>
   1292c:	80c00117 	ldw	r3,4(r16)
   12930:	81000317 	ldw	r4,12(r16)
   12934:	00bfff04 	movi	r2,-4
   12938:	1884703a 	and	r2,r3,r2
   1293c:	81400217 	ldw	r5,8(r16)
   12940:	8085883a 	add	r2,r16,r2
   12944:	10c00117 	ldw	r3,4(r2)
   12948:	29000315 	stw	r4,12(r5)
   1294c:	21400215 	stw	r5,8(r4)
   12950:	18c00054 	ori	r3,r3,1
   12954:	10c00115 	stw	r3,4(r2)
   12958:	9009883a 	mov	r4,r18
   1295c:	0028fd80 	call	28fd8 <__malloc_unlock>
   12960:	80800204 	addi	r2,r16,8
   12964:	dfc00a17 	ldw	ra,40(sp)
   12968:	df000917 	ldw	fp,36(sp)
   1296c:	ddc00817 	ldw	r23,32(sp)
   12970:	dd800717 	ldw	r22,28(sp)
   12974:	dd400617 	ldw	r21,24(sp)
   12978:	dd000517 	ldw	r20,20(sp)
   1297c:	dcc00417 	ldw	r19,16(sp)
   12980:	dc800317 	ldw	r18,12(sp)
   12984:	dc400217 	ldw	r17,8(sp)
   12988:	dc000117 	ldw	r16,4(sp)
   1298c:	dec00b04 	addi	sp,sp,44
   12990:	f800283a 	ret
   12994:	00800304 	movi	r2,12
   12998:	90800015 	stw	r2,0(r18)
   1299c:	0005883a 	mov	r2,zero
   129a0:	003ff006 	br	12964 <__alt_data_end+0xfffd4164>
   129a4:	01002004 	movi	r4,128
   129a8:	02001004 	movi	r8,64
   129ac:	01c00fc4 	movi	r7,63
   129b0:	003f6106 	br	12738 <__alt_data_end+0xfffd3f38>
   129b4:	4009883a 	mov	r4,r8
   129b8:	003f7506 	br	12790 <__alt_data_end+0xfffd3f90>
   129bc:	81000317 	ldw	r4,12(r16)
   129c0:	003fde06 	br	1293c <__alt_data_end+0xfffd413c>
   129c4:	81c5883a 	add	r2,r16,r7
   129c8:	11400117 	ldw	r5,4(r2)
   129cc:	9009883a 	mov	r4,r18
   129d0:	29400054 	ori	r5,r5,1
   129d4:	11400115 	stw	r5,4(r2)
   129d8:	0028fd80 	call	28fd8 <__malloc_unlock>
   129dc:	80800204 	addi	r2,r16,8
   129e0:	003fe006 	br	12964 <__alt_data_end+0xfffd4164>
   129e4:	9c000217 	ldw	r16,8(r19)
   129e8:	00bfff04 	movi	r2,-4
   129ec:	85800117 	ldw	r22,4(r16)
   129f0:	b0ac703a 	and	r22,r22,r2
   129f4:	b4400336 	bltu	r22,r17,12a04 <_malloc_r+0x344>
   129f8:	b445c83a 	sub	r2,r22,r17
   129fc:	00c003c4 	movi	r3,15
   12a00:	18805d16 	blt	r3,r2,12b78 <_malloc_r+0x4b8>
   12a04:	05c000f4 	movhi	r23,3
   12a08:	008000f4 	movhi	r2,3
   12a0c:	10b18604 	addi	r2,r2,-14824
   12a10:	bdedc704 	addi	r23,r23,-18660
   12a14:	15400017 	ldw	r21,0(r2)
   12a18:	b8c00017 	ldw	r3,0(r23)
   12a1c:	00bfffc4 	movi	r2,-1
   12a20:	858d883a 	add	r6,r16,r22
   12a24:	8d6b883a 	add	r21,r17,r21
   12a28:	1880ea26 	beq	r3,r2,12dd4 <_malloc_r+0x714>
   12a2c:	ad4403c4 	addi	r21,r21,4111
   12a30:	00bc0004 	movi	r2,-4096
   12a34:	a8aa703a 	and	r21,r21,r2
   12a38:	a80b883a 	mov	r5,r21
   12a3c:	9009883a 	mov	r4,r18
   12a40:	d9800015 	stw	r6,0(sp)
   12a44:	0013c700 	call	13c70 <_sbrk_r>
   12a48:	1029883a 	mov	r20,r2
   12a4c:	00bfffc4 	movi	r2,-1
   12a50:	d9800017 	ldw	r6,0(sp)
   12a54:	a080e826 	beq	r20,r2,12df8 <_malloc_r+0x738>
   12a58:	a180a636 	bltu	r20,r6,12cf4 <_malloc_r+0x634>
   12a5c:	070000f4 	movhi	fp,3
   12a60:	e7319504 	addi	fp,fp,-14764
   12a64:	e0800017 	ldw	r2,0(fp)
   12a68:	a887883a 	add	r3,r21,r2
   12a6c:	e0c00015 	stw	r3,0(fp)
   12a70:	3500e626 	beq	r6,r20,12e0c <_malloc_r+0x74c>
   12a74:	b9000017 	ldw	r4,0(r23)
   12a78:	00bfffc4 	movi	r2,-1
   12a7c:	2080ee26 	beq	r4,r2,12e38 <_malloc_r+0x778>
   12a80:	a185c83a 	sub	r2,r20,r6
   12a84:	10c5883a 	add	r2,r2,r3
   12a88:	e0800015 	stw	r2,0(fp)
   12a8c:	a0c001cc 	andi	r3,r20,7
   12a90:	1800bc26 	beq	r3,zero,12d84 <_malloc_r+0x6c4>
   12a94:	a0e9c83a 	sub	r20,r20,r3
   12a98:	00840204 	movi	r2,4104
   12a9c:	a5000204 	addi	r20,r20,8
   12aa0:	10c7c83a 	sub	r3,r2,r3
   12aa4:	a545883a 	add	r2,r20,r21
   12aa8:	1083ffcc 	andi	r2,r2,4095
   12aac:	18abc83a 	sub	r21,r3,r2
   12ab0:	a80b883a 	mov	r5,r21
   12ab4:	9009883a 	mov	r4,r18
   12ab8:	0013c700 	call	13c70 <_sbrk_r>
   12abc:	00ffffc4 	movi	r3,-1
   12ac0:	10c0e126 	beq	r2,r3,12e48 <_malloc_r+0x788>
   12ac4:	1505c83a 	sub	r2,r2,r20
   12ac8:	1545883a 	add	r2,r2,r21
   12acc:	10800054 	ori	r2,r2,1
   12ad0:	e0c00017 	ldw	r3,0(fp)
   12ad4:	9d000215 	stw	r20,8(r19)
   12ad8:	a0800115 	stw	r2,4(r20)
   12adc:	a8c7883a 	add	r3,r21,r3
   12ae0:	e0c00015 	stw	r3,0(fp)
   12ae4:	84c00e26 	beq	r16,r19,12b20 <_malloc_r+0x460>
   12ae8:	018003c4 	movi	r6,15
   12aec:	3580a72e 	bgeu	r6,r22,12d8c <_malloc_r+0x6cc>
   12af0:	81400117 	ldw	r5,4(r16)
   12af4:	013ffe04 	movi	r4,-8
   12af8:	b0bffd04 	addi	r2,r22,-12
   12afc:	1104703a 	and	r2,r2,r4
   12b00:	2900004c 	andi	r4,r5,1
   12b04:	2088b03a 	or	r4,r4,r2
   12b08:	81000115 	stw	r4,4(r16)
   12b0c:	01400144 	movi	r5,5
   12b10:	8089883a 	add	r4,r16,r2
   12b14:	21400115 	stw	r5,4(r4)
   12b18:	21400215 	stw	r5,8(r4)
   12b1c:	3080cd36 	bltu	r6,r2,12e54 <_malloc_r+0x794>
   12b20:	008000f4 	movhi	r2,3
   12b24:	10b18504 	addi	r2,r2,-14828
   12b28:	11000017 	ldw	r4,0(r2)
   12b2c:	20c0012e 	bgeu	r4,r3,12b34 <_malloc_r+0x474>
   12b30:	10c00015 	stw	r3,0(r2)
   12b34:	008000f4 	movhi	r2,3
   12b38:	10b18404 	addi	r2,r2,-14832
   12b3c:	11000017 	ldw	r4,0(r2)
   12b40:	9c000217 	ldw	r16,8(r19)
   12b44:	20c0012e 	bgeu	r4,r3,12b4c <_malloc_r+0x48c>
   12b48:	10c00015 	stw	r3,0(r2)
   12b4c:	80c00117 	ldw	r3,4(r16)
   12b50:	00bfff04 	movi	r2,-4
   12b54:	1886703a 	and	r3,r3,r2
   12b58:	1c45c83a 	sub	r2,r3,r17
   12b5c:	1c400236 	bltu	r3,r17,12b68 <_malloc_r+0x4a8>
   12b60:	00c003c4 	movi	r3,15
   12b64:	18800416 	blt	r3,r2,12b78 <_malloc_r+0x4b8>
   12b68:	9009883a 	mov	r4,r18
   12b6c:	0028fd80 	call	28fd8 <__malloc_unlock>
   12b70:	0005883a 	mov	r2,zero
   12b74:	003f7b06 	br	12964 <__alt_data_end+0xfffd4164>
   12b78:	88c00054 	ori	r3,r17,1
   12b7c:	80c00115 	stw	r3,4(r16)
   12b80:	8463883a 	add	r17,r16,r17
   12b84:	10800054 	ori	r2,r2,1
   12b88:	9c400215 	stw	r17,8(r19)
   12b8c:	88800115 	stw	r2,4(r17)
   12b90:	9009883a 	mov	r4,r18
   12b94:	0028fd80 	call	28fd8 <__malloc_unlock>
   12b98:	80800204 	addi	r2,r16,8
   12b9c:	003f7106 	br	12964 <__alt_data_end+0xfffd4164>
   12ba0:	00c00504 	movi	r3,20
   12ba4:	18804a2e 	bgeu	r3,r2,12cd0 <_malloc_r+0x610>
   12ba8:	00c01504 	movi	r3,84
   12bac:	18806e36 	bltu	r3,r2,12d68 <_malloc_r+0x6a8>
   12bb0:	8804d33a 	srli	r2,r17,12
   12bb4:	12001bc4 	addi	r8,r2,111
   12bb8:	11c01b84 	addi	r7,r2,110
   12bbc:	4209883a 	add	r4,r8,r8
   12bc0:	003edd06 	br	12738 <__alt_data_end+0xfffd3f38>
   12bc4:	3804d27a 	srli	r2,r7,9
   12bc8:	00c00104 	movi	r3,4
   12bcc:	1880442e 	bgeu	r3,r2,12ce0 <_malloc_r+0x620>
   12bd0:	00c00504 	movi	r3,20
   12bd4:	18808136 	bltu	r3,r2,12ddc <_malloc_r+0x71c>
   12bd8:	11401704 	addi	r5,r2,92
   12bdc:	10c016c4 	addi	r3,r2,91
   12be0:	294b883a 	add	r5,r5,r5
   12be4:	294b883a 	add	r5,r5,r5
   12be8:	294b883a 	add	r5,r5,r5
   12bec:	994b883a 	add	r5,r19,r5
   12bf0:	28800017 	ldw	r2,0(r5)
   12bf4:	018000f4 	movhi	r6,3
   12bf8:	297ffe04 	addi	r5,r5,-8
   12bfc:	31aca204 	addi	r6,r6,-19832
   12c00:	28806526 	beq	r5,r2,12d98 <_malloc_r+0x6d8>
   12c04:	01bfff04 	movi	r6,-4
   12c08:	10c00117 	ldw	r3,4(r2)
   12c0c:	1986703a 	and	r3,r3,r6
   12c10:	38c0022e 	bgeu	r7,r3,12c1c <_malloc_r+0x55c>
   12c14:	10800217 	ldw	r2,8(r2)
   12c18:	28bffb1e 	bne	r5,r2,12c08 <__alt_data_end+0xfffd4408>
   12c1c:	11400317 	ldw	r5,12(r2)
   12c20:	98c00117 	ldw	r3,4(r19)
   12c24:	81400315 	stw	r5,12(r16)
   12c28:	80800215 	stw	r2,8(r16)
   12c2c:	2c000215 	stw	r16,8(r5)
   12c30:	14000315 	stw	r16,12(r2)
   12c34:	003ef806 	br	12818 <__alt_data_end+0xfffd4018>
   12c38:	88c00054 	ori	r3,r17,1
   12c3c:	80c00115 	stw	r3,4(r16)
   12c40:	8463883a 	add	r17,r16,r17
   12c44:	34400515 	stw	r17,20(r6)
   12c48:	34400415 	stw	r17,16(r6)
   12c4c:	10c00054 	ori	r3,r2,1
   12c50:	8a000315 	stw	r8,12(r17)
   12c54:	8a000215 	stw	r8,8(r17)
   12c58:	88c00115 	stw	r3,4(r17)
   12c5c:	88a3883a 	add	r17,r17,r2
   12c60:	88800015 	stw	r2,0(r17)
   12c64:	9009883a 	mov	r4,r18
   12c68:	0028fd80 	call	28fd8 <__malloc_unlock>
   12c6c:	80800204 	addi	r2,r16,8
   12c70:	003f3c06 	br	12964 <__alt_data_end+0xfffd4164>
   12c74:	30c00117 	ldw	r3,4(r6)
   12c78:	003ee706 	br	12818 <__alt_data_end+0xfffd4018>
   12c7c:	5ac00044 	addi	r11,r11,1
   12c80:	588000cc 	andi	r2,r11,3
   12c84:	31800204 	addi	r6,r6,8
   12c88:	103efd1e 	bne	r2,zero,12880 <__alt_data_end+0xfffd4080>
   12c8c:	00002406 	br	12d20 <_malloc_r+0x660>
   12c90:	14000317 	ldw	r16,12(r2)
   12c94:	143f251e 	bne	r2,r16,1292c <__alt_data_end+0xfffd412c>
   12c98:	21000084 	addi	r4,r4,2
   12c9c:	003ebc06 	br	12790 <__alt_data_end+0xfffd3f90>
   12ca0:	8085883a 	add	r2,r16,r2
   12ca4:	10c00117 	ldw	r3,4(r2)
   12ca8:	81000317 	ldw	r4,12(r16)
   12cac:	81400217 	ldw	r5,8(r16)
   12cb0:	18c00054 	ori	r3,r3,1
   12cb4:	10c00115 	stw	r3,4(r2)
   12cb8:	29000315 	stw	r4,12(r5)
   12cbc:	21400215 	stw	r5,8(r4)
   12cc0:	9009883a 	mov	r4,r18
   12cc4:	0028fd80 	call	28fd8 <__malloc_unlock>
   12cc8:	80800204 	addi	r2,r16,8
   12ccc:	003f2506 	br	12964 <__alt_data_end+0xfffd4164>
   12cd0:	12001704 	addi	r8,r2,92
   12cd4:	11c016c4 	addi	r7,r2,91
   12cd8:	4209883a 	add	r4,r8,r8
   12cdc:	003e9606 	br	12738 <__alt_data_end+0xfffd3f38>
   12ce0:	3804d1ba 	srli	r2,r7,6
   12ce4:	11400e44 	addi	r5,r2,57
   12ce8:	10c00e04 	addi	r3,r2,56
   12cec:	294b883a 	add	r5,r5,r5
   12cf0:	003fbc06 	br	12be4 <__alt_data_end+0xfffd43e4>
   12cf4:	84ff5926 	beq	r16,r19,12a5c <__alt_data_end+0xfffd425c>
   12cf8:	008000f4 	movhi	r2,3
   12cfc:	10aca204 	addi	r2,r2,-19832
   12d00:	14000217 	ldw	r16,8(r2)
   12d04:	00bfff04 	movi	r2,-4
   12d08:	80c00117 	ldw	r3,4(r16)
   12d0c:	1886703a 	and	r3,r3,r2
   12d10:	003f9106 	br	12b58 <__alt_data_end+0xfffd4358>
   12d14:	60800217 	ldw	r2,8(r12)
   12d18:	213fffc4 	addi	r4,r4,-1
   12d1c:	1300651e 	bne	r2,r12,12eb4 <_malloc_r+0x7f4>
   12d20:	208000cc 	andi	r2,r4,3
   12d24:	633ffe04 	addi	r12,r12,-8
   12d28:	103ffa1e 	bne	r2,zero,12d14 <__alt_data_end+0xfffd4514>
   12d2c:	98800117 	ldw	r2,4(r19)
   12d30:	0146303a 	nor	r3,zero,r5
   12d34:	1884703a 	and	r2,r3,r2
   12d38:	98800115 	stw	r2,4(r19)
   12d3c:	294b883a 	add	r5,r5,r5
   12d40:	117f2836 	bltu	r2,r5,129e4 <__alt_data_end+0xfffd41e4>
   12d44:	283f2726 	beq	r5,zero,129e4 <__alt_data_end+0xfffd41e4>
   12d48:	2886703a 	and	r3,r5,r2
   12d4c:	5809883a 	mov	r4,r11
   12d50:	183ec31e 	bne	r3,zero,12860 <__alt_data_end+0xfffd4060>
   12d54:	294b883a 	add	r5,r5,r5
   12d58:	2886703a 	and	r3,r5,r2
   12d5c:	21000104 	addi	r4,r4,4
   12d60:	183ffc26 	beq	r3,zero,12d54 <__alt_data_end+0xfffd4554>
   12d64:	003ebe06 	br	12860 <__alt_data_end+0xfffd4060>
   12d68:	00c05504 	movi	r3,340
   12d6c:	18801236 	bltu	r3,r2,12db8 <_malloc_r+0x6f8>
   12d70:	8804d3fa 	srli	r2,r17,15
   12d74:	12001e04 	addi	r8,r2,120
   12d78:	11c01dc4 	addi	r7,r2,119
   12d7c:	4209883a 	add	r4,r8,r8
   12d80:	003e6d06 	br	12738 <__alt_data_end+0xfffd3f38>
   12d84:	00c40004 	movi	r3,4096
   12d88:	003f4606 	br	12aa4 <__alt_data_end+0xfffd42a4>
   12d8c:	00800044 	movi	r2,1
   12d90:	a0800115 	stw	r2,4(r20)
   12d94:	003f7406 	br	12b68 <__alt_data_end+0xfffd4368>
   12d98:	1805d0ba 	srai	r2,r3,2
   12d9c:	01c00044 	movi	r7,1
   12da0:	30c00117 	ldw	r3,4(r6)
   12da4:	388e983a 	sll	r7,r7,r2
   12da8:	2805883a 	mov	r2,r5
   12dac:	38c6b03a 	or	r3,r7,r3
   12db0:	30c00115 	stw	r3,4(r6)
   12db4:	003f9b06 	br	12c24 <__alt_data_end+0xfffd4424>
   12db8:	00c15504 	movi	r3,1364
   12dbc:	18801a36 	bltu	r3,r2,12e28 <_malloc_r+0x768>
   12dc0:	8804d4ba 	srli	r2,r17,18
   12dc4:	12001f44 	addi	r8,r2,125
   12dc8:	11c01f04 	addi	r7,r2,124
   12dcc:	4209883a 	add	r4,r8,r8
   12dd0:	003e5906 	br	12738 <__alt_data_end+0xfffd3f38>
   12dd4:	ad400404 	addi	r21,r21,16
   12dd8:	003f1706 	br	12a38 <__alt_data_end+0xfffd4238>
   12ddc:	00c01504 	movi	r3,84
   12de0:	18802336 	bltu	r3,r2,12e70 <_malloc_r+0x7b0>
   12de4:	3804d33a 	srli	r2,r7,12
   12de8:	11401bc4 	addi	r5,r2,111
   12dec:	10c01b84 	addi	r3,r2,110
   12df0:	294b883a 	add	r5,r5,r5
   12df4:	003f7b06 	br	12be4 <__alt_data_end+0xfffd43e4>
   12df8:	9c000217 	ldw	r16,8(r19)
   12dfc:	00bfff04 	movi	r2,-4
   12e00:	80c00117 	ldw	r3,4(r16)
   12e04:	1886703a 	and	r3,r3,r2
   12e08:	003f5306 	br	12b58 <__alt_data_end+0xfffd4358>
   12e0c:	3083ffcc 	andi	r2,r6,4095
   12e10:	103f181e 	bne	r2,zero,12a74 <__alt_data_end+0xfffd4274>
   12e14:	99000217 	ldw	r4,8(r19)
   12e18:	b545883a 	add	r2,r22,r21
   12e1c:	10800054 	ori	r2,r2,1
   12e20:	20800115 	stw	r2,4(r4)
   12e24:	003f3e06 	br	12b20 <__alt_data_end+0xfffd4320>
   12e28:	01003f84 	movi	r4,254
   12e2c:	02001fc4 	movi	r8,127
   12e30:	01c01f84 	movi	r7,126
   12e34:	003e4006 	br	12738 <__alt_data_end+0xfffd3f38>
   12e38:	008000f4 	movhi	r2,3
   12e3c:	10adc704 	addi	r2,r2,-18660
   12e40:	15000015 	stw	r20,0(r2)
   12e44:	003f1106 	br	12a8c <__alt_data_end+0xfffd428c>
   12e48:	00800044 	movi	r2,1
   12e4c:	002b883a 	mov	r21,zero
   12e50:	003f1f06 	br	12ad0 <__alt_data_end+0xfffd42d0>
   12e54:	81400204 	addi	r5,r16,8
   12e58:	9009883a 	mov	r4,r18
   12e5c:	00116a00 	call	116a0 <_free_r>
   12e60:	008000f4 	movhi	r2,3
   12e64:	10b19504 	addi	r2,r2,-14764
   12e68:	10c00017 	ldw	r3,0(r2)
   12e6c:	003f2c06 	br	12b20 <__alt_data_end+0xfffd4320>
   12e70:	00c05504 	movi	r3,340
   12e74:	18800536 	bltu	r3,r2,12e8c <_malloc_r+0x7cc>
   12e78:	3804d3fa 	srli	r2,r7,15
   12e7c:	11401e04 	addi	r5,r2,120
   12e80:	10c01dc4 	addi	r3,r2,119
   12e84:	294b883a 	add	r5,r5,r5
   12e88:	003f5606 	br	12be4 <__alt_data_end+0xfffd43e4>
   12e8c:	00c15504 	movi	r3,1364
   12e90:	18800536 	bltu	r3,r2,12ea8 <_malloc_r+0x7e8>
   12e94:	3804d4ba 	srli	r2,r7,18
   12e98:	11401f44 	addi	r5,r2,125
   12e9c:	10c01f04 	addi	r3,r2,124
   12ea0:	294b883a 	add	r5,r5,r5
   12ea4:	003f4f06 	br	12be4 <__alt_data_end+0xfffd43e4>
   12ea8:	01403f84 	movi	r5,254
   12eac:	00c01f84 	movi	r3,126
   12eb0:	003f4c06 	br	12be4 <__alt_data_end+0xfffd43e4>
   12eb4:	98800117 	ldw	r2,4(r19)
   12eb8:	003fa006 	br	12d3c <__alt_data_end+0xfffd453c>
   12ebc:	8808d0fa 	srli	r4,r17,3
   12ec0:	20800044 	addi	r2,r4,1
   12ec4:	1085883a 	add	r2,r2,r2
   12ec8:	003e9006 	br	1290c <__alt_data_end+0xfffd410c>

00012ecc <memchr>:
   12ecc:	208000cc 	andi	r2,r4,3
   12ed0:	280f883a 	mov	r7,r5
   12ed4:	10003426 	beq	r2,zero,12fa8 <memchr+0xdc>
   12ed8:	30bfffc4 	addi	r2,r6,-1
   12edc:	30001a26 	beq	r6,zero,12f48 <memchr+0x7c>
   12ee0:	20c00003 	ldbu	r3,0(r4)
   12ee4:	29803fcc 	andi	r6,r5,255
   12ee8:	30c0051e 	bne	r6,r3,12f00 <memchr+0x34>
   12eec:	00001806 	br	12f50 <memchr+0x84>
   12ef0:	10001526 	beq	r2,zero,12f48 <memchr+0x7c>
   12ef4:	20c00003 	ldbu	r3,0(r4)
   12ef8:	10bfffc4 	addi	r2,r2,-1
   12efc:	30c01426 	beq	r6,r3,12f50 <memchr+0x84>
   12f00:	21000044 	addi	r4,r4,1
   12f04:	20c000cc 	andi	r3,r4,3
   12f08:	183ff91e 	bne	r3,zero,12ef0 <__alt_data_end+0xfffd46f0>
   12f0c:	020000c4 	movi	r8,3
   12f10:	40801136 	bltu	r8,r2,12f58 <memchr+0x8c>
   12f14:	10000c26 	beq	r2,zero,12f48 <memchr+0x7c>
   12f18:	20c00003 	ldbu	r3,0(r4)
   12f1c:	29403fcc 	andi	r5,r5,255
   12f20:	28c00b26 	beq	r5,r3,12f50 <memchr+0x84>
   12f24:	20c00044 	addi	r3,r4,1
   12f28:	39803fcc 	andi	r6,r7,255
   12f2c:	2089883a 	add	r4,r4,r2
   12f30:	00000306 	br	12f40 <memchr+0x74>
   12f34:	18c00044 	addi	r3,r3,1
   12f38:	197fffc3 	ldbu	r5,-1(r3)
   12f3c:	31400526 	beq	r6,r5,12f54 <memchr+0x88>
   12f40:	1805883a 	mov	r2,r3
   12f44:	20fffb1e 	bne	r4,r3,12f34 <__alt_data_end+0xfffd4734>
   12f48:	0005883a 	mov	r2,zero
   12f4c:	f800283a 	ret
   12f50:	2005883a 	mov	r2,r4
   12f54:	f800283a 	ret
   12f58:	28c03fcc 	andi	r3,r5,255
   12f5c:	1812923a 	slli	r9,r3,8
   12f60:	02ffbff4 	movhi	r11,65279
   12f64:	02a02074 	movhi	r10,32897
   12f68:	48d2b03a 	or	r9,r9,r3
   12f6c:	4806943a 	slli	r3,r9,16
   12f70:	5affbfc4 	addi	r11,r11,-257
   12f74:	52a02004 	addi	r10,r10,-32640
   12f78:	48d2b03a 	or	r9,r9,r3
   12f7c:	20c00017 	ldw	r3,0(r4)
   12f80:	48c6f03a 	xor	r3,r9,r3
   12f84:	1acd883a 	add	r6,r3,r11
   12f88:	00c6303a 	nor	r3,zero,r3
   12f8c:	30c6703a 	and	r3,r6,r3
   12f90:	1a86703a 	and	r3,r3,r10
   12f94:	183fe01e 	bne	r3,zero,12f18 <__alt_data_end+0xfffd4718>
   12f98:	10bfff04 	addi	r2,r2,-4
   12f9c:	21000104 	addi	r4,r4,4
   12fa0:	40bff636 	bltu	r8,r2,12f7c <__alt_data_end+0xfffd477c>
   12fa4:	003fdb06 	br	12f14 <__alt_data_end+0xfffd4714>
   12fa8:	3005883a 	mov	r2,r6
   12fac:	003fd706 	br	12f0c <__alt_data_end+0xfffd470c>

00012fb0 <memcpy>:
   12fb0:	defffd04 	addi	sp,sp,-12
   12fb4:	dfc00215 	stw	ra,8(sp)
   12fb8:	dc400115 	stw	r17,4(sp)
   12fbc:	dc000015 	stw	r16,0(sp)
   12fc0:	00c003c4 	movi	r3,15
   12fc4:	2005883a 	mov	r2,r4
   12fc8:	1980452e 	bgeu	r3,r6,130e0 <memcpy+0x130>
   12fcc:	2906b03a 	or	r3,r5,r4
   12fd0:	18c000cc 	andi	r3,r3,3
   12fd4:	1800441e 	bne	r3,zero,130e8 <memcpy+0x138>
   12fd8:	347ffc04 	addi	r17,r6,-16
   12fdc:	8822d13a 	srli	r17,r17,4
   12fe0:	28c00104 	addi	r3,r5,4
   12fe4:	23400104 	addi	r13,r4,4
   12fe8:	8820913a 	slli	r16,r17,4
   12fec:	2b000204 	addi	r12,r5,8
   12ff0:	22c00204 	addi	r11,r4,8
   12ff4:	84000504 	addi	r16,r16,20
   12ff8:	2a800304 	addi	r10,r5,12
   12ffc:	22400304 	addi	r9,r4,12
   13000:	2c21883a 	add	r16,r5,r16
   13004:	2811883a 	mov	r8,r5
   13008:	200f883a 	mov	r7,r4
   1300c:	41000017 	ldw	r4,0(r8)
   13010:	1fc00017 	ldw	ra,0(r3)
   13014:	63c00017 	ldw	r15,0(r12)
   13018:	39000015 	stw	r4,0(r7)
   1301c:	53800017 	ldw	r14,0(r10)
   13020:	6fc00015 	stw	ra,0(r13)
   13024:	5bc00015 	stw	r15,0(r11)
   13028:	4b800015 	stw	r14,0(r9)
   1302c:	18c00404 	addi	r3,r3,16
   13030:	39c00404 	addi	r7,r7,16
   13034:	42000404 	addi	r8,r8,16
   13038:	6b400404 	addi	r13,r13,16
   1303c:	63000404 	addi	r12,r12,16
   13040:	5ac00404 	addi	r11,r11,16
   13044:	52800404 	addi	r10,r10,16
   13048:	4a400404 	addi	r9,r9,16
   1304c:	1c3fef1e 	bne	r3,r16,1300c <__alt_data_end+0xfffd480c>
   13050:	89c00044 	addi	r7,r17,1
   13054:	380e913a 	slli	r7,r7,4
   13058:	310003cc 	andi	r4,r6,15
   1305c:	02c000c4 	movi	r11,3
   13060:	11c7883a 	add	r3,r2,r7
   13064:	29cb883a 	add	r5,r5,r7
   13068:	5900212e 	bgeu	r11,r4,130f0 <memcpy+0x140>
   1306c:	1813883a 	mov	r9,r3
   13070:	2811883a 	mov	r8,r5
   13074:	200f883a 	mov	r7,r4
   13078:	42800017 	ldw	r10,0(r8)
   1307c:	4a400104 	addi	r9,r9,4
   13080:	39ffff04 	addi	r7,r7,-4
   13084:	4abfff15 	stw	r10,-4(r9)
   13088:	42000104 	addi	r8,r8,4
   1308c:	59fffa36 	bltu	r11,r7,13078 <__alt_data_end+0xfffd4878>
   13090:	213fff04 	addi	r4,r4,-4
   13094:	2008d0ba 	srli	r4,r4,2
   13098:	318000cc 	andi	r6,r6,3
   1309c:	21000044 	addi	r4,r4,1
   130a0:	2109883a 	add	r4,r4,r4
   130a4:	2109883a 	add	r4,r4,r4
   130a8:	1907883a 	add	r3,r3,r4
   130ac:	290b883a 	add	r5,r5,r4
   130b0:	30000626 	beq	r6,zero,130cc <memcpy+0x11c>
   130b4:	198d883a 	add	r6,r3,r6
   130b8:	29c00003 	ldbu	r7,0(r5)
   130bc:	18c00044 	addi	r3,r3,1
   130c0:	29400044 	addi	r5,r5,1
   130c4:	19ffffc5 	stb	r7,-1(r3)
   130c8:	19bffb1e 	bne	r3,r6,130b8 <__alt_data_end+0xfffd48b8>
   130cc:	dfc00217 	ldw	ra,8(sp)
   130d0:	dc400117 	ldw	r17,4(sp)
   130d4:	dc000017 	ldw	r16,0(sp)
   130d8:	dec00304 	addi	sp,sp,12
   130dc:	f800283a 	ret
   130e0:	2007883a 	mov	r3,r4
   130e4:	003ff206 	br	130b0 <__alt_data_end+0xfffd48b0>
   130e8:	2007883a 	mov	r3,r4
   130ec:	003ff106 	br	130b4 <__alt_data_end+0xfffd48b4>
   130f0:	200d883a 	mov	r6,r4
   130f4:	003fee06 	br	130b0 <__alt_data_end+0xfffd48b0>

000130f8 <memmove>:
   130f8:	2005883a 	mov	r2,r4
   130fc:	29000b2e 	bgeu	r5,r4,1312c <memmove+0x34>
   13100:	298f883a 	add	r7,r5,r6
   13104:	21c0092e 	bgeu	r4,r7,1312c <memmove+0x34>
   13108:	2187883a 	add	r3,r4,r6
   1310c:	198bc83a 	sub	r5,r3,r6
   13110:	30004826 	beq	r6,zero,13234 <memmove+0x13c>
   13114:	39ffffc4 	addi	r7,r7,-1
   13118:	39000003 	ldbu	r4,0(r7)
   1311c:	18ffffc4 	addi	r3,r3,-1
   13120:	19000005 	stb	r4,0(r3)
   13124:	28fffb1e 	bne	r5,r3,13114 <__alt_data_end+0xfffd4914>
   13128:	f800283a 	ret
   1312c:	00c003c4 	movi	r3,15
   13130:	1980412e 	bgeu	r3,r6,13238 <memmove+0x140>
   13134:	2886b03a 	or	r3,r5,r2
   13138:	18c000cc 	andi	r3,r3,3
   1313c:	1800401e 	bne	r3,zero,13240 <memmove+0x148>
   13140:	33fffc04 	addi	r15,r6,-16
   13144:	781ed13a 	srli	r15,r15,4
   13148:	28c00104 	addi	r3,r5,4
   1314c:	13400104 	addi	r13,r2,4
   13150:	781c913a 	slli	r14,r15,4
   13154:	2b000204 	addi	r12,r5,8
   13158:	12c00204 	addi	r11,r2,8
   1315c:	73800504 	addi	r14,r14,20
   13160:	2a800304 	addi	r10,r5,12
   13164:	12400304 	addi	r9,r2,12
   13168:	2b9d883a 	add	r14,r5,r14
   1316c:	2811883a 	mov	r8,r5
   13170:	100f883a 	mov	r7,r2
   13174:	41000017 	ldw	r4,0(r8)
   13178:	39c00404 	addi	r7,r7,16
   1317c:	18c00404 	addi	r3,r3,16
   13180:	393ffc15 	stw	r4,-16(r7)
   13184:	193ffc17 	ldw	r4,-16(r3)
   13188:	6b400404 	addi	r13,r13,16
   1318c:	5ac00404 	addi	r11,r11,16
   13190:	693ffc15 	stw	r4,-16(r13)
   13194:	61000017 	ldw	r4,0(r12)
   13198:	4a400404 	addi	r9,r9,16
   1319c:	42000404 	addi	r8,r8,16
   131a0:	593ffc15 	stw	r4,-16(r11)
   131a4:	51000017 	ldw	r4,0(r10)
   131a8:	63000404 	addi	r12,r12,16
   131ac:	52800404 	addi	r10,r10,16
   131b0:	493ffc15 	stw	r4,-16(r9)
   131b4:	1bbfef1e 	bne	r3,r14,13174 <__alt_data_end+0xfffd4974>
   131b8:	79000044 	addi	r4,r15,1
   131bc:	2008913a 	slli	r4,r4,4
   131c0:	328003cc 	andi	r10,r6,15
   131c4:	02c000c4 	movi	r11,3
   131c8:	1107883a 	add	r3,r2,r4
   131cc:	290b883a 	add	r5,r5,r4
   131d0:	5a801e2e 	bgeu	r11,r10,1324c <memmove+0x154>
   131d4:	1813883a 	mov	r9,r3
   131d8:	2811883a 	mov	r8,r5
   131dc:	500f883a 	mov	r7,r10
   131e0:	41000017 	ldw	r4,0(r8)
   131e4:	4a400104 	addi	r9,r9,4
   131e8:	39ffff04 	addi	r7,r7,-4
   131ec:	493fff15 	stw	r4,-4(r9)
   131f0:	42000104 	addi	r8,r8,4
   131f4:	59fffa36 	bltu	r11,r7,131e0 <__alt_data_end+0xfffd49e0>
   131f8:	513fff04 	addi	r4,r10,-4
   131fc:	2008d0ba 	srli	r4,r4,2
   13200:	318000cc 	andi	r6,r6,3
   13204:	21000044 	addi	r4,r4,1
   13208:	2109883a 	add	r4,r4,r4
   1320c:	2109883a 	add	r4,r4,r4
   13210:	1907883a 	add	r3,r3,r4
   13214:	290b883a 	add	r5,r5,r4
   13218:	30000b26 	beq	r6,zero,13248 <memmove+0x150>
   1321c:	198d883a 	add	r6,r3,r6
   13220:	29c00003 	ldbu	r7,0(r5)
   13224:	18c00044 	addi	r3,r3,1
   13228:	29400044 	addi	r5,r5,1
   1322c:	19ffffc5 	stb	r7,-1(r3)
   13230:	19bffb1e 	bne	r3,r6,13220 <__alt_data_end+0xfffd4a20>
   13234:	f800283a 	ret
   13238:	1007883a 	mov	r3,r2
   1323c:	003ff606 	br	13218 <__alt_data_end+0xfffd4a18>
   13240:	1007883a 	mov	r3,r2
   13244:	003ff506 	br	1321c <__alt_data_end+0xfffd4a1c>
   13248:	f800283a 	ret
   1324c:	500d883a 	mov	r6,r10
   13250:	003ff106 	br	13218 <__alt_data_end+0xfffd4a18>

00013254 <memset>:
   13254:	20c000cc 	andi	r3,r4,3
   13258:	2005883a 	mov	r2,r4
   1325c:	18004426 	beq	r3,zero,13370 <memset+0x11c>
   13260:	31ffffc4 	addi	r7,r6,-1
   13264:	30004026 	beq	r6,zero,13368 <memset+0x114>
   13268:	2813883a 	mov	r9,r5
   1326c:	200d883a 	mov	r6,r4
   13270:	2007883a 	mov	r3,r4
   13274:	00000406 	br	13288 <memset+0x34>
   13278:	3a3fffc4 	addi	r8,r7,-1
   1327c:	31800044 	addi	r6,r6,1
   13280:	38003926 	beq	r7,zero,13368 <memset+0x114>
   13284:	400f883a 	mov	r7,r8
   13288:	18c00044 	addi	r3,r3,1
   1328c:	32400005 	stb	r9,0(r6)
   13290:	1a0000cc 	andi	r8,r3,3
   13294:	403ff81e 	bne	r8,zero,13278 <__alt_data_end+0xfffd4a78>
   13298:	010000c4 	movi	r4,3
   1329c:	21c02d2e 	bgeu	r4,r7,13354 <memset+0x100>
   132a0:	29003fcc 	andi	r4,r5,255
   132a4:	200c923a 	slli	r6,r4,8
   132a8:	3108b03a 	or	r4,r6,r4
   132ac:	200c943a 	slli	r6,r4,16
   132b0:	218cb03a 	or	r6,r4,r6
   132b4:	010003c4 	movi	r4,15
   132b8:	21c0182e 	bgeu	r4,r7,1331c <memset+0xc8>
   132bc:	3b3ffc04 	addi	r12,r7,-16
   132c0:	6018d13a 	srli	r12,r12,4
   132c4:	1a000104 	addi	r8,r3,4
   132c8:	1ac00204 	addi	r11,r3,8
   132cc:	6008913a 	slli	r4,r12,4
   132d0:	1a800304 	addi	r10,r3,12
   132d4:	1813883a 	mov	r9,r3
   132d8:	21000504 	addi	r4,r4,20
   132dc:	1909883a 	add	r4,r3,r4
   132e0:	49800015 	stw	r6,0(r9)
   132e4:	41800015 	stw	r6,0(r8)
   132e8:	59800015 	stw	r6,0(r11)
   132ec:	51800015 	stw	r6,0(r10)
   132f0:	42000404 	addi	r8,r8,16
   132f4:	4a400404 	addi	r9,r9,16
   132f8:	5ac00404 	addi	r11,r11,16
   132fc:	52800404 	addi	r10,r10,16
   13300:	413ff71e 	bne	r8,r4,132e0 <__alt_data_end+0xfffd4ae0>
   13304:	63000044 	addi	r12,r12,1
   13308:	6018913a 	slli	r12,r12,4
   1330c:	39c003cc 	andi	r7,r7,15
   13310:	010000c4 	movi	r4,3
   13314:	1b07883a 	add	r3,r3,r12
   13318:	21c00e2e 	bgeu	r4,r7,13354 <memset+0x100>
   1331c:	1813883a 	mov	r9,r3
   13320:	3811883a 	mov	r8,r7
   13324:	010000c4 	movi	r4,3
   13328:	49800015 	stw	r6,0(r9)
   1332c:	423fff04 	addi	r8,r8,-4
   13330:	4a400104 	addi	r9,r9,4
   13334:	223ffc36 	bltu	r4,r8,13328 <__alt_data_end+0xfffd4b28>
   13338:	393fff04 	addi	r4,r7,-4
   1333c:	2008d0ba 	srli	r4,r4,2
   13340:	39c000cc 	andi	r7,r7,3
   13344:	21000044 	addi	r4,r4,1
   13348:	2109883a 	add	r4,r4,r4
   1334c:	2109883a 	add	r4,r4,r4
   13350:	1907883a 	add	r3,r3,r4
   13354:	38000526 	beq	r7,zero,1336c <memset+0x118>
   13358:	19cf883a 	add	r7,r3,r7
   1335c:	19400005 	stb	r5,0(r3)
   13360:	18c00044 	addi	r3,r3,1
   13364:	38fffd1e 	bne	r7,r3,1335c <__alt_data_end+0xfffd4b5c>
   13368:	f800283a 	ret
   1336c:	f800283a 	ret
   13370:	2007883a 	mov	r3,r4
   13374:	300f883a 	mov	r7,r6
   13378:	003fc706 	br	13298 <__alt_data_end+0xfffd4a98>

0001337c <_open_r>:
   1337c:	defffd04 	addi	sp,sp,-12
   13380:	2805883a 	mov	r2,r5
   13384:	dc000015 	stw	r16,0(sp)
   13388:	040000f4 	movhi	r16,3
   1338c:	dc400115 	stw	r17,4(sp)
   13390:	300b883a 	mov	r5,r6
   13394:	84318304 	addi	r16,r16,-14836
   13398:	2023883a 	mov	r17,r4
   1339c:	380d883a 	mov	r6,r7
   133a0:	1009883a 	mov	r4,r2
   133a4:	dfc00215 	stw	ra,8(sp)
   133a8:	80000015 	stw	zero,0(r16)
   133ac:	0028fdc0 	call	28fdc <open>
   133b0:	00ffffc4 	movi	r3,-1
   133b4:	10c00526 	beq	r2,r3,133cc <_open_r+0x50>
   133b8:	dfc00217 	ldw	ra,8(sp)
   133bc:	dc400117 	ldw	r17,4(sp)
   133c0:	dc000017 	ldw	r16,0(sp)
   133c4:	dec00304 	addi	sp,sp,12
   133c8:	f800283a 	ret
   133cc:	80c00017 	ldw	r3,0(r16)
   133d0:	183ff926 	beq	r3,zero,133b8 <__alt_data_end+0xfffd4bb8>
   133d4:	88c00015 	stw	r3,0(r17)
   133d8:	003ff706 	br	133b8 <__alt_data_end+0xfffd4bb8>

000133dc <_printf_r>:
   133dc:	defffd04 	addi	sp,sp,-12
   133e0:	2805883a 	mov	r2,r5
   133e4:	dfc00015 	stw	ra,0(sp)
   133e8:	d9800115 	stw	r6,4(sp)
   133ec:	d9c00215 	stw	r7,8(sp)
   133f0:	21400217 	ldw	r5,8(r4)
   133f4:	d9c00104 	addi	r7,sp,4
   133f8:	100d883a 	mov	r6,r2
   133fc:	00159f40 	call	159f4 <___vfprintf_internal_r>
   13400:	dfc00017 	ldw	ra,0(sp)
   13404:	dec00304 	addi	sp,sp,12
   13408:	f800283a 	ret

0001340c <printf>:
   1340c:	defffc04 	addi	sp,sp,-16
   13410:	dfc00015 	stw	ra,0(sp)
   13414:	d9400115 	stw	r5,4(sp)
   13418:	d9800215 	stw	r6,8(sp)
   1341c:	d9c00315 	stw	r7,12(sp)
   13420:	008000f4 	movhi	r2,3
   13424:	10adc604 	addi	r2,r2,-18664
   13428:	10800017 	ldw	r2,0(r2)
   1342c:	200b883a 	mov	r5,r4
   13430:	d9800104 	addi	r6,sp,4
   13434:	11000217 	ldw	r4,8(r2)
   13438:	0017cd00 	call	17cd0 <__vfprintf_internal>
   1343c:	dfc00017 	ldw	ra,0(sp)
   13440:	dec00404 	addi	sp,sp,16
   13444:	f800283a 	ret

00013448 <_puts_r>:
   13448:	defff604 	addi	sp,sp,-40
   1344c:	dc000715 	stw	r16,28(sp)
   13450:	2021883a 	mov	r16,r4
   13454:	2809883a 	mov	r4,r5
   13458:	dc400815 	stw	r17,32(sp)
   1345c:	dfc00915 	stw	ra,36(sp)
   13460:	2823883a 	mov	r17,r5
   13464:	0013fd00 	call	13fd0 <strlen>
   13468:	10c00044 	addi	r3,r2,1
   1346c:	d8800115 	stw	r2,4(sp)
   13470:	008000f4 	movhi	r2,3
   13474:	10a59d04 	addi	r2,r2,-27020
   13478:	d8800215 	stw	r2,8(sp)
   1347c:	00800044 	movi	r2,1
   13480:	d8800315 	stw	r2,12(sp)
   13484:	00800084 	movi	r2,2
   13488:	dc400015 	stw	r17,0(sp)
   1348c:	d8c00615 	stw	r3,24(sp)
   13490:	dec00415 	stw	sp,16(sp)
   13494:	d8800515 	stw	r2,20(sp)
   13498:	80000226 	beq	r16,zero,134a4 <_puts_r+0x5c>
   1349c:	80800e17 	ldw	r2,56(r16)
   134a0:	10001426 	beq	r2,zero,134f4 <_puts_r+0xac>
   134a4:	81400217 	ldw	r5,8(r16)
   134a8:	2880030b 	ldhu	r2,12(r5)
   134ac:	10c8000c 	andi	r3,r2,8192
   134b0:	1800061e 	bne	r3,zero,134cc <_puts_r+0x84>
   134b4:	29001917 	ldw	r4,100(r5)
   134b8:	00f7ffc4 	movi	r3,-8193
   134bc:	10880014 	ori	r2,r2,8192
   134c0:	20c6703a 	and	r3,r4,r3
   134c4:	2880030d 	sth	r2,12(r5)
   134c8:	28c01915 	stw	r3,100(r5)
   134cc:	d9800404 	addi	r6,sp,16
   134d0:	8009883a 	mov	r4,r16
   134d4:	0011e8c0 	call	11e8c <__sfvwrite_r>
   134d8:	1000091e 	bne	r2,zero,13500 <_puts_r+0xb8>
   134dc:	00800284 	movi	r2,10
   134e0:	dfc00917 	ldw	ra,36(sp)
   134e4:	dc400817 	ldw	r17,32(sp)
   134e8:	dc000717 	ldw	r16,28(sp)
   134ec:	dec00a04 	addi	sp,sp,40
   134f0:	f800283a 	ret
   134f4:	8009883a 	mov	r4,r16
   134f8:	00113200 	call	11320 <__sinit>
   134fc:	003fe906 	br	134a4 <__alt_data_end+0xfffd4ca4>
   13500:	00bfffc4 	movi	r2,-1
   13504:	003ff606 	br	134e0 <__alt_data_end+0xfffd4ce0>

00013508 <puts>:
   13508:	008000f4 	movhi	r2,3
   1350c:	10adc604 	addi	r2,r2,-18664
   13510:	200b883a 	mov	r5,r4
   13514:	11000017 	ldw	r4,0(r2)
   13518:	00134481 	jmpi	13448 <_puts_r>

0001351c <_realloc_r>:
   1351c:	defff604 	addi	sp,sp,-40
   13520:	dc800215 	stw	r18,8(sp)
   13524:	dfc00915 	stw	ra,36(sp)
   13528:	df000815 	stw	fp,32(sp)
   1352c:	ddc00715 	stw	r23,28(sp)
   13530:	dd800615 	stw	r22,24(sp)
   13534:	dd400515 	stw	r21,20(sp)
   13538:	dd000415 	stw	r20,16(sp)
   1353c:	dcc00315 	stw	r19,12(sp)
   13540:	dc400115 	stw	r17,4(sp)
   13544:	dc000015 	stw	r16,0(sp)
   13548:	3025883a 	mov	r18,r6
   1354c:	2800b726 	beq	r5,zero,1382c <_realloc_r+0x310>
   13550:	282b883a 	mov	r21,r5
   13554:	2029883a 	mov	r20,r4
   13558:	0028fd40 	call	28fd4 <__malloc_lock>
   1355c:	a8bfff17 	ldw	r2,-4(r21)
   13560:	043fff04 	movi	r16,-4
   13564:	90c002c4 	addi	r3,r18,11
   13568:	01000584 	movi	r4,22
   1356c:	acfffe04 	addi	r19,r21,-8
   13570:	1420703a 	and	r16,r2,r16
   13574:	20c0332e 	bgeu	r4,r3,13644 <_realloc_r+0x128>
   13578:	047ffe04 	movi	r17,-8
   1357c:	1c62703a 	and	r17,r3,r17
   13580:	8807883a 	mov	r3,r17
   13584:	88005816 	blt	r17,zero,136e8 <_realloc_r+0x1cc>
   13588:	8c805736 	bltu	r17,r18,136e8 <_realloc_r+0x1cc>
   1358c:	80c0300e 	bge	r16,r3,13650 <_realloc_r+0x134>
   13590:	070000f4 	movhi	fp,3
   13594:	e72ca204 	addi	fp,fp,-19832
   13598:	e1c00217 	ldw	r7,8(fp)
   1359c:	9c09883a 	add	r4,r19,r16
   135a0:	22000117 	ldw	r8,4(r4)
   135a4:	21c06326 	beq	r4,r7,13734 <_realloc_r+0x218>
   135a8:	017fff84 	movi	r5,-2
   135ac:	414a703a 	and	r5,r8,r5
   135b0:	214b883a 	add	r5,r4,r5
   135b4:	29800117 	ldw	r6,4(r5)
   135b8:	3180004c 	andi	r6,r6,1
   135bc:	30003f26 	beq	r6,zero,136bc <_realloc_r+0x1a0>
   135c0:	1080004c 	andi	r2,r2,1
   135c4:	10008326 	beq	r2,zero,137d4 <_realloc_r+0x2b8>
   135c8:	900b883a 	mov	r5,r18
   135cc:	a009883a 	mov	r4,r20
   135d0:	00126c00 	call	126c0 <_malloc_r>
   135d4:	1025883a 	mov	r18,r2
   135d8:	10011e26 	beq	r2,zero,13a54 <_realloc_r+0x538>
   135dc:	a93fff17 	ldw	r4,-4(r21)
   135e0:	10fffe04 	addi	r3,r2,-8
   135e4:	00bfff84 	movi	r2,-2
   135e8:	2084703a 	and	r2,r4,r2
   135ec:	9885883a 	add	r2,r19,r2
   135f0:	1880ee26 	beq	r3,r2,139ac <_realloc_r+0x490>
   135f4:	81bfff04 	addi	r6,r16,-4
   135f8:	00800904 	movi	r2,36
   135fc:	1180b836 	bltu	r2,r6,138e0 <_realloc_r+0x3c4>
   13600:	00c004c4 	movi	r3,19
   13604:	19809636 	bltu	r3,r6,13860 <_realloc_r+0x344>
   13608:	9005883a 	mov	r2,r18
   1360c:	a807883a 	mov	r3,r21
   13610:	19000017 	ldw	r4,0(r3)
   13614:	11000015 	stw	r4,0(r2)
   13618:	19000117 	ldw	r4,4(r3)
   1361c:	11000115 	stw	r4,4(r2)
   13620:	18c00217 	ldw	r3,8(r3)
   13624:	10c00215 	stw	r3,8(r2)
   13628:	a80b883a 	mov	r5,r21
   1362c:	a009883a 	mov	r4,r20
   13630:	00116a00 	call	116a0 <_free_r>
   13634:	a009883a 	mov	r4,r20
   13638:	0028fd80 	call	28fd8 <__malloc_unlock>
   1363c:	9005883a 	mov	r2,r18
   13640:	00001206 	br	1368c <_realloc_r+0x170>
   13644:	00c00404 	movi	r3,16
   13648:	1823883a 	mov	r17,r3
   1364c:	003fce06 	br	13588 <__alt_data_end+0xfffd4d88>
   13650:	a825883a 	mov	r18,r21
   13654:	8445c83a 	sub	r2,r16,r17
   13658:	00c003c4 	movi	r3,15
   1365c:	18802636 	bltu	r3,r2,136f8 <_realloc_r+0x1dc>
   13660:	99800117 	ldw	r6,4(r19)
   13664:	9c07883a 	add	r3,r19,r16
   13668:	3180004c 	andi	r6,r6,1
   1366c:	3420b03a 	or	r16,r6,r16
   13670:	9c000115 	stw	r16,4(r19)
   13674:	18800117 	ldw	r2,4(r3)
   13678:	10800054 	ori	r2,r2,1
   1367c:	18800115 	stw	r2,4(r3)
   13680:	a009883a 	mov	r4,r20
   13684:	0028fd80 	call	28fd8 <__malloc_unlock>
   13688:	9005883a 	mov	r2,r18
   1368c:	dfc00917 	ldw	ra,36(sp)
   13690:	df000817 	ldw	fp,32(sp)
   13694:	ddc00717 	ldw	r23,28(sp)
   13698:	dd800617 	ldw	r22,24(sp)
   1369c:	dd400517 	ldw	r21,20(sp)
   136a0:	dd000417 	ldw	r20,16(sp)
   136a4:	dcc00317 	ldw	r19,12(sp)
   136a8:	dc800217 	ldw	r18,8(sp)
   136ac:	dc400117 	ldw	r17,4(sp)
   136b0:	dc000017 	ldw	r16,0(sp)
   136b4:	dec00a04 	addi	sp,sp,40
   136b8:	f800283a 	ret
   136bc:	017fff04 	movi	r5,-4
   136c0:	414a703a 	and	r5,r8,r5
   136c4:	814d883a 	add	r6,r16,r5
   136c8:	30c01f16 	blt	r6,r3,13748 <_realloc_r+0x22c>
   136cc:	20800317 	ldw	r2,12(r4)
   136d0:	20c00217 	ldw	r3,8(r4)
   136d4:	a825883a 	mov	r18,r21
   136d8:	3021883a 	mov	r16,r6
   136dc:	18800315 	stw	r2,12(r3)
   136e0:	10c00215 	stw	r3,8(r2)
   136e4:	003fdb06 	br	13654 <__alt_data_end+0xfffd4e54>
   136e8:	00800304 	movi	r2,12
   136ec:	a0800015 	stw	r2,0(r20)
   136f0:	0005883a 	mov	r2,zero
   136f4:	003fe506 	br	1368c <__alt_data_end+0xfffd4e8c>
   136f8:	98c00117 	ldw	r3,4(r19)
   136fc:	9c4b883a 	add	r5,r19,r17
   13700:	11000054 	ori	r4,r2,1
   13704:	18c0004c 	andi	r3,r3,1
   13708:	1c62b03a 	or	r17,r3,r17
   1370c:	9c400115 	stw	r17,4(r19)
   13710:	29000115 	stw	r4,4(r5)
   13714:	2885883a 	add	r2,r5,r2
   13718:	10c00117 	ldw	r3,4(r2)
   1371c:	29400204 	addi	r5,r5,8
   13720:	a009883a 	mov	r4,r20
   13724:	18c00054 	ori	r3,r3,1
   13728:	10c00115 	stw	r3,4(r2)
   1372c:	00116a00 	call	116a0 <_free_r>
   13730:	003fd306 	br	13680 <__alt_data_end+0xfffd4e80>
   13734:	017fff04 	movi	r5,-4
   13738:	414a703a 	and	r5,r8,r5
   1373c:	89800404 	addi	r6,r17,16
   13740:	8151883a 	add	r8,r16,r5
   13744:	4180590e 	bge	r8,r6,138ac <_realloc_r+0x390>
   13748:	1080004c 	andi	r2,r2,1
   1374c:	103f9e1e 	bne	r2,zero,135c8 <__alt_data_end+0xfffd4dc8>
   13750:	adbffe17 	ldw	r22,-8(r21)
   13754:	00bfff04 	movi	r2,-4
   13758:	9dadc83a 	sub	r22,r19,r22
   1375c:	b1800117 	ldw	r6,4(r22)
   13760:	3084703a 	and	r2,r6,r2
   13764:	20002026 	beq	r4,zero,137e8 <_realloc_r+0x2cc>
   13768:	80af883a 	add	r23,r16,r2
   1376c:	b96f883a 	add	r23,r23,r5
   13770:	21c05f26 	beq	r4,r7,138f0 <_realloc_r+0x3d4>
   13774:	b8c01c16 	blt	r23,r3,137e8 <_realloc_r+0x2cc>
   13778:	20800317 	ldw	r2,12(r4)
   1377c:	20c00217 	ldw	r3,8(r4)
   13780:	81bfff04 	addi	r6,r16,-4
   13784:	01000904 	movi	r4,36
   13788:	18800315 	stw	r2,12(r3)
   1378c:	10c00215 	stw	r3,8(r2)
   13790:	b0c00217 	ldw	r3,8(r22)
   13794:	b0800317 	ldw	r2,12(r22)
   13798:	b4800204 	addi	r18,r22,8
   1379c:	18800315 	stw	r2,12(r3)
   137a0:	10c00215 	stw	r3,8(r2)
   137a4:	21801b36 	bltu	r4,r6,13814 <_realloc_r+0x2f8>
   137a8:	008004c4 	movi	r2,19
   137ac:	1180352e 	bgeu	r2,r6,13884 <_realloc_r+0x368>
   137b0:	a8800017 	ldw	r2,0(r21)
   137b4:	b0800215 	stw	r2,8(r22)
   137b8:	a8800117 	ldw	r2,4(r21)
   137bc:	b0800315 	stw	r2,12(r22)
   137c0:	008006c4 	movi	r2,27
   137c4:	11807f36 	bltu	r2,r6,139c4 <_realloc_r+0x4a8>
   137c8:	b0800404 	addi	r2,r22,16
   137cc:	ad400204 	addi	r21,r21,8
   137d0:	00002d06 	br	13888 <_realloc_r+0x36c>
   137d4:	adbffe17 	ldw	r22,-8(r21)
   137d8:	00bfff04 	movi	r2,-4
   137dc:	9dadc83a 	sub	r22,r19,r22
   137e0:	b1000117 	ldw	r4,4(r22)
   137e4:	2084703a 	and	r2,r4,r2
   137e8:	b03f7726 	beq	r22,zero,135c8 <__alt_data_end+0xfffd4dc8>
   137ec:	80af883a 	add	r23,r16,r2
   137f0:	b8ff7516 	blt	r23,r3,135c8 <__alt_data_end+0xfffd4dc8>
   137f4:	b0800317 	ldw	r2,12(r22)
   137f8:	b0c00217 	ldw	r3,8(r22)
   137fc:	81bfff04 	addi	r6,r16,-4
   13800:	01000904 	movi	r4,36
   13804:	18800315 	stw	r2,12(r3)
   13808:	10c00215 	stw	r3,8(r2)
   1380c:	b4800204 	addi	r18,r22,8
   13810:	21bfe52e 	bgeu	r4,r6,137a8 <__alt_data_end+0xfffd4fa8>
   13814:	a80b883a 	mov	r5,r21
   13818:	9009883a 	mov	r4,r18
   1381c:	00130f80 	call	130f8 <memmove>
   13820:	b821883a 	mov	r16,r23
   13824:	b027883a 	mov	r19,r22
   13828:	003f8a06 	br	13654 <__alt_data_end+0xfffd4e54>
   1382c:	300b883a 	mov	r5,r6
   13830:	dfc00917 	ldw	ra,36(sp)
   13834:	df000817 	ldw	fp,32(sp)
   13838:	ddc00717 	ldw	r23,28(sp)
   1383c:	dd800617 	ldw	r22,24(sp)
   13840:	dd400517 	ldw	r21,20(sp)
   13844:	dd000417 	ldw	r20,16(sp)
   13848:	dcc00317 	ldw	r19,12(sp)
   1384c:	dc800217 	ldw	r18,8(sp)
   13850:	dc400117 	ldw	r17,4(sp)
   13854:	dc000017 	ldw	r16,0(sp)
   13858:	dec00a04 	addi	sp,sp,40
   1385c:	00126c01 	jmpi	126c0 <_malloc_r>
   13860:	a8c00017 	ldw	r3,0(r21)
   13864:	90c00015 	stw	r3,0(r18)
   13868:	a8c00117 	ldw	r3,4(r21)
   1386c:	90c00115 	stw	r3,4(r18)
   13870:	00c006c4 	movi	r3,27
   13874:	19804536 	bltu	r3,r6,1398c <_realloc_r+0x470>
   13878:	90800204 	addi	r2,r18,8
   1387c:	a8c00204 	addi	r3,r21,8
   13880:	003f6306 	br	13610 <__alt_data_end+0xfffd4e10>
   13884:	9005883a 	mov	r2,r18
   13888:	a8c00017 	ldw	r3,0(r21)
   1388c:	b821883a 	mov	r16,r23
   13890:	b027883a 	mov	r19,r22
   13894:	10c00015 	stw	r3,0(r2)
   13898:	a8c00117 	ldw	r3,4(r21)
   1389c:	10c00115 	stw	r3,4(r2)
   138a0:	a8c00217 	ldw	r3,8(r21)
   138a4:	10c00215 	stw	r3,8(r2)
   138a8:	003f6a06 	br	13654 <__alt_data_end+0xfffd4e54>
   138ac:	9c67883a 	add	r19,r19,r17
   138b0:	4445c83a 	sub	r2,r8,r17
   138b4:	e4c00215 	stw	r19,8(fp)
   138b8:	10800054 	ori	r2,r2,1
   138bc:	98800115 	stw	r2,4(r19)
   138c0:	a8bfff17 	ldw	r2,-4(r21)
   138c4:	a009883a 	mov	r4,r20
   138c8:	1080004c 	andi	r2,r2,1
   138cc:	1462b03a 	or	r17,r2,r17
   138d0:	ac7fff15 	stw	r17,-4(r21)
   138d4:	0028fd80 	call	28fd8 <__malloc_unlock>
   138d8:	a805883a 	mov	r2,r21
   138dc:	003f6b06 	br	1368c <__alt_data_end+0xfffd4e8c>
   138e0:	a80b883a 	mov	r5,r21
   138e4:	9009883a 	mov	r4,r18
   138e8:	00130f80 	call	130f8 <memmove>
   138ec:	003f4e06 	br	13628 <__alt_data_end+0xfffd4e28>
   138f0:	89000404 	addi	r4,r17,16
   138f4:	b93fbc16 	blt	r23,r4,137e8 <__alt_data_end+0xfffd4fe8>
   138f8:	b0800317 	ldw	r2,12(r22)
   138fc:	b0c00217 	ldw	r3,8(r22)
   13900:	81bfff04 	addi	r6,r16,-4
   13904:	01000904 	movi	r4,36
   13908:	18800315 	stw	r2,12(r3)
   1390c:	10c00215 	stw	r3,8(r2)
   13910:	b4800204 	addi	r18,r22,8
   13914:	21804336 	bltu	r4,r6,13a24 <_realloc_r+0x508>
   13918:	008004c4 	movi	r2,19
   1391c:	11803f2e 	bgeu	r2,r6,13a1c <_realloc_r+0x500>
   13920:	a8800017 	ldw	r2,0(r21)
   13924:	b0800215 	stw	r2,8(r22)
   13928:	a8800117 	ldw	r2,4(r21)
   1392c:	b0800315 	stw	r2,12(r22)
   13930:	008006c4 	movi	r2,27
   13934:	11803f36 	bltu	r2,r6,13a34 <_realloc_r+0x518>
   13938:	b0800404 	addi	r2,r22,16
   1393c:	ad400204 	addi	r21,r21,8
   13940:	a8c00017 	ldw	r3,0(r21)
   13944:	10c00015 	stw	r3,0(r2)
   13948:	a8c00117 	ldw	r3,4(r21)
   1394c:	10c00115 	stw	r3,4(r2)
   13950:	a8c00217 	ldw	r3,8(r21)
   13954:	10c00215 	stw	r3,8(r2)
   13958:	b447883a 	add	r3,r22,r17
   1395c:	bc45c83a 	sub	r2,r23,r17
   13960:	e0c00215 	stw	r3,8(fp)
   13964:	10800054 	ori	r2,r2,1
   13968:	18800115 	stw	r2,4(r3)
   1396c:	b0800117 	ldw	r2,4(r22)
   13970:	a009883a 	mov	r4,r20
   13974:	1080004c 	andi	r2,r2,1
   13978:	1462b03a 	or	r17,r2,r17
   1397c:	b4400115 	stw	r17,4(r22)
   13980:	0028fd80 	call	28fd8 <__malloc_unlock>
   13984:	9005883a 	mov	r2,r18
   13988:	003f4006 	br	1368c <__alt_data_end+0xfffd4e8c>
   1398c:	a8c00217 	ldw	r3,8(r21)
   13990:	90c00215 	stw	r3,8(r18)
   13994:	a8c00317 	ldw	r3,12(r21)
   13998:	90c00315 	stw	r3,12(r18)
   1399c:	30801126 	beq	r6,r2,139e4 <_realloc_r+0x4c8>
   139a0:	90800404 	addi	r2,r18,16
   139a4:	a8c00404 	addi	r3,r21,16
   139a8:	003f1906 	br	13610 <__alt_data_end+0xfffd4e10>
   139ac:	90ffff17 	ldw	r3,-4(r18)
   139b0:	00bfff04 	movi	r2,-4
   139b4:	a825883a 	mov	r18,r21
   139b8:	1884703a 	and	r2,r3,r2
   139bc:	80a1883a 	add	r16,r16,r2
   139c0:	003f2406 	br	13654 <__alt_data_end+0xfffd4e54>
   139c4:	a8800217 	ldw	r2,8(r21)
   139c8:	b0800415 	stw	r2,16(r22)
   139cc:	a8800317 	ldw	r2,12(r21)
   139d0:	b0800515 	stw	r2,20(r22)
   139d4:	31000a26 	beq	r6,r4,13a00 <_realloc_r+0x4e4>
   139d8:	b0800604 	addi	r2,r22,24
   139dc:	ad400404 	addi	r21,r21,16
   139e0:	003fa906 	br	13888 <__alt_data_end+0xfffd5088>
   139e4:	a9000417 	ldw	r4,16(r21)
   139e8:	90800604 	addi	r2,r18,24
   139ec:	a8c00604 	addi	r3,r21,24
   139f0:	91000415 	stw	r4,16(r18)
   139f4:	a9000517 	ldw	r4,20(r21)
   139f8:	91000515 	stw	r4,20(r18)
   139fc:	003f0406 	br	13610 <__alt_data_end+0xfffd4e10>
   13a00:	a8c00417 	ldw	r3,16(r21)
   13a04:	ad400604 	addi	r21,r21,24
   13a08:	b0800804 	addi	r2,r22,32
   13a0c:	b0c00615 	stw	r3,24(r22)
   13a10:	a8ffff17 	ldw	r3,-4(r21)
   13a14:	b0c00715 	stw	r3,28(r22)
   13a18:	003f9b06 	br	13888 <__alt_data_end+0xfffd5088>
   13a1c:	9005883a 	mov	r2,r18
   13a20:	003fc706 	br	13940 <__alt_data_end+0xfffd5140>
   13a24:	a80b883a 	mov	r5,r21
   13a28:	9009883a 	mov	r4,r18
   13a2c:	00130f80 	call	130f8 <memmove>
   13a30:	003fc906 	br	13958 <__alt_data_end+0xfffd5158>
   13a34:	a8800217 	ldw	r2,8(r21)
   13a38:	b0800415 	stw	r2,16(r22)
   13a3c:	a8800317 	ldw	r2,12(r21)
   13a40:	b0800515 	stw	r2,20(r22)
   13a44:	31000726 	beq	r6,r4,13a64 <_realloc_r+0x548>
   13a48:	b0800604 	addi	r2,r22,24
   13a4c:	ad400404 	addi	r21,r21,16
   13a50:	003fbb06 	br	13940 <__alt_data_end+0xfffd5140>
   13a54:	a009883a 	mov	r4,r20
   13a58:	0028fd80 	call	28fd8 <__malloc_unlock>
   13a5c:	0005883a 	mov	r2,zero
   13a60:	003f0a06 	br	1368c <__alt_data_end+0xfffd4e8c>
   13a64:	a8c00417 	ldw	r3,16(r21)
   13a68:	ad400604 	addi	r21,r21,24
   13a6c:	b0800804 	addi	r2,r22,32
   13a70:	b0c00615 	stw	r3,24(r22)
   13a74:	a8ffff17 	ldw	r3,-4(r21)
   13a78:	b0c00715 	stw	r3,28(r22)
   13a7c:	003fb006 	br	13940 <__alt_data_end+0xfffd5140>

00013a80 <lflush>:
   13a80:	2080030b 	ldhu	r2,12(r4)
   13a84:	00c00244 	movi	r3,9
   13a88:	1080024c 	andi	r2,r2,9
   13a8c:	10c00226 	beq	r2,r3,13a98 <lflush+0x18>
   13a90:	0005883a 	mov	r2,zero
   13a94:	f800283a 	ret
   13a98:	0010f901 	jmpi	10f90 <fflush>

00013a9c <__srefill_r>:
   13a9c:	defffc04 	addi	sp,sp,-16
   13aa0:	dc400115 	stw	r17,4(sp)
   13aa4:	dc000015 	stw	r16,0(sp)
   13aa8:	dfc00315 	stw	ra,12(sp)
   13aac:	dc800215 	stw	r18,8(sp)
   13ab0:	2023883a 	mov	r17,r4
   13ab4:	2821883a 	mov	r16,r5
   13ab8:	20000226 	beq	r4,zero,13ac4 <__srefill_r+0x28>
   13abc:	20800e17 	ldw	r2,56(r4)
   13ac0:	10003c26 	beq	r2,zero,13bb4 <__srefill_r+0x118>
   13ac4:	80c0030b 	ldhu	r3,12(r16)
   13ac8:	1908000c 	andi	r4,r3,8192
   13acc:	1805883a 	mov	r2,r3
   13ad0:	2000071e 	bne	r4,zero,13af0 <__srefill_r+0x54>
   13ad4:	81001917 	ldw	r4,100(r16)
   13ad8:	18880014 	ori	r2,r3,8192
   13adc:	00f7ffc4 	movi	r3,-8193
   13ae0:	20c8703a 	and	r4,r4,r3
   13ae4:	8080030d 	sth	r2,12(r16)
   13ae8:	1007883a 	mov	r3,r2
   13aec:	81001915 	stw	r4,100(r16)
   13af0:	80000115 	stw	zero,4(r16)
   13af4:	1100080c 	andi	r4,r2,32
   13af8:	2000571e 	bne	r4,zero,13c58 <__srefill_r+0x1bc>
   13afc:	1100010c 	andi	r4,r2,4
   13b00:	20001f26 	beq	r4,zero,13b80 <__srefill_r+0xe4>
   13b04:	81400c17 	ldw	r5,48(r16)
   13b08:	28000826 	beq	r5,zero,13b2c <__srefill_r+0x90>
   13b0c:	80801004 	addi	r2,r16,64
   13b10:	28800226 	beq	r5,r2,13b1c <__srefill_r+0x80>
   13b14:	8809883a 	mov	r4,r17
   13b18:	00116a00 	call	116a0 <_free_r>
   13b1c:	80800f17 	ldw	r2,60(r16)
   13b20:	80000c15 	stw	zero,48(r16)
   13b24:	80800115 	stw	r2,4(r16)
   13b28:	1000391e 	bne	r2,zero,13c10 <__srefill_r+0x174>
   13b2c:	80800417 	ldw	r2,16(r16)
   13b30:	10004b26 	beq	r2,zero,13c60 <__srefill_r+0x1c4>
   13b34:	8480030b 	ldhu	r18,12(r16)
   13b38:	908000cc 	andi	r2,r18,3
   13b3c:	10001f1e 	bne	r2,zero,13bbc <__srefill_r+0x120>
   13b40:	81800417 	ldw	r6,16(r16)
   13b44:	80800817 	ldw	r2,32(r16)
   13b48:	81c00517 	ldw	r7,20(r16)
   13b4c:	81400717 	ldw	r5,28(r16)
   13b50:	81800015 	stw	r6,0(r16)
   13b54:	8809883a 	mov	r4,r17
   13b58:	103ee83a 	callr	r2
   13b5c:	80800115 	stw	r2,4(r16)
   13b60:	00800e0e 	bge	zero,r2,13b9c <__srefill_r+0x100>
   13b64:	0005883a 	mov	r2,zero
   13b68:	dfc00317 	ldw	ra,12(sp)
   13b6c:	dc800217 	ldw	r18,8(sp)
   13b70:	dc400117 	ldw	r17,4(sp)
   13b74:	dc000017 	ldw	r16,0(sp)
   13b78:	dec00404 	addi	sp,sp,16
   13b7c:	f800283a 	ret
   13b80:	1100040c 	andi	r4,r2,16
   13b84:	20003026 	beq	r4,zero,13c48 <__srefill_r+0x1ac>
   13b88:	1080020c 	andi	r2,r2,8
   13b8c:	1000241e 	bne	r2,zero,13c20 <__srefill_r+0x184>
   13b90:	18c00114 	ori	r3,r3,4
   13b94:	80c0030d 	sth	r3,12(r16)
   13b98:	003fe406 	br	13b2c <__alt_data_end+0xfffd532c>
   13b9c:	80c0030b 	ldhu	r3,12(r16)
   13ba0:	1000161e 	bne	r2,zero,13bfc <__srefill_r+0x160>
   13ba4:	18c00814 	ori	r3,r3,32
   13ba8:	00bfffc4 	movi	r2,-1
   13bac:	80c0030d 	sth	r3,12(r16)
   13bb0:	003fed06 	br	13b68 <__alt_data_end+0xfffd5368>
   13bb4:	00113200 	call	11320 <__sinit>
   13bb8:	003fc206 	br	13ac4 <__alt_data_end+0xfffd52c4>
   13bbc:	008000f4 	movhi	r2,3
   13bc0:	10adc504 	addi	r2,r2,-18668
   13bc4:	11000017 	ldw	r4,0(r2)
   13bc8:	01400074 	movhi	r5,1
   13bcc:	00800044 	movi	r2,1
   13bd0:	294ea004 	addi	r5,r5,14976
   13bd4:	8080030d 	sth	r2,12(r16)
   13bd8:	00123540 	call	12354 <_fwalk>
   13bdc:	00800244 	movi	r2,9
   13be0:	8480030d 	sth	r18,12(r16)
   13be4:	9480024c 	andi	r18,r18,9
   13be8:	90bfd51e 	bne	r18,r2,13b40 <__alt_data_end+0xfffd5340>
   13bec:	800b883a 	mov	r5,r16
   13bf0:	8809883a 	mov	r4,r17
   13bf4:	0010d180 	call	10d18 <__sflush_r>
   13bf8:	003fd106 	br	13b40 <__alt_data_end+0xfffd5340>
   13bfc:	18c01014 	ori	r3,r3,64
   13c00:	80000115 	stw	zero,4(r16)
   13c04:	00bfffc4 	movi	r2,-1
   13c08:	80c0030d 	sth	r3,12(r16)
   13c0c:	003fd606 	br	13b68 <__alt_data_end+0xfffd5368>
   13c10:	80c00e17 	ldw	r3,56(r16)
   13c14:	0005883a 	mov	r2,zero
   13c18:	80c00015 	stw	r3,0(r16)
   13c1c:	003fd206 	br	13b68 <__alt_data_end+0xfffd5368>
   13c20:	800b883a 	mov	r5,r16
   13c24:	8809883a 	mov	r4,r17
   13c28:	0010f340 	call	10f34 <_fflush_r>
   13c2c:	10000a1e 	bne	r2,zero,13c58 <__srefill_r+0x1bc>
   13c30:	8080030b 	ldhu	r2,12(r16)
   13c34:	00fffdc4 	movi	r3,-9
   13c38:	80000215 	stw	zero,8(r16)
   13c3c:	1886703a 	and	r3,r3,r2
   13c40:	80000615 	stw	zero,24(r16)
   13c44:	003fd206 	br	13b90 <__alt_data_end+0xfffd5390>
   13c48:	00800244 	movi	r2,9
   13c4c:	88800015 	stw	r2,0(r17)
   13c50:	18c01014 	ori	r3,r3,64
   13c54:	80c0030d 	sth	r3,12(r16)
   13c58:	00bfffc4 	movi	r2,-1
   13c5c:	003fc206 	br	13b68 <__alt_data_end+0xfffd5368>
   13c60:	800b883a 	mov	r5,r16
   13c64:	8809883a 	mov	r4,r17
   13c68:	00124dc0 	call	124dc <__smakebuf_r>
   13c6c:	003fb106 	br	13b34 <__alt_data_end+0xfffd5334>

00013c70 <_sbrk_r>:
   13c70:	defffd04 	addi	sp,sp,-12
   13c74:	dc000015 	stw	r16,0(sp)
   13c78:	040000f4 	movhi	r16,3
   13c7c:	dc400115 	stw	r17,4(sp)
   13c80:	84318304 	addi	r16,r16,-14836
   13c84:	2023883a 	mov	r17,r4
   13c88:	2809883a 	mov	r4,r5
   13c8c:	dfc00215 	stw	ra,8(sp)
   13c90:	80000015 	stw	zero,0(r16)
   13c94:	00290700 	call	29070 <sbrk>
   13c98:	00ffffc4 	movi	r3,-1
   13c9c:	10c00526 	beq	r2,r3,13cb4 <_sbrk_r+0x44>
   13ca0:	dfc00217 	ldw	ra,8(sp)
   13ca4:	dc400117 	ldw	r17,4(sp)
   13ca8:	dc000017 	ldw	r16,0(sp)
   13cac:	dec00304 	addi	sp,sp,12
   13cb0:	f800283a 	ret
   13cb4:	80c00017 	ldw	r3,0(r16)
   13cb8:	183ff926 	beq	r3,zero,13ca0 <__alt_data_end+0xfffd54a0>
   13cbc:	88c00015 	stw	r3,0(r17)
   13cc0:	003ff706 	br	13ca0 <__alt_data_end+0xfffd54a0>

00013cc4 <sscanf>:
   13cc4:	deffe204 	addi	sp,sp,-120
   13cc8:	dc001a15 	stw	r16,104(sp)
   13ccc:	2821883a 	mov	r16,r5
   13cd0:	dfc01b15 	stw	ra,108(sp)
   13cd4:	d9801c15 	stw	r6,112(sp)
   13cd8:	d9c01d15 	stw	r7,116(sp)
   13cdc:	00c08104 	movi	r3,516
   13ce0:	d8c0030d 	sth	r3,12(sp)
   13ce4:	d9000015 	stw	r4,0(sp)
   13ce8:	d9000415 	stw	r4,16(sp)
   13cec:	0013fd00 	call	13fd0 <strlen>
   13cf0:	00c000f4 	movhi	r3,3
   13cf4:	18edc604 	addi	r3,r3,-18664
   13cf8:	d8800115 	stw	r2,4(sp)
   13cfc:	d8800515 	stw	r2,20(sp)
   13d00:	19000017 	ldw	r4,0(r3)
   13d04:	00800074 	movhi	r2,1
   13d08:	108f8304 	addi	r2,r2,15884
   13d0c:	d8800815 	stw	r2,32(sp)
   13d10:	d9c01c04 	addi	r7,sp,112
   13d14:	800d883a 	mov	r6,r16
   13d18:	d80b883a 	mov	r5,sp
   13d1c:	00bfffc4 	movi	r2,-1
   13d20:	d8000c15 	stw	zero,48(sp)
   13d24:	d8001115 	stw	zero,68(sp)
   13d28:	d880038d 	sth	r2,14(sp)
   13d2c:	00140680 	call	14068 <__ssvfscanf_r>
   13d30:	dfc01b17 	ldw	ra,108(sp)
   13d34:	dc001a17 	ldw	r16,104(sp)
   13d38:	dec01e04 	addi	sp,sp,120
   13d3c:	f800283a 	ret

00013d40 <_sscanf_r>:
   13d40:	deffe204 	addi	sp,sp,-120
   13d44:	dc001b15 	stw	r16,108(sp)
   13d48:	2021883a 	mov	r16,r4
   13d4c:	dfc01c15 	stw	ra,112(sp)
   13d50:	d9c01d15 	stw	r7,116(sp)
   13d54:	00808104 	movi	r2,516
   13d58:	2809883a 	mov	r4,r5
   13d5c:	d9400015 	stw	r5,0(sp)
   13d60:	d9400415 	stw	r5,16(sp)
   13d64:	d9801a15 	stw	r6,104(sp)
   13d68:	d880030d 	sth	r2,12(sp)
   13d6c:	0013fd00 	call	13fd0 <strlen>
   13d70:	d8800115 	stw	r2,4(sp)
   13d74:	d8800515 	stw	r2,20(sp)
   13d78:	d9801a17 	ldw	r6,104(sp)
   13d7c:	00800074 	movhi	r2,1
   13d80:	108f8304 	addi	r2,r2,15884
   13d84:	d8800815 	stw	r2,32(sp)
   13d88:	d9c01d04 	addi	r7,sp,116
   13d8c:	d80b883a 	mov	r5,sp
   13d90:	8009883a 	mov	r4,r16
   13d94:	00bfffc4 	movi	r2,-1
   13d98:	d8000c15 	stw	zero,48(sp)
   13d9c:	d8001115 	stw	zero,68(sp)
   13da0:	d880038d 	sth	r2,14(sp)
   13da4:	00140680 	call	14068 <__ssvfscanf_r>
   13da8:	dfc01c17 	ldw	ra,112(sp)
   13dac:	dc001b17 	ldw	r16,108(sp)
   13db0:	dec01e04 	addi	sp,sp,120
   13db4:	f800283a 	ret

00013db8 <__sread>:
   13db8:	defffe04 	addi	sp,sp,-8
   13dbc:	dc000015 	stw	r16,0(sp)
   13dc0:	2821883a 	mov	r16,r5
   13dc4:	2940038f 	ldh	r5,14(r5)
   13dc8:	dfc00115 	stw	ra,4(sp)
   13dcc:	001ada80 	call	1ada8 <_read_r>
   13dd0:	10000716 	blt	r2,zero,13df0 <__sread+0x38>
   13dd4:	80c01417 	ldw	r3,80(r16)
   13dd8:	1887883a 	add	r3,r3,r2
   13ddc:	80c01415 	stw	r3,80(r16)
   13de0:	dfc00117 	ldw	ra,4(sp)
   13de4:	dc000017 	ldw	r16,0(sp)
   13de8:	dec00204 	addi	sp,sp,8
   13dec:	f800283a 	ret
   13df0:	80c0030b 	ldhu	r3,12(r16)
   13df4:	18fbffcc 	andi	r3,r3,61439
   13df8:	80c0030d 	sth	r3,12(r16)
   13dfc:	dfc00117 	ldw	ra,4(sp)
   13e00:	dc000017 	ldw	r16,0(sp)
   13e04:	dec00204 	addi	sp,sp,8
   13e08:	f800283a 	ret

00013e0c <__seofread>:
   13e0c:	0005883a 	mov	r2,zero
   13e10:	f800283a 	ret

00013e14 <__swrite>:
   13e14:	2880030b 	ldhu	r2,12(r5)
   13e18:	defffb04 	addi	sp,sp,-20
   13e1c:	dcc00315 	stw	r19,12(sp)
   13e20:	dc800215 	stw	r18,8(sp)
   13e24:	dc400115 	stw	r17,4(sp)
   13e28:	dc000015 	stw	r16,0(sp)
   13e2c:	dfc00415 	stw	ra,16(sp)
   13e30:	10c0400c 	andi	r3,r2,256
   13e34:	2821883a 	mov	r16,r5
   13e38:	2023883a 	mov	r17,r4
   13e3c:	3025883a 	mov	r18,r6
   13e40:	3827883a 	mov	r19,r7
   13e44:	18000526 	beq	r3,zero,13e5c <__swrite+0x48>
   13e48:	2940038f 	ldh	r5,14(r5)
   13e4c:	01c00084 	movi	r7,2
   13e50:	000d883a 	mov	r6,zero
   13e54:	0019a6c0 	call	19a6c <_lseek_r>
   13e58:	8080030b 	ldhu	r2,12(r16)
   13e5c:	8140038f 	ldh	r5,14(r16)
   13e60:	10bbffcc 	andi	r2,r2,61439
   13e64:	980f883a 	mov	r7,r19
   13e68:	900d883a 	mov	r6,r18
   13e6c:	8809883a 	mov	r4,r17
   13e70:	8080030d 	sth	r2,12(r16)
   13e74:	dfc00417 	ldw	ra,16(sp)
   13e78:	dcc00317 	ldw	r19,12(sp)
   13e7c:	dc800217 	ldw	r18,8(sp)
   13e80:	dc400117 	ldw	r17,4(sp)
   13e84:	dc000017 	ldw	r16,0(sp)
   13e88:	dec00504 	addi	sp,sp,20
   13e8c:	0017da81 	jmpi	17da8 <_write_r>

00013e90 <__sseek>:
   13e90:	defffe04 	addi	sp,sp,-8
   13e94:	dc000015 	stw	r16,0(sp)
   13e98:	2821883a 	mov	r16,r5
   13e9c:	2940038f 	ldh	r5,14(r5)
   13ea0:	dfc00115 	stw	ra,4(sp)
   13ea4:	0019a6c0 	call	19a6c <_lseek_r>
   13ea8:	00ffffc4 	movi	r3,-1
   13eac:	10c00826 	beq	r2,r3,13ed0 <__sseek+0x40>
   13eb0:	80c0030b 	ldhu	r3,12(r16)
   13eb4:	80801415 	stw	r2,80(r16)
   13eb8:	18c40014 	ori	r3,r3,4096
   13ebc:	80c0030d 	sth	r3,12(r16)
   13ec0:	dfc00117 	ldw	ra,4(sp)
   13ec4:	dc000017 	ldw	r16,0(sp)
   13ec8:	dec00204 	addi	sp,sp,8
   13ecc:	f800283a 	ret
   13ed0:	80c0030b 	ldhu	r3,12(r16)
   13ed4:	18fbffcc 	andi	r3,r3,61439
   13ed8:	80c0030d 	sth	r3,12(r16)
   13edc:	dfc00117 	ldw	ra,4(sp)
   13ee0:	dc000017 	ldw	r16,0(sp)
   13ee4:	dec00204 	addi	sp,sp,8
   13ee8:	f800283a 	ret

00013eec <__sclose>:
   13eec:	2940038f 	ldh	r5,14(r5)
   13ef0:	0017f5c1 	jmpi	17f5c <_close_r>

00013ef4 <strcmp>:
   13ef4:	2144b03a 	or	r2,r4,r5
   13ef8:	108000cc 	andi	r2,r2,3
   13efc:	1000171e 	bne	r2,zero,13f5c <strcmp+0x68>
   13f00:	20800017 	ldw	r2,0(r4)
   13f04:	28c00017 	ldw	r3,0(r5)
   13f08:	10c0141e 	bne	r2,r3,13f5c <strcmp+0x68>
   13f0c:	027fbff4 	movhi	r9,65279
   13f10:	4a7fbfc4 	addi	r9,r9,-257
   13f14:	0086303a 	nor	r3,zero,r2
   13f18:	02202074 	movhi	r8,32897
   13f1c:	1245883a 	add	r2,r2,r9
   13f20:	42202004 	addi	r8,r8,-32640
   13f24:	10c4703a 	and	r2,r2,r3
   13f28:	1204703a 	and	r2,r2,r8
   13f2c:	10000226 	beq	r2,zero,13f38 <strcmp+0x44>
   13f30:	00002306 	br	13fc0 <strcmp+0xcc>
   13f34:	1000221e 	bne	r2,zero,13fc0 <strcmp+0xcc>
   13f38:	21000104 	addi	r4,r4,4
   13f3c:	20c00017 	ldw	r3,0(r4)
   13f40:	29400104 	addi	r5,r5,4
   13f44:	29800017 	ldw	r6,0(r5)
   13f48:	1a4f883a 	add	r7,r3,r9
   13f4c:	00c4303a 	nor	r2,zero,r3
   13f50:	3884703a 	and	r2,r7,r2
   13f54:	1204703a 	and	r2,r2,r8
   13f58:	19bff626 	beq	r3,r6,13f34 <__alt_data_end+0xfffd5734>
   13f5c:	20800003 	ldbu	r2,0(r4)
   13f60:	10c03fcc 	andi	r3,r2,255
   13f64:	18c0201c 	xori	r3,r3,128
   13f68:	18ffe004 	addi	r3,r3,-128
   13f6c:	18000c26 	beq	r3,zero,13fa0 <strcmp+0xac>
   13f70:	29800007 	ldb	r6,0(r5)
   13f74:	19800326 	beq	r3,r6,13f84 <strcmp+0x90>
   13f78:	00001306 	br	13fc8 <strcmp+0xd4>
   13f7c:	29800007 	ldb	r6,0(r5)
   13f80:	11800b1e 	bne	r2,r6,13fb0 <strcmp+0xbc>
   13f84:	21000044 	addi	r4,r4,1
   13f88:	20c00003 	ldbu	r3,0(r4)
   13f8c:	29400044 	addi	r5,r5,1
   13f90:	18803fcc 	andi	r2,r3,255
   13f94:	1080201c 	xori	r2,r2,128
   13f98:	10bfe004 	addi	r2,r2,-128
   13f9c:	103ff71e 	bne	r2,zero,13f7c <__alt_data_end+0xfffd577c>
   13fa0:	0007883a 	mov	r3,zero
   13fa4:	28800003 	ldbu	r2,0(r5)
   13fa8:	1885c83a 	sub	r2,r3,r2
   13fac:	f800283a 	ret
   13fb0:	28800003 	ldbu	r2,0(r5)
   13fb4:	18c03fcc 	andi	r3,r3,255
   13fb8:	1885c83a 	sub	r2,r3,r2
   13fbc:	f800283a 	ret
   13fc0:	0005883a 	mov	r2,zero
   13fc4:	f800283a 	ret
   13fc8:	10c03fcc 	andi	r3,r2,255
   13fcc:	003ff506 	br	13fa4 <__alt_data_end+0xfffd57a4>

00013fd0 <strlen>:
   13fd0:	208000cc 	andi	r2,r4,3
   13fd4:	10002026 	beq	r2,zero,14058 <strlen+0x88>
   13fd8:	20800007 	ldb	r2,0(r4)
   13fdc:	10002026 	beq	r2,zero,14060 <strlen+0x90>
   13fe0:	2005883a 	mov	r2,r4
   13fe4:	00000206 	br	13ff0 <strlen+0x20>
   13fe8:	10c00007 	ldb	r3,0(r2)
   13fec:	18001826 	beq	r3,zero,14050 <strlen+0x80>
   13ff0:	10800044 	addi	r2,r2,1
   13ff4:	10c000cc 	andi	r3,r2,3
   13ff8:	183ffb1e 	bne	r3,zero,13fe8 <__alt_data_end+0xfffd57e8>
   13ffc:	10c00017 	ldw	r3,0(r2)
   14000:	01ffbff4 	movhi	r7,65279
   14004:	39ffbfc4 	addi	r7,r7,-257
   14008:	00ca303a 	nor	r5,zero,r3
   1400c:	01a02074 	movhi	r6,32897
   14010:	19c7883a 	add	r3,r3,r7
   14014:	31a02004 	addi	r6,r6,-32640
   14018:	1946703a 	and	r3,r3,r5
   1401c:	1986703a 	and	r3,r3,r6
   14020:	1800091e 	bne	r3,zero,14048 <strlen+0x78>
   14024:	10800104 	addi	r2,r2,4
   14028:	10c00017 	ldw	r3,0(r2)
   1402c:	19cb883a 	add	r5,r3,r7
   14030:	00c6303a 	nor	r3,zero,r3
   14034:	28c6703a 	and	r3,r5,r3
   14038:	1986703a 	and	r3,r3,r6
   1403c:	183ff926 	beq	r3,zero,14024 <__alt_data_end+0xfffd5824>
   14040:	00000106 	br	14048 <strlen+0x78>
   14044:	10800044 	addi	r2,r2,1
   14048:	10c00007 	ldb	r3,0(r2)
   1404c:	183ffd1e 	bne	r3,zero,14044 <__alt_data_end+0xfffd5844>
   14050:	1105c83a 	sub	r2,r2,r4
   14054:	f800283a 	ret
   14058:	2005883a 	mov	r2,r4
   1405c:	003fe706 	br	13ffc <__alt_data_end+0xfffd57fc>
   14060:	0005883a 	mov	r2,zero
   14064:	f800283a 	ret

00014068 <__ssvfscanf_r>:
   14068:	2880030b 	ldhu	r2,12(r5)
   1406c:	deff4b04 	addi	sp,sp,-724
   14070:	df00b315 	stw	fp,716(sp)
   14074:	ddc0b215 	stw	r23,712(sp)
   14078:	dfc0b415 	stw	ra,720(sp)
   1407c:	dd80b115 	stw	r22,708(sp)
   14080:	dd40b015 	stw	r21,704(sp)
   14084:	dd00af15 	stw	r20,700(sp)
   14088:	dcc0ae15 	stw	r19,696(sp)
   1408c:	dc80ad15 	stw	r18,692(sp)
   14090:	dc40ac15 	stw	r17,688(sp)
   14094:	dc00ab15 	stw	r16,684(sp)
   14098:	10c8000c 	andi	r3,r2,8192
   1409c:	d9c09c15 	stw	r7,624(sp)
   140a0:	2839883a 	mov	fp,r5
   140a4:	202f883a 	mov	r23,r4
   140a8:	1800061e 	bne	r3,zero,140c4 <__ssvfscanf_r+0x5c>
   140ac:	29001917 	ldw	r4,100(r5)
   140b0:	00f7ffc4 	movi	r3,-8193
   140b4:	10880014 	ori	r2,r2,8192
   140b8:	20c6703a 	and	r3,r4,r3
   140bc:	2880030d 	sth	r2,12(r5)
   140c0:	28c01915 	stw	r3,100(r5)
   140c4:	30800003 	ldbu	r2,0(r6)
   140c8:	0021883a 	mov	r16,zero
   140cc:	058000f4 	movhi	r22,3
   140d0:	d800a115 	stw	zero,644(sp)
   140d4:	d8009e15 	stw	zero,632(sp)
   140d8:	d800a015 	stw	zero,640(sp)
   140dc:	d8809b15 	stw	r2,620(sp)
   140e0:	b5adc904 	addi	r22,r22,-18652
   140e4:	8025883a 	mov	r18,r16
   140e8:	e027883a 	mov	r19,fp
   140ec:	35000044 	addi	r20,r6,1
   140f0:	10001e26 	beq	r2,zero,1416c <__ssvfscanf_r+0x104>
   140f4:	b4000017 	ldw	r16,0(r22)
   140f8:	8087883a 	add	r3,r16,r2
   140fc:	18c00043 	ldbu	r3,1(r3)
   14100:	18c0020c 	andi	r3,r3,8
   14104:	18001b26 	beq	r3,zero,14174 <__ssvfscanf_r+0x10c>
   14108:	98800117 	ldw	r2,4(r19)
   1410c:	00800e0e 	bge	zero,r2,14148 <__ssvfscanf_r+0xe0>
   14110:	98c00017 	ldw	r3,0(r19)
   14114:	b1000017 	ldw	r4,0(r22)
   14118:	18800003 	ldbu	r2,0(r3)
   1411c:	2085883a 	add	r2,r4,r2
   14120:	10800043 	ldbu	r2,1(r2)
   14124:	1080020c 	andi	r2,r2,8
   14128:	10000b26 	beq	r2,zero,14158 <__ssvfscanf_r+0xf0>
   1412c:	98800117 	ldw	r2,4(r19)
   14130:	18c00044 	addi	r3,r3,1
   14134:	98c00015 	stw	r3,0(r19)
   14138:	10bfffc4 	addi	r2,r2,-1
   1413c:	98800115 	stw	r2,4(r19)
   14140:	94800044 	addi	r18,r18,1
   14144:	00bff216 	blt	zero,r2,14110 <__alt_data_end+0xfffd5910>
   14148:	980b883a 	mov	r5,r19
   1414c:	b809883a 	mov	r4,r23
   14150:	001d3380 	call	1d338 <__ssrefill_r>
   14154:	103fee26 	beq	r2,zero,14110 <__alt_data_end+0xfffd5910>
   14158:	a00d883a 	mov	r6,r20
   1415c:	30800003 	ldbu	r2,0(r6)
   14160:	35000044 	addi	r20,r6,1
   14164:	d8809b15 	stw	r2,620(sp)
   14168:	103fe21e 	bne	r2,zero,140f4 <__alt_data_end+0xfffd58f4>
   1416c:	d880a017 	ldw	r2,640(sp)
   14170:	00009a06 	br	143dc <__ssvfscanf_r+0x374>
   14174:	00c00944 	movi	r3,37
   14178:	10c0891e 	bne	r2,r3,143a0 <__ssvfscanf_r+0x338>
   1417c:	0039883a 	mov	fp,zero
   14180:	35400043 	ldbu	r21,1(r6)
   14184:	0023883a 	mov	r17,zero
   14188:	01801e04 	movi	r6,120
   1418c:	00c01b04 	movi	r3,108
   14190:	e009883a 	mov	r4,fp
   14194:	a1c00044 	addi	r7,r20,1
   14198:	3540a236 	bltu	r6,r21,14424 <__ssvfscanf_r+0x3bc>
   1419c:	a80490ba 	slli	r2,r21,2
   141a0:	01400074 	movhi	r5,1
   141a4:	29506d04 	addi	r5,r5,16820
   141a8:	1145883a 	add	r2,r2,r5
   141ac:	10800017 	ldw	r2,0(r2)
   141b0:	1000683a 	jmp	r2
   141b4:	000143d8 	cmpnei	zero,zero,1295
   141b8:	00014424 	muli	zero,zero,1296
   141bc:	00014424 	muli	zero,zero,1296
   141c0:	00014424 	muli	zero,zero,1296
   141c4:	00014424 	muli	zero,zero,1296
   141c8:	00014424 	muli	zero,zero,1296
   141cc:	00014424 	muli	zero,zero,1296
   141d0:	00014424 	muli	zero,zero,1296
   141d4:	00014424 	muli	zero,zero,1296
   141d8:	00014424 	muli	zero,zero,1296
   141dc:	00014424 	muli	zero,zero,1296
   141e0:	00014424 	muli	zero,zero,1296
   141e4:	00014424 	muli	zero,zero,1296
   141e8:	00014424 	muli	zero,zero,1296
   141ec:	00014424 	muli	zero,zero,1296
   141f0:	00014424 	muli	zero,zero,1296
   141f4:	00014424 	muli	zero,zero,1296
   141f8:	00014424 	muli	zero,zero,1296
   141fc:	00014424 	muli	zero,zero,1296
   14200:	00014424 	muli	zero,zero,1296
   14204:	00014424 	muli	zero,zero,1296
   14208:	00014424 	muli	zero,zero,1296
   1420c:	00014424 	muli	zero,zero,1296
   14210:	00014424 	muli	zero,zero,1296
   14214:	00014424 	muli	zero,zero,1296
   14218:	00014424 	muli	zero,zero,1296
   1421c:	00014424 	muli	zero,zero,1296
   14220:	00014424 	muli	zero,zero,1296
   14224:	00014424 	muli	zero,zero,1296
   14228:	00014424 	muli	zero,zero,1296
   1422c:	00014424 	muli	zero,zero,1296
   14230:	00014424 	muli	zero,zero,1296
   14234:	00014424 	muli	zero,zero,1296
   14238:	00014424 	muli	zero,zero,1296
   1423c:	00014424 	muli	zero,zero,1296
   14240:	00014424 	muli	zero,zero,1296
   14244:	00014424 	muli	zero,zero,1296
   14248:	00014398 	cmpnei	zero,zero,1294
   1424c:	00014424 	muli	zero,zero,1296
   14250:	00014424 	muli	zero,zero,1296
   14254:	00014424 	muli	zero,zero,1296
   14258:	00014424 	muli	zero,zero,1296
   1425c:	0001440c 	andi	zero,zero,1296
   14260:	00014424 	muli	zero,zero,1296
   14264:	00014424 	muli	zero,zero,1296
   14268:	00014424 	muli	zero,zero,1296
   1426c:	00014424 	muli	zero,zero,1296
   14270:	00014424 	muli	zero,zero,1296
   14274:	0001456c 	andhi	zero,zero,1301
   14278:	0001456c 	andhi	zero,zero,1301
   1427c:	0001456c 	andhi	zero,zero,1301
   14280:	0001456c 	andhi	zero,zero,1301
   14284:	0001456c 	andhi	zero,zero,1301
   14288:	0001456c 	andhi	zero,zero,1301
   1428c:	0001456c 	andhi	zero,zero,1301
   14290:	0001456c 	andhi	zero,zero,1301
   14294:	0001456c 	andhi	zero,zero,1301
   14298:	0001456c 	andhi	zero,zero,1301
   1429c:	00014424 	muli	zero,zero,1296
   142a0:	00014424 	muli	zero,zero,1296
   142a4:	00014424 	muli	zero,zero,1296
   142a8:	00014424 	muli	zero,zero,1296
   142ac:	00014424 	muli	zero,zero,1296
   142b0:	00014424 	muli	zero,zero,1296
   142b4:	00014424 	muli	zero,zero,1296
   142b8:	00014424 	muli	zero,zero,1296
   142bc:	00014424 	muli	zero,zero,1296
   142c0:	00014424 	muli	zero,zero,1296
   142c4:	0001453c 	xorhi	zero,zero,1300
   142c8:	00014618 	cmpnei	zero,zero,1304
   142cc:	00014424 	muli	zero,zero,1296
   142d0:	00014618 	cmpnei	zero,zero,1304
   142d4:	00014424 	muli	zero,zero,1296
   142d8:	00014424 	muli	zero,zero,1296
   142dc:	00014424 	muli	zero,zero,1296
   142e0:	00014424 	muli	zero,zero,1296
   142e4:	00014604 	movi	zero,1304
   142e8:	00014424 	muli	zero,zero,1296
   142ec:	00014424 	muli	zero,zero,1296
   142f0:	000145d4 	movui	zero,1303
   142f4:	00014424 	muli	zero,zero,1296
   142f8:	00014424 	muli	zero,zero,1296
   142fc:	00014424 	muli	zero,zero,1296
   14300:	00014424 	muli	zero,zero,1296
   14304:	00014424 	muli	zero,zero,1296
   14308:	00014424 	muli	zero,zero,1296
   1430c:	00014424 	muli	zero,zero,1296
   14310:	00014424 	muli	zero,zero,1296
   14314:	000145a4 	muli	zero,zero,1302
   14318:	00014424 	muli	zero,zero,1296
   1431c:	00014424 	muli	zero,zero,1296
   14320:	00014760 	cmpeqi	zero,zero,1309
   14324:	00014424 	muli	zero,zero,1296
   14328:	00014424 	muli	zero,zero,1296
   1432c:	00014424 	muli	zero,zero,1296
   14330:	00014424 	muli	zero,zero,1296
   14334:	00014424 	muli	zero,zero,1296
   14338:	00014424 	muli	zero,zero,1296
   1433c:	00014424 	muli	zero,zero,1296
   14340:	000146e0 	cmpeqi	zero,zero,1307
   14344:	000146b4 	movhi	zero,1306
   14348:	00014618 	cmpnei	zero,zero,1304
   1434c:	00014618 	cmpnei	zero,zero,1304
   14350:	00014618 	cmpnei	zero,zero,1304
   14354:	000146a0 	cmpeqi	zero,zero,1306
   14358:	000147f0 	cmpltui	zero,zero,1311
   1435c:	00014424 	muli	zero,zero,1296
   14360:	00014424 	muli	zero,zero,1296
   14364:	0001468c 	andi	zero,zero,1306
   14368:	00014424 	muli	zero,zero,1296
   1436c:	0001465c 	xori	zero,zero,1305
   14370:	00014630 	cmpltui	zero,zero,1304
   14374:	0001450c 	andi	zero,zero,1300
   14378:	00014424 	muli	zero,zero,1296
   1437c:	00014424 	muli	zero,zero,1296
   14380:	000144f4 	movhi	zero,1299
   14384:	00014424 	muli	zero,zero,1296
   14388:	00014478 	rdprs	zero,zero,1297
   1438c:	00014424 	muli	zero,zero,1296
   14390:	00014424 	muli	zero,zero,1296
   14394:	000145a4 	muli	zero,zero,1302
   14398:	d9c09d15 	stw	r7,628(sp)
   1439c:	3829883a 	mov	r20,r7
   143a0:	98800117 	ldw	r2,4(r19)
   143a4:	0081c60e 	bge	zero,r2,14ac0 <__ssvfscanf_r+0xa58>
   143a8:	98800017 	ldw	r2,0(r19)
   143ac:	a0ffffc3 	ldbu	r3,-1(r20)
   143b0:	11000003 	ldbu	r4,0(r2)
   143b4:	20ff6d1e 	bne	r4,r3,1416c <__alt_data_end+0xfffd596c>
   143b8:	98c00117 	ldw	r3,4(r19)
   143bc:	10800044 	addi	r2,r2,1
   143c0:	98800015 	stw	r2,0(r19)
   143c4:	18bfffc4 	addi	r2,r3,-1
   143c8:	98800115 	stw	r2,4(r19)
   143cc:	94800044 	addi	r18,r18,1
   143d0:	a00d883a 	mov	r6,r20
   143d4:	003f6106 	br	1415c <__alt_data_end+0xfffd595c>
   143d8:	00bfffc4 	movi	r2,-1
   143dc:	dfc0b417 	ldw	ra,720(sp)
   143e0:	df00b317 	ldw	fp,716(sp)
   143e4:	ddc0b217 	ldw	r23,712(sp)
   143e8:	dd80b117 	ldw	r22,708(sp)
   143ec:	dd40b017 	ldw	r21,704(sp)
   143f0:	dd00af17 	ldw	r20,700(sp)
   143f4:	dcc0ae17 	ldw	r19,696(sp)
   143f8:	dc80ad17 	ldw	r18,692(sp)
   143fc:	dc40ac17 	ldw	r17,688(sp)
   14400:	dc00ab17 	ldw	r16,684(sp)
   14404:	dec0b504 	addi	sp,sp,724
   14408:	f800283a 	ret
   1440c:	a1400043 	ldbu	r5,1(r20)
   14410:	3829883a 	mov	r20,r7
   14414:	8c400414 	ori	r17,r17,16
   14418:	2d403fcc 	andi	r21,r5,255
   1441c:	a1c00044 	addi	r7,r20,1
   14420:	357f5e2e 	bgeu	r6,r21,1419c <__alt_data_end+0xfffd599c>
   14424:	856b883a 	add	r21,r16,r21
   14428:	a8800043 	ldbu	r2,1(r21)
   1442c:	d9c09d15 	stw	r7,628(sp)
   14430:	00c00044 	movi	r3,1
   14434:	108000cc 	andi	r2,r2,3
   14438:	2039883a 	mov	fp,r4
   1443c:	10c1a526 	beq	r2,r3,14ad4 <__ssvfscanf_r+0xa6c>
   14440:	98800117 	ldw	r2,4(r19)
   14444:	00804216 	blt	zero,r2,14550 <__ssvfscanf_r+0x4e8>
   14448:	980b883a 	mov	r5,r19
   1444c:	b809883a 	mov	r4,r23
   14450:	001d3380 	call	1d338 <__ssrefill_r>
   14454:	10015e1e 	bne	r2,zero,149d0 <__ssvfscanf_r+0x968>
   14458:	010000b4 	movhi	r4,2
   1445c:	2131c104 	addi	r4,r4,-14588
   14460:	01400284 	movi	r5,10
   14464:	b4000017 	ldw	r16,0(r22)
   14468:	d900a115 	stw	r4,644(sp)
   1446c:	d9409e15 	stw	r5,632(sp)
   14470:	050000c4 	movi	r20,3
   14474:	00000a06 	br	144a0 <__ssvfscanf_r+0x438>
   14478:	98800117 	ldw	r2,4(r19)
   1447c:	d9c09d15 	stw	r7,628(sp)
   14480:	2039883a 	mov	fp,r4
   14484:	0081e20e 	bge	zero,r2,14c10 <__ssvfscanf_r+0xba8>
   14488:	00c000b4 	movhi	r3,2
   1448c:	18f31f04 	addi	r3,r3,-13188
   14490:	01000284 	movi	r4,10
   14494:	d8c0a115 	stw	r3,644(sp)
   14498:	d9009e15 	stw	r4,632(sp)
   1449c:	050000c4 	movi	r20,3
   144a0:	98c00017 	ldw	r3,0(r19)
   144a4:	00000206 	br	144b0 <__ssvfscanf_r+0x448>
   144a8:	18c00044 	addi	r3,r3,1
   144ac:	98c00015 	stw	r3,0(r19)
   144b0:	19000003 	ldbu	r4,0(r3)
   144b4:	20803fcc 	andi	r2,r4,255
   144b8:	8085883a 	add	r2,r16,r2
   144bc:	10800043 	ldbu	r2,1(r2)
   144c0:	1140020c 	andi	r5,r2,8
   144c4:	28020126 	beq	r5,zero,14ccc <__ssvfscanf_r+0xc64>
   144c8:	98800117 	ldw	r2,4(r19)
   144cc:	94800044 	addi	r18,r18,1
   144d0:	10bfffc4 	addi	r2,r2,-1
   144d4:	98800115 	stw	r2,4(r19)
   144d8:	00bff316 	blt	zero,r2,144a8 <__alt_data_end+0xfffd5ca8>
   144dc:	980b883a 	mov	r5,r19
   144e0:	b809883a 	mov	r4,r23
   144e4:	001d3380 	call	1d338 <__ssrefill_r>
   144e8:	1001391e 	bne	r2,zero,149d0 <__ssvfscanf_r+0x968>
   144ec:	b4000017 	ldw	r16,0(r22)
   144f0:	003feb06 	br	144a0 <__alt_data_end+0xfffd5ca0>
   144f4:	98800117 	ldw	r2,4(r19)
   144f8:	d9c09d15 	stw	r7,628(sp)
   144fc:	2039883a 	mov	fp,r4
   14500:	0081aa0e 	bge	zero,r2,14bac <__ssvfscanf_r+0xb44>
   14504:	05000084 	movi	r20,2
   14508:	003fe506 	br	144a0 <__alt_data_end+0xfffd5ca0>
   1450c:	98800117 	ldw	r2,4(r19)
   14510:	d9c09d15 	stw	r7,628(sp)
   14514:	2039883a 	mov	fp,r4
   14518:	8c408814 	ori	r17,r17,544
   1451c:	0081df0e 	bge	zero,r2,14c9c <__ssvfscanf_r+0xc34>
   14520:	00c000b4 	movhi	r3,2
   14524:	18f31f04 	addi	r3,r3,-13188
   14528:	01000404 	movi	r4,16
   1452c:	d8c0a115 	stw	r3,644(sp)
   14530:	d9009e15 	stw	r4,632(sp)
   14534:	050000c4 	movi	r20,3
   14538:	003fd906 	br	144a0 <__alt_data_end+0xfffd5ca0>
   1453c:	98800117 	ldw	r2,4(r19)
   14540:	d9c09d15 	stw	r7,628(sp)
   14544:	2039883a 	mov	fp,r4
   14548:	8c400054 	ori	r17,r17,1
   1454c:	0081850e 	bge	zero,r2,14b64 <__ssvfscanf_r+0xafc>
   14550:	00c000b4 	movhi	r3,2
   14554:	18f1c104 	addi	r3,r3,-14588
   14558:	01000284 	movi	r4,10
   1455c:	d8c0a115 	stw	r3,644(sp)
   14560:	d9009e15 	stw	r4,632(sp)
   14564:	050000c4 	movi	r20,3
   14568:	003fcd06 	br	144a0 <__alt_data_end+0xfffd5ca0>
   1456c:	01400284 	movi	r5,10
   14570:	d8c0a615 	stw	r3,664(sp)
   14574:	d980a915 	stw	r6,676(sp)
   14578:	d9c0aa15 	stw	r7,680(sp)
   1457c:	0025f840 	call	25f84 <__mulsi3>
   14580:	a1400043 	ldbu	r5,1(r20)
   14584:	d9c0aa17 	ldw	r7,680(sp)
   14588:	1545883a 	add	r2,r2,r21
   1458c:	113ff404 	addi	r4,r2,-48
   14590:	3829883a 	mov	r20,r7
   14594:	2d403fcc 	andi	r21,r5,255
   14598:	d8c0a617 	ldw	r3,664(sp)
   1459c:	d980a917 	ldw	r6,676(sp)
   145a0:	003efc06 	br	14194 <__alt_data_end+0xfffd5994>
   145a4:	98800117 	ldw	r2,4(r19)
   145a8:	d9c09d15 	stw	r7,628(sp)
   145ac:	2039883a 	mov	fp,r4
   145b0:	8c408014 	ori	r17,r17,512
   145b4:	0081710e 	bge	zero,r2,14b7c <__ssvfscanf_r+0xb14>
   145b8:	014000b4 	movhi	r5,2
   145bc:	29731f04 	addi	r5,r5,-13188
   145c0:	00800404 	movi	r2,16
   145c4:	d940a115 	stw	r5,644(sp)
   145c8:	d8809e15 	stw	r2,632(sp)
   145cc:	050000c4 	movi	r20,3
   145d0:	003fb306 	br	144a0 <__alt_data_end+0xfffd5ca0>
   145d4:	98800117 	ldw	r2,4(r19)
   145d8:	d9c09d15 	stw	r7,628(sp)
   145dc:	2039883a 	mov	fp,r4
   145e0:	8c400054 	ori	r17,r17,1
   145e4:	0081840e 	bge	zero,r2,14bf8 <__ssvfscanf_r+0xb90>
   145e8:	014000b4 	movhi	r5,2
   145ec:	29731f04 	addi	r5,r5,-13188
   145f0:	00800204 	movi	r2,8
   145f4:	d940a115 	stw	r5,644(sp)
   145f8:	d8809e15 	stw	r2,632(sp)
   145fc:	050000c4 	movi	r20,3
   14600:	003fa706 	br	144a0 <__alt_data_end+0xfffd5ca0>
   14604:	a1400043 	ldbu	r5,1(r20)
   14608:	8c400094 	ori	r17,r17,2
   1460c:	3829883a 	mov	r20,r7
   14610:	2d403fcc 	andi	r21,r5,255
   14614:	003edf06 	br	14194 <__alt_data_end+0xfffd5994>
   14618:	98800117 	ldw	r2,4(r19)
   1461c:	d9c09d15 	stw	r7,628(sp)
   14620:	2039883a 	mov	fp,r4
   14624:	00816d0e 	bge	zero,r2,14bdc <__ssvfscanf_r+0xb74>
   14628:	05000104 	movi	r20,4
   1462c:	003f9c06 	br	144a0 <__alt_data_end+0xfffd5ca0>
   14630:	98800117 	ldw	r2,4(r19)
   14634:	d9c09d15 	stw	r7,628(sp)
   14638:	2039883a 	mov	fp,r4
   1463c:	0081800e 	bge	zero,r2,14c40 <__ssvfscanf_r+0xbd8>
   14640:	010000b4 	movhi	r4,2
   14644:	21331f04 	addi	r4,r4,-13188
   14648:	01400204 	movi	r5,8
   1464c:	d900a115 	stw	r4,644(sp)
   14650:	d9409e15 	stw	r5,632(sp)
   14654:	050000c4 	movi	r20,3
   14658:	003f9106 	br	144a0 <__alt_data_end+0xfffd5ca0>
   1465c:	d9c09d15 	stw	r7,628(sp)
   14660:	8880040c 	andi	r2,r17,16
   14664:	1000a01e 	bne	r2,zero,148e8 <__ssvfscanf_r+0x880>
   14668:	8880010c 	andi	r2,r17,4
   1466c:	10012826 	beq	r2,zero,14b10 <__ssvfscanf_r+0xaa8>
   14670:	d9009c17 	ldw	r4,624(sp)
   14674:	3829883a 	mov	r20,r7
   14678:	20800017 	ldw	r2,0(r4)
   1467c:	21000104 	addi	r4,r4,4
   14680:	d9009c15 	stw	r4,624(sp)
   14684:	1480000d 	sth	r18,0(r2)
   14688:	003eb306 	br	14158 <__alt_data_end+0xfffd5958>
   1468c:	a5400043 	ldbu	r21,1(r20)
   14690:	a8c11a26 	beq	r21,r3,14afc <__ssvfscanf_r+0xa94>
   14694:	8c400054 	ori	r17,r17,1
   14698:	3829883a 	mov	r20,r7
   1469c:	003ebd06 	br	14194 <__alt_data_end+0xfffd5994>
   146a0:	a1400043 	ldbu	r5,1(r20)
   146a4:	8c400114 	ori	r17,r17,4
   146a8:	3829883a 	mov	r20,r7
   146ac:	2d403fcc 	andi	r21,r5,255
   146b0:	003eb806 	br	14194 <__alt_data_end+0xfffd5994>
   146b4:	98800117 	ldw	r2,4(r19)
   146b8:	d9c09d15 	stw	r7,628(sp)
   146bc:	2039883a 	mov	fp,r4
   146c0:	00bf610e 	bge	zero,r2,14448 <__alt_data_end+0xfffd5c48>
   146c4:	008000b4 	movhi	r2,2
   146c8:	10b1c104 	addi	r2,r2,-14588
   146cc:	00c00284 	movi	r3,10
   146d0:	d880a115 	stw	r2,644(sp)
   146d4:	d8c09e15 	stw	r3,632(sp)
   146d8:	050000c4 	movi	r20,3
   146dc:	003f7006 	br	144a0 <__alt_data_end+0xfffd5ca0>
   146e0:	98800117 	ldw	r2,4(r19)
   146e4:	d9c09d15 	stw	r7,628(sp)
   146e8:	2039883a 	mov	fp,r4
   146ec:	0080c60e 	bge	zero,r2,14a08 <__ssvfscanf_r+0x9a0>
   146f0:	e000011e 	bne	fp,zero,146f8 <__ssvfscanf_r+0x690>
   146f4:	07000044 	movi	fp,1
   146f8:	8880004c 	andi	r2,r17,1
   146fc:	1000461e 	bne	r2,zero,14818 <__ssvfscanf_r+0x7b0>
   14700:	8c40040c 	andi	r17,r17,16
   14704:	8800dc26 	beq	r17,zero,14a78 <__ssvfscanf_r+0xa10>
   14708:	0021883a 	mov	r16,zero
   1470c:	00000806 	br	14730 <__ssvfscanf_r+0x6c8>
   14710:	1887883a 	add	r3,r3,r2
   14714:	980b883a 	mov	r5,r19
   14718:	b809883a 	mov	r4,r23
   1471c:	98c00015 	stw	r3,0(r19)
   14720:	80a1883a 	add	r16,r16,r2
   14724:	e0b9c83a 	sub	fp,fp,r2
   14728:	001d3380 	call	1d338 <__ssrefill_r>
   1472c:	1000cc1e 	bne	r2,zero,14a60 <__ssvfscanf_r+0x9f8>
   14730:	98800117 	ldw	r2,4(r19)
   14734:	98c00017 	ldw	r3,0(r19)
   14738:	173ff516 	blt	r2,fp,14710 <__alt_data_end+0xfffd5f10>
   1473c:	1705c83a 	sub	r2,r2,fp
   14740:	1f15883a 	add	r10,r3,fp
   14744:	8721883a 	add	r16,r16,fp
   14748:	98800115 	stw	r2,4(r19)
   1474c:	9a800015 	stw	r10,0(r19)
   14750:	dd009d17 	ldw	r20,628(sp)
   14754:	9425883a 	add	r18,r18,r16
   14758:	a00d883a 	mov	r6,r20
   1475c:	003e7f06 	br	1415c <__alt_data_end+0xfffd595c>
   14760:	2039883a 	mov	fp,r4
   14764:	380b883a 	mov	r5,r7
   14768:	d9005884 	addi	r4,sp,354
   1476c:	d9c09d15 	stw	r7,628(sp)
   14770:	001ae080 	call	1ae08 <__sccl>
   14774:	1029883a 	mov	r20,r2
   14778:	98800117 	ldw	r2,4(r19)
   1477c:	0081120e 	bge	zero,r2,14bc8 <__ssvfscanf_r+0xb60>
   14780:	99000017 	ldw	r4,0(r19)
   14784:	20800003 	ldbu	r2,0(r4)
   14788:	e0005a26 	beq	fp,zero,148f4 <__ssvfscanf_r+0x88c>
   1478c:	8c40040c 	andi	r17,r17,16
   14790:	88005b26 	beq	r17,zero,14900 <__ssvfscanf_r+0x898>
   14794:	e023883a 	mov	r17,fp
   14798:	0021883a 	mov	r16,zero
   1479c:	00000106 	br	147a4 <__ssvfscanf_r+0x73c>
   147a0:	20800003 	ldbu	r2,0(r4)
   147a4:	10803fcc 	andi	r2,r2,255
   147a8:	d8c05884 	addi	r3,sp,354
   147ac:	1885883a 	add	r2,r3,r2
   147b0:	10800007 	ldb	r2,0(r2)
   147b4:	1000ae26 	beq	r2,zero,14a70 <__ssvfscanf_r+0xa08>
   147b8:	98800117 	ldw	r2,4(r19)
   147bc:	21000044 	addi	r4,r4,1
   147c0:	84000044 	addi	r16,r16,1
   147c4:	10bfffc4 	addi	r2,r2,-1
   147c8:	98800115 	stw	r2,4(r19)
   147cc:	99000015 	stw	r4,0(r19)
   147d0:	8700a126 	beq	r16,fp,14a58 <__ssvfscanf_r+0x9f0>
   147d4:	00bff216 	blt	zero,r2,147a0 <__alt_data_end+0xfffd5fa0>
   147d8:	980b883a 	mov	r5,r19
   147dc:	b809883a 	mov	r4,r23
   147e0:	001d3380 	call	1d338 <__ssrefill_r>
   147e4:	10009b1e 	bne	r2,zero,14a54 <__ssvfscanf_r+0x9ec>
   147e8:	99000017 	ldw	r4,0(r19)
   147ec:	003fec06 	br	147a0 <__alt_data_end+0xfffd5fa0>
   147f0:	98800117 	ldw	r2,4(r19)
   147f4:	d9c09d15 	stw	r7,628(sp)
   147f8:	2039883a 	mov	fp,r4
   147fc:	00811c0e 	bge	zero,r2,14c70 <__ssvfscanf_r+0xc08>
   14800:	014000b4 	movhi	r5,2
   14804:	2971c104 	addi	r5,r5,-14588
   14808:	d940a115 	stw	r5,644(sp)
   1480c:	d8009e15 	stw	zero,632(sp)
   14810:	050000c4 	movi	r20,3
   14814:	003f2206 	br	144a0 <__alt_data_end+0xfffd5ca0>
   14818:	dd409904 	addi	r21,sp,612
   1481c:	8c40040c 	andi	r17,r17,16
   14820:	01800204 	movi	r6,8
   14824:	000b883a 	mov	r5,zero
   14828:	a809883a 	mov	r4,r21
   1482c:	dc409f15 	stw	r17,636(sp)
   14830:	00132540 	call	13254 <memset>
   14834:	dc409f17 	ldw	r17,636(sp)
   14838:	88006e26 	beq	r17,zero,149f4 <__ssvfscanf_r+0x98c>
   1483c:	0029883a 	mov	r20,zero
   14840:	0023883a 	mov	r17,zero
   14844:	0019a180 	call	19a18 <__locale_mb_cur_max>
   14848:	14406126 	beq	r2,r17,149d0 <__ssvfscanf_r+0x968>
   1484c:	98800017 	ldw	r2,0(r19)
   14850:	98c00117 	ldw	r3,4(r19)
   14854:	d9000104 	addi	r4,sp,4
   14858:	12000003 	ldbu	r8,0(r2)
   1485c:	18ffffc4 	addi	r3,r3,-1
   14860:	10800044 	addi	r2,r2,1
   14864:	98c00115 	stw	r3,4(r19)
   14868:	98800015 	stw	r2,0(r19)
   1486c:	8c000044 	addi	r16,r17,1
   14870:	dd400015 	stw	r21,0(sp)
   14874:	2463883a 	add	r17,r4,r17
   14878:	200d883a 	mov	r6,r4
   1487c:	a00b883a 	mov	r5,r20
   14880:	800f883a 	mov	r7,r16
   14884:	b809883a 	mov	r4,r23
   14888:	8a000005 	stb	r8,0(r17)
   1488c:	0019acc0 	call	19acc <_mbrtowc_r>
   14890:	017fffc4 	movi	r5,-1
   14894:	11404e26 	beq	r2,r5,149d0 <__ssvfscanf_r+0x968>
   14898:	1000601e 	bne	r2,zero,14a1c <__ssvfscanf_r+0x9b4>
   1489c:	d8c09f17 	ldw	r3,636(sp)
   148a0:	1800641e 	bne	r3,zero,14a34 <__ssvfscanf_r+0x9cc>
   148a4:	a0000015 	stw	zero,0(r20)
   148a8:	9425883a 	add	r18,r18,r16
   148ac:	e179883a 	add	fp,fp,r5
   148b0:	a5000104 	addi	r20,r20,4
   148b4:	98800117 	ldw	r2,4(r19)
   148b8:	0023883a 	mov	r17,zero
   148bc:	00804b16 	blt	zero,r2,149ec <__ssvfscanf_r+0x984>
   148c0:	980b883a 	mov	r5,r19
   148c4:	b809883a 	mov	r4,r23
   148c8:	001d3380 	call	1d338 <__ssrefill_r>
   148cc:	10004726 	beq	r2,zero,149ec <__ssvfscanf_r+0x984>
   148d0:	88003f1e 	bne	r17,zero,149d0 <__ssvfscanf_r+0x968>
   148d4:	d8c09f17 	ldw	r3,636(sp)
   148d8:	1800031e 	bne	r3,zero,148e8 <__ssvfscanf_r+0x880>
   148dc:	d900a017 	ldw	r4,640(sp)
   148e0:	21000044 	addi	r4,r4,1
   148e4:	d900a015 	stw	r4,640(sp)
   148e8:	dd009d17 	ldw	r20,628(sp)
   148ec:	a00d883a 	mov	r6,r20
   148f0:	003e1a06 	br	1415c <__alt_data_end+0xfffd595c>
   148f4:	8c40040c 	andi	r17,r17,16
   148f8:	073fffc4 	movi	fp,-1
   148fc:	883fa51e 	bne	r17,zero,14794 <__alt_data_end+0xfffd5f94>
   14900:	d9409c17 	ldw	r5,624(sp)
   14904:	e2bfffc4 	addi	r10,fp,-1
   14908:	2c000017 	ldw	r16,0(r5)
   1490c:	2c400104 	addi	r17,r5,4
   14910:	8007883a 	mov	r3,r16
   14914:	82ab883a 	add	r21,r16,r10
   14918:	00000306 	br	14928 <__ssvfscanf_r+0x8c0>
   1491c:	99000017 	ldw	r4,0(r19)
   14920:	e007883a 	mov	r3,fp
   14924:	20800003 	ldbu	r2,0(r4)
   14928:	10803fcc 	andi	r2,r2,255
   1492c:	d9405884 	addi	r5,sp,354
   14930:	2885883a 	add	r2,r5,r2
   14934:	10800007 	ldb	r2,0(r2)
   14938:	10004b26 	beq	r2,zero,14a68 <__ssvfscanf_r+0xa00>
   1493c:	98800117 	ldw	r2,4(r19)
   14940:	21400044 	addi	r5,r4,1
   14944:	99400015 	stw	r5,0(r19)
   14948:	10bfffc4 	addi	r2,r2,-1
   1494c:	98800115 	stw	r2,4(r19)
   14950:	20800003 	ldbu	r2,0(r4)
   14954:	1f000044 	addi	fp,r3,1
   14958:	18800005 	stb	r2,0(r3)
   1495c:	1d400726 	beq	r3,r21,1497c <__ssvfscanf_r+0x914>
   14960:	98800117 	ldw	r2,4(r19)
   14964:	00bfed16 	blt	zero,r2,1491c <__alt_data_end+0xfffd611c>
   14968:	980b883a 	mov	r5,r19
   1496c:	b809883a 	mov	r4,r23
   14970:	001d3380 	call	1d338 <__ssrefill_r>
   14974:	103fe926 	beq	r2,zero,1491c <__alt_data_end+0xfffd611c>
   14978:	87001526 	beq	r16,fp,149d0 <__ssvfscanf_r+0x968>
   1497c:	e421c83a 	sub	r16,fp,r16
   14980:	803dfa26 	beq	r16,zero,1416c <__alt_data_end+0xfffd596c>
   14984:	d880a017 	ldw	r2,640(sp)
   14988:	e0000005 	stb	zero,0(fp)
   1498c:	dc409c15 	stw	r17,624(sp)
   14990:	10800044 	addi	r2,r2,1
   14994:	d880a015 	stw	r2,640(sp)
   14998:	9425883a 	add	r18,r18,r16
   1499c:	a00d883a 	mov	r6,r20
   149a0:	003dee06 	br	1415c <__alt_data_end+0xfffd595c>
   149a4:	013fff84 	movi	r4,-2
   149a8:	1103ed1e 	bne	r2,r4,15960 <__ssvfscanf_r+0x18f8>
   149ac:	8821883a 	mov	r16,r17
   149b0:	98800117 	ldw	r2,4(r19)
   149b4:	00834116 	blt	zero,r2,156bc <__ssvfscanf_r+0x1654>
   149b8:	980b883a 	mov	r5,r19
   149bc:	b809883a 	mov	r4,r23
   149c0:	001d3380 	call	1d338 <__ssrefill_r>
   149c4:	10033d26 	beq	r2,zero,156bc <__ssvfscanf_r+0x1654>
   149c8:	dc409f17 	ldw	r17,636(sp)
   149cc:	80034426 	beq	r16,zero,156e0 <__ssvfscanf_r+0x1678>
   149d0:	d900a017 	ldw	r4,640(sp)
   149d4:	203e8026 	beq	r4,zero,143d8 <__alt_data_end+0xfffd5bd8>
   149d8:	9880030b 	ldhu	r2,12(r19)
   149dc:	1080100c 	andi	r2,r2,64
   149e0:	103e7d1e 	bne	r2,zero,143d8 <__alt_data_end+0xfffd5bd8>
   149e4:	2005883a 	mov	r2,r4
   149e8:	003e7c06 	br	143dc <__alt_data_end+0xfffd5bdc>
   149ec:	e03f951e 	bne	fp,zero,14844 <__alt_data_end+0xfffd6044>
   149f0:	003fb806 	br	148d4 <__alt_data_end+0xfffd60d4>
   149f4:	d8809c17 	ldw	r2,624(sp)
   149f8:	15000017 	ldw	r20,0(r2)
   149fc:	10800104 	addi	r2,r2,4
   14a00:	d8809c15 	stw	r2,624(sp)
   14a04:	003f8e06 	br	14840 <__alt_data_end+0xfffd6040>
   14a08:	980b883a 	mov	r5,r19
   14a0c:	b809883a 	mov	r4,r23
   14a10:	001d3380 	call	1d338 <__ssrefill_r>
   14a14:	103f3626 	beq	r2,zero,146f0 <__alt_data_end+0xfffd5ef0>
   14a18:	003fed06 	br	149d0 <__alt_data_end+0xfffd61d0>
   14a1c:	013fff84 	movi	r4,-2
   14a20:	1100071e 	bne	r2,r4,14a40 <__ssvfscanf_r+0x9d8>
   14a24:	98800117 	ldw	r2,4(r19)
   14a28:	8023883a 	mov	r17,r16
   14a2c:	00bf8516 	blt	zero,r2,14844 <__alt_data_end+0xfffd6044>
   14a30:	003fa306 	br	148c0 <__alt_data_end+0xfffd60c0>
   14a34:	9425883a 	add	r18,r18,r16
   14a38:	e73fffc4 	addi	fp,fp,-1
   14a3c:	003f9d06 	br	148b4 <__alt_data_end+0xfffd60b4>
   14a40:	d8c09f17 	ldw	r3,636(sp)
   14a44:	9425883a 	add	r18,r18,r16
   14a48:	e73fffc4 	addi	fp,fp,-1
   14a4c:	183f9826 	beq	r3,zero,148b0 <__alt_data_end+0xfffd60b0>
   14a50:	003f9806 	br	148b4 <__alt_data_end+0xfffd60b4>
   14a54:	8023883a 	mov	r17,r16
   14a58:	8821883a 	mov	r16,r17
   14a5c:	003fce06 	br	14998 <__alt_data_end+0xfffd6198>
   14a60:	803f3b1e 	bne	r16,zero,14750 <__alt_data_end+0xfffd5f50>
   14a64:	003fda06 	br	149d0 <__alt_data_end+0xfffd61d0>
   14a68:	1839883a 	mov	fp,r3
   14a6c:	003fc306 	br	1497c <__alt_data_end+0xfffd617c>
   14a70:	803fc91e 	bne	r16,zero,14998 <__alt_data_end+0xfffd6198>
   14a74:	003dbd06 	br	1416c <__alt_data_end+0xfffd596c>
   14a78:	d8809c17 	ldw	r2,624(sp)
   14a7c:	dcc00015 	stw	r19,0(sp)
   14a80:	b809883a 	mov	r4,r23
   14a84:	11400017 	ldw	r5,0(r2)
   14a88:	e00f883a 	mov	r7,fp
   14a8c:	01800044 	movi	r6,1
   14a90:	001d3a80 	call	1d3a8 <_sfread_r>
   14a94:	d9009c17 	ldw	r4,624(sp)
   14a98:	20c00104 	addi	r3,r4,4
   14a9c:	103fcc26 	beq	r2,zero,149d0 <__alt_data_end+0xfffd61d0>
   14aa0:	d940a017 	ldw	r5,640(sp)
   14aa4:	dd009d17 	ldw	r20,628(sp)
   14aa8:	90a5883a 	add	r18,r18,r2
   14aac:	29400044 	addi	r5,r5,1
   14ab0:	d940a015 	stw	r5,640(sp)
   14ab4:	d8c09c15 	stw	r3,624(sp)
   14ab8:	a00d883a 	mov	r6,r20
   14abc:	003da706 	br	1415c <__alt_data_end+0xfffd595c>
   14ac0:	980b883a 	mov	r5,r19
   14ac4:	b809883a 	mov	r4,r23
   14ac8:	001d3380 	call	1d338 <__ssrefill_r>
   14acc:	103e3626 	beq	r2,zero,143a8 <__alt_data_end+0xfffd5ba8>
   14ad0:	003fbf06 	br	149d0 <__alt_data_end+0xfffd61d0>
   14ad4:	98800117 	ldw	r2,4(r19)
   14ad8:	88e2b03a 	or	r17,r17,r3
   14adc:	0080210e 	bge	zero,r2,14b64 <__ssvfscanf_r+0xafc>
   14ae0:	014000b4 	movhi	r5,2
   14ae4:	2971c104 	addi	r5,r5,-14588
   14ae8:	00800284 	movi	r2,10
   14aec:	d940a115 	stw	r5,644(sp)
   14af0:	d8809e15 	stw	r2,632(sp)
   14af4:	050000c4 	movi	r20,3
   14af8:	003e6906 	br	144a0 <__alt_data_end+0xfffd5ca0>
   14afc:	a1400083 	ldbu	r5,2(r20)
   14b00:	8c400094 	ori	r17,r17,2
   14b04:	a5000084 	addi	r20,r20,2
   14b08:	2d403fcc 	andi	r21,r5,255
   14b0c:	003da106 	br	14194 <__alt_data_end+0xfffd5994>
   14b10:	8880004c 	andi	r2,r17,1
   14b14:	10000c1e 	bne	r2,zero,14b48 <__ssvfscanf_r+0xae0>
   14b18:	8c40008c 	andi	r17,r17,2
   14b1c:	88000a26 	beq	r17,zero,14b48 <__ssvfscanf_r+0xae0>
   14b20:	d8c09c17 	ldw	r3,624(sp)
   14b24:	d9009c17 	ldw	r4,624(sp)
   14b28:	dd009d17 	ldw	r20,628(sp)
   14b2c:	18800017 	ldw	r2,0(r3)
   14b30:	9007d7fa 	srai	r3,r18,31
   14b34:	21000104 	addi	r4,r4,4
   14b38:	14800015 	stw	r18,0(r2)
   14b3c:	10c00115 	stw	r3,4(r2)
   14b40:	d9009c15 	stw	r4,624(sp)
   14b44:	003d8406 	br	14158 <__alt_data_end+0xfffd5958>
   14b48:	d9409c17 	ldw	r5,624(sp)
   14b4c:	dd009d17 	ldw	r20,628(sp)
   14b50:	28800017 	ldw	r2,0(r5)
   14b54:	29400104 	addi	r5,r5,4
   14b58:	d9409c15 	stw	r5,624(sp)
   14b5c:	14800015 	stw	r18,0(r2)
   14b60:	003d7d06 	br	14158 <__alt_data_end+0xfffd5958>
   14b64:	980b883a 	mov	r5,r19
   14b68:	b809883a 	mov	r4,r23
   14b6c:	001d3380 	call	1d338 <__ssrefill_r>
   14b70:	103f971e 	bne	r2,zero,149d0 <__alt_data_end+0xfffd61d0>
   14b74:	b4000017 	ldw	r16,0(r22)
   14b78:	003ed206 	br	146c4 <__alt_data_end+0xfffd5ec4>
   14b7c:	980b883a 	mov	r5,r19
   14b80:	b809883a 	mov	r4,r23
   14b84:	001d3380 	call	1d338 <__ssrefill_r>
   14b88:	103f911e 	bne	r2,zero,149d0 <__alt_data_end+0xfffd61d0>
   14b8c:	010000b4 	movhi	r4,2
   14b90:	21331f04 	addi	r4,r4,-13188
   14b94:	01400404 	movi	r5,16
   14b98:	b4000017 	ldw	r16,0(r22)
   14b9c:	d900a115 	stw	r4,644(sp)
   14ba0:	d9409e15 	stw	r5,632(sp)
   14ba4:	050000c4 	movi	r20,3
   14ba8:	003e3d06 	br	144a0 <__alt_data_end+0xfffd5ca0>
   14bac:	980b883a 	mov	r5,r19
   14bb0:	b809883a 	mov	r4,r23
   14bb4:	001d3380 	call	1d338 <__ssrefill_r>
   14bb8:	103f851e 	bne	r2,zero,149d0 <__alt_data_end+0xfffd61d0>
   14bbc:	b4000017 	ldw	r16,0(r22)
   14bc0:	05000084 	movi	r20,2
   14bc4:	003e3606 	br	144a0 <__alt_data_end+0xfffd5ca0>
   14bc8:	980b883a 	mov	r5,r19
   14bcc:	b809883a 	mov	r4,r23
   14bd0:	001d3380 	call	1d338 <__ssrefill_r>
   14bd4:	103eea26 	beq	r2,zero,14780 <__alt_data_end+0xfffd5f80>
   14bd8:	003f7d06 	br	149d0 <__alt_data_end+0xfffd61d0>
   14bdc:	980b883a 	mov	r5,r19
   14be0:	b809883a 	mov	r4,r23
   14be4:	001d3380 	call	1d338 <__ssrefill_r>
   14be8:	103f791e 	bne	r2,zero,149d0 <__alt_data_end+0xfffd61d0>
   14bec:	b4000017 	ldw	r16,0(r22)
   14bf0:	05000104 	movi	r20,4
   14bf4:	003e2a06 	br	144a0 <__alt_data_end+0xfffd5ca0>
   14bf8:	980b883a 	mov	r5,r19
   14bfc:	b809883a 	mov	r4,r23
   14c00:	001d3380 	call	1d338 <__ssrefill_r>
   14c04:	103f721e 	bne	r2,zero,149d0 <__alt_data_end+0xfffd61d0>
   14c08:	b4000017 	ldw	r16,0(r22)
   14c0c:	003e8c06 	br	14640 <__alt_data_end+0xfffd5e40>
   14c10:	980b883a 	mov	r5,r19
   14c14:	b809883a 	mov	r4,r23
   14c18:	001d3380 	call	1d338 <__ssrefill_r>
   14c1c:	103f6c1e 	bne	r2,zero,149d0 <__alt_data_end+0xfffd61d0>
   14c20:	008000b4 	movhi	r2,2
   14c24:	10b31f04 	addi	r2,r2,-13188
   14c28:	00c00284 	movi	r3,10
   14c2c:	b4000017 	ldw	r16,0(r22)
   14c30:	d880a115 	stw	r2,644(sp)
   14c34:	d8c09e15 	stw	r3,632(sp)
   14c38:	050000c4 	movi	r20,3
   14c3c:	003e1806 	br	144a0 <__alt_data_end+0xfffd5ca0>
   14c40:	980b883a 	mov	r5,r19
   14c44:	b809883a 	mov	r4,r23
   14c48:	001d3380 	call	1d338 <__ssrefill_r>
   14c4c:	103f601e 	bne	r2,zero,149d0 <__alt_data_end+0xfffd61d0>
   14c50:	008000b4 	movhi	r2,2
   14c54:	10b31f04 	addi	r2,r2,-13188
   14c58:	00c00204 	movi	r3,8
   14c5c:	b4000017 	ldw	r16,0(r22)
   14c60:	d880a115 	stw	r2,644(sp)
   14c64:	d8c09e15 	stw	r3,632(sp)
   14c68:	050000c4 	movi	r20,3
   14c6c:	003e0c06 	br	144a0 <__alt_data_end+0xfffd5ca0>
   14c70:	980b883a 	mov	r5,r19
   14c74:	b809883a 	mov	r4,r23
   14c78:	001d3380 	call	1d338 <__ssrefill_r>
   14c7c:	103f541e 	bne	r2,zero,149d0 <__alt_data_end+0xfffd61d0>
   14c80:	008000b4 	movhi	r2,2
   14c84:	10b1c104 	addi	r2,r2,-14588
   14c88:	b4000017 	ldw	r16,0(r22)
   14c8c:	d880a115 	stw	r2,644(sp)
   14c90:	d8009e15 	stw	zero,632(sp)
   14c94:	050000c4 	movi	r20,3
   14c98:	003e0106 	br	144a0 <__alt_data_end+0xfffd5ca0>
   14c9c:	980b883a 	mov	r5,r19
   14ca0:	b809883a 	mov	r4,r23
   14ca4:	001d3380 	call	1d338 <__ssrefill_r>
   14ca8:	103f491e 	bne	r2,zero,149d0 <__alt_data_end+0xfffd61d0>
   14cac:	008000b4 	movhi	r2,2
   14cb0:	10b31f04 	addi	r2,r2,-13188
   14cb4:	00c00404 	movi	r3,16
   14cb8:	b4000017 	ldw	r16,0(r22)
   14cbc:	d880a115 	stw	r2,644(sp)
   14cc0:	d8c09e15 	stw	r3,632(sp)
   14cc4:	050000c4 	movi	r20,3
   14cc8:	003df506 	br	144a0 <__alt_data_end+0xfffd5ca0>
   14ccc:	014000c4 	movi	r5,3
   14cd0:	a1416726 	beq	r20,r5,15270 <__ssvfscanf_r+0x1208>
   14cd4:	01000104 	movi	r4,4
   14cd8:	a101491e 	bne	r20,r4,15200 <__ssvfscanf_r+0x1198>
   14cdc:	b809883a 	mov	r4,r23
   14ce0:	0019a3c0 	call	19a3c <_localeconv_r>
   14ce4:	10800017 	ldw	r2,0(r2)
   14ce8:	e0ffffc4 	addi	r3,fp,-1
   14cec:	d880a315 	stw	r2,652(sp)
   14cf0:	00805704 	movi	r2,348
   14cf4:	10c21e2e 	bgeu	r2,r3,15570 <__ssvfscanf_r+0x1508>
   14cf8:	e73fa8c4 	addi	fp,fp,-349
   14cfc:	df00a215 	stw	fp,648(sp)
   14d00:	07005744 	movi	fp,349
   14d04:	8d01e014 	ori	r20,r17,1920
   14d08:	0023883a 	mov	r17,zero
   14d0c:	dc000104 	addi	r16,sp,4
   14d10:	002b883a 	mov	r21,zero
   14d14:	8805883a 	mov	r2,r17
   14d18:	0007883a 	mov	r3,zero
   14d1c:	8023883a 	mov	r17,r16
   14d20:	b80d883a 	mov	r6,r23
   14d24:	e021883a 	mov	r16,fp
   14d28:	a82f883a 	mov	r23,r21
   14d2c:	d800a515 	stw	zero,660(sp)
   14d30:	d800a415 	stw	zero,656(sp)
   14d34:	d8009f15 	stw	zero,636(sp)
   14d38:	01c01384 	movi	r7,78
   14d3c:	182b883a 	mov	r21,r3
   14d40:	1039883a 	mov	fp,r2
   14d44:	99000017 	ldw	r4,0(r19)
   14d48:	21400003 	ldbu	r5,0(r4)
   14d4c:	28bff544 	addi	r2,r5,-43
   14d50:	10803fcc 	andi	r2,r2,255
   14d54:	38810e36 	bltu	r7,r2,15190 <__ssvfscanf_r+0x1128>
   14d58:	100490ba 	slli	r2,r2,2
   14d5c:	00c00074 	movhi	r3,1
   14d60:	18d35c04 	addi	r3,r3,19824
   14d64:	10c5883a 	add	r2,r2,r3
   14d68:	10800017 	ldw	r2,0(r2)
   14d6c:	1000683a 	jmp	r2
   14d70:	00015064 	muli	zero,zero,1345
   14d74:	00015190 	cmplti	zero,zero,1350
   14d78:	00015064 	muli	zero,zero,1345
   14d7c:	00015190 	cmplti	zero,zero,1350
   14d80:	00015190 	cmplti	zero,zero,1350
   14d84:	00015038 	rdprs	zero,zero,1344
   14d88:	00014eac 	andhi	zero,zero,1338
   14d8c:	00014eac 	andhi	zero,zero,1338
   14d90:	00014eac 	andhi	zero,zero,1338
   14d94:	00014eac 	andhi	zero,zero,1338
   14d98:	00014eac 	andhi	zero,zero,1338
   14d9c:	00014eac 	andhi	zero,zero,1338
   14da0:	00014eac 	andhi	zero,zero,1338
   14da4:	00014eac 	andhi	zero,zero,1338
   14da8:	00014eac 	andhi	zero,zero,1338
   14dac:	00015190 	cmplti	zero,zero,1350
   14db0:	00015190 	cmplti	zero,zero,1350
   14db4:	00015190 	cmplti	zero,zero,1350
   14db8:	00015190 	cmplti	zero,zero,1350
   14dbc:	00015190 	cmplti	zero,zero,1350
   14dc0:	00015190 	cmplti	zero,zero,1350
   14dc4:	00015190 	cmplti	zero,zero,1350
   14dc8:	00015180 	call	1518 <LMS7002M_set_data_clock+0x100>
   14dcc:	00015190 	cmplti	zero,zero,1350
   14dd0:	00015190 	cmplti	zero,zero,1350
   14dd4:	00015190 	cmplti	zero,zero,1350
   14dd8:	0001513c 	xorhi	zero,zero,1348
   14ddc:	00015120 	cmpeqi	zero,zero,1348
   14de0:	00015190 	cmplti	zero,zero,1350
   14de4:	00015190 	cmplti	zero,zero,1350
   14de8:	000150e8 	cmpgeui	zero,zero,1347
   14dec:	00015190 	cmplti	zero,zero,1350
   14df0:	00015190 	cmplti	zero,zero,1350
   14df4:	00015190 	cmplti	zero,zero,1350
   14df8:	00015190 	cmplti	zero,zero,1350
   14dfc:	000150b0 	cmpltui	zero,zero,1346
   14e00:	00015190 	cmplti	zero,zero,1350
   14e04:	00015190 	cmplti	zero,zero,1350
   14e08:	00015190 	cmplti	zero,zero,1350
   14e0c:	00015190 	cmplti	zero,zero,1350
   14e10:	00015190 	cmplti	zero,zero,1350
   14e14:	00015094 	movui	zero,1346
   14e18:	00015190 	cmplti	zero,zero,1350
   14e1c:	00015190 	cmplti	zero,zero,1350
   14e20:	00015190 	cmplti	zero,zero,1350
   14e24:	00015190 	cmplti	zero,zero,1350
   14e28:	00015078 	rdprs	zero,zero,1345
   14e2c:	00015190 	cmplti	zero,zero,1350
   14e30:	00015190 	cmplti	zero,zero,1350
   14e34:	00015190 	cmplti	zero,zero,1350
   14e38:	00015190 	cmplti	zero,zero,1350
   14e3c:	00015190 	cmplti	zero,zero,1350
   14e40:	00015190 	cmplti	zero,zero,1350
   14e44:	00015190 	cmplti	zero,zero,1350
   14e48:	00015180 	call	1518 <LMS7002M_set_data_clock+0x100>
   14e4c:	00015190 	cmplti	zero,zero,1350
   14e50:	00015190 	cmplti	zero,zero,1350
   14e54:	00015190 	cmplti	zero,zero,1350
   14e58:	0001513c 	xorhi	zero,zero,1348
   14e5c:	00015120 	cmpeqi	zero,zero,1348
   14e60:	00015190 	cmplti	zero,zero,1350
   14e64:	00015190 	cmplti	zero,zero,1350
   14e68:	000150e8 	cmpgeui	zero,zero,1347
   14e6c:	00015190 	cmplti	zero,zero,1350
   14e70:	00015190 	cmplti	zero,zero,1350
   14e74:	00015190 	cmplti	zero,zero,1350
   14e78:	00015190 	cmplti	zero,zero,1350
   14e7c:	000150b0 	cmpltui	zero,zero,1346
   14e80:	00015190 	cmplti	zero,zero,1350
   14e84:	00015190 	cmplti	zero,zero,1350
   14e88:	00015190 	cmplti	zero,zero,1350
   14e8c:	00015190 	cmplti	zero,zero,1350
   14e90:	00015190 	cmplti	zero,zero,1350
   14e94:	00015094 	movui	zero,1346
   14e98:	00015190 	cmplti	zero,zero,1350
   14e9c:	00015190 	cmplti	zero,zero,1350
   14ea0:	00015190 	cmplti	zero,zero,1350
   14ea4:	00015190 	cmplti	zero,zero,1350
   14ea8:	00015078 	rdprs	zero,zero,1345
   14eac:	a8803fcc 	andi	r2,r21,255
   14eb0:	1080201c 	xori	r2,r2,128
   14eb4:	10bfe004 	addi	r2,r2,-128
   14eb8:	b885883a 	add	r2,r23,r2
   14ebc:	10000d1e 	bne	r2,zero,14ef4 <__ssvfscanf_r+0xe8c>
   14ec0:	00bf9fc4 	movi	r2,-385
   14ec4:	a0a8703a 	and	r20,r20,r2
   14ec8:	89400005 	stb	r5,0(r17)
   14ecc:	8c400044 	addi	r17,r17,1
   14ed0:	98800117 	ldw	r2,4(r19)
   14ed4:	843fffc4 	addi	r16,r16,-1
   14ed8:	94800044 	addi	r18,r18,1
   14edc:	10bfffc4 	addi	r2,r2,-1
   14ee0:	98800115 	stw	r2,4(r19)
   14ee4:	0080b40e 	bge	zero,r2,151b8 <__ssvfscanf_r+0x1150>
   14ee8:	21000044 	addi	r4,r4,1
   14eec:	99000015 	stw	r4,0(r19)
   14ef0:	803f941e 	bne	r16,zero,14d44 <__alt_data_end+0xfffd6544>
   14ef4:	8821883a 	mov	r16,r17
   14ef8:	a807883a 	mov	r3,r21
   14efc:	e023883a 	mov	r17,fp
   14f00:	b82b883a 	mov	r21,r23
   14f04:	302f883a 	mov	r23,r6
   14f08:	e001961e 	bne	fp,zero,15564 <__ssvfscanf_r+0x14fc>
   14f0c:	ab3fffc4 	addi	r12,r21,-1
   14f10:	00800044 	movi	r2,1
   14f14:	1302a22e 	bgeu	r2,r12,159a0 <__ssvfscanf_r+0x1938>
   14f18:	18803fcc 	andi	r2,r3,255
   14f1c:	1080201c 	xori	r2,r2,128
   14f20:	10bfe004 	addi	r2,r2,-128
   14f24:	113fffc4 	addi	r4,r2,-1
   14f28:	01400184 	movi	r5,6
   14f2c:	29001136 	bltu	r5,r4,14f74 <__ssvfscanf_r+0xf0c>
   14f30:	01000084 	movi	r4,2
   14f34:	2082770e 	bge	r4,r2,15914 <__ssvfscanf_r+0x18ac>
   14f38:	054000c4 	movi	r21,3
   14f3c:	1839883a 	mov	fp,r3
   14f40:	15400c26 	beq	r2,r21,14f74 <__ssvfscanf_r+0xf0c>
   14f44:	9425c83a 	sub	r18,r18,r16
   14f48:	843fffc4 	addi	r16,r16,-1
   14f4c:	81400007 	ldb	r5,0(r16)
   14f50:	980d883a 	mov	r6,r19
   14f54:	b809883a 	mov	r4,r23
   14f58:	001d2300 	call	1d230 <_sungetc_r>
   14f5c:	e0bfffc4 	addi	r2,fp,-1
   14f60:	10c03fcc 	andi	r3,r2,255
   14f64:	8493883a 	add	r9,r16,r18
   14f68:	1039883a 	mov	fp,r2
   14f6c:	a8fff636 	bltu	r21,r3,14f48 <__alt_data_end+0xfffd6748>
   14f70:	4825883a 	mov	r18,r9
   14f74:	a080400c 	andi	r2,r20,256
   14f78:	10001426 	beq	r2,zero,14fcc <__ssvfscanf_r+0xf64>
   14f7c:	a081000c 	andi	r2,r20,1024
   14f80:	10027b1e 	bne	r2,zero,15970 <__ssvfscanf_r+0x1908>
   14f84:	817fffc7 	ldb	r5,-1(r16)
   14f88:	00801944 	movi	r2,101
   14f8c:	873fffc4 	addi	fp,r16,-1
   14f90:	957fffc4 	addi	r21,r18,-1
   14f94:	28800826 	beq	r5,r2,14fb8 <__ssvfscanf_r+0xf50>
   14f98:	00801144 	movi	r2,69
   14f9c:	28800626 	beq	r5,r2,14fb8 <__ssvfscanf_r+0xf50>
   14fa0:	980d883a 	mov	r6,r19
   14fa4:	b809883a 	mov	r4,r23
   14fa8:	001d2300 	call	1d230 <_sungetc_r>
   14fac:	817fff87 	ldb	r5,-2(r16)
   14fb0:	873fff84 	addi	fp,r16,-2
   14fb4:	957fff84 	addi	r21,r18,-2
   14fb8:	980d883a 	mov	r6,r19
   14fbc:	b809883a 	mov	r4,r23
   14fc0:	001d2300 	call	1d230 <_sungetc_r>
   14fc4:	a825883a 	mov	r18,r21
   14fc8:	e021883a 	mov	r16,fp
   14fcc:	a080040c 	andi	r2,r20,16
   14fd0:	103e451e 	bne	r2,zero,148e8 <__alt_data_end+0xfffd60e8>
   14fd4:	80000005 	stb	zero,0(r16)
   14fd8:	a081800c 	andi	r2,r20,1536
   14fdc:	01010004 	movi	r4,1024
   14fe0:	1101ea26 	beq	r2,r4,1578c <__ssvfscanf_r+0x1724>
   14fe4:	d8c0a417 	ldw	r3,656(sp)
   14fe8:	1801f41e 	bne	r3,zero,157bc <__ssvfscanf_r+0x1754>
   14fec:	000d883a 	mov	r6,zero
   14ff0:	d9400104 	addi	r5,sp,4
   14ff4:	b809883a 	mov	r4,r23
   14ff8:	001b0080 	call	1b008 <_strtod_r>
   14ffc:	1021883a 	mov	r16,r2
   15000:	a080004c 	andi	r2,r20,1
   15004:	1001b926 	beq	r2,zero,156ec <__ssvfscanf_r+0x1684>
   15008:	d9009c17 	ldw	r4,624(sp)
   1500c:	20800017 	ldw	r2,0(r4)
   15010:	21000104 	addi	r4,r4,4
   15014:	d9009c15 	stw	r4,624(sp)
   15018:	14000015 	stw	r16,0(r2)
   1501c:	10c00115 	stw	r3,4(r2)
   15020:	d8c0a017 	ldw	r3,640(sp)
   15024:	dd009d17 	ldw	r20,628(sp)
   15028:	18c00044 	addi	r3,r3,1
   1502c:	d8c0a015 	stw	r3,640(sp)
   15030:	a00d883a 	mov	r6,r20
   15034:	003c4906 	br	1415c <__alt_data_end+0xfffd595c>
   15038:	a080400c 	andi	r2,r20,256
   1503c:	103f9b26 	beq	r2,zero,14eac <__alt_data_end+0xfffd66ac>
   15040:	d8c0a217 	ldw	r3,648(sp)
   15044:	00bfdfc4 	movi	r2,-129
   15048:	a0a8703a 	and	r20,r20,r2
   1504c:	e7000044 	addi	fp,fp,1
   15050:	183f9f26 	beq	r3,zero,14ed0 <__alt_data_end+0xfffd66d0>
   15054:	18ffffc4 	addi	r3,r3,-1
   15058:	d8c0a215 	stw	r3,648(sp)
   1505c:	84000044 	addi	r16,r16,1
   15060:	003f9b06 	br	14ed0 <__alt_data_end+0xfffd66d0>
   15064:	a080200c 	andi	r2,r20,128
   15068:	103fa226 	beq	r2,zero,14ef4 <__alt_data_end+0xfffd66f4>
   1506c:	00bfdfc4 	movi	r2,-129
   15070:	a0a8703a 	and	r20,r20,r2
   15074:	003f9406 	br	14ec8 <__alt_data_end+0xfffd66c8>
   15078:	a8803fcc 	andi	r2,r21,255
   1507c:	1080201c 	xori	r2,r2,128
   15080:	10bfe004 	addi	r2,r2,-128
   15084:	00c001c4 	movi	r3,7
   15088:	10ff9a1e 	bne	r2,r3,14ef4 <__alt_data_end+0xfffd66f4>
   1508c:	05400204 	movi	r21,8
   15090:	003f8d06 	br	14ec8 <__alt_data_end+0xfffd66c8>
   15094:	a8803fcc 	andi	r2,r21,255
   15098:	1080201c 	xori	r2,r2,128
   1509c:	10bfe004 	addi	r2,r2,-128
   150a0:	02000184 	movi	r8,6
   150a4:	123f931e 	bne	r2,r8,14ef4 <__alt_data_end+0xfffd66f4>
   150a8:	054001c4 	movi	r21,7
   150ac:	003f8606 	br	14ec8 <__alt_data_end+0xfffd66c8>
   150b0:	b8004f1e 	bne	r23,zero,151f0 <__ssvfscanf_r+0x1188>
   150b4:	e000031e 	bne	fp,zero,150c4 <__ssvfscanf_r+0x105c>
   150b8:	a081c00c 	andi	r2,r20,1792
   150bc:	0201c004 	movi	r8,1792
   150c0:	1201a226 	beq	r2,r8,1574c <__ssvfscanf_r+0x16e4>
   150c4:	a8803fcc 	andi	r2,r21,255
   150c8:	1080201c 	xori	r2,r2,128
   150cc:	10bfe004 	addi	r2,r2,-128
   150d0:	02000044 	movi	r8,1
   150d4:	12000226 	beq	r2,r8,150e0 <__ssvfscanf_r+0x1078>
   150d8:	02000104 	movi	r8,4
   150dc:	123f851e 	bne	r2,r8,14ef4 <__alt_data_end+0xfffd66f4>
   150e0:	ad400044 	addi	r21,r21,1
   150e4:	003f7806 	br	14ec8 <__alt_data_end+0xfffd66c8>
   150e8:	a8803fcc 	andi	r2,r21,255
   150ec:	1080201c 	xori	r2,r2,128
   150f0:	10bfe004 	addi	r2,r2,-128
   150f4:	1000391e 	bne	r2,zero,151dc <__ssvfscanf_r+0x1174>
   150f8:	e001151e 	bne	fp,zero,15550 <__ssvfscanf_r+0x14e8>
   150fc:	a081c00c 	andi	r2,r20,1792
   15100:	0201c004 	movi	r8,1792
   15104:	12019b26 	beq	r2,r8,15774 <__ssvfscanf_r+0x170c>
   15108:	8821883a 	mov	r16,r17
   1510c:	a807883a 	mov	r3,r21
   15110:	e023883a 	mov	r17,fp
   15114:	b82b883a 	mov	r21,r23
   15118:	302f883a 	mov	r23,r6
   1511c:	003f7b06 	br	14f0c <__alt_data_end+0xfffd670c>
   15120:	a8803fcc 	andi	r2,r21,255
   15124:	1080201c 	xori	r2,r2,128
   15128:	10bfe004 	addi	r2,r2,-128
   1512c:	02000084 	movi	r8,2
   15130:	123f701e 	bne	r2,r8,14ef4 <__alt_data_end+0xfffd66f4>
   15134:	054000c4 	movi	r21,3
   15138:	003f6306 	br	14ec8 <__alt_data_end+0xfffd66c8>
   1513c:	a081400c 	andi	r2,r20,1280
   15140:	00c10004 	movi	r3,1024
   15144:	10c00326 	beq	r2,r3,15154 <__ssvfscanf_r+0x10ec>
   15148:	a0c4703a 	and	r2,r20,r3
   1514c:	103f6926 	beq	r2,zero,14ef4 <__alt_data_end+0xfffd66f4>
   15150:	e03fed26 	beq	fp,zero,15108 <__alt_data_end+0xfffd6908>
   15154:	a080800c 	andi	r2,r20,512
   15158:	1000041e 	bne	r2,zero,1516c <__ssvfscanf_r+0x1104>
   1515c:	d8c09f17 	ldw	r3,636(sp)
   15160:	dc40a515 	stw	r17,660(sp)
   15164:	e0f9c83a 	sub	fp,fp,r3
   15168:	df00a415 	stw	fp,656(sp)
   1516c:	00be1fc4 	movi	r2,-1921
   15170:	a0a8703a 	and	r20,r20,r2
   15174:	a5006014 	ori	r20,r20,384
   15178:	0039883a 	mov	fp,zero
   1517c:	003f5206 	br	14ec8 <__alt_data_end+0xfffd66c8>
   15180:	00800044 	movi	r2,1
   15184:	b8bf5b1e 	bne	r23,r2,14ef4 <__alt_data_end+0xfffd66f4>
   15188:	05c00084 	movi	r23,2
   1518c:	003f4e06 	br	14ec8 <__alt_data_end+0xfffd66c8>
   15190:	d8c0a317 	ldw	r3,652(sp)
   15194:	2a003fcc 	andi	r8,r5,255
   15198:	18800003 	ldbu	r2,0(r3)
   1519c:	40bf551e 	bne	r8,r2,14ef4 <__alt_data_end+0xfffd66f4>
   151a0:	a080800c 	andi	r2,r20,512
   151a4:	103f5326 	beq	r2,zero,14ef4 <__alt_data_end+0xfffd66f4>
   151a8:	00bf5fc4 	movi	r2,-641
   151ac:	a0a8703a 	and	r20,r20,r2
   151b0:	df009f15 	stw	fp,636(sp)
   151b4:	003f4406 	br	14ec8 <__alt_data_end+0xfffd66c8>
   151b8:	3009883a 	mov	r4,r6
   151bc:	980b883a 	mov	r5,r19
   151c0:	d980a915 	stw	r6,676(sp)
   151c4:	d9c0aa15 	stw	r7,680(sp)
   151c8:	001d3380 	call	1d338 <__ssrefill_r>
   151cc:	d980a917 	ldw	r6,676(sp)
   151d0:	d9c0aa17 	ldw	r7,680(sp)
   151d4:	103f4626 	beq	r2,zero,14ef0 <__alt_data_end+0xfffd66f0>
   151d8:	003f4606 	br	14ef4 <__alt_data_end+0xfffd66f4>
   151dc:	020000c4 	movi	r8,3
   151e0:	123fbf26 	beq	r2,r8,150e0 <__alt_data_end+0xfffd68e0>
   151e4:	02000144 	movi	r8,5
   151e8:	123fbd26 	beq	r2,r8,150e0 <__alt_data_end+0xfffd68e0>
   151ec:	003f4106 	br	14ef4 <__alt_data_end+0xfffd66f4>
   151f0:	00800084 	movi	r2,2
   151f4:	b8bfb31e 	bne	r23,r2,150c4 <__alt_data_end+0xfffd68c4>
   151f8:	05c000c4 	movi	r23,3
   151fc:	003f3206 	br	14ec8 <__alt_data_end+0xfffd66c8>
   15200:	e000011e 	bne	fp,zero,15208 <__ssvfscanf_r+0x11a0>
   15204:	073fffc4 	movi	fp,-1
   15208:	8900004c 	andi	r4,r17,1
   1520c:	20011d1e 	bne	r4,zero,15684 <__ssvfscanf_r+0x161c>
   15210:	8c40040c 	andi	r17,r17,16
   15214:	8800da26 	beq	r17,zero,15580 <__ssvfscanf_r+0x1518>
   15218:	0023883a 	mov	r17,zero
   1521c:	00000306 	br	1522c <__ssvfscanf_r+0x11c4>
   15220:	18800003 	ldbu	r2,0(r3)
   15224:	8085883a 	add	r2,r16,r2
   15228:	10800043 	ldbu	r2,1(r2)
   1522c:	1080020c 	andi	r2,r2,8
   15230:	1000fc1e 	bne	r2,zero,15624 <__ssvfscanf_r+0x15bc>
   15234:	98800117 	ldw	r2,4(r19)
   15238:	18c00044 	addi	r3,r3,1
   1523c:	8c400044 	addi	r17,r17,1
   15240:	10bfffc4 	addi	r2,r2,-1
   15244:	98800115 	stw	r2,4(r19)
   15248:	98c00015 	stw	r3,0(r19)
   1524c:	8f00f526 	beq	r17,fp,15624 <__ssvfscanf_r+0x15bc>
   15250:	00bff316 	blt	zero,r2,15220 <__alt_data_end+0xfffd6a20>
   15254:	980b883a 	mov	r5,r19
   15258:	b809883a 	mov	r4,r23
   1525c:	001d3380 	call	1d338 <__ssrefill_r>
   15260:	1000f01e 	bne	r2,zero,15624 <__ssvfscanf_r+0x15bc>
   15264:	b4000017 	ldw	r16,0(r22)
   15268:	98c00017 	ldw	r3,0(r19)
   1526c:	003fec06 	br	15220 <__alt_data_end+0xfffd6a20>
   15270:	e0bfffc4 	addi	r2,fp,-1
   15274:	01405704 	movi	r5,348
   15278:	2880bf2e 	bgeu	r5,r2,15578 <__ssvfscanf_r+0x1510>
   1527c:	e1ffa8c4 	addi	r7,fp,-349
   15280:	07005744 	movi	fp,349
   15284:	8c436014 	ori	r17,r17,3456
   15288:	9013883a 	mov	r9,r18
   1528c:	8825883a 	mov	r18,r17
   15290:	dc409e17 	ldw	r17,632(sp)
   15294:	0029883a 	mov	r20,zero
   15298:	dc000104 	addi	r16,sp,4
   1529c:	05401344 	movi	r21,77
   152a0:	02c08004 	movi	r11,512
   152a4:	01bf7fc4 	movi	r6,-513
   152a8:	023fdfc4 	movi	r8,-129
   152ac:	20bff544 	addi	r2,r4,-43
   152b0:	10803fcc 	andi	r2,r2,255
   152b4:	a8807236 	bltu	r21,r2,15480 <__ssvfscanf_r+0x1418>
   152b8:	100490ba 	slli	r2,r2,2
   152bc:	01400074 	movhi	r5,1
   152c0:	2954b404 	addi	r5,r5,21200
   152c4:	1145883a 	add	r2,r2,r5
   152c8:	10800017 	ldw	r2,0(r2)
   152cc:	1000683a 	jmp	r2
   152d0:	00015504 	movi	zero,1364
   152d4:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   152d8:	00015504 	movi	zero,1364
   152dc:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   152e0:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   152e4:	000154dc 	xori	zero,zero,1363
   152e8:	000154bc 	xorhi	zero,zero,1362
   152ec:	000154bc 	xorhi	zero,zero,1362
   152f0:	000154bc 	xorhi	zero,zero,1362
   152f4:	000154bc 	xorhi	zero,zero,1362
   152f8:	000154bc 	xorhi	zero,zero,1362
   152fc:	000154bc 	xorhi	zero,zero,1362
   15300:	000154bc 	xorhi	zero,zero,1362
   15304:	00015464 	muli	zero,zero,1361
   15308:	00015464 	muli	zero,zero,1361
   1530c:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15310:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15314:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15318:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   1531c:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15320:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15324:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15328:	00015450 	cmplti	zero,zero,1361
   1532c:	00015450 	cmplti	zero,zero,1361
   15330:	00015450 	cmplti	zero,zero,1361
   15334:	00015450 	cmplti	zero,zero,1361
   15338:	00015450 	cmplti	zero,zero,1361
   1533c:	00015450 	cmplti	zero,zero,1361
   15340:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15344:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15348:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   1534c:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15350:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15354:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15358:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   1535c:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15360:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15364:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15368:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   1536c:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15370:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15374:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15378:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   1537c:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15380:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15384:	00015408 	cmpgei	zero,zero,1360
   15388:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   1538c:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15390:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15394:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15398:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   1539c:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153a0:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153a4:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153a8:	00015450 	cmplti	zero,zero,1361
   153ac:	00015450 	cmplti	zero,zero,1361
   153b0:	00015450 	cmplti	zero,zero,1361
   153b4:	00015450 	cmplti	zero,zero,1361
   153b8:	00015450 	cmplti	zero,zero,1361
   153bc:	00015450 	cmplti	zero,zero,1361
   153c0:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153c4:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153c8:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153cc:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153d0:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153d4:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153d8:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153dc:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153e0:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153e4:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153e8:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153ec:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153f0:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153f4:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153f8:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   153fc:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15400:	00015480 	call	1548 <LMS7002M_set_data_clock+0x130>
   15404:	00015408 	cmpgei	zero,zero,1360
   15408:	9081800c 	andi	r2,r18,1536
   1540c:	12c01c1e 	bne	r2,r11,15480 <__ssvfscanf_r+0x1418>
   15410:	91a4703a 	and	r18,r18,r6
   15414:	94814014 	ori	r18,r18,1280
   15418:	04400404 	movi	r17,16
   1541c:	81000005 	stb	r4,0(r16)
   15420:	84000044 	addi	r16,r16,1
   15424:	98800117 	ldw	r2,4(r19)
   15428:	10bfffc4 	addi	r2,r2,-1
   1542c:	98800115 	stw	r2,4(r19)
   15430:	0080380e 	bge	zero,r2,15514 <__ssvfscanf_r+0x14ac>
   15434:	18c00044 	addi	r3,r3,1
   15438:	98c00015 	stw	r3,0(r19)
   1543c:	e73fffc4 	addi	fp,fp,-1
   15440:	e0000f26 	beq	fp,zero,15480 <__ssvfscanf_r+0x1418>
   15444:	98c00017 	ldw	r3,0(r19)
   15448:	19000003 	ldbu	r4,0(r3)
   1544c:	003f9706 	br	152ac <__alt_data_end+0xfffd6aac>
   15450:	00800284 	movi	r2,10
   15454:	14400a0e 	bge	r2,r17,15480 <__ssvfscanf_r+0x1418>
   15458:	00bd1fc4 	movi	r2,-2945
   1545c:	90a4703a 	and	r18,r18,r2
   15460:	003fee06 	br	1541c <__alt_data_end+0xfffd6c1c>
   15464:	014000f4 	movhi	r5,3
   15468:	8c63883a 	add	r17,r17,r17
   1546c:	29685c84 	addi	r5,r5,-24206
   15470:	2c45883a 	add	r2,r5,r17
   15474:	1440000f 	ldh	r17,0(r2)
   15478:	00800204 	movi	r2,8
   1547c:	147ff616 	blt	r2,r17,15458 <__alt_data_end+0xfffd6c58>
   15480:	dc409e15 	stw	r17,632(sp)
   15484:	9023883a 	mov	r17,r18
   15488:	8880400c 	andi	r2,r17,256
   1548c:	4825883a 	mov	r18,r9
   15490:	10000426 	beq	r2,zero,154a4 <__ssvfscanf_r+0x143c>
   15494:	d8800104 	addi	r2,sp,4
   15498:	1400b036 	bltu	r2,r16,1575c <__ssvfscanf_r+0x16f4>
   1549c:	d8c00104 	addi	r3,sp,4
   154a0:	1c3b3226 	beq	r3,r16,1416c <__alt_data_end+0xfffd596c>
   154a4:	8880040c 	andi	r2,r17,16
   154a8:	10006226 	beq	r2,zero,15634 <__ssvfscanf_r+0x15cc>
   154ac:	d8800104 	addi	r2,sp,4
   154b0:	80a1c83a 	sub	r16,r16,r2
   154b4:	8521883a 	add	r16,r16,r20
   154b8:	003ca506 	br	14750 <__alt_data_end+0xfffd5f50>
   154bc:	014000f4 	movhi	r5,3
   154c0:	8c63883a 	add	r17,r17,r17
   154c4:	29685c84 	addi	r5,r5,-24206
   154c8:	2c45883a 	add	r2,r5,r17
   154cc:	1440000f 	ldh	r17,0(r2)
   154d0:	00bd1fc4 	movi	r2,-2945
   154d4:	90a4703a 	and	r18,r18,r2
   154d8:	003fd006 	br	1541c <__alt_data_end+0xfffd6c1c>
   154dc:	9082000c 	andi	r2,r18,2048
   154e0:	103fce26 	beq	r2,zero,1541c <__alt_data_end+0xfffd6c1c>
   154e4:	8800021e 	bne	r17,zero,154f0 <__ssvfscanf_r+0x1488>
   154e8:	94808014 	ori	r18,r18,512
   154ec:	04400204 	movi	r17,8
   154f0:	9081000c 	andi	r2,r18,1024
   154f4:	10008626 	beq	r2,zero,15710 <__ssvfscanf_r+0x16a8>
   154f8:	00be9fc4 	movi	r2,-1409
   154fc:	90a4703a 	and	r18,r18,r2
   15500:	003fc606 	br	1541c <__alt_data_end+0xfffd6c1c>
   15504:	9080200c 	andi	r2,r18,128
   15508:	103fdd26 	beq	r2,zero,15480 <__alt_data_end+0xfffd6c80>
   1550c:	9224703a 	and	r18,r18,r8
   15510:	003fc206 	br	1541c <__alt_data_end+0xfffd6c1c>
   15514:	980b883a 	mov	r5,r19
   15518:	b809883a 	mov	r4,r23
   1551c:	d980a915 	stw	r6,676(sp)
   15520:	d9c0aa15 	stw	r7,680(sp)
   15524:	da00a715 	stw	r8,668(sp)
   15528:	da40a815 	stw	r9,672(sp)
   1552c:	dac0a615 	stw	r11,664(sp)
   15530:	001d3380 	call	1d338 <__ssrefill_r>
   15534:	d980a917 	ldw	r6,676(sp)
   15538:	d9c0aa17 	ldw	r7,680(sp)
   1553c:	da00a717 	ldw	r8,668(sp)
   15540:	da40a817 	ldw	r9,672(sp)
   15544:	dac0a617 	ldw	r11,664(sp)
   15548:	103fbc26 	beq	r2,zero,1543c <__alt_data_end+0xfffd6c3c>
   1554c:	003fcc06 	br	15480 <__alt_data_end+0xfffd6c80>
   15550:	8821883a 	mov	r16,r17
   15554:	a807883a 	mov	r3,r21
   15558:	e023883a 	mov	r17,fp
   1555c:	b82b883a 	mov	r21,r23
   15560:	302f883a 	mov	r23,r6
   15564:	00bfbfc4 	movi	r2,-257
   15568:	a0a8703a 	and	r20,r20,r2
   1556c:	003e6706 	br	14f0c <__alt_data_end+0xfffd670c>
   15570:	d800a215 	stw	zero,648(sp)
   15574:	003de306 	br	14d04 <__alt_data_end+0xfffd6504>
   15578:	000f883a 	mov	r7,zero
   1557c:	003f4106 	br	15284 <__alt_data_end+0xfffd6a84>
   15580:	d9409c17 	ldw	r5,624(sp)
   15584:	e2bfffc4 	addi	r10,fp,-1
   15588:	2c400017 	ldw	r17,0(r5)
   1558c:	2c000104 	addi	r16,r5,4
   15590:	8aa9883a 	add	r20,r17,r10
   15594:	880b883a 	mov	r5,r17
   15598:	00000606 	br	155b4 <__ssvfscanf_r+0x154c>
   1559c:	98c00017 	ldw	r3,0(r19)
   155a0:	b1000017 	ldw	r4,0(r22)
   155a4:	a80b883a 	mov	r5,r21
   155a8:	18800003 	ldbu	r2,0(r3)
   155ac:	2085883a 	add	r2,r4,r2
   155b0:	10800043 	ldbu	r2,1(r2)
   155b4:	1080020c 	andi	r2,r2,8
   155b8:	1000621e 	bne	r2,zero,15744 <__ssvfscanf_r+0x16dc>
   155bc:	98800117 	ldw	r2,4(r19)
   155c0:	19000044 	addi	r4,r3,1
   155c4:	99000015 	stw	r4,0(r19)
   155c8:	10bfffc4 	addi	r2,r2,-1
   155cc:	98800115 	stw	r2,4(r19)
   155d0:	18800003 	ldbu	r2,0(r3)
   155d4:	2d400044 	addi	r21,r5,1
   155d8:	a839883a 	mov	fp,r21
   155dc:	28800005 	stb	r2,0(r5)
   155e0:	2d000626 	beq	r5,r20,155fc <__ssvfscanf_r+0x1594>
   155e4:	98800117 	ldw	r2,4(r19)
   155e8:	00bfec16 	blt	zero,r2,1559c <__alt_data_end+0xfffd6d9c>
   155ec:	980b883a 	mov	r5,r19
   155f0:	b809883a 	mov	r4,r23
   155f4:	001d3380 	call	1d338 <__ssrefill_r>
   155f8:	103fe826 	beq	r2,zero,1559c <__alt_data_end+0xfffd6d9c>
   155fc:	d880a017 	ldw	r2,640(sp)
   15600:	dd009d17 	ldw	r20,628(sp)
   15604:	e463c83a 	sub	r17,fp,r17
   15608:	10800044 	addi	r2,r2,1
   1560c:	e0000005 	stb	zero,0(fp)
   15610:	9465883a 	add	r18,r18,r17
   15614:	d880a015 	stw	r2,640(sp)
   15618:	dc009c15 	stw	r16,624(sp)
   1561c:	a00d883a 	mov	r6,r20
   15620:	003ace06 	br	1415c <__alt_data_end+0xfffd595c>
   15624:	dd009d17 	ldw	r20,628(sp)
   15628:	9465883a 	add	r18,r18,r17
   1562c:	a00d883a 	mov	r6,r20
   15630:	003aca06 	br	1415c <__alt_data_end+0xfffd595c>
   15634:	d8c0a117 	ldw	r3,644(sp)
   15638:	d9c09e17 	ldw	r7,632(sp)
   1563c:	000d883a 	mov	r6,zero
   15640:	d9400104 	addi	r5,sp,4
   15644:	b809883a 	mov	r4,r23
   15648:	80000005 	stb	zero,0(r16)
   1564c:	183ee83a 	callr	r3
   15650:	88c0080c 	andi	r3,r17,32
   15654:	1800351e 	bne	r3,zero,1572c <__ssvfscanf_r+0x16c4>
   15658:	88c0010c 	andi	r3,r17,4
   1565c:	18007026 	beq	r3,zero,15820 <__ssvfscanf_r+0x17b8>
   15660:	d9409c17 	ldw	r5,624(sp)
   15664:	28c00017 	ldw	r3,0(r5)
   15668:	29400104 	addi	r5,r5,4
   1566c:	d9409c15 	stw	r5,624(sp)
   15670:	1880000d 	sth	r2,0(r3)
   15674:	d940a017 	ldw	r5,640(sp)
   15678:	29400044 	addi	r5,r5,1
   1567c:	d940a015 	stw	r5,640(sp)
   15680:	003f8a06 	br	154ac <__alt_data_end+0xfffd6cac>
   15684:	dd409904 	addi	r21,sp,612
   15688:	8c40040c 	andi	r17,r17,16
   1568c:	01800204 	movi	r6,8
   15690:	000b883a 	mov	r5,zero
   15694:	a809883a 	mov	r4,r21
   15698:	00132540 	call	13254 <memset>
   1569c:	8800391e 	bne	r17,zero,15784 <__ssvfscanf_r+0x171c>
   156a0:	d8c09c17 	ldw	r3,624(sp)
   156a4:	1d000017 	ldw	r20,0(r3)
   156a8:	18c00104 	addi	r3,r3,4
   156ac:	d8c09c15 	stw	r3,624(sp)
   156b0:	000d883a 	mov	r6,zero
   156b4:	3021883a 	mov	r16,r6
   156b8:	dc409f15 	stw	r17,636(sp)
   156bc:	98800017 	ldw	r2,0(r19)
   156c0:	b0c00017 	ldw	r3,0(r22)
   156c4:	10800003 	ldbu	r2,0(r2)
   156c8:	1885883a 	add	r2,r3,r2
   156cc:	10800043 	ldbu	r2,1(r2)
   156d0:	1080020c 	andi	r2,r2,8
   156d4:	1000011e 	bne	r2,zero,156dc <__ssvfscanf_r+0x1674>
   156d8:	e000651e 	bne	fp,zero,15870 <__ssvfscanf_r+0x1808>
   156dc:	dc409f17 	ldw	r17,636(sp)
   156e0:	883c811e 	bne	r17,zero,148e8 <__alt_data_end+0xfffd60e8>
   156e4:	a0000015 	stw	zero,0(r20)
   156e8:	003c7c06 	br	148dc <__alt_data_end+0xfffd60dc>
   156ec:	a2c0008c 	andi	r11,r20,2
   156f0:	58003c26 	beq	r11,zero,157e4 <__ssvfscanf_r+0x177c>
   156f4:	d9409c17 	ldw	r5,624(sp)
   156f8:	28800017 	ldw	r2,0(r5)
   156fc:	29400104 	addi	r5,r5,4
   15700:	d9409c15 	stw	r5,624(sp)
   15704:	14000015 	stw	r16,0(r2)
   15708:	10c00115 	stw	r3,4(r2)
   1570c:	003e4406 	br	15020 <__alt_data_end+0xfffd6820>
   15710:	00bf1fc4 	movi	r2,-897
   15714:	90a4703a 	and	r18,r18,r2
   15718:	38000226 	beq	r7,zero,15724 <__ssvfscanf_r+0x16bc>
   1571c:	39ffffc4 	addi	r7,r7,-1
   15720:	e7000044 	addi	fp,fp,1
   15724:	a5000044 	addi	r20,r20,1
   15728:	003f3e06 	br	15424 <__alt_data_end+0xfffd6c24>
   1572c:	d9009c17 	ldw	r4,624(sp)
   15730:	20c00017 	ldw	r3,0(r4)
   15734:	21000104 	addi	r4,r4,4
   15738:	d9009c15 	stw	r4,624(sp)
   1573c:	18800015 	stw	r2,0(r3)
   15740:	003fcc06 	br	15674 <__alt_data_end+0xfffd6e74>
   15744:	2839883a 	mov	fp,r5
   15748:	003fac06 	br	155fc <__alt_data_end+0xfffd6dfc>
   1574c:	00be1fc4 	movi	r2,-1921
   15750:	a0a8703a 	and	r20,r20,r2
   15754:	05c00044 	movi	r23,1
   15758:	003ddb06 	br	14ec8 <__alt_data_end+0xfffd66c8>
   1575c:	817fffc7 	ldb	r5,-1(r16)
   15760:	980d883a 	mov	r6,r19
   15764:	b809883a 	mov	r4,r23
   15768:	843fffc4 	addi	r16,r16,-1
   1576c:	001d2300 	call	1d230 <_sungetc_r>
   15770:	003f4a06 	br	1549c <__alt_data_end+0xfffd6c9c>
   15774:	00fe1fc4 	movi	r3,-1921
   15778:	a0e8703a 	and	r20,r20,r3
   1577c:	05400044 	movi	r21,1
   15780:	003dd106 	br	14ec8 <__alt_data_end+0xfffd66c8>
   15784:	dd009b04 	addi	r20,sp,620
   15788:	003fc906 	br	156b0 <__alt_data_end+0xfffd6eb0>
   1578c:	d8c09f17 	ldw	r3,636(sp)
   15790:	88e3c83a 	sub	r17,r17,r3
   15794:	044dc83a 	sub	r6,zero,r17
   15798:	883e1426 	beq	r17,zero,14fec <__alt_data_end+0xfffd67ec>
   1579c:	d88055c4 	addi	r2,sp,343
   157a0:	80800136 	bltu	r16,r2,157a8 <__ssvfscanf_r+0x1740>
   157a4:	dc005584 	addi	r16,sp,342
   157a8:	014000f4 	movhi	r5,3
   157ac:	29685b04 	addi	r5,r5,-24212
   157b0:	8009883a 	mov	r4,r16
   157b4:	001af380 	call	1af38 <sprintf>
   157b8:	003e0c06 	br	14fec <__alt_data_end+0xfffd67ec>
   157bc:	d8c0a517 	ldw	r3,660(sp)
   157c0:	000d883a 	mov	r6,zero
   157c4:	01c00284 	movi	r7,10
   157c8:	19400044 	addi	r5,r3,1
   157cc:	b809883a 	mov	r4,r23
   157d0:	001c7040 	call	1c704 <_strtol_r>
   157d4:	d8c0a417 	ldw	r3,656(sp)
   157d8:	dc00a517 	ldw	r16,660(sp)
   157dc:	10cdc83a 	sub	r6,r2,r3
   157e0:	003fee06 	br	1579c <__alt_data_end+0xfffd6f9c>
   157e4:	d8809c17 	ldw	r2,624(sp)
   157e8:	180b883a 	mov	r5,r3
   157ec:	8009883a 	mov	r4,r16
   157f0:	15000017 	ldw	r20,0(r2)
   157f4:	14400104 	addi	r17,r2,4
   157f8:	d8c0a615 	stw	r3,664(sp)
   157fc:	00107d80 	call	107d8 <__fpclassifyd>
   15800:	d8c0a617 	ldw	r3,664(sp)
   15804:	10007226 	beq	r2,zero,159d0 <__ssvfscanf_r+0x1968>
   15808:	8009883a 	mov	r4,r16
   1580c:	180b883a 	mov	r5,r3
   15810:	00289e80 	call	289e8 <__truncdfsf2>
   15814:	a0800015 	stw	r2,0(r20)
   15818:	dc409c15 	stw	r17,624(sp)
   1581c:	003e0006 	br	15020 <__alt_data_end+0xfffd6820>
   15820:	88c0004c 	andi	r3,r17,1
   15824:	183fc11e 	bne	r3,zero,1572c <__alt_data_end+0xfffd6f2c>
   15828:	8c40008c 	andi	r17,r17,2
   1582c:	883fbf26 	beq	r17,zero,1572c <__alt_data_end+0xfffd6f2c>
   15830:	d940a117 	ldw	r5,644(sp)
   15834:	008000b4 	movhi	r2,2
   15838:	10b31f04 	addi	r2,r2,-13188
   1583c:	d9c09e17 	ldw	r7,632(sp)
   15840:	000d883a 	mov	r6,zero
   15844:	28806726 	beq	r5,r2,159e4 <__ssvfscanf_r+0x197c>
   15848:	d9400104 	addi	r5,sp,4
   1584c:	b809883a 	mov	r4,r23
   15850:	001c9780 	call	1c978 <_strtoll_r>
   15854:	d9409c17 	ldw	r5,624(sp)
   15858:	29000017 	ldw	r4,0(r5)
   1585c:	29400104 	addi	r5,r5,4
   15860:	d9409c15 	stw	r5,624(sp)
   15864:	20800015 	stw	r2,0(r4)
   15868:	20c00115 	stw	r3,4(r4)
   1586c:	003f8106 	br	15674 <__alt_data_end+0xfffd6e74>
   15870:	0019a180 	call	19a18 <__locale_mb_cur_max>
   15874:	80bc5626 	beq	r16,r2,149d0 <__alt_data_end+0xfffd61d0>
   15878:	98800017 	ldw	r2,0(r19)
   1587c:	99000117 	ldw	r4,4(r19)
   15880:	d9400104 	addi	r5,sp,4
   15884:	12000003 	ldbu	r8,0(r2)
   15888:	213fffc4 	addi	r4,r4,-1
   1588c:	10800044 	addi	r2,r2,1
   15890:	99000115 	stw	r4,4(r19)
   15894:	98800015 	stw	r2,0(r19)
   15898:	84400044 	addi	r17,r16,1
   1589c:	dd400015 	stw	r21,0(sp)
   158a0:	2c21883a 	add	r16,r5,r16
   158a4:	280d883a 	mov	r6,r5
   158a8:	880f883a 	mov	r7,r17
   158ac:	a00b883a 	mov	r5,r20
   158b0:	b809883a 	mov	r4,r23
   158b4:	82000005 	stb	r8,0(r16)
   158b8:	0019acc0 	call	19acc <_mbrtowc_r>
   158bc:	00ffffc4 	movi	r3,-1
   158c0:	10fc4326 	beq	r2,r3,149d0 <__alt_data_end+0xfffd61d0>
   158c4:	103c371e 	bne	r2,zero,149a4 <__alt_data_end+0xfffd61a4>
   158c8:	a0000015 	stw	zero,0(r20)
   158cc:	0009883a 	mov	r4,zero
   158d0:	00199600 	call	19960 <iswspace>
   158d4:	10001b26 	beq	r2,zero,15944 <__ssvfscanf_r+0x18dc>
   158d8:	8821883a 	mov	r16,r17
   158dc:	dc409f17 	ldw	r17,636(sp)
   158e0:	803f7f26 	beq	r16,zero,156e0 <__alt_data_end+0xfffd6ee0>
   158e4:	843fffc4 	addi	r16,r16,-1
   158e8:	d9400104 	addi	r5,sp,4
   158ec:	2c2b883a 	add	r21,r5,r16
   158f0:	00000106 	br	158f8 <__ssvfscanf_r+0x1890>
   158f4:	843fffc4 	addi	r16,r16,-1
   158f8:	a9400003 	ldbu	r5,0(r21)
   158fc:	980d883a 	mov	r6,r19
   15900:	b809883a 	mov	r4,r23
   15904:	001d2300 	call	1d230 <_sungetc_r>
   15908:	ad7fffc4 	addi	r21,r21,-1
   1590c:	803ff91e 	bne	r16,zero,158f4 <__alt_data_end+0xfffd70f4>
   15910:	003f7306 	br	156e0 <__alt_data_end+0xfffd6ee0>
   15914:	d9400104 	addi	r5,sp,4
   15918:	802b883a 	mov	r21,r16
   1591c:	9839883a 	mov	fp,r19
   15920:	2c3a122e 	bgeu	r5,r16,1416c <__alt_data_end+0xfffd596c>
   15924:	ad7fffc4 	addi	r21,r21,-1
   15928:	a9400007 	ldb	r5,0(r21)
   1592c:	e00d883a 	mov	r6,fp
   15930:	b809883a 	mov	r4,r23
   15934:	001d2300 	call	1d230 <_sungetc_r>
   15938:	d8800104 	addi	r2,sp,4
   1593c:	157ff91e 	bne	r2,r21,15924 <__alt_data_end+0xfffd7124>
   15940:	003a0a06 	br	1416c <__alt_data_end+0xfffd596c>
   15944:	d8c09f17 	ldw	r3,636(sp)
   15948:	9465883a 	add	r18,r18,r17
   1594c:	e73fffc4 	addi	fp,fp,-1
   15950:	1800051e 	bne	r3,zero,15968 <__ssvfscanf_r+0x1900>
   15954:	a5000104 	addi	r20,r20,4
   15958:	0021883a 	mov	r16,zero
   1595c:	003c1406 	br	149b0 <__alt_data_end+0xfffd61b0>
   15960:	a1000017 	ldw	r4,0(r20)
   15964:	003fda06 	br	158d0 <__alt_data_end+0xfffd70d0>
   15968:	0021883a 	mov	r16,zero
   1596c:	003c1006 	br	149b0 <__alt_data_end+0xfffd61b0>
   15970:	d8c00104 	addi	r3,sp,4
   15974:	802b883a 	mov	r21,r16
   15978:	9839883a 	mov	fp,r19
   1597c:	1c39fb2e 	bgeu	r3,r16,1416c <__alt_data_end+0xfffd596c>
   15980:	ad7fffc4 	addi	r21,r21,-1
   15984:	a9400007 	ldb	r5,0(r21)
   15988:	b809883a 	mov	r4,r23
   1598c:	e00d883a 	mov	r6,fp
   15990:	001d2300 	call	1d230 <_sungetc_r>
   15994:	d9000104 	addi	r4,sp,4
   15998:	257ff91e 	bne	r4,r21,15980 <__alt_data_end+0xfffd7180>
   1599c:	0039f306 	br	1416c <__alt_data_end+0xfffd596c>
   159a0:	d8c00104 	addi	r3,sp,4
   159a4:	802b883a 	mov	r21,r16
   159a8:	9839883a 	mov	fp,r19
   159ac:	1c39ef2e 	bgeu	r3,r16,1416c <__alt_data_end+0xfffd596c>
   159b0:	ad7fffc4 	addi	r21,r21,-1
   159b4:	a9400007 	ldb	r5,0(r21)
   159b8:	b809883a 	mov	r4,r23
   159bc:	e00d883a 	mov	r6,fp
   159c0:	001d2300 	call	1d230 <_sungetc_r>
   159c4:	d9000104 	addi	r4,sp,4
   159c8:	257ff91e 	bne	r4,r21,159b0 <__alt_data_end+0xfffd71b0>
   159cc:	0039e706 	br	1416c <__alt_data_end+0xfffd596c>
   159d0:	0009883a 	mov	r4,zero
   159d4:	001aed80 	call	1aed8 <nanf>
   159d8:	a0800015 	stw	r2,0(r20)
   159dc:	dc409c15 	stw	r17,624(sp)
   159e0:	003d8f06 	br	15020 <__alt_data_end+0xfffd6820>
   159e4:	d9400104 	addi	r5,sp,4
   159e8:	b809883a 	mov	r4,r23
   159ec:	001cf100 	call	1cf10 <_strtoull_r>
   159f0:	003f9806 	br	15854 <__alt_data_end+0xfffd7054>

000159f4 <___vfprintf_internal_r>:
   159f4:	deffb804 	addi	sp,sp,-288
   159f8:	dfc04715 	stw	ra,284(sp)
   159fc:	ddc04515 	stw	r23,276(sp)
   15a00:	dd404315 	stw	r21,268(sp)
   15a04:	d9002d15 	stw	r4,180(sp)
   15a08:	282f883a 	mov	r23,r5
   15a0c:	302b883a 	mov	r21,r6
   15a10:	d9c02e15 	stw	r7,184(sp)
   15a14:	df004615 	stw	fp,280(sp)
   15a18:	dd804415 	stw	r22,272(sp)
   15a1c:	dd004215 	stw	r20,264(sp)
   15a20:	dcc04115 	stw	r19,260(sp)
   15a24:	dc804015 	stw	r18,256(sp)
   15a28:	dc403f15 	stw	r17,252(sp)
   15a2c:	dc003e15 	stw	r16,248(sp)
   15a30:	0019a3c0 	call	19a3c <_localeconv_r>
   15a34:	10800017 	ldw	r2,0(r2)
   15a38:	1009883a 	mov	r4,r2
   15a3c:	d8803415 	stw	r2,208(sp)
   15a40:	0013fd00 	call	13fd0 <strlen>
   15a44:	d8803715 	stw	r2,220(sp)
   15a48:	d8802d17 	ldw	r2,180(sp)
   15a4c:	10000226 	beq	r2,zero,15a58 <___vfprintf_internal_r+0x64>
   15a50:	10800e17 	ldw	r2,56(r2)
   15a54:	1000fb26 	beq	r2,zero,15e44 <___vfprintf_internal_r+0x450>
   15a58:	b880030b 	ldhu	r2,12(r23)
   15a5c:	10c8000c 	andi	r3,r2,8192
   15a60:	1800061e 	bne	r3,zero,15a7c <___vfprintf_internal_r+0x88>
   15a64:	b9001917 	ldw	r4,100(r23)
   15a68:	00f7ffc4 	movi	r3,-8193
   15a6c:	10880014 	ori	r2,r2,8192
   15a70:	20c6703a 	and	r3,r4,r3
   15a74:	b880030d 	sth	r2,12(r23)
   15a78:	b8c01915 	stw	r3,100(r23)
   15a7c:	10c0020c 	andi	r3,r2,8
   15a80:	1800c326 	beq	r3,zero,15d90 <___vfprintf_internal_r+0x39c>
   15a84:	b8c00417 	ldw	r3,16(r23)
   15a88:	1800c126 	beq	r3,zero,15d90 <___vfprintf_internal_r+0x39c>
   15a8c:	1080068c 	andi	r2,r2,26
   15a90:	00c00284 	movi	r3,10
   15a94:	10c0c626 	beq	r2,r3,15db0 <___vfprintf_internal_r+0x3bc>
   15a98:	d8c00404 	addi	r3,sp,16
   15a9c:	050000f4 	movhi	r20,3
   15aa0:	d9001e04 	addi	r4,sp,120
   15aa4:	a5287584 	addi	r20,r20,-24106
   15aa8:	d8c01e15 	stw	r3,120(sp)
   15aac:	d8002015 	stw	zero,128(sp)
   15ab0:	d8001f15 	stw	zero,124(sp)
   15ab4:	d8003315 	stw	zero,204(sp)
   15ab8:	d8003615 	stw	zero,216(sp)
   15abc:	d8003815 	stw	zero,224(sp)
   15ac0:	1811883a 	mov	r8,r3
   15ac4:	d8003915 	stw	zero,228(sp)
   15ac8:	d8003a15 	stw	zero,232(sp)
   15acc:	d8002f15 	stw	zero,188(sp)
   15ad0:	d9002815 	stw	r4,160(sp)
   15ad4:	a8800007 	ldb	r2,0(r21)
   15ad8:	10028b26 	beq	r2,zero,16508 <___vfprintf_internal_r+0xb14>
   15adc:	00c00944 	movi	r3,37
   15ae0:	a823883a 	mov	r17,r21
   15ae4:	10c0021e 	bne	r2,r3,15af0 <___vfprintf_internal_r+0xfc>
   15ae8:	00001406 	br	15b3c <___vfprintf_internal_r+0x148>
   15aec:	10c00326 	beq	r2,r3,15afc <___vfprintf_internal_r+0x108>
   15af0:	8c400044 	addi	r17,r17,1
   15af4:	88800007 	ldb	r2,0(r17)
   15af8:	103ffc1e 	bne	r2,zero,15aec <__alt_data_end+0xfffd72ec>
   15afc:	8d61c83a 	sub	r16,r17,r21
   15b00:	80000e26 	beq	r16,zero,15b3c <___vfprintf_internal_r+0x148>
   15b04:	d8c02017 	ldw	r3,128(sp)
   15b08:	d8801f17 	ldw	r2,124(sp)
   15b0c:	45400015 	stw	r21,0(r8)
   15b10:	1c07883a 	add	r3,r3,r16
   15b14:	10800044 	addi	r2,r2,1
   15b18:	d8c02015 	stw	r3,128(sp)
   15b1c:	44000115 	stw	r16,4(r8)
   15b20:	d8801f15 	stw	r2,124(sp)
   15b24:	00c001c4 	movi	r3,7
   15b28:	1880a916 	blt	r3,r2,15dd0 <___vfprintf_internal_r+0x3dc>
   15b2c:	42000204 	addi	r8,r8,8
   15b30:	d9402f17 	ldw	r5,188(sp)
   15b34:	2c0b883a 	add	r5,r5,r16
   15b38:	d9402f15 	stw	r5,188(sp)
   15b3c:	88800007 	ldb	r2,0(r17)
   15b40:	1000aa26 	beq	r2,zero,15dec <___vfprintf_internal_r+0x3f8>
   15b44:	8d400044 	addi	r21,r17,1
   15b48:	8c400047 	ldb	r17,1(r17)
   15b4c:	0021883a 	mov	r16,zero
   15b50:	00bfffc4 	movi	r2,-1
   15b54:	0025883a 	mov	r18,zero
   15b58:	dc002905 	stb	r16,164(sp)
   15b5c:	d8002785 	stb	zero,158(sp)
   15b60:	d8002b05 	stb	zero,172(sp)
   15b64:	d8802a15 	stw	r2,168(sp)
   15b68:	d8003115 	stw	zero,196(sp)
   15b6c:	04c01604 	movi	r19,88
   15b70:	05800244 	movi	r22,9
   15b74:	9021883a 	mov	r16,r18
   15b78:	4039883a 	mov	fp,r8
   15b7c:	ad400044 	addi	r21,r21,1
   15b80:	88bff804 	addi	r2,r17,-32
   15b84:	98833236 	bltu	r19,r2,16850 <___vfprintf_internal_r+0xe5c>
   15b88:	100490ba 	slli	r2,r2,2
   15b8c:	00c00074 	movhi	r3,1
   15b90:	18d6e804 	addi	r3,r3,23456
   15b94:	10c5883a 	add	r2,r2,r3
   15b98:	10800017 	ldw	r2,0(r2)
   15b9c:	1000683a 	jmp	r2
   15ba0:	00016748 	cmpgei	zero,zero,1437
   15ba4:	00016850 	cmplti	zero,zero,1441
   15ba8:	00016850 	cmplti	zero,zero,1441
   15bac:	00016768 	cmpgeui	zero,zero,1437
   15bb0:	00016850 	cmplti	zero,zero,1441
   15bb4:	00016850 	cmplti	zero,zero,1441
   15bb8:	00016850 	cmplti	zero,zero,1441
   15bbc:	00016850 	cmplti	zero,zero,1441
   15bc0:	00016850 	cmplti	zero,zero,1441
   15bc4:	00016850 	cmplti	zero,zero,1441
   15bc8:	00015e50 	cmplti	zero,zero,1401
   15bcc:	00016658 	cmpnei	zero,zero,1433
   15bd0:	00016850 	cmplti	zero,zero,1441
   15bd4:	00015d14 	movui	zero,1396
   15bd8:	00015e74 	movhi	zero,1401
   15bdc:	00016850 	cmplti	zero,zero,1441
   15be0:	00015ec4 	movi	zero,1403
   15be4:	00015ed0 	cmplti	zero,zero,1403
   15be8:	00015ed0 	cmplti	zero,zero,1403
   15bec:	00015ed0 	cmplti	zero,zero,1403
   15bf0:	00015ed0 	cmplti	zero,zero,1403
   15bf4:	00015ed0 	cmplti	zero,zero,1403
   15bf8:	00015ed0 	cmplti	zero,zero,1403
   15bfc:	00015ed0 	cmplti	zero,zero,1403
   15c00:	00015ed0 	cmplti	zero,zero,1403
   15c04:	00015ed0 	cmplti	zero,zero,1403
   15c08:	00016850 	cmplti	zero,zero,1441
   15c0c:	00016850 	cmplti	zero,zero,1441
   15c10:	00016850 	cmplti	zero,zero,1441
   15c14:	00016850 	cmplti	zero,zero,1441
   15c18:	00016850 	cmplti	zero,zero,1441
   15c1c:	00016850 	cmplti	zero,zero,1441
   15c20:	00016850 	cmplti	zero,zero,1441
   15c24:	00016850 	cmplti	zero,zero,1441
   15c28:	00016850 	cmplti	zero,zero,1441
   15c2c:	00016850 	cmplti	zero,zero,1441
   15c30:	00015f0c 	andi	zero,zero,1404
   15c34:	00015fd4 	movui	zero,1407
   15c38:	00016850 	cmplti	zero,zero,1441
   15c3c:	00015fd4 	movui	zero,1407
   15c40:	00016850 	cmplti	zero,zero,1441
   15c44:	00016850 	cmplti	zero,zero,1441
   15c48:	00016850 	cmplti	zero,zero,1441
   15c4c:	00016850 	cmplti	zero,zero,1441
   15c50:	00016080 	call	1608 <LMS7002M_set_data_clock+0x1f0>
   15c54:	00016850 	cmplti	zero,zero,1441
   15c58:	00016850 	cmplti	zero,zero,1441
   15c5c:	0001608c 	andi	zero,zero,1410
   15c60:	00016850 	cmplti	zero,zero,1441
   15c64:	00016850 	cmplti	zero,zero,1441
   15c68:	00016850 	cmplti	zero,zero,1441
   15c6c:	00016850 	cmplti	zero,zero,1441
   15c70:	00016850 	cmplti	zero,zero,1441
   15c74:	00016510 	cmplti	zero,zero,1428
   15c78:	00016850 	cmplti	zero,zero,1441
   15c7c:	00016850 	cmplti	zero,zero,1441
   15c80:	0001657c 	xorhi	zero,zero,1429
   15c84:	00016850 	cmplti	zero,zero,1441
   15c88:	00016850 	cmplti	zero,zero,1441
   15c8c:	00016850 	cmplti	zero,zero,1441
   15c90:	00016850 	cmplti	zero,zero,1441
   15c94:	00016850 	cmplti	zero,zero,1441
   15c98:	00016850 	cmplti	zero,zero,1441
   15c9c:	00016850 	cmplti	zero,zero,1441
   15ca0:	00016850 	cmplti	zero,zero,1441
   15ca4:	00016850 	cmplti	zero,zero,1441
   15ca8:	00016850 	cmplti	zero,zero,1441
   15cac:	000167f4 	movhi	zero,1439
   15cb0:	00016774 	movhi	zero,1437
   15cb4:	00015fd4 	movui	zero,1407
   15cb8:	00015fd4 	movui	zero,1407
   15cbc:	00015fd4 	movui	zero,1407
   15cc0:	00016794 	movui	zero,1438
   15cc4:	00016774 	movhi	zero,1437
   15cc8:	00016850 	cmplti	zero,zero,1441
   15ccc:	00016850 	cmplti	zero,zero,1441
   15cd0:	000167a0 	cmpeqi	zero,zero,1438
   15cd4:	00016850 	cmplti	zero,zero,1441
   15cd8:	000167b4 	movhi	zero,1438
   15cdc:	00016638 	rdprs	zero,zero,1432
   15ce0:	00015d20 	cmpeqi	zero,zero,1396
   15ce4:	00016670 	cmpltui	zero,zero,1433
   15ce8:	00016850 	cmplti	zero,zero,1441
   15cec:	0001667c 	xorhi	zero,zero,1433
   15cf0:	00016850 	cmplti	zero,zero,1441
   15cf4:	000166e0 	cmpeqi	zero,zero,1435
   15cf8:	00016850 	cmplti	zero,zero,1441
   15cfc:	00016850 	cmplti	zero,zero,1441
   15d00:	00016700 	call	1670 <LMS7002M_set_data_clock+0x258>
   15d04:	d8c03117 	ldw	r3,196(sp)
   15d08:	d8802e15 	stw	r2,184(sp)
   15d0c:	00c7c83a 	sub	r3,zero,r3
   15d10:	d8c03115 	stw	r3,196(sp)
   15d14:	84000114 	ori	r16,r16,4
   15d18:	ac400007 	ldb	r17,0(r21)
   15d1c:	003f9706 	br	15b7c <__alt_data_end+0xfffd737c>
   15d20:	00800c04 	movi	r2,48
   15d24:	d8802705 	stb	r2,156(sp)
   15d28:	00801e04 	movi	r2,120
   15d2c:	d8802745 	stb	r2,157(sp)
   15d30:	d9002a17 	ldw	r4,168(sp)
   15d34:	d8802e17 	ldw	r2,184(sp)
   15d38:	d8002785 	stb	zero,158(sp)
   15d3c:	e011883a 	mov	r8,fp
   15d40:	10c00104 	addi	r3,r2,4
   15d44:	14c00017 	ldw	r19,0(r2)
   15d48:	002d883a 	mov	r22,zero
   15d4c:	80800094 	ori	r2,r16,2
   15d50:	2002ca16 	blt	r4,zero,1687c <___vfprintf_internal_r+0xe88>
   15d54:	00bfdfc4 	movi	r2,-129
   15d58:	80a4703a 	and	r18,r16,r2
   15d5c:	d8c02e15 	stw	r3,184(sp)
   15d60:	94800094 	ori	r18,r18,2
   15d64:	9802b41e 	bne	r19,zero,16838 <___vfprintf_internal_r+0xe44>
   15d68:	014000f4 	movhi	r5,3
   15d6c:	29686e04 	addi	r5,r5,-24136
   15d70:	d9403915 	stw	r5,228(sp)
   15d74:	04401e04 	movi	r17,120
   15d78:	d8802a17 	ldw	r2,168(sp)
   15d7c:	0039883a 	mov	fp,zero
   15d80:	1001fa26 	beq	r2,zero,1656c <___vfprintf_internal_r+0xb78>
   15d84:	0027883a 	mov	r19,zero
   15d88:	002d883a 	mov	r22,zero
   15d8c:	00021906 	br	165f4 <___vfprintf_internal_r+0xc00>
   15d90:	d9002d17 	ldw	r4,180(sp)
   15d94:	b80b883a 	mov	r5,r23
   15d98:	0017e080 	call	17e08 <__swsetup_r>
   15d9c:	1005dc1e 	bne	r2,zero,17510 <___vfprintf_internal_r+0x1b1c>
   15da0:	b880030b 	ldhu	r2,12(r23)
   15da4:	00c00284 	movi	r3,10
   15da8:	1080068c 	andi	r2,r2,26
   15dac:	10ff3a1e 	bne	r2,r3,15a98 <__alt_data_end+0xfffd7298>
   15db0:	b880038f 	ldh	r2,14(r23)
   15db4:	103f3816 	blt	r2,zero,15a98 <__alt_data_end+0xfffd7298>
   15db8:	d9c02e17 	ldw	r7,184(sp)
   15dbc:	d9002d17 	ldw	r4,180(sp)
   15dc0:	a80d883a 	mov	r6,r21
   15dc4:	b80b883a 	mov	r5,r23
   15dc8:	0017cec0 	call	17cec <__sbprintf>
   15dcc:	00001106 	br	15e14 <___vfprintf_internal_r+0x420>
   15dd0:	d9002d17 	ldw	r4,180(sp)
   15dd4:	d9801e04 	addi	r6,sp,120
   15dd8:	b80b883a 	mov	r5,r23
   15ddc:	0020c2c0 	call	20c2c <__sprint_r>
   15de0:	1000081e 	bne	r2,zero,15e04 <___vfprintf_internal_r+0x410>
   15de4:	da000404 	addi	r8,sp,16
   15de8:	003f5106 	br	15b30 <__alt_data_end+0xfffd7330>
   15dec:	d8802017 	ldw	r2,128(sp)
   15df0:	10000426 	beq	r2,zero,15e04 <___vfprintf_internal_r+0x410>
   15df4:	d9002d17 	ldw	r4,180(sp)
   15df8:	d9801e04 	addi	r6,sp,120
   15dfc:	b80b883a 	mov	r5,r23
   15e00:	0020c2c0 	call	20c2c <__sprint_r>
   15e04:	b880030b 	ldhu	r2,12(r23)
   15e08:	1080100c 	andi	r2,r2,64
   15e0c:	1005c01e 	bne	r2,zero,17510 <___vfprintf_internal_r+0x1b1c>
   15e10:	d8802f17 	ldw	r2,188(sp)
   15e14:	dfc04717 	ldw	ra,284(sp)
   15e18:	df004617 	ldw	fp,280(sp)
   15e1c:	ddc04517 	ldw	r23,276(sp)
   15e20:	dd804417 	ldw	r22,272(sp)
   15e24:	dd404317 	ldw	r21,268(sp)
   15e28:	dd004217 	ldw	r20,264(sp)
   15e2c:	dcc04117 	ldw	r19,260(sp)
   15e30:	dc804017 	ldw	r18,256(sp)
   15e34:	dc403f17 	ldw	r17,252(sp)
   15e38:	dc003e17 	ldw	r16,248(sp)
   15e3c:	dec04804 	addi	sp,sp,288
   15e40:	f800283a 	ret
   15e44:	d9002d17 	ldw	r4,180(sp)
   15e48:	00113200 	call	11320 <__sinit>
   15e4c:	003f0206 	br	15a58 <__alt_data_end+0xfffd7258>
   15e50:	d9002e17 	ldw	r4,184(sp)
   15e54:	d9402e17 	ldw	r5,184(sp)
   15e58:	21000017 	ldw	r4,0(r4)
   15e5c:	28800104 	addi	r2,r5,4
   15e60:	d9003115 	stw	r4,196(sp)
   15e64:	203fa716 	blt	r4,zero,15d04 <__alt_data_end+0xfffd7504>
   15e68:	d8802e15 	stw	r2,184(sp)
   15e6c:	ac400007 	ldb	r17,0(r21)
   15e70:	003f4206 	br	15b7c <__alt_data_end+0xfffd737c>
   15e74:	ac400007 	ldb	r17,0(r21)
   15e78:	01000a84 	movi	r4,42
   15e7c:	a8c00044 	addi	r3,r21,1
   15e80:	89075826 	beq	r17,r4,17be4 <___vfprintf_internal_r+0x21f0>
   15e84:	8cbff404 	addi	r18,r17,-48
   15e88:	b486ae36 	bltu	r22,r18,17944 <___vfprintf_internal_r+0x1f50>
   15e8c:	0009883a 	mov	r4,zero
   15e90:	1823883a 	mov	r17,r3
   15e94:	01400284 	movi	r5,10
   15e98:	0025f840 	call	25f84 <__mulsi3>
   15e9c:	88c00007 	ldb	r3,0(r17)
   15ea0:	1489883a 	add	r4,r2,r18
   15ea4:	8d400044 	addi	r21,r17,1
   15ea8:	1cbff404 	addi	r18,r3,-48
   15eac:	a823883a 	mov	r17,r21
   15eb0:	b4bff82e 	bgeu	r22,r18,15e94 <__alt_data_end+0xfffd7694>
   15eb4:	1823883a 	mov	r17,r3
   15eb8:	2005f616 	blt	r4,zero,17694 <___vfprintf_internal_r+0x1ca0>
   15ebc:	d9002a15 	stw	r4,168(sp)
   15ec0:	003f2f06 	br	15b80 <__alt_data_end+0xfffd7380>
   15ec4:	84002014 	ori	r16,r16,128
   15ec8:	ac400007 	ldb	r17,0(r21)
   15ecc:	003f2b06 	br	15b7c <__alt_data_end+0xfffd737c>
   15ed0:	8cbff404 	addi	r18,r17,-48
   15ed4:	d8003115 	stw	zero,196(sp)
   15ed8:	0009883a 	mov	r4,zero
   15edc:	a823883a 	mov	r17,r21
   15ee0:	01400284 	movi	r5,10
   15ee4:	0025f840 	call	25f84 <__mulsi3>
   15ee8:	88c00007 	ldb	r3,0(r17)
   15eec:	9089883a 	add	r4,r18,r2
   15ef0:	ad400044 	addi	r21,r21,1
   15ef4:	1cbff404 	addi	r18,r3,-48
   15ef8:	a823883a 	mov	r17,r21
   15efc:	b4bff82e 	bgeu	r22,r18,15ee0 <__alt_data_end+0xfffd76e0>
   15f00:	1823883a 	mov	r17,r3
   15f04:	d9003115 	stw	r4,196(sp)
   15f08:	003f1d06 	br	15b80 <__alt_data_end+0xfffd7380>
   15f0c:	8025883a 	mov	r18,r16
   15f10:	dc002903 	ldbu	r16,164(sp)
   15f14:	e011883a 	mov	r8,fp
   15f18:	84003fcc 	andi	r16,r16,255
   15f1c:	8007531e 	bne	r16,zero,17c6c <___vfprintf_internal_r+0x2278>
   15f20:	94800414 	ori	r18,r18,16
   15f24:	9080080c 	andi	r2,r18,32
   15f28:	1003a326 	beq	r2,zero,16db8 <___vfprintf_internal_r+0x13c4>
   15f2c:	d9002e17 	ldw	r4,184(sp)
   15f30:	20800117 	ldw	r2,4(r4)
   15f34:	24c00017 	ldw	r19,0(r4)
   15f38:	21000204 	addi	r4,r4,8
   15f3c:	d9002e15 	stw	r4,184(sp)
   15f40:	102d883a 	mov	r22,r2
   15f44:	10047316 	blt	r2,zero,17114 <___vfprintf_internal_r+0x1720>
   15f48:	d9002a17 	ldw	r4,168(sp)
   15f4c:	df002783 	ldbu	fp,158(sp)
   15f50:	2003e416 	blt	r4,zero,16ee4 <___vfprintf_internal_r+0x14f0>
   15f54:	00ffdfc4 	movi	r3,-129
   15f58:	9d84b03a 	or	r2,r19,r22
   15f5c:	90e4703a 	and	r18,r18,r3
   15f60:	10018026 	beq	r2,zero,16564 <___vfprintf_internal_r+0xb70>
   15f64:	b003ab26 	beq	r22,zero,16e14 <___vfprintf_internal_r+0x1420>
   15f68:	dc402915 	stw	r17,164(sp)
   15f6c:	dc001e04 	addi	r16,sp,120
   15f70:	b023883a 	mov	r17,r22
   15f74:	402d883a 	mov	r22,r8
   15f78:	9809883a 	mov	r4,r19
   15f7c:	880b883a 	mov	r5,r17
   15f80:	01800284 	movi	r6,10
   15f84:	000f883a 	mov	r7,zero
   15f88:	002580c0 	call	2580c <__umoddi3>
   15f8c:	10800c04 	addi	r2,r2,48
   15f90:	843fffc4 	addi	r16,r16,-1
   15f94:	9809883a 	mov	r4,r19
   15f98:	880b883a 	mov	r5,r17
   15f9c:	80800005 	stb	r2,0(r16)
   15fa0:	01800284 	movi	r6,10
   15fa4:	000f883a 	mov	r7,zero
   15fa8:	00252100 	call	25210 <__udivdi3>
   15fac:	1027883a 	mov	r19,r2
   15fb0:	10c4b03a 	or	r2,r2,r3
   15fb4:	1823883a 	mov	r17,r3
   15fb8:	103fef1e 	bne	r2,zero,15f78 <__alt_data_end+0xfffd7778>
   15fbc:	d8c02817 	ldw	r3,160(sp)
   15fc0:	dc402917 	ldw	r17,164(sp)
   15fc4:	b011883a 	mov	r8,r22
   15fc8:	1c07c83a 	sub	r3,r3,r16
   15fcc:	d8c02b15 	stw	r3,172(sp)
   15fd0:	00005f06 	br	16150 <___vfprintf_internal_r+0x75c>
   15fd4:	8025883a 	mov	r18,r16
   15fd8:	dc002903 	ldbu	r16,164(sp)
   15fdc:	e011883a 	mov	r8,fp
   15fe0:	84003fcc 	andi	r16,r16,255
   15fe4:	80071e1e 	bne	r16,zero,17c60 <___vfprintf_internal_r+0x226c>
   15fe8:	9080020c 	andi	r2,r18,8
   15fec:	1004af26 	beq	r2,zero,172ac <___vfprintf_internal_r+0x18b8>
   15ff0:	d9002e17 	ldw	r4,184(sp)
   15ff4:	d9402e17 	ldw	r5,184(sp)
   15ff8:	d8802e17 	ldw	r2,184(sp)
   15ffc:	21000017 	ldw	r4,0(r4)
   16000:	29400117 	ldw	r5,4(r5)
   16004:	10800204 	addi	r2,r2,8
   16008:	d9003615 	stw	r4,216(sp)
   1600c:	d9403815 	stw	r5,224(sp)
   16010:	d8802e15 	stw	r2,184(sp)
   16014:	d9003617 	ldw	r4,216(sp)
   16018:	d9403817 	ldw	r5,224(sp)
   1601c:	da003d15 	stw	r8,244(sp)
   16020:	04000044 	movi	r16,1
   16024:	00107d80 	call	107d8 <__fpclassifyd>
   16028:	da003d17 	ldw	r8,244(sp)
   1602c:	1404441e 	bne	r2,r16,17140 <___vfprintf_internal_r+0x174c>
   16030:	d9003617 	ldw	r4,216(sp)
   16034:	d9403817 	ldw	r5,224(sp)
   16038:	000d883a 	mov	r6,zero
   1603c:	000f883a 	mov	r7,zero
   16040:	00275880 	call	27588 <__ledf2>
   16044:	da003d17 	ldw	r8,244(sp)
   16048:	1005e316 	blt	r2,zero,177d8 <___vfprintf_internal_r+0x1de4>
   1604c:	df002783 	ldbu	fp,158(sp)
   16050:	008011c4 	movi	r2,71
   16054:	1445580e 	bge	r2,r17,175b8 <___vfprintf_internal_r+0x1bc4>
   16058:	040000f4 	movhi	r16,3
   1605c:	84286604 	addi	r16,r16,-24168
   16060:	00c000c4 	movi	r3,3
   16064:	00bfdfc4 	movi	r2,-129
   16068:	d8c02915 	stw	r3,164(sp)
   1606c:	90a4703a 	and	r18,r18,r2
   16070:	d8c02b15 	stw	r3,172(sp)
   16074:	d8002a15 	stw	zero,168(sp)
   16078:	d8003215 	stw	zero,200(sp)
   1607c:	00003a06 	br	16168 <___vfprintf_internal_r+0x774>
   16080:	84000214 	ori	r16,r16,8
   16084:	ac400007 	ldb	r17,0(r21)
   16088:	003ebc06 	br	15b7c <__alt_data_end+0xfffd737c>
   1608c:	8025883a 	mov	r18,r16
   16090:	dc002903 	ldbu	r16,164(sp)
   16094:	e011883a 	mov	r8,fp
   16098:	84003fcc 	andi	r16,r16,255
   1609c:	8007001e 	bne	r16,zero,17ca0 <___vfprintf_internal_r+0x22ac>
   160a0:	94800414 	ori	r18,r18,16
   160a4:	9080080c 	andi	r2,r18,32
   160a8:	1002fa26 	beq	r2,zero,16c94 <___vfprintf_internal_r+0x12a0>
   160ac:	d9002e17 	ldw	r4,184(sp)
   160b0:	d9402a17 	ldw	r5,168(sp)
   160b4:	d8002785 	stb	zero,158(sp)
   160b8:	20800204 	addi	r2,r4,8
   160bc:	24c00017 	ldw	r19,0(r4)
   160c0:	25800117 	ldw	r22,4(r4)
   160c4:	2804b116 	blt	r5,zero,1738c <___vfprintf_internal_r+0x1998>
   160c8:	013fdfc4 	movi	r4,-129
   160cc:	9d86b03a 	or	r3,r19,r22
   160d0:	d8802e15 	stw	r2,184(sp)
   160d4:	9124703a 	and	r18,r18,r4
   160d8:	1802fb1e 	bne	r3,zero,16cc8 <___vfprintf_internal_r+0x12d4>
   160dc:	d8c02a17 	ldw	r3,168(sp)
   160e0:	0039883a 	mov	fp,zero
   160e4:	1805e526 	beq	r3,zero,1787c <___vfprintf_internal_r+0x1e88>
   160e8:	0027883a 	mov	r19,zero
   160ec:	002d883a 	mov	r22,zero
   160f0:	dc001e04 	addi	r16,sp,120
   160f4:	9806d0fa 	srli	r3,r19,3
   160f8:	b008977a 	slli	r4,r22,29
   160fc:	b02cd0fa 	srli	r22,r22,3
   16100:	9cc001cc 	andi	r19,r19,7
   16104:	98800c04 	addi	r2,r19,48
   16108:	843fffc4 	addi	r16,r16,-1
   1610c:	20e6b03a 	or	r19,r4,r3
   16110:	80800005 	stb	r2,0(r16)
   16114:	9d86b03a 	or	r3,r19,r22
   16118:	183ff61e 	bne	r3,zero,160f4 <__alt_data_end+0xfffd78f4>
   1611c:	90c0004c 	andi	r3,r18,1
   16120:	18014126 	beq	r3,zero,16628 <___vfprintf_internal_r+0xc34>
   16124:	10803fcc 	andi	r2,r2,255
   16128:	1080201c 	xori	r2,r2,128
   1612c:	10bfe004 	addi	r2,r2,-128
   16130:	00c00c04 	movi	r3,48
   16134:	10c13c26 	beq	r2,r3,16628 <___vfprintf_internal_r+0xc34>
   16138:	80ffffc5 	stb	r3,-1(r16)
   1613c:	d8c02817 	ldw	r3,160(sp)
   16140:	80bfffc4 	addi	r2,r16,-1
   16144:	1021883a 	mov	r16,r2
   16148:	1887c83a 	sub	r3,r3,r2
   1614c:	d8c02b15 	stw	r3,172(sp)
   16150:	d8802b17 	ldw	r2,172(sp)
   16154:	d9002a17 	ldw	r4,168(sp)
   16158:	1100010e 	bge	r2,r4,16160 <___vfprintf_internal_r+0x76c>
   1615c:	2005883a 	mov	r2,r4
   16160:	d8802915 	stw	r2,164(sp)
   16164:	d8003215 	stw	zero,200(sp)
   16168:	e7003fcc 	andi	fp,fp,255
   1616c:	e700201c 	xori	fp,fp,128
   16170:	e73fe004 	addi	fp,fp,-128
   16174:	e0000326 	beq	fp,zero,16184 <___vfprintf_internal_r+0x790>
   16178:	d8c02917 	ldw	r3,164(sp)
   1617c:	18c00044 	addi	r3,r3,1
   16180:	d8c02915 	stw	r3,164(sp)
   16184:	90c0008c 	andi	r3,r18,2
   16188:	d8c02c15 	stw	r3,176(sp)
   1618c:	18000326 	beq	r3,zero,1619c <___vfprintf_internal_r+0x7a8>
   16190:	d8c02917 	ldw	r3,164(sp)
   16194:	18c00084 	addi	r3,r3,2
   16198:	d8c02915 	stw	r3,164(sp)
   1619c:	90c0210c 	andi	r3,r18,132
   161a0:	d8c03015 	stw	r3,192(sp)
   161a4:	1801c51e 	bne	r3,zero,168bc <___vfprintf_internal_r+0xec8>
   161a8:	d9003117 	ldw	r4,196(sp)
   161ac:	d8c02917 	ldw	r3,164(sp)
   161b0:	20e7c83a 	sub	r19,r4,r3
   161b4:	04c1c10e 	bge	zero,r19,168bc <___vfprintf_internal_r+0xec8>
   161b8:	02400404 	movi	r9,16
   161bc:	d8c02017 	ldw	r3,128(sp)
   161c0:	d8801f17 	ldw	r2,124(sp)
   161c4:	4cc52f0e 	bge	r9,r19,17684 <___vfprintf_internal_r+0x1c90>
   161c8:	014000f4 	movhi	r5,3
   161cc:	29687984 	addi	r5,r5,-24090
   161d0:	dc403b15 	stw	r17,236(sp)
   161d4:	d9403515 	stw	r5,212(sp)
   161d8:	9823883a 	mov	r17,r19
   161dc:	482d883a 	mov	r22,r9
   161e0:	9027883a 	mov	r19,r18
   161e4:	070001c4 	movi	fp,7
   161e8:	8025883a 	mov	r18,r16
   161ec:	dc002d17 	ldw	r16,180(sp)
   161f0:	00000306 	br	16200 <___vfprintf_internal_r+0x80c>
   161f4:	8c7ffc04 	addi	r17,r17,-16
   161f8:	42000204 	addi	r8,r8,8
   161fc:	b440130e 	bge	r22,r17,1624c <___vfprintf_internal_r+0x858>
   16200:	010000f4 	movhi	r4,3
   16204:	18c00404 	addi	r3,r3,16
   16208:	10800044 	addi	r2,r2,1
   1620c:	21287984 	addi	r4,r4,-24090
   16210:	41000015 	stw	r4,0(r8)
   16214:	45800115 	stw	r22,4(r8)
   16218:	d8c02015 	stw	r3,128(sp)
   1621c:	d8801f15 	stw	r2,124(sp)
   16220:	e0bff40e 	bge	fp,r2,161f4 <__alt_data_end+0xfffd79f4>
   16224:	d9801e04 	addi	r6,sp,120
   16228:	b80b883a 	mov	r5,r23
   1622c:	8009883a 	mov	r4,r16
   16230:	0020c2c0 	call	20c2c <__sprint_r>
   16234:	103ef31e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   16238:	8c7ffc04 	addi	r17,r17,-16
   1623c:	d8c02017 	ldw	r3,128(sp)
   16240:	d8801f17 	ldw	r2,124(sp)
   16244:	da000404 	addi	r8,sp,16
   16248:	b47fed16 	blt	r22,r17,16200 <__alt_data_end+0xfffd7a00>
   1624c:	9021883a 	mov	r16,r18
   16250:	9825883a 	mov	r18,r19
   16254:	8827883a 	mov	r19,r17
   16258:	dc403b17 	ldw	r17,236(sp)
   1625c:	d9403517 	ldw	r5,212(sp)
   16260:	98c7883a 	add	r3,r19,r3
   16264:	10800044 	addi	r2,r2,1
   16268:	41400015 	stw	r5,0(r8)
   1626c:	44c00115 	stw	r19,4(r8)
   16270:	d8c02015 	stw	r3,128(sp)
   16274:	d8801f15 	stw	r2,124(sp)
   16278:	010001c4 	movi	r4,7
   1627c:	2082c516 	blt	r4,r2,16d94 <___vfprintf_internal_r+0x13a0>
   16280:	df002787 	ldb	fp,158(sp)
   16284:	42000204 	addi	r8,r8,8
   16288:	e0000c26 	beq	fp,zero,162bc <___vfprintf_internal_r+0x8c8>
   1628c:	d8801f17 	ldw	r2,124(sp)
   16290:	d9002784 	addi	r4,sp,158
   16294:	18c00044 	addi	r3,r3,1
   16298:	10800044 	addi	r2,r2,1
   1629c:	41000015 	stw	r4,0(r8)
   162a0:	01000044 	movi	r4,1
   162a4:	41000115 	stw	r4,4(r8)
   162a8:	d8c02015 	stw	r3,128(sp)
   162ac:	d8801f15 	stw	r2,124(sp)
   162b0:	010001c4 	movi	r4,7
   162b4:	20825e16 	blt	r4,r2,16c30 <___vfprintf_internal_r+0x123c>
   162b8:	42000204 	addi	r8,r8,8
   162bc:	d8802c17 	ldw	r2,176(sp)
   162c0:	10000c26 	beq	r2,zero,162f4 <___vfprintf_internal_r+0x900>
   162c4:	d8801f17 	ldw	r2,124(sp)
   162c8:	d9002704 	addi	r4,sp,156
   162cc:	18c00084 	addi	r3,r3,2
   162d0:	10800044 	addi	r2,r2,1
   162d4:	41000015 	stw	r4,0(r8)
   162d8:	01000084 	movi	r4,2
   162dc:	41000115 	stw	r4,4(r8)
   162e0:	d8c02015 	stw	r3,128(sp)
   162e4:	d8801f15 	stw	r2,124(sp)
   162e8:	010001c4 	movi	r4,7
   162ec:	20825816 	blt	r4,r2,16c50 <___vfprintf_internal_r+0x125c>
   162f0:	42000204 	addi	r8,r8,8
   162f4:	d9003017 	ldw	r4,192(sp)
   162f8:	00802004 	movi	r2,128
   162fc:	2081bb26 	beq	r4,r2,169ec <___vfprintf_internal_r+0xff8>
   16300:	d9402a17 	ldw	r5,168(sp)
   16304:	d8802b17 	ldw	r2,172(sp)
   16308:	28adc83a 	sub	r22,r5,r2
   1630c:	0580310e 	bge	zero,r22,163d4 <___vfprintf_internal_r+0x9e0>
   16310:	07000404 	movi	fp,16
   16314:	d8801f17 	ldw	r2,124(sp)
   16318:	e584360e 	bge	fp,r22,173f4 <___vfprintf_internal_r+0x1a00>
   1631c:	014000f4 	movhi	r5,3
   16320:	29687584 	addi	r5,r5,-24106
   16324:	dc402a15 	stw	r17,168(sp)
   16328:	d9402c15 	stw	r5,176(sp)
   1632c:	b023883a 	mov	r17,r22
   16330:	04c001c4 	movi	r19,7
   16334:	a82d883a 	mov	r22,r21
   16338:	902b883a 	mov	r21,r18
   1633c:	8025883a 	mov	r18,r16
   16340:	dc002d17 	ldw	r16,180(sp)
   16344:	00000306 	br	16354 <___vfprintf_internal_r+0x960>
   16348:	8c7ffc04 	addi	r17,r17,-16
   1634c:	42000204 	addi	r8,r8,8
   16350:	e440110e 	bge	fp,r17,16398 <___vfprintf_internal_r+0x9a4>
   16354:	18c00404 	addi	r3,r3,16
   16358:	10800044 	addi	r2,r2,1
   1635c:	45000015 	stw	r20,0(r8)
   16360:	47000115 	stw	fp,4(r8)
   16364:	d8c02015 	stw	r3,128(sp)
   16368:	d8801f15 	stw	r2,124(sp)
   1636c:	98bff60e 	bge	r19,r2,16348 <__alt_data_end+0xfffd7b48>
   16370:	d9801e04 	addi	r6,sp,120
   16374:	b80b883a 	mov	r5,r23
   16378:	8009883a 	mov	r4,r16
   1637c:	0020c2c0 	call	20c2c <__sprint_r>
   16380:	103ea01e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   16384:	8c7ffc04 	addi	r17,r17,-16
   16388:	d8c02017 	ldw	r3,128(sp)
   1638c:	d8801f17 	ldw	r2,124(sp)
   16390:	da000404 	addi	r8,sp,16
   16394:	e47fef16 	blt	fp,r17,16354 <__alt_data_end+0xfffd7b54>
   16398:	9021883a 	mov	r16,r18
   1639c:	a825883a 	mov	r18,r21
   163a0:	b02b883a 	mov	r21,r22
   163a4:	882d883a 	mov	r22,r17
   163a8:	dc402a17 	ldw	r17,168(sp)
   163ac:	d9002c17 	ldw	r4,176(sp)
   163b0:	1d87883a 	add	r3,r3,r22
   163b4:	10800044 	addi	r2,r2,1
   163b8:	41000015 	stw	r4,0(r8)
   163bc:	45800115 	stw	r22,4(r8)
   163c0:	d8c02015 	stw	r3,128(sp)
   163c4:	d8801f15 	stw	r2,124(sp)
   163c8:	010001c4 	movi	r4,7
   163cc:	20821016 	blt	r4,r2,16c10 <___vfprintf_internal_r+0x121c>
   163d0:	42000204 	addi	r8,r8,8
   163d4:	9080400c 	andi	r2,r18,256
   163d8:	10013a1e 	bne	r2,zero,168c4 <___vfprintf_internal_r+0xed0>
   163dc:	d9402b17 	ldw	r5,172(sp)
   163e0:	d8801f17 	ldw	r2,124(sp)
   163e4:	44000015 	stw	r16,0(r8)
   163e8:	1947883a 	add	r3,r3,r5
   163ec:	10800044 	addi	r2,r2,1
   163f0:	41400115 	stw	r5,4(r8)
   163f4:	d8c02015 	stw	r3,128(sp)
   163f8:	d8801f15 	stw	r2,124(sp)
   163fc:	010001c4 	movi	r4,7
   16400:	2081f516 	blt	r4,r2,16bd8 <___vfprintf_internal_r+0x11e4>
   16404:	42000204 	addi	r8,r8,8
   16408:	9480010c 	andi	r18,r18,4
   1640c:	90003226 	beq	r18,zero,164d8 <___vfprintf_internal_r+0xae4>
   16410:	d9403117 	ldw	r5,196(sp)
   16414:	d8802917 	ldw	r2,164(sp)
   16418:	28a1c83a 	sub	r16,r5,r2
   1641c:	04002e0e 	bge	zero,r16,164d8 <___vfprintf_internal_r+0xae4>
   16420:	04400404 	movi	r17,16
   16424:	d8801f17 	ldw	r2,124(sp)
   16428:	8c04c40e 	bge	r17,r16,1773c <___vfprintf_internal_r+0x1d48>
   1642c:	014000f4 	movhi	r5,3
   16430:	29687984 	addi	r5,r5,-24090
   16434:	d9403515 	stw	r5,212(sp)
   16438:	048001c4 	movi	r18,7
   1643c:	dcc02d17 	ldw	r19,180(sp)
   16440:	00000306 	br	16450 <___vfprintf_internal_r+0xa5c>
   16444:	843ffc04 	addi	r16,r16,-16
   16448:	42000204 	addi	r8,r8,8
   1644c:	8c00130e 	bge	r17,r16,1649c <___vfprintf_internal_r+0xaa8>
   16450:	010000f4 	movhi	r4,3
   16454:	18c00404 	addi	r3,r3,16
   16458:	10800044 	addi	r2,r2,1
   1645c:	21287984 	addi	r4,r4,-24090
   16460:	41000015 	stw	r4,0(r8)
   16464:	44400115 	stw	r17,4(r8)
   16468:	d8c02015 	stw	r3,128(sp)
   1646c:	d8801f15 	stw	r2,124(sp)
   16470:	90bff40e 	bge	r18,r2,16444 <__alt_data_end+0xfffd7c44>
   16474:	d9801e04 	addi	r6,sp,120
   16478:	b80b883a 	mov	r5,r23
   1647c:	9809883a 	mov	r4,r19
   16480:	0020c2c0 	call	20c2c <__sprint_r>
   16484:	103e5f1e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   16488:	843ffc04 	addi	r16,r16,-16
   1648c:	d8c02017 	ldw	r3,128(sp)
   16490:	d8801f17 	ldw	r2,124(sp)
   16494:	da000404 	addi	r8,sp,16
   16498:	8c3fed16 	blt	r17,r16,16450 <__alt_data_end+0xfffd7c50>
   1649c:	d9403517 	ldw	r5,212(sp)
   164a0:	1c07883a 	add	r3,r3,r16
   164a4:	10800044 	addi	r2,r2,1
   164a8:	41400015 	stw	r5,0(r8)
   164ac:	44000115 	stw	r16,4(r8)
   164b0:	d8c02015 	stw	r3,128(sp)
   164b4:	d8801f15 	stw	r2,124(sp)
   164b8:	010001c4 	movi	r4,7
   164bc:	2080060e 	bge	r4,r2,164d8 <___vfprintf_internal_r+0xae4>
   164c0:	d9002d17 	ldw	r4,180(sp)
   164c4:	d9801e04 	addi	r6,sp,120
   164c8:	b80b883a 	mov	r5,r23
   164cc:	0020c2c0 	call	20c2c <__sprint_r>
   164d0:	103e4c1e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   164d4:	d8c02017 	ldw	r3,128(sp)
   164d8:	d8803117 	ldw	r2,196(sp)
   164dc:	d9002917 	ldw	r4,164(sp)
   164e0:	1100010e 	bge	r2,r4,164e8 <___vfprintf_internal_r+0xaf4>
   164e4:	2005883a 	mov	r2,r4
   164e8:	d9402f17 	ldw	r5,188(sp)
   164ec:	288b883a 	add	r5,r5,r2
   164f0:	d9402f15 	stw	r5,188(sp)
   164f4:	1801c01e 	bne	r3,zero,16bf8 <___vfprintf_internal_r+0x1204>
   164f8:	a8800007 	ldb	r2,0(r21)
   164fc:	d8001f15 	stw	zero,124(sp)
   16500:	da000404 	addi	r8,sp,16
   16504:	103d751e 	bne	r2,zero,15adc <__alt_data_end+0xfffd72dc>
   16508:	a823883a 	mov	r17,r21
   1650c:	003d8b06 	br	15b3c <__alt_data_end+0xfffd733c>
   16510:	8025883a 	mov	r18,r16
   16514:	dc002903 	ldbu	r16,164(sp)
   16518:	e011883a 	mov	r8,fp
   1651c:	84003fcc 	andi	r16,r16,255
   16520:	8005e51e 	bne	r16,zero,17cb8 <___vfprintf_internal_r+0x22c4>
   16524:	94800414 	ori	r18,r18,16
   16528:	9080080c 	andi	r2,r18,32
   1652c:	10022b26 	beq	r2,zero,16ddc <___vfprintf_internal_r+0x13e8>
   16530:	d9002e17 	ldw	r4,184(sp)
   16534:	d9402a17 	ldw	r5,168(sp)
   16538:	d8002785 	stb	zero,158(sp)
   1653c:	20c00204 	addi	r3,r4,8
   16540:	24c00017 	ldw	r19,0(r4)
   16544:	25800117 	ldw	r22,4(r4)
   16548:	28042e16 	blt	r5,zero,17604 <___vfprintf_internal_r+0x1c10>
   1654c:	013fdfc4 	movi	r4,-129
   16550:	9d84b03a 	or	r2,r19,r22
   16554:	d8c02e15 	stw	r3,184(sp)
   16558:	9124703a 	and	r18,r18,r4
   1655c:	0039883a 	mov	fp,zero
   16560:	103e801e 	bne	r2,zero,15f64 <__alt_data_end+0xfffd7764>
   16564:	d9002a17 	ldw	r4,168(sp)
   16568:	2002e01e 	bne	r4,zero,170ec <___vfprintf_internal_r+0x16f8>
   1656c:	d8002a15 	stw	zero,168(sp)
   16570:	d8002b15 	stw	zero,172(sp)
   16574:	dc001e04 	addi	r16,sp,120
   16578:	003ef506 	br	16150 <__alt_data_end+0xfffd7950>
   1657c:	8025883a 	mov	r18,r16
   16580:	dc002903 	ldbu	r16,164(sp)
   16584:	e011883a 	mov	r8,fp
   16588:	84003fcc 	andi	r16,r16,255
   1658c:	8005ba1e 	bne	r16,zero,17c78 <___vfprintf_internal_r+0x2284>
   16590:	010000f4 	movhi	r4,3
   16594:	21286904 	addi	r4,r4,-24156
   16598:	d9003915 	stw	r4,228(sp)
   1659c:	9080080c 	andi	r2,r18,32
   165a0:	10006126 	beq	r2,zero,16728 <___vfprintf_internal_r+0xd34>
   165a4:	d9402e17 	ldw	r5,184(sp)
   165a8:	2cc00017 	ldw	r19,0(r5)
   165ac:	2d800117 	ldw	r22,4(r5)
   165b0:	29400204 	addi	r5,r5,8
   165b4:	d9402e15 	stw	r5,184(sp)
   165b8:	9080004c 	andi	r2,r18,1
   165bc:	1001ac26 	beq	r2,zero,16c70 <___vfprintf_internal_r+0x127c>
   165c0:	9d84b03a 	or	r2,r19,r22
   165c4:	10038526 	beq	r2,zero,173dc <___vfprintf_internal_r+0x19e8>
   165c8:	d8c02a17 	ldw	r3,168(sp)
   165cc:	00800c04 	movi	r2,48
   165d0:	d8802705 	stb	r2,156(sp)
   165d4:	dc402745 	stb	r17,157(sp)
   165d8:	d8002785 	stb	zero,158(sp)
   165dc:	90800094 	ori	r2,r18,2
   165e0:	18047916 	blt	r3,zero,177c8 <___vfprintf_internal_r+0x1dd4>
   165e4:	00bfdfc4 	movi	r2,-129
   165e8:	90a4703a 	and	r18,r18,r2
   165ec:	94800094 	ori	r18,r18,2
   165f0:	0039883a 	mov	fp,zero
   165f4:	d9003917 	ldw	r4,228(sp)
   165f8:	dc001e04 	addi	r16,sp,120
   165fc:	988003cc 	andi	r2,r19,15
   16600:	b006973a 	slli	r3,r22,28
   16604:	2085883a 	add	r2,r4,r2
   16608:	9826d13a 	srli	r19,r19,4
   1660c:	10800003 	ldbu	r2,0(r2)
   16610:	b02cd13a 	srli	r22,r22,4
   16614:	843fffc4 	addi	r16,r16,-1
   16618:	1ce6b03a 	or	r19,r3,r19
   1661c:	80800005 	stb	r2,0(r16)
   16620:	9d84b03a 	or	r2,r19,r22
   16624:	103ff51e 	bne	r2,zero,165fc <__alt_data_end+0xfffd7dfc>
   16628:	d8c02817 	ldw	r3,160(sp)
   1662c:	1c07c83a 	sub	r3,r3,r16
   16630:	d8c02b15 	stw	r3,172(sp)
   16634:	003ec606 	br	16150 <__alt_data_end+0xfffd7950>
   16638:	8025883a 	mov	r18,r16
   1663c:	dc002903 	ldbu	r16,164(sp)
   16640:	e011883a 	mov	r8,fp
   16644:	84003fcc 	andi	r16,r16,255
   16648:	803e9626 	beq	r16,zero,160a4 <__alt_data_end+0xfffd78a4>
   1664c:	d8c02b03 	ldbu	r3,172(sp)
   16650:	d8c02785 	stb	r3,158(sp)
   16654:	003e9306 	br	160a4 <__alt_data_end+0xfffd78a4>
   16658:	00c00044 	movi	r3,1
   1665c:	d8c02905 	stb	r3,164(sp)
   16660:	00c00ac4 	movi	r3,43
   16664:	d8c02b05 	stb	r3,172(sp)
   16668:	ac400007 	ldb	r17,0(r21)
   1666c:	003d4306 	br	15b7c <__alt_data_end+0xfffd737c>
   16670:	84000814 	ori	r16,r16,32
   16674:	ac400007 	ldb	r17,0(r21)
   16678:	003d4006 	br	15b7c <__alt_data_end+0xfffd737c>
   1667c:	d8802e17 	ldw	r2,184(sp)
   16680:	8025883a 	mov	r18,r16
   16684:	d8002785 	stb	zero,158(sp)
   16688:	14000017 	ldw	r16,0(r2)
   1668c:	e011883a 	mov	r8,fp
   16690:	14c00104 	addi	r19,r2,4
   16694:	80042d26 	beq	r16,zero,1774c <___vfprintf_internal_r+0x1d58>
   16698:	d8c02a17 	ldw	r3,168(sp)
   1669c:	1803e416 	blt	r3,zero,17630 <___vfprintf_internal_r+0x1c3c>
   166a0:	180d883a 	mov	r6,r3
   166a4:	000b883a 	mov	r5,zero
   166a8:	8009883a 	mov	r4,r16
   166ac:	df003d15 	stw	fp,244(sp)
   166b0:	0012ecc0 	call	12ecc <memchr>
   166b4:	da003d17 	ldw	r8,244(sp)
   166b8:	10046826 	beq	r2,zero,1785c <___vfprintf_internal_r+0x1e68>
   166bc:	1405c83a 	sub	r2,r2,r16
   166c0:	d8802b15 	stw	r2,172(sp)
   166c4:	1003e016 	blt	r2,zero,17648 <___vfprintf_internal_r+0x1c54>
   166c8:	df002783 	ldbu	fp,158(sp)
   166cc:	d8802915 	stw	r2,164(sp)
   166d0:	dcc02e15 	stw	r19,184(sp)
   166d4:	d8002a15 	stw	zero,168(sp)
   166d8:	d8003215 	stw	zero,200(sp)
   166dc:	003ea206 	br	16168 <__alt_data_end+0xfffd7968>
   166e0:	8025883a 	mov	r18,r16
   166e4:	dc002903 	ldbu	r16,164(sp)
   166e8:	e011883a 	mov	r8,fp
   166ec:	84003fcc 	andi	r16,r16,255
   166f0:	803f8d26 	beq	r16,zero,16528 <__alt_data_end+0xfffd7d28>
   166f4:	d8c02b03 	ldbu	r3,172(sp)
   166f8:	d8c02785 	stb	r3,158(sp)
   166fc:	003f8a06 	br	16528 <__alt_data_end+0xfffd7d28>
   16700:	8025883a 	mov	r18,r16
   16704:	dc002903 	ldbu	r16,164(sp)
   16708:	e011883a 	mov	r8,fp
   1670c:	84003fcc 	andi	r16,r16,255
   16710:	8005661e 	bne	r16,zero,17cac <___vfprintf_internal_r+0x22b8>
   16714:	010000f4 	movhi	r4,3
   16718:	21286e04 	addi	r4,r4,-24136
   1671c:	d9003915 	stw	r4,228(sp)
   16720:	9080080c 	andi	r2,r18,32
   16724:	103f9f1e 	bne	r2,zero,165a4 <__alt_data_end+0xfffd7da4>
   16728:	9080040c 	andi	r2,r18,16
   1672c:	1002eb26 	beq	r2,zero,172dc <___vfprintf_internal_r+0x18e8>
   16730:	d8802e17 	ldw	r2,184(sp)
   16734:	002d883a 	mov	r22,zero
   16738:	14c00017 	ldw	r19,0(r2)
   1673c:	10800104 	addi	r2,r2,4
   16740:	d8802e15 	stw	r2,184(sp)
   16744:	003f9c06 	br	165b8 <__alt_data_end+0xfffd7db8>
   16748:	d8802b07 	ldb	r2,172(sp)
   1674c:	1002e11e 	bne	r2,zero,172d4 <___vfprintf_internal_r+0x18e0>
   16750:	00c00044 	movi	r3,1
   16754:	d8c02905 	stb	r3,164(sp)
   16758:	00c00804 	movi	r3,32
   1675c:	d8c02b05 	stb	r3,172(sp)
   16760:	ac400007 	ldb	r17,0(r21)
   16764:	003d0506 	br	15b7c <__alt_data_end+0xfffd737c>
   16768:	84000054 	ori	r16,r16,1
   1676c:	ac400007 	ldb	r17,0(r21)
   16770:	003d0206 	br	15b7c <__alt_data_end+0xfffd737c>
   16774:	8025883a 	mov	r18,r16
   16778:	dc002903 	ldbu	r16,164(sp)
   1677c:	e011883a 	mov	r8,fp
   16780:	84003fcc 	andi	r16,r16,255
   16784:	803de726 	beq	r16,zero,15f24 <__alt_data_end+0xfffd7724>
   16788:	d8c02b03 	ldbu	r3,172(sp)
   1678c:	d8c02785 	stb	r3,158(sp)
   16790:	003de406 	br	15f24 <__alt_data_end+0xfffd7724>
   16794:	84001014 	ori	r16,r16,64
   16798:	ac400007 	ldb	r17,0(r21)
   1679c:	003cf706 	br	15b7c <__alt_data_end+0xfffd737c>
   167a0:	ac400007 	ldb	r17,0(r21)
   167a4:	00801b04 	movi	r2,108
   167a8:	88838f26 	beq	r17,r2,175e8 <___vfprintf_internal_r+0x1bf4>
   167ac:	84000414 	ori	r16,r16,16
   167b0:	003cf206 	br	15b7c <__alt_data_end+0xfffd737c>
   167b4:	8025883a 	mov	r18,r16
   167b8:	dc002903 	ldbu	r16,164(sp)
   167bc:	e011883a 	mov	r8,fp
   167c0:	84003fcc 	andi	r16,r16,255
   167c4:	80053f1e 	bne	r16,zero,17cc4 <___vfprintf_internal_r+0x22d0>
   167c8:	9080080c 	andi	r2,r18,32
   167cc:	1002d226 	beq	r2,zero,17318 <___vfprintf_internal_r+0x1924>
   167d0:	d9002e17 	ldw	r4,184(sp)
   167d4:	d9402f17 	ldw	r5,188(sp)
   167d8:	20800017 	ldw	r2,0(r4)
   167dc:	2807d7fa 	srai	r3,r5,31
   167e0:	21000104 	addi	r4,r4,4
   167e4:	d9002e15 	stw	r4,184(sp)
   167e8:	11400015 	stw	r5,0(r2)
   167ec:	10c00115 	stw	r3,4(r2)
   167f0:	003cb806 	br	15ad4 <__alt_data_end+0xfffd72d4>
   167f4:	d8c02e17 	ldw	r3,184(sp)
   167f8:	d9002e17 	ldw	r4,184(sp)
   167fc:	8025883a 	mov	r18,r16
   16800:	18800017 	ldw	r2,0(r3)
   16804:	21000104 	addi	r4,r4,4
   16808:	00c00044 	movi	r3,1
   1680c:	e011883a 	mov	r8,fp
   16810:	d8c02915 	stw	r3,164(sp)
   16814:	d8002785 	stb	zero,158(sp)
   16818:	d8801405 	stb	r2,80(sp)
   1681c:	d9002e15 	stw	r4,184(sp)
   16820:	d8c02b15 	stw	r3,172(sp)
   16824:	d8002a15 	stw	zero,168(sp)
   16828:	d8003215 	stw	zero,200(sp)
   1682c:	dc001404 	addi	r16,sp,80
   16830:	0039883a 	mov	fp,zero
   16834:	003e5306 	br	16184 <__alt_data_end+0xfffd7984>
   16838:	010000f4 	movhi	r4,3
   1683c:	21286e04 	addi	r4,r4,-24136
   16840:	0039883a 	mov	fp,zero
   16844:	d9003915 	stw	r4,228(sp)
   16848:	04401e04 	movi	r17,120
   1684c:	003f6906 	br	165f4 <__alt_data_end+0xfffd7df4>
   16850:	8025883a 	mov	r18,r16
   16854:	dc002903 	ldbu	r16,164(sp)
   16858:	e011883a 	mov	r8,fp
   1685c:	84003fcc 	andi	r16,r16,255
   16860:	8005081e 	bne	r16,zero,17c84 <___vfprintf_internal_r+0x2290>
   16864:	883d6126 	beq	r17,zero,15dec <__alt_data_end+0xfffd75ec>
   16868:	00c00044 	movi	r3,1
   1686c:	d8c02915 	stw	r3,164(sp)
   16870:	dc401405 	stb	r17,80(sp)
   16874:	d8002785 	stb	zero,158(sp)
   16878:	003fe906 	br	16820 <__alt_data_end+0xfffd8020>
   1687c:	014000f4 	movhi	r5,3
   16880:	29686e04 	addi	r5,r5,-24136
   16884:	d9403915 	stw	r5,228(sp)
   16888:	d8c02e15 	stw	r3,184(sp)
   1688c:	1025883a 	mov	r18,r2
   16890:	04401e04 	movi	r17,120
   16894:	9d84b03a 	or	r2,r19,r22
   16898:	1000fc1e 	bne	r2,zero,16c8c <___vfprintf_internal_r+0x1298>
   1689c:	0039883a 	mov	fp,zero
   168a0:	00800084 	movi	r2,2
   168a4:	10803fcc 	andi	r2,r2,255
   168a8:	00c00044 	movi	r3,1
   168ac:	10c20f26 	beq	r2,r3,170ec <___vfprintf_internal_r+0x16f8>
   168b0:	00c00084 	movi	r3,2
   168b4:	10fd3326 	beq	r2,r3,15d84 <__alt_data_end+0xfffd7584>
   168b8:	003e0b06 	br	160e8 <__alt_data_end+0xfffd78e8>
   168bc:	d8c02017 	ldw	r3,128(sp)
   168c0:	003e7106 	br	16288 <__alt_data_end+0xfffd7a88>
   168c4:	00801944 	movi	r2,101
   168c8:	14407e0e 	bge	r2,r17,16ac4 <___vfprintf_internal_r+0x10d0>
   168cc:	d9003617 	ldw	r4,216(sp)
   168d0:	d9403817 	ldw	r5,224(sp)
   168d4:	000d883a 	mov	r6,zero
   168d8:	000f883a 	mov	r7,zero
   168dc:	d8c03c15 	stw	r3,240(sp)
   168e0:	da003d15 	stw	r8,244(sp)
   168e4:	00274240 	call	27424 <__eqdf2>
   168e8:	d8c03c17 	ldw	r3,240(sp)
   168ec:	da003d17 	ldw	r8,244(sp)
   168f0:	1000f71e 	bne	r2,zero,16cd0 <___vfprintf_internal_r+0x12dc>
   168f4:	d8801f17 	ldw	r2,124(sp)
   168f8:	010000f4 	movhi	r4,3
   168fc:	21287504 	addi	r4,r4,-24108
   16900:	18c00044 	addi	r3,r3,1
   16904:	10800044 	addi	r2,r2,1
   16908:	41000015 	stw	r4,0(r8)
   1690c:	01000044 	movi	r4,1
   16910:	41000115 	stw	r4,4(r8)
   16914:	d8c02015 	stw	r3,128(sp)
   16918:	d8801f15 	stw	r2,124(sp)
   1691c:	010001c4 	movi	r4,7
   16920:	2082b816 	blt	r4,r2,17404 <___vfprintf_internal_r+0x1a10>
   16924:	42000204 	addi	r8,r8,8
   16928:	d8802617 	ldw	r2,152(sp)
   1692c:	d9403317 	ldw	r5,204(sp)
   16930:	11400216 	blt	r2,r5,1693c <___vfprintf_internal_r+0xf48>
   16934:	9080004c 	andi	r2,r18,1
   16938:	103eb326 	beq	r2,zero,16408 <__alt_data_end+0xfffd7c08>
   1693c:	d8803717 	ldw	r2,220(sp)
   16940:	d9003417 	ldw	r4,208(sp)
   16944:	d9403717 	ldw	r5,220(sp)
   16948:	1887883a 	add	r3,r3,r2
   1694c:	d8801f17 	ldw	r2,124(sp)
   16950:	41000015 	stw	r4,0(r8)
   16954:	41400115 	stw	r5,4(r8)
   16958:	10800044 	addi	r2,r2,1
   1695c:	d8c02015 	stw	r3,128(sp)
   16960:	d8801f15 	stw	r2,124(sp)
   16964:	010001c4 	movi	r4,7
   16968:	20832916 	blt	r4,r2,17610 <___vfprintf_internal_r+0x1c1c>
   1696c:	42000204 	addi	r8,r8,8
   16970:	d8803317 	ldw	r2,204(sp)
   16974:	143fffc4 	addi	r16,r2,-1
   16978:	043ea30e 	bge	zero,r16,16408 <__alt_data_end+0xfffd7c08>
   1697c:	04400404 	movi	r17,16
   16980:	d8801f17 	ldw	r2,124(sp)
   16984:	8c00880e 	bge	r17,r16,16ba8 <___vfprintf_internal_r+0x11b4>
   16988:	014000f4 	movhi	r5,3
   1698c:	29687584 	addi	r5,r5,-24106
   16990:	d9402c15 	stw	r5,176(sp)
   16994:	058001c4 	movi	r22,7
   16998:	dcc02d17 	ldw	r19,180(sp)
   1699c:	00000306 	br	169ac <___vfprintf_internal_r+0xfb8>
   169a0:	42000204 	addi	r8,r8,8
   169a4:	843ffc04 	addi	r16,r16,-16
   169a8:	8c00820e 	bge	r17,r16,16bb4 <___vfprintf_internal_r+0x11c0>
   169ac:	18c00404 	addi	r3,r3,16
   169b0:	10800044 	addi	r2,r2,1
   169b4:	45000015 	stw	r20,0(r8)
   169b8:	44400115 	stw	r17,4(r8)
   169bc:	d8c02015 	stw	r3,128(sp)
   169c0:	d8801f15 	stw	r2,124(sp)
   169c4:	b0bff60e 	bge	r22,r2,169a0 <__alt_data_end+0xfffd81a0>
   169c8:	d9801e04 	addi	r6,sp,120
   169cc:	b80b883a 	mov	r5,r23
   169d0:	9809883a 	mov	r4,r19
   169d4:	0020c2c0 	call	20c2c <__sprint_r>
   169d8:	103d0a1e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   169dc:	d8c02017 	ldw	r3,128(sp)
   169e0:	d8801f17 	ldw	r2,124(sp)
   169e4:	da000404 	addi	r8,sp,16
   169e8:	003fee06 	br	169a4 <__alt_data_end+0xfffd81a4>
   169ec:	d9403117 	ldw	r5,196(sp)
   169f0:	d8802917 	ldw	r2,164(sp)
   169f4:	28adc83a 	sub	r22,r5,r2
   169f8:	05be410e 	bge	zero,r22,16300 <__alt_data_end+0xfffd7b00>
   169fc:	07000404 	movi	fp,16
   16a00:	d8801f17 	ldw	r2,124(sp)
   16a04:	e5838f0e 	bge	fp,r22,17844 <___vfprintf_internal_r+0x1e50>
   16a08:	014000f4 	movhi	r5,3
   16a0c:	29687584 	addi	r5,r5,-24106
   16a10:	dc403015 	stw	r17,192(sp)
   16a14:	d9402c15 	stw	r5,176(sp)
   16a18:	b023883a 	mov	r17,r22
   16a1c:	04c001c4 	movi	r19,7
   16a20:	a82d883a 	mov	r22,r21
   16a24:	902b883a 	mov	r21,r18
   16a28:	8025883a 	mov	r18,r16
   16a2c:	dc002d17 	ldw	r16,180(sp)
   16a30:	00000306 	br	16a40 <___vfprintf_internal_r+0x104c>
   16a34:	8c7ffc04 	addi	r17,r17,-16
   16a38:	42000204 	addi	r8,r8,8
   16a3c:	e440110e 	bge	fp,r17,16a84 <___vfprintf_internal_r+0x1090>
   16a40:	18c00404 	addi	r3,r3,16
   16a44:	10800044 	addi	r2,r2,1
   16a48:	45000015 	stw	r20,0(r8)
   16a4c:	47000115 	stw	fp,4(r8)
   16a50:	d8c02015 	stw	r3,128(sp)
   16a54:	d8801f15 	stw	r2,124(sp)
   16a58:	98bff60e 	bge	r19,r2,16a34 <__alt_data_end+0xfffd8234>
   16a5c:	d9801e04 	addi	r6,sp,120
   16a60:	b80b883a 	mov	r5,r23
   16a64:	8009883a 	mov	r4,r16
   16a68:	0020c2c0 	call	20c2c <__sprint_r>
   16a6c:	103ce51e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   16a70:	8c7ffc04 	addi	r17,r17,-16
   16a74:	d8c02017 	ldw	r3,128(sp)
   16a78:	d8801f17 	ldw	r2,124(sp)
   16a7c:	da000404 	addi	r8,sp,16
   16a80:	e47fef16 	blt	fp,r17,16a40 <__alt_data_end+0xfffd8240>
   16a84:	9021883a 	mov	r16,r18
   16a88:	a825883a 	mov	r18,r21
   16a8c:	b02b883a 	mov	r21,r22
   16a90:	882d883a 	mov	r22,r17
   16a94:	dc403017 	ldw	r17,192(sp)
   16a98:	d9002c17 	ldw	r4,176(sp)
   16a9c:	1d87883a 	add	r3,r3,r22
   16aa0:	10800044 	addi	r2,r2,1
   16aa4:	41000015 	stw	r4,0(r8)
   16aa8:	45800115 	stw	r22,4(r8)
   16aac:	d8c02015 	stw	r3,128(sp)
   16ab0:	d8801f15 	stw	r2,124(sp)
   16ab4:	010001c4 	movi	r4,7
   16ab8:	20818e16 	blt	r4,r2,170f4 <___vfprintf_internal_r+0x1700>
   16abc:	42000204 	addi	r8,r8,8
   16ac0:	003e0f06 	br	16300 <__alt_data_end+0xfffd7b00>
   16ac4:	d9403317 	ldw	r5,204(sp)
   16ac8:	00800044 	movi	r2,1
   16acc:	18c00044 	addi	r3,r3,1
   16ad0:	1141530e 	bge	r2,r5,17020 <___vfprintf_internal_r+0x162c>
   16ad4:	dc401f17 	ldw	r17,124(sp)
   16ad8:	00800044 	movi	r2,1
   16adc:	40800115 	stw	r2,4(r8)
   16ae0:	8c400044 	addi	r17,r17,1
   16ae4:	44000015 	stw	r16,0(r8)
   16ae8:	d8c02015 	stw	r3,128(sp)
   16aec:	dc401f15 	stw	r17,124(sp)
   16af0:	008001c4 	movi	r2,7
   16af4:	14416b16 	blt	r2,r17,170a4 <___vfprintf_internal_r+0x16b0>
   16af8:	42000204 	addi	r8,r8,8
   16afc:	d8803717 	ldw	r2,220(sp)
   16b00:	d9003417 	ldw	r4,208(sp)
   16b04:	8c400044 	addi	r17,r17,1
   16b08:	10c7883a 	add	r3,r2,r3
   16b0c:	40800115 	stw	r2,4(r8)
   16b10:	41000015 	stw	r4,0(r8)
   16b14:	d8c02015 	stw	r3,128(sp)
   16b18:	dc401f15 	stw	r17,124(sp)
   16b1c:	008001c4 	movi	r2,7
   16b20:	14416916 	blt	r2,r17,170c8 <___vfprintf_internal_r+0x16d4>
   16b24:	45800204 	addi	r22,r8,8
   16b28:	d9003617 	ldw	r4,216(sp)
   16b2c:	d9403817 	ldw	r5,224(sp)
   16b30:	000d883a 	mov	r6,zero
   16b34:	000f883a 	mov	r7,zero
   16b38:	d8c03c15 	stw	r3,240(sp)
   16b3c:	00274240 	call	27424 <__eqdf2>
   16b40:	d8c03c17 	ldw	r3,240(sp)
   16b44:	1000bc26 	beq	r2,zero,16e38 <___vfprintf_internal_r+0x1444>
   16b48:	d9403317 	ldw	r5,204(sp)
   16b4c:	84000044 	addi	r16,r16,1
   16b50:	8c400044 	addi	r17,r17,1
   16b54:	28bfffc4 	addi	r2,r5,-1
   16b58:	1887883a 	add	r3,r3,r2
   16b5c:	b0800115 	stw	r2,4(r22)
   16b60:	b4000015 	stw	r16,0(r22)
   16b64:	d8c02015 	stw	r3,128(sp)
   16b68:	dc401f15 	stw	r17,124(sp)
   16b6c:	008001c4 	movi	r2,7
   16b70:	14414316 	blt	r2,r17,17080 <___vfprintf_internal_r+0x168c>
   16b74:	b5800204 	addi	r22,r22,8
   16b78:	d9003a17 	ldw	r4,232(sp)
   16b7c:	df0022c4 	addi	fp,sp,139
   16b80:	8c400044 	addi	r17,r17,1
   16b84:	20c7883a 	add	r3,r4,r3
   16b88:	b7000015 	stw	fp,0(r22)
   16b8c:	b1000115 	stw	r4,4(r22)
   16b90:	d8c02015 	stw	r3,128(sp)
   16b94:	dc401f15 	stw	r17,124(sp)
   16b98:	008001c4 	movi	r2,7
   16b9c:	14400e16 	blt	r2,r17,16bd8 <___vfprintf_internal_r+0x11e4>
   16ba0:	b2000204 	addi	r8,r22,8
   16ba4:	003e1806 	br	16408 <__alt_data_end+0xfffd7c08>
   16ba8:	010000f4 	movhi	r4,3
   16bac:	21287584 	addi	r4,r4,-24106
   16bb0:	d9002c15 	stw	r4,176(sp)
   16bb4:	d9002c17 	ldw	r4,176(sp)
   16bb8:	1c07883a 	add	r3,r3,r16
   16bbc:	44000115 	stw	r16,4(r8)
   16bc0:	41000015 	stw	r4,0(r8)
   16bc4:	10800044 	addi	r2,r2,1
   16bc8:	d8c02015 	stw	r3,128(sp)
   16bcc:	d8801f15 	stw	r2,124(sp)
   16bd0:	010001c4 	movi	r4,7
   16bd4:	20be0b0e 	bge	r4,r2,16404 <__alt_data_end+0xfffd7c04>
   16bd8:	d9002d17 	ldw	r4,180(sp)
   16bdc:	d9801e04 	addi	r6,sp,120
   16be0:	b80b883a 	mov	r5,r23
   16be4:	0020c2c0 	call	20c2c <__sprint_r>
   16be8:	103c861e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   16bec:	d8c02017 	ldw	r3,128(sp)
   16bf0:	da000404 	addi	r8,sp,16
   16bf4:	003e0406 	br	16408 <__alt_data_end+0xfffd7c08>
   16bf8:	d9002d17 	ldw	r4,180(sp)
   16bfc:	d9801e04 	addi	r6,sp,120
   16c00:	b80b883a 	mov	r5,r23
   16c04:	0020c2c0 	call	20c2c <__sprint_r>
   16c08:	103e3b26 	beq	r2,zero,164f8 <__alt_data_end+0xfffd7cf8>
   16c0c:	003c7d06 	br	15e04 <__alt_data_end+0xfffd7604>
   16c10:	d9002d17 	ldw	r4,180(sp)
   16c14:	d9801e04 	addi	r6,sp,120
   16c18:	b80b883a 	mov	r5,r23
   16c1c:	0020c2c0 	call	20c2c <__sprint_r>
   16c20:	103c781e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   16c24:	d8c02017 	ldw	r3,128(sp)
   16c28:	da000404 	addi	r8,sp,16
   16c2c:	003de906 	br	163d4 <__alt_data_end+0xfffd7bd4>
   16c30:	d9002d17 	ldw	r4,180(sp)
   16c34:	d9801e04 	addi	r6,sp,120
   16c38:	b80b883a 	mov	r5,r23
   16c3c:	0020c2c0 	call	20c2c <__sprint_r>
   16c40:	103c701e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   16c44:	d8c02017 	ldw	r3,128(sp)
   16c48:	da000404 	addi	r8,sp,16
   16c4c:	003d9b06 	br	162bc <__alt_data_end+0xfffd7abc>
   16c50:	d9002d17 	ldw	r4,180(sp)
   16c54:	d9801e04 	addi	r6,sp,120
   16c58:	b80b883a 	mov	r5,r23
   16c5c:	0020c2c0 	call	20c2c <__sprint_r>
   16c60:	103c681e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   16c64:	d8c02017 	ldw	r3,128(sp)
   16c68:	da000404 	addi	r8,sp,16
   16c6c:	003da106 	br	162f4 <__alt_data_end+0xfffd7af4>
   16c70:	d9402a17 	ldw	r5,168(sp)
   16c74:	d8002785 	stb	zero,158(sp)
   16c78:	283f0616 	blt	r5,zero,16894 <__alt_data_end+0xfffd8094>
   16c7c:	00ffdfc4 	movi	r3,-129
   16c80:	9d84b03a 	or	r2,r19,r22
   16c84:	90e4703a 	and	r18,r18,r3
   16c88:	103c3b26 	beq	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   16c8c:	0039883a 	mov	fp,zero
   16c90:	003e5806 	br	165f4 <__alt_data_end+0xfffd7df4>
   16c94:	9080040c 	andi	r2,r18,16
   16c98:	1001b326 	beq	r2,zero,17368 <___vfprintf_internal_r+0x1974>
   16c9c:	d8c02e17 	ldw	r3,184(sp)
   16ca0:	d9002a17 	ldw	r4,168(sp)
   16ca4:	d8002785 	stb	zero,158(sp)
   16ca8:	18800104 	addi	r2,r3,4
   16cac:	1cc00017 	ldw	r19,0(r3)
   16cb0:	002d883a 	mov	r22,zero
   16cb4:	2001b516 	blt	r4,zero,1738c <___vfprintf_internal_r+0x1998>
   16cb8:	00ffdfc4 	movi	r3,-129
   16cbc:	d8802e15 	stw	r2,184(sp)
   16cc0:	90e4703a 	and	r18,r18,r3
   16cc4:	983d0526 	beq	r19,zero,160dc <__alt_data_end+0xfffd78dc>
   16cc8:	0039883a 	mov	fp,zero
   16ccc:	003d0806 	br	160f0 <__alt_data_end+0xfffd78f0>
   16cd0:	dc402617 	ldw	r17,152(sp)
   16cd4:	0441d30e 	bge	zero,r17,17424 <___vfprintf_internal_r+0x1a30>
   16cd8:	dc403217 	ldw	r17,200(sp)
   16cdc:	d8803317 	ldw	r2,204(sp)
   16ce0:	1440010e 	bge	r2,r17,16ce8 <___vfprintf_internal_r+0x12f4>
   16ce4:	1023883a 	mov	r17,r2
   16ce8:	04400a0e 	bge	zero,r17,16d14 <___vfprintf_internal_r+0x1320>
   16cec:	d8801f17 	ldw	r2,124(sp)
   16cf0:	1c47883a 	add	r3,r3,r17
   16cf4:	44000015 	stw	r16,0(r8)
   16cf8:	10800044 	addi	r2,r2,1
   16cfc:	44400115 	stw	r17,4(r8)
   16d00:	d8c02015 	stw	r3,128(sp)
   16d04:	d8801f15 	stw	r2,124(sp)
   16d08:	010001c4 	movi	r4,7
   16d0c:	20826516 	blt	r4,r2,176a4 <___vfprintf_internal_r+0x1cb0>
   16d10:	42000204 	addi	r8,r8,8
   16d14:	88026116 	blt	r17,zero,1769c <___vfprintf_internal_r+0x1ca8>
   16d18:	d9003217 	ldw	r4,200(sp)
   16d1c:	2463c83a 	sub	r17,r4,r17
   16d20:	04407b0e 	bge	zero,r17,16f10 <___vfprintf_internal_r+0x151c>
   16d24:	05800404 	movi	r22,16
   16d28:	d8801f17 	ldw	r2,124(sp)
   16d2c:	b4419d0e 	bge	r22,r17,173a4 <___vfprintf_internal_r+0x19b0>
   16d30:	010000f4 	movhi	r4,3
   16d34:	21287584 	addi	r4,r4,-24106
   16d38:	d9002c15 	stw	r4,176(sp)
   16d3c:	070001c4 	movi	fp,7
   16d40:	dcc02d17 	ldw	r19,180(sp)
   16d44:	00000306 	br	16d54 <___vfprintf_internal_r+0x1360>
   16d48:	42000204 	addi	r8,r8,8
   16d4c:	8c7ffc04 	addi	r17,r17,-16
   16d50:	b441970e 	bge	r22,r17,173b0 <___vfprintf_internal_r+0x19bc>
   16d54:	18c00404 	addi	r3,r3,16
   16d58:	10800044 	addi	r2,r2,1
   16d5c:	45000015 	stw	r20,0(r8)
   16d60:	45800115 	stw	r22,4(r8)
   16d64:	d8c02015 	stw	r3,128(sp)
   16d68:	d8801f15 	stw	r2,124(sp)
   16d6c:	e0bff60e 	bge	fp,r2,16d48 <__alt_data_end+0xfffd8548>
   16d70:	d9801e04 	addi	r6,sp,120
   16d74:	b80b883a 	mov	r5,r23
   16d78:	9809883a 	mov	r4,r19
   16d7c:	0020c2c0 	call	20c2c <__sprint_r>
   16d80:	103c201e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   16d84:	d8c02017 	ldw	r3,128(sp)
   16d88:	d8801f17 	ldw	r2,124(sp)
   16d8c:	da000404 	addi	r8,sp,16
   16d90:	003fee06 	br	16d4c <__alt_data_end+0xfffd854c>
   16d94:	d9002d17 	ldw	r4,180(sp)
   16d98:	d9801e04 	addi	r6,sp,120
   16d9c:	b80b883a 	mov	r5,r23
   16da0:	0020c2c0 	call	20c2c <__sprint_r>
   16da4:	103c171e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   16da8:	d8c02017 	ldw	r3,128(sp)
   16dac:	df002787 	ldb	fp,158(sp)
   16db0:	da000404 	addi	r8,sp,16
   16db4:	003d3406 	br	16288 <__alt_data_end+0xfffd7a88>
   16db8:	9080040c 	andi	r2,r18,16
   16dbc:	10016126 	beq	r2,zero,17344 <___vfprintf_internal_r+0x1950>
   16dc0:	d9402e17 	ldw	r5,184(sp)
   16dc4:	2cc00017 	ldw	r19,0(r5)
   16dc8:	29400104 	addi	r5,r5,4
   16dcc:	d9402e15 	stw	r5,184(sp)
   16dd0:	982dd7fa 	srai	r22,r19,31
   16dd4:	b005883a 	mov	r2,r22
   16dd8:	003c5a06 	br	15f44 <__alt_data_end+0xfffd7744>
   16ddc:	9080040c 	andi	r2,r18,16
   16de0:	10003526 	beq	r2,zero,16eb8 <___vfprintf_internal_r+0x14c4>
   16de4:	d8c02e17 	ldw	r3,184(sp)
   16de8:	d9002a17 	ldw	r4,168(sp)
   16dec:	d8002785 	stb	zero,158(sp)
   16df0:	18800104 	addi	r2,r3,4
   16df4:	1cc00017 	ldw	r19,0(r3)
   16df8:	002d883a 	mov	r22,zero
   16dfc:	20003716 	blt	r4,zero,16edc <___vfprintf_internal_r+0x14e8>
   16e00:	00ffdfc4 	movi	r3,-129
   16e04:	d8802e15 	stw	r2,184(sp)
   16e08:	90e4703a 	and	r18,r18,r3
   16e0c:	0039883a 	mov	fp,zero
   16e10:	983dd426 	beq	r19,zero,16564 <__alt_data_end+0xfffd7d64>
   16e14:	00800244 	movi	r2,9
   16e18:	14fc5336 	bltu	r2,r19,15f68 <__alt_data_end+0xfffd7768>
   16e1c:	d8c02817 	ldw	r3,160(sp)
   16e20:	dc001dc4 	addi	r16,sp,119
   16e24:	9cc00c04 	addi	r19,r19,48
   16e28:	1c07c83a 	sub	r3,r3,r16
   16e2c:	dcc01dc5 	stb	r19,119(sp)
   16e30:	d8c02b15 	stw	r3,172(sp)
   16e34:	003cc606 	br	16150 <__alt_data_end+0xfffd7950>
   16e38:	d8803317 	ldw	r2,204(sp)
   16e3c:	143fffc4 	addi	r16,r2,-1
   16e40:	043f4d0e 	bge	zero,r16,16b78 <__alt_data_end+0xfffd8378>
   16e44:	07000404 	movi	fp,16
   16e48:	e400810e 	bge	fp,r16,17050 <___vfprintf_internal_r+0x165c>
   16e4c:	014000f4 	movhi	r5,3
   16e50:	29687584 	addi	r5,r5,-24106
   16e54:	d9402c15 	stw	r5,176(sp)
   16e58:	01c001c4 	movi	r7,7
   16e5c:	dcc02d17 	ldw	r19,180(sp)
   16e60:	00000306 	br	16e70 <___vfprintf_internal_r+0x147c>
   16e64:	b5800204 	addi	r22,r22,8
   16e68:	843ffc04 	addi	r16,r16,-16
   16e6c:	e4007b0e 	bge	fp,r16,1705c <___vfprintf_internal_r+0x1668>
   16e70:	18c00404 	addi	r3,r3,16
   16e74:	8c400044 	addi	r17,r17,1
   16e78:	b5000015 	stw	r20,0(r22)
   16e7c:	b7000115 	stw	fp,4(r22)
   16e80:	d8c02015 	stw	r3,128(sp)
   16e84:	dc401f15 	stw	r17,124(sp)
   16e88:	3c7ff60e 	bge	r7,r17,16e64 <__alt_data_end+0xfffd8664>
   16e8c:	d9801e04 	addi	r6,sp,120
   16e90:	b80b883a 	mov	r5,r23
   16e94:	9809883a 	mov	r4,r19
   16e98:	d9c03c15 	stw	r7,240(sp)
   16e9c:	0020c2c0 	call	20c2c <__sprint_r>
   16ea0:	d9c03c17 	ldw	r7,240(sp)
   16ea4:	103bd71e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   16ea8:	d8c02017 	ldw	r3,128(sp)
   16eac:	dc401f17 	ldw	r17,124(sp)
   16eb0:	dd800404 	addi	r22,sp,16
   16eb4:	003fec06 	br	16e68 <__alt_data_end+0xfffd8668>
   16eb8:	9080100c 	andi	r2,r18,64
   16ebc:	d8002785 	stb	zero,158(sp)
   16ec0:	10010e26 	beq	r2,zero,172fc <___vfprintf_internal_r+0x1908>
   16ec4:	d9402e17 	ldw	r5,184(sp)
   16ec8:	d8c02a17 	ldw	r3,168(sp)
   16ecc:	002d883a 	mov	r22,zero
   16ed0:	28800104 	addi	r2,r5,4
   16ed4:	2cc0000b 	ldhu	r19,0(r5)
   16ed8:	183fc90e 	bge	r3,zero,16e00 <__alt_data_end+0xfffd8600>
   16edc:	d8802e15 	stw	r2,184(sp)
   16ee0:	0039883a 	mov	fp,zero
   16ee4:	9d84b03a 	or	r2,r19,r22
   16ee8:	103c1e1e 	bne	r2,zero,15f64 <__alt_data_end+0xfffd7764>
   16eec:	00800044 	movi	r2,1
   16ef0:	003e6c06 	br	168a4 <__alt_data_end+0xfffd80a4>
   16ef4:	d9002d17 	ldw	r4,180(sp)
   16ef8:	d9801e04 	addi	r6,sp,120
   16efc:	b80b883a 	mov	r5,r23
   16f00:	0020c2c0 	call	20c2c <__sprint_r>
   16f04:	103bbf1e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   16f08:	d8c02017 	ldw	r3,128(sp)
   16f0c:	da000404 	addi	r8,sp,16
   16f10:	d9003217 	ldw	r4,200(sp)
   16f14:	d8802617 	ldw	r2,152(sp)
   16f18:	d9403317 	ldw	r5,204(sp)
   16f1c:	8123883a 	add	r17,r16,r4
   16f20:	11400216 	blt	r2,r5,16f2c <___vfprintf_internal_r+0x1538>
   16f24:	9100004c 	andi	r4,r18,1
   16f28:	20000d26 	beq	r4,zero,16f60 <___vfprintf_internal_r+0x156c>
   16f2c:	d9003717 	ldw	r4,220(sp)
   16f30:	d9403417 	ldw	r5,208(sp)
   16f34:	1907883a 	add	r3,r3,r4
   16f38:	d9001f17 	ldw	r4,124(sp)
   16f3c:	41400015 	stw	r5,0(r8)
   16f40:	d9403717 	ldw	r5,220(sp)
   16f44:	21000044 	addi	r4,r4,1
   16f48:	d8c02015 	stw	r3,128(sp)
   16f4c:	41400115 	stw	r5,4(r8)
   16f50:	d9001f15 	stw	r4,124(sp)
   16f54:	014001c4 	movi	r5,7
   16f58:	2901e816 	blt	r5,r4,176fc <___vfprintf_internal_r+0x1d08>
   16f5c:	42000204 	addi	r8,r8,8
   16f60:	d9003317 	ldw	r4,204(sp)
   16f64:	8121883a 	add	r16,r16,r4
   16f68:	2085c83a 	sub	r2,r4,r2
   16f6c:	8461c83a 	sub	r16,r16,r17
   16f70:	1400010e 	bge	r2,r16,16f78 <___vfprintf_internal_r+0x1584>
   16f74:	1021883a 	mov	r16,r2
   16f78:	04000a0e 	bge	zero,r16,16fa4 <___vfprintf_internal_r+0x15b0>
   16f7c:	d9001f17 	ldw	r4,124(sp)
   16f80:	1c07883a 	add	r3,r3,r16
   16f84:	44400015 	stw	r17,0(r8)
   16f88:	21000044 	addi	r4,r4,1
   16f8c:	44000115 	stw	r16,4(r8)
   16f90:	d8c02015 	stw	r3,128(sp)
   16f94:	d9001f15 	stw	r4,124(sp)
   16f98:	014001c4 	movi	r5,7
   16f9c:	2901fb16 	blt	r5,r4,1778c <___vfprintf_internal_r+0x1d98>
   16fa0:	42000204 	addi	r8,r8,8
   16fa4:	8001f716 	blt	r16,zero,17784 <___vfprintf_internal_r+0x1d90>
   16fa8:	1421c83a 	sub	r16,r2,r16
   16fac:	043d160e 	bge	zero,r16,16408 <__alt_data_end+0xfffd7c08>
   16fb0:	04400404 	movi	r17,16
   16fb4:	d8801f17 	ldw	r2,124(sp)
   16fb8:	8c3efb0e 	bge	r17,r16,16ba8 <__alt_data_end+0xfffd83a8>
   16fbc:	014000f4 	movhi	r5,3
   16fc0:	29687584 	addi	r5,r5,-24106
   16fc4:	d9402c15 	stw	r5,176(sp)
   16fc8:	058001c4 	movi	r22,7
   16fcc:	dcc02d17 	ldw	r19,180(sp)
   16fd0:	00000306 	br	16fe0 <___vfprintf_internal_r+0x15ec>
   16fd4:	42000204 	addi	r8,r8,8
   16fd8:	843ffc04 	addi	r16,r16,-16
   16fdc:	8c3ef50e 	bge	r17,r16,16bb4 <__alt_data_end+0xfffd83b4>
   16fe0:	18c00404 	addi	r3,r3,16
   16fe4:	10800044 	addi	r2,r2,1
   16fe8:	45000015 	stw	r20,0(r8)
   16fec:	44400115 	stw	r17,4(r8)
   16ff0:	d8c02015 	stw	r3,128(sp)
   16ff4:	d8801f15 	stw	r2,124(sp)
   16ff8:	b0bff60e 	bge	r22,r2,16fd4 <__alt_data_end+0xfffd87d4>
   16ffc:	d9801e04 	addi	r6,sp,120
   17000:	b80b883a 	mov	r5,r23
   17004:	9809883a 	mov	r4,r19
   17008:	0020c2c0 	call	20c2c <__sprint_r>
   1700c:	103b7d1e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   17010:	d8c02017 	ldw	r3,128(sp)
   17014:	d8801f17 	ldw	r2,124(sp)
   17018:	da000404 	addi	r8,sp,16
   1701c:	003fee06 	br	16fd8 <__alt_data_end+0xfffd87d8>
   17020:	9088703a 	and	r4,r18,r2
   17024:	203eab1e 	bne	r4,zero,16ad4 <__alt_data_end+0xfffd82d4>
   17028:	dc401f17 	ldw	r17,124(sp)
   1702c:	40800115 	stw	r2,4(r8)
   17030:	44000015 	stw	r16,0(r8)
   17034:	8c400044 	addi	r17,r17,1
   17038:	d8c02015 	stw	r3,128(sp)
   1703c:	dc401f15 	stw	r17,124(sp)
   17040:	008001c4 	movi	r2,7
   17044:	14400e16 	blt	r2,r17,17080 <___vfprintf_internal_r+0x168c>
   17048:	45800204 	addi	r22,r8,8
   1704c:	003eca06 	br	16b78 <__alt_data_end+0xfffd8378>
   17050:	010000f4 	movhi	r4,3
   17054:	21287584 	addi	r4,r4,-24106
   17058:	d9002c15 	stw	r4,176(sp)
   1705c:	d8802c17 	ldw	r2,176(sp)
   17060:	1c07883a 	add	r3,r3,r16
   17064:	8c400044 	addi	r17,r17,1
   17068:	b0800015 	stw	r2,0(r22)
   1706c:	b4000115 	stw	r16,4(r22)
   17070:	d8c02015 	stw	r3,128(sp)
   17074:	dc401f15 	stw	r17,124(sp)
   17078:	008001c4 	movi	r2,7
   1707c:	147ebd0e 	bge	r2,r17,16b74 <__alt_data_end+0xfffd8374>
   17080:	d9002d17 	ldw	r4,180(sp)
   17084:	d9801e04 	addi	r6,sp,120
   17088:	b80b883a 	mov	r5,r23
   1708c:	0020c2c0 	call	20c2c <__sprint_r>
   17090:	103b5c1e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   17094:	d8c02017 	ldw	r3,128(sp)
   17098:	dc401f17 	ldw	r17,124(sp)
   1709c:	dd800404 	addi	r22,sp,16
   170a0:	003eb506 	br	16b78 <__alt_data_end+0xfffd8378>
   170a4:	d9002d17 	ldw	r4,180(sp)
   170a8:	d9801e04 	addi	r6,sp,120
   170ac:	b80b883a 	mov	r5,r23
   170b0:	0020c2c0 	call	20c2c <__sprint_r>
   170b4:	103b531e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   170b8:	d8c02017 	ldw	r3,128(sp)
   170bc:	dc401f17 	ldw	r17,124(sp)
   170c0:	da000404 	addi	r8,sp,16
   170c4:	003e8d06 	br	16afc <__alt_data_end+0xfffd82fc>
   170c8:	d9002d17 	ldw	r4,180(sp)
   170cc:	d9801e04 	addi	r6,sp,120
   170d0:	b80b883a 	mov	r5,r23
   170d4:	0020c2c0 	call	20c2c <__sprint_r>
   170d8:	103b4a1e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   170dc:	d8c02017 	ldw	r3,128(sp)
   170e0:	dc401f17 	ldw	r17,124(sp)
   170e4:	dd800404 	addi	r22,sp,16
   170e8:	003e8f06 	br	16b28 <__alt_data_end+0xfffd8328>
   170ec:	0027883a 	mov	r19,zero
   170f0:	003f4a06 	br	16e1c <__alt_data_end+0xfffd861c>
   170f4:	d9002d17 	ldw	r4,180(sp)
   170f8:	d9801e04 	addi	r6,sp,120
   170fc:	b80b883a 	mov	r5,r23
   17100:	0020c2c0 	call	20c2c <__sprint_r>
   17104:	103b3f1e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   17108:	d8c02017 	ldw	r3,128(sp)
   1710c:	da000404 	addi	r8,sp,16
   17110:	003c7b06 	br	16300 <__alt_data_end+0xfffd7b00>
   17114:	d9402a17 	ldw	r5,168(sp)
   17118:	04e7c83a 	sub	r19,zero,r19
   1711c:	07000b44 	movi	fp,45
   17120:	9804c03a 	cmpne	r2,r19,zero
   17124:	05adc83a 	sub	r22,zero,r22
   17128:	df002785 	stb	fp,158(sp)
   1712c:	b0adc83a 	sub	r22,r22,r2
   17130:	28017b16 	blt	r5,zero,17720 <___vfprintf_internal_r+0x1d2c>
   17134:	00bfdfc4 	movi	r2,-129
   17138:	90a4703a 	and	r18,r18,r2
   1713c:	003b8906 	br	15f64 <__alt_data_end+0xfffd7764>
   17140:	d9003617 	ldw	r4,216(sp)
   17144:	d9403817 	ldw	r5,224(sp)
   17148:	da003d15 	stw	r8,244(sp)
   1714c:	00107d80 	call	107d8 <__fpclassifyd>
   17150:	da003d17 	ldw	r8,244(sp)
   17154:	1000f026 	beq	r2,zero,17518 <___vfprintf_internal_r+0x1b24>
   17158:	d9002a17 	ldw	r4,168(sp)
   1715c:	05bff7c4 	movi	r22,-33
   17160:	00bfffc4 	movi	r2,-1
   17164:	8dac703a 	and	r22,r17,r22
   17168:	20820026 	beq	r4,r2,1796c <___vfprintf_internal_r+0x1f78>
   1716c:	008011c4 	movi	r2,71
   17170:	b081f726 	beq	r22,r2,17950 <___vfprintf_internal_r+0x1f5c>
   17174:	d9003817 	ldw	r4,224(sp)
   17178:	90c04014 	ori	r3,r18,256
   1717c:	d8c02c15 	stw	r3,176(sp)
   17180:	20021516 	blt	r4,zero,179d8 <___vfprintf_internal_r+0x1fe4>
   17184:	dcc03817 	ldw	r19,224(sp)
   17188:	d8002905 	stb	zero,164(sp)
   1718c:	00801984 	movi	r2,102
   17190:	8881f926 	beq	r17,r2,17978 <___vfprintf_internal_r+0x1f84>
   17194:	00801184 	movi	r2,70
   17198:	88821c26 	beq	r17,r2,17a0c <___vfprintf_internal_r+0x2018>
   1719c:	00801144 	movi	r2,69
   171a0:	b081ef26 	beq	r22,r2,17960 <___vfprintf_internal_r+0x1f6c>
   171a4:	d8c02a17 	ldw	r3,168(sp)
   171a8:	d8802104 	addi	r2,sp,132
   171ac:	d8800315 	stw	r2,12(sp)
   171b0:	d9403617 	ldw	r5,216(sp)
   171b4:	d8802504 	addi	r2,sp,148
   171b8:	d9002d17 	ldw	r4,180(sp)
   171bc:	d8800215 	stw	r2,8(sp)
   171c0:	d8802604 	addi	r2,sp,152
   171c4:	d8c00015 	stw	r3,0(sp)
   171c8:	d8800115 	stw	r2,4(sp)
   171cc:	01c00084 	movi	r7,2
   171d0:	980d883a 	mov	r6,r19
   171d4:	d8c03c15 	stw	r3,240(sp)
   171d8:	da003d15 	stw	r8,244(sp)
   171dc:	00181d80 	call	181d8 <_dtoa_r>
   171e0:	1021883a 	mov	r16,r2
   171e4:	008019c4 	movi	r2,103
   171e8:	d8c03c17 	ldw	r3,240(sp)
   171ec:	da003d17 	ldw	r8,244(sp)
   171f0:	88817126 	beq	r17,r2,177b8 <___vfprintf_internal_r+0x1dc4>
   171f4:	008011c4 	movi	r2,71
   171f8:	88829126 	beq	r17,r2,17c40 <___vfprintf_internal_r+0x224c>
   171fc:	80f9883a 	add	fp,r16,r3
   17200:	d9003617 	ldw	r4,216(sp)
   17204:	000d883a 	mov	r6,zero
   17208:	000f883a 	mov	r7,zero
   1720c:	980b883a 	mov	r5,r19
   17210:	da003d15 	stw	r8,244(sp)
   17214:	00274240 	call	27424 <__eqdf2>
   17218:	da003d17 	ldw	r8,244(sp)
   1721c:	10018d26 	beq	r2,zero,17854 <___vfprintf_internal_r+0x1e60>
   17220:	d8802117 	ldw	r2,132(sp)
   17224:	1700062e 	bgeu	r2,fp,17240 <___vfprintf_internal_r+0x184c>
   17228:	01000c04 	movi	r4,48
   1722c:	10c00044 	addi	r3,r2,1
   17230:	d8c02115 	stw	r3,132(sp)
   17234:	11000005 	stb	r4,0(r2)
   17238:	d8802117 	ldw	r2,132(sp)
   1723c:	173ffb36 	bltu	r2,fp,1722c <__alt_data_end+0xfffd8a2c>
   17240:	1405c83a 	sub	r2,r2,r16
   17244:	d8803315 	stw	r2,204(sp)
   17248:	008011c4 	movi	r2,71
   1724c:	b0817626 	beq	r22,r2,17828 <___vfprintf_internal_r+0x1e34>
   17250:	00801944 	movi	r2,101
   17254:	1442800e 	bge	r2,r17,17c58 <___vfprintf_internal_r+0x2264>
   17258:	d8c02617 	ldw	r3,152(sp)
   1725c:	00801984 	movi	r2,102
   17260:	d8c03215 	stw	r3,200(sp)
   17264:	8881fe26 	beq	r17,r2,17a60 <___vfprintf_internal_r+0x206c>
   17268:	d8c03217 	ldw	r3,200(sp)
   1726c:	d9003317 	ldw	r4,204(sp)
   17270:	1901dd16 	blt	r3,r4,179e8 <___vfprintf_internal_r+0x1ff4>
   17274:	9480004c 	andi	r18,r18,1
   17278:	90022b1e 	bne	r18,zero,17b28 <___vfprintf_internal_r+0x2134>
   1727c:	1805883a 	mov	r2,r3
   17280:	18028316 	blt	r3,zero,17c90 <___vfprintf_internal_r+0x229c>
   17284:	d8c03217 	ldw	r3,200(sp)
   17288:	044019c4 	movi	r17,103
   1728c:	d8c02b15 	stw	r3,172(sp)
   17290:	df002907 	ldb	fp,164(sp)
   17294:	e001531e 	bne	fp,zero,177e4 <___vfprintf_internal_r+0x1df0>
   17298:	df002783 	ldbu	fp,158(sp)
   1729c:	d8802915 	stw	r2,164(sp)
   172a0:	dc802c17 	ldw	r18,176(sp)
   172a4:	d8002a15 	stw	zero,168(sp)
   172a8:	003baf06 	br	16168 <__alt_data_end+0xfffd7968>
   172ac:	d8c02e17 	ldw	r3,184(sp)
   172b0:	d9002e17 	ldw	r4,184(sp)
   172b4:	d9402e17 	ldw	r5,184(sp)
   172b8:	18c00017 	ldw	r3,0(r3)
   172bc:	21000117 	ldw	r4,4(r4)
   172c0:	29400204 	addi	r5,r5,8
   172c4:	d8c03615 	stw	r3,216(sp)
   172c8:	d9003815 	stw	r4,224(sp)
   172cc:	d9402e15 	stw	r5,184(sp)
   172d0:	003b5006 	br	16014 <__alt_data_end+0xfffd7814>
   172d4:	ac400007 	ldb	r17,0(r21)
   172d8:	003a2806 	br	15b7c <__alt_data_end+0xfffd737c>
   172dc:	9080100c 	andi	r2,r18,64
   172e0:	1000a826 	beq	r2,zero,17584 <___vfprintf_internal_r+0x1b90>
   172e4:	d8c02e17 	ldw	r3,184(sp)
   172e8:	002d883a 	mov	r22,zero
   172ec:	1cc0000b 	ldhu	r19,0(r3)
   172f0:	18c00104 	addi	r3,r3,4
   172f4:	d8c02e15 	stw	r3,184(sp)
   172f8:	003caf06 	br	165b8 <__alt_data_end+0xfffd7db8>
   172fc:	d9002e17 	ldw	r4,184(sp)
   17300:	d9402a17 	ldw	r5,168(sp)
   17304:	002d883a 	mov	r22,zero
   17308:	20800104 	addi	r2,r4,4
   1730c:	24c00017 	ldw	r19,0(r4)
   17310:	283ebb0e 	bge	r5,zero,16e00 <__alt_data_end+0xfffd8600>
   17314:	003ef106 	br	16edc <__alt_data_end+0xfffd86dc>
   17318:	9080040c 	andi	r2,r18,16
   1731c:	1000921e 	bne	r2,zero,17568 <___vfprintf_internal_r+0x1b74>
   17320:	9480100c 	andi	r18,r18,64
   17324:	90013926 	beq	r18,zero,1780c <___vfprintf_internal_r+0x1e18>
   17328:	d9402e17 	ldw	r5,184(sp)
   1732c:	d8c02f17 	ldw	r3,188(sp)
   17330:	28800017 	ldw	r2,0(r5)
   17334:	29400104 	addi	r5,r5,4
   17338:	d9402e15 	stw	r5,184(sp)
   1733c:	10c0000d 	sth	r3,0(r2)
   17340:	0039e406 	br	15ad4 <__alt_data_end+0xfffd72d4>
   17344:	9080100c 	andi	r2,r18,64
   17348:	10008026 	beq	r2,zero,1754c <___vfprintf_internal_r+0x1b58>
   1734c:	d8802e17 	ldw	r2,184(sp)
   17350:	14c0000f 	ldh	r19,0(r2)
   17354:	10800104 	addi	r2,r2,4
   17358:	d8802e15 	stw	r2,184(sp)
   1735c:	982dd7fa 	srai	r22,r19,31
   17360:	b005883a 	mov	r2,r22
   17364:	003af706 	br	15f44 <__alt_data_end+0xfffd7744>
   17368:	9080100c 	andi	r2,r18,64
   1736c:	d8002785 	stb	zero,158(sp)
   17370:	10008a1e 	bne	r2,zero,1759c <___vfprintf_internal_r+0x1ba8>
   17374:	d9002e17 	ldw	r4,184(sp)
   17378:	d9402a17 	ldw	r5,168(sp)
   1737c:	002d883a 	mov	r22,zero
   17380:	20800104 	addi	r2,r4,4
   17384:	24c00017 	ldw	r19,0(r4)
   17388:	283e4b0e 	bge	r5,zero,16cb8 <__alt_data_end+0xfffd84b8>
   1738c:	9d86b03a 	or	r3,r19,r22
   17390:	d8802e15 	stw	r2,184(sp)
   17394:	183e4c1e 	bne	r3,zero,16cc8 <__alt_data_end+0xfffd84c8>
   17398:	0039883a 	mov	fp,zero
   1739c:	0005883a 	mov	r2,zero
   173a0:	003d4006 	br	168a4 <__alt_data_end+0xfffd80a4>
   173a4:	014000f4 	movhi	r5,3
   173a8:	29687584 	addi	r5,r5,-24106
   173ac:	d9402c15 	stw	r5,176(sp)
   173b0:	d9402c17 	ldw	r5,176(sp)
   173b4:	1c47883a 	add	r3,r3,r17
   173b8:	10800044 	addi	r2,r2,1
   173bc:	41400015 	stw	r5,0(r8)
   173c0:	44400115 	stw	r17,4(r8)
   173c4:	d8c02015 	stw	r3,128(sp)
   173c8:	d8801f15 	stw	r2,124(sp)
   173cc:	010001c4 	movi	r4,7
   173d0:	20bec816 	blt	r4,r2,16ef4 <__alt_data_end+0xfffd86f4>
   173d4:	42000204 	addi	r8,r8,8
   173d8:	003ecd06 	br	16f10 <__alt_data_end+0xfffd8710>
   173dc:	d9002a17 	ldw	r4,168(sp)
   173e0:	d8002785 	stb	zero,158(sp)
   173e4:	203d2d16 	blt	r4,zero,1689c <__alt_data_end+0xfffd809c>
   173e8:	00bfdfc4 	movi	r2,-129
   173ec:	90a4703a 	and	r18,r18,r2
   173f0:	003a6106 	br	15d78 <__alt_data_end+0xfffd7578>
   173f4:	010000f4 	movhi	r4,3
   173f8:	21287584 	addi	r4,r4,-24106
   173fc:	d9002c15 	stw	r4,176(sp)
   17400:	003bea06 	br	163ac <__alt_data_end+0xfffd7bac>
   17404:	d9002d17 	ldw	r4,180(sp)
   17408:	d9801e04 	addi	r6,sp,120
   1740c:	b80b883a 	mov	r5,r23
   17410:	0020c2c0 	call	20c2c <__sprint_r>
   17414:	103a7b1e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   17418:	d8c02017 	ldw	r3,128(sp)
   1741c:	da000404 	addi	r8,sp,16
   17420:	003d4106 	br	16928 <__alt_data_end+0xfffd8128>
   17424:	d8801f17 	ldw	r2,124(sp)
   17428:	014000f4 	movhi	r5,3
   1742c:	01000044 	movi	r4,1
   17430:	18c00044 	addi	r3,r3,1
   17434:	10800044 	addi	r2,r2,1
   17438:	29687504 	addi	r5,r5,-24108
   1743c:	41000115 	stw	r4,4(r8)
   17440:	41400015 	stw	r5,0(r8)
   17444:	d8c02015 	stw	r3,128(sp)
   17448:	d8801f15 	stw	r2,124(sp)
   1744c:	010001c4 	movi	r4,7
   17450:	20805c16 	blt	r4,r2,175c4 <___vfprintf_internal_r+0x1bd0>
   17454:	42000204 	addi	r8,r8,8
   17458:	8800041e 	bne	r17,zero,1746c <___vfprintf_internal_r+0x1a78>
   1745c:	d8803317 	ldw	r2,204(sp)
   17460:	1000021e 	bne	r2,zero,1746c <___vfprintf_internal_r+0x1a78>
   17464:	9080004c 	andi	r2,r18,1
   17468:	103be726 	beq	r2,zero,16408 <__alt_data_end+0xfffd7c08>
   1746c:	d9003717 	ldw	r4,220(sp)
   17470:	d8801f17 	ldw	r2,124(sp)
   17474:	d9403417 	ldw	r5,208(sp)
   17478:	20c7883a 	add	r3,r4,r3
   1747c:	10800044 	addi	r2,r2,1
   17480:	41000115 	stw	r4,4(r8)
   17484:	41400015 	stw	r5,0(r8)
   17488:	d8c02015 	stw	r3,128(sp)
   1748c:	d8801f15 	stw	r2,124(sp)
   17490:	010001c4 	movi	r4,7
   17494:	20812116 	blt	r4,r2,1791c <___vfprintf_internal_r+0x1f28>
   17498:	42000204 	addi	r8,r8,8
   1749c:	0463c83a 	sub	r17,zero,r17
   174a0:	0440730e 	bge	zero,r17,17670 <___vfprintf_internal_r+0x1c7c>
   174a4:	05800404 	movi	r22,16
   174a8:	b440860e 	bge	r22,r17,176c4 <___vfprintf_internal_r+0x1cd0>
   174ac:	014000f4 	movhi	r5,3
   174b0:	29687584 	addi	r5,r5,-24106
   174b4:	d9402c15 	stw	r5,176(sp)
   174b8:	070001c4 	movi	fp,7
   174bc:	dcc02d17 	ldw	r19,180(sp)
   174c0:	00000306 	br	174d0 <___vfprintf_internal_r+0x1adc>
   174c4:	42000204 	addi	r8,r8,8
   174c8:	8c7ffc04 	addi	r17,r17,-16
   174cc:	b440800e 	bge	r22,r17,176d0 <___vfprintf_internal_r+0x1cdc>
   174d0:	18c00404 	addi	r3,r3,16
   174d4:	10800044 	addi	r2,r2,1
   174d8:	45000015 	stw	r20,0(r8)
   174dc:	45800115 	stw	r22,4(r8)
   174e0:	d8c02015 	stw	r3,128(sp)
   174e4:	d8801f15 	stw	r2,124(sp)
   174e8:	e0bff60e 	bge	fp,r2,174c4 <__alt_data_end+0xfffd8cc4>
   174ec:	d9801e04 	addi	r6,sp,120
   174f0:	b80b883a 	mov	r5,r23
   174f4:	9809883a 	mov	r4,r19
   174f8:	0020c2c0 	call	20c2c <__sprint_r>
   174fc:	103a411e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   17500:	d8c02017 	ldw	r3,128(sp)
   17504:	d8801f17 	ldw	r2,124(sp)
   17508:	da000404 	addi	r8,sp,16
   1750c:	003fee06 	br	174c8 <__alt_data_end+0xfffd8cc8>
   17510:	00bfffc4 	movi	r2,-1
   17514:	003a3f06 	br	15e14 <__alt_data_end+0xfffd7614>
   17518:	008011c4 	movi	r2,71
   1751c:	1440b816 	blt	r2,r17,17800 <___vfprintf_internal_r+0x1e0c>
   17520:	040000f4 	movhi	r16,3
   17524:	84286704 	addi	r16,r16,-24164
   17528:	00c000c4 	movi	r3,3
   1752c:	00bfdfc4 	movi	r2,-129
   17530:	d8c02915 	stw	r3,164(sp)
   17534:	90a4703a 	and	r18,r18,r2
   17538:	df002783 	ldbu	fp,158(sp)
   1753c:	d8c02b15 	stw	r3,172(sp)
   17540:	d8002a15 	stw	zero,168(sp)
   17544:	d8003215 	stw	zero,200(sp)
   17548:	003b0706 	br	16168 <__alt_data_end+0xfffd7968>
   1754c:	d8c02e17 	ldw	r3,184(sp)
   17550:	1cc00017 	ldw	r19,0(r3)
   17554:	18c00104 	addi	r3,r3,4
   17558:	d8c02e15 	stw	r3,184(sp)
   1755c:	982dd7fa 	srai	r22,r19,31
   17560:	b005883a 	mov	r2,r22
   17564:	003a7706 	br	15f44 <__alt_data_end+0xfffd7744>
   17568:	d8c02e17 	ldw	r3,184(sp)
   1756c:	d9002f17 	ldw	r4,188(sp)
   17570:	18800017 	ldw	r2,0(r3)
   17574:	18c00104 	addi	r3,r3,4
   17578:	d8c02e15 	stw	r3,184(sp)
   1757c:	11000015 	stw	r4,0(r2)
   17580:	00395406 	br	15ad4 <__alt_data_end+0xfffd72d4>
   17584:	d9002e17 	ldw	r4,184(sp)
   17588:	002d883a 	mov	r22,zero
   1758c:	24c00017 	ldw	r19,0(r4)
   17590:	21000104 	addi	r4,r4,4
   17594:	d9002e15 	stw	r4,184(sp)
   17598:	003c0706 	br	165b8 <__alt_data_end+0xfffd7db8>
   1759c:	d9402e17 	ldw	r5,184(sp)
   175a0:	d8c02a17 	ldw	r3,168(sp)
   175a4:	002d883a 	mov	r22,zero
   175a8:	28800104 	addi	r2,r5,4
   175ac:	2cc0000b 	ldhu	r19,0(r5)
   175b0:	183dc10e 	bge	r3,zero,16cb8 <__alt_data_end+0xfffd84b8>
   175b4:	003f7506 	br	1738c <__alt_data_end+0xfffd8b8c>
   175b8:	040000f4 	movhi	r16,3
   175bc:	84286504 	addi	r16,r16,-24172
   175c0:	003aa706 	br	16060 <__alt_data_end+0xfffd7860>
   175c4:	d9002d17 	ldw	r4,180(sp)
   175c8:	d9801e04 	addi	r6,sp,120
   175cc:	b80b883a 	mov	r5,r23
   175d0:	0020c2c0 	call	20c2c <__sprint_r>
   175d4:	103a0b1e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   175d8:	dc402617 	ldw	r17,152(sp)
   175dc:	d8c02017 	ldw	r3,128(sp)
   175e0:	da000404 	addi	r8,sp,16
   175e4:	003f9c06 	br	17458 <__alt_data_end+0xfffd8c58>
   175e8:	ac400043 	ldbu	r17,1(r21)
   175ec:	84000814 	ori	r16,r16,32
   175f0:	ad400044 	addi	r21,r21,1
   175f4:	8c403fcc 	andi	r17,r17,255
   175f8:	8c40201c 	xori	r17,r17,128
   175fc:	8c7fe004 	addi	r17,r17,-128
   17600:	00395e06 	br	15b7c <__alt_data_end+0xfffd737c>
   17604:	d8c02e15 	stw	r3,184(sp)
   17608:	0039883a 	mov	fp,zero
   1760c:	003e3506 	br	16ee4 <__alt_data_end+0xfffd86e4>
   17610:	d9002d17 	ldw	r4,180(sp)
   17614:	d9801e04 	addi	r6,sp,120
   17618:	b80b883a 	mov	r5,r23
   1761c:	0020c2c0 	call	20c2c <__sprint_r>
   17620:	1039f81e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   17624:	d8c02017 	ldw	r3,128(sp)
   17628:	da000404 	addi	r8,sp,16
   1762c:	003cd006 	br	16970 <__alt_data_end+0xfffd8170>
   17630:	8009883a 	mov	r4,r16
   17634:	df003d15 	stw	fp,244(sp)
   17638:	0013fd00 	call	13fd0 <strlen>
   1763c:	d8802b15 	stw	r2,172(sp)
   17640:	da003d17 	ldw	r8,244(sp)
   17644:	103c200e 	bge	r2,zero,166c8 <__alt_data_end+0xfffd7ec8>
   17648:	0005883a 	mov	r2,zero
   1764c:	003c1e06 	br	166c8 <__alt_data_end+0xfffd7ec8>
   17650:	d9002d17 	ldw	r4,180(sp)
   17654:	d9801e04 	addi	r6,sp,120
   17658:	b80b883a 	mov	r5,r23
   1765c:	0020c2c0 	call	20c2c <__sprint_r>
   17660:	1039e81e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   17664:	d8c02017 	ldw	r3,128(sp)
   17668:	d8801f17 	ldw	r2,124(sp)
   1766c:	da000404 	addi	r8,sp,16
   17670:	d9403317 	ldw	r5,204(sp)
   17674:	10800044 	addi	r2,r2,1
   17678:	44000015 	stw	r16,0(r8)
   1767c:	28c7883a 	add	r3,r5,r3
   17680:	003b5b06 	br	163f0 <__alt_data_end+0xfffd7bf0>
   17684:	010000f4 	movhi	r4,3
   17688:	21287984 	addi	r4,r4,-24090
   1768c:	d9003515 	stw	r4,212(sp)
   17690:	003af206 	br	1625c <__alt_data_end+0xfffd7a5c>
   17694:	013fffc4 	movi	r4,-1
   17698:	003a0806 	br	15ebc <__alt_data_end+0xfffd76bc>
   1769c:	0023883a 	mov	r17,zero
   176a0:	003d9d06 	br	16d18 <__alt_data_end+0xfffd8518>
   176a4:	d9002d17 	ldw	r4,180(sp)
   176a8:	d9801e04 	addi	r6,sp,120
   176ac:	b80b883a 	mov	r5,r23
   176b0:	0020c2c0 	call	20c2c <__sprint_r>
   176b4:	1039d31e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   176b8:	d8c02017 	ldw	r3,128(sp)
   176bc:	da000404 	addi	r8,sp,16
   176c0:	003d9406 	br	16d14 <__alt_data_end+0xfffd8514>
   176c4:	010000f4 	movhi	r4,3
   176c8:	21287584 	addi	r4,r4,-24106
   176cc:	d9002c15 	stw	r4,176(sp)
   176d0:	d9002c17 	ldw	r4,176(sp)
   176d4:	1c47883a 	add	r3,r3,r17
   176d8:	10800044 	addi	r2,r2,1
   176dc:	41000015 	stw	r4,0(r8)
   176e0:	44400115 	stw	r17,4(r8)
   176e4:	d8c02015 	stw	r3,128(sp)
   176e8:	d8801f15 	stw	r2,124(sp)
   176ec:	010001c4 	movi	r4,7
   176f0:	20bfd716 	blt	r4,r2,17650 <__alt_data_end+0xfffd8e50>
   176f4:	42000204 	addi	r8,r8,8
   176f8:	003fdd06 	br	17670 <__alt_data_end+0xfffd8e70>
   176fc:	d9002d17 	ldw	r4,180(sp)
   17700:	d9801e04 	addi	r6,sp,120
   17704:	b80b883a 	mov	r5,r23
   17708:	0020c2c0 	call	20c2c <__sprint_r>
   1770c:	1039bd1e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   17710:	d8802617 	ldw	r2,152(sp)
   17714:	d8c02017 	ldw	r3,128(sp)
   17718:	da000404 	addi	r8,sp,16
   1771c:	003e1006 	br	16f60 <__alt_data_end+0xfffd8760>
   17720:	00800044 	movi	r2,1
   17724:	10803fcc 	andi	r2,r2,255
   17728:	00c00044 	movi	r3,1
   1772c:	10fa0d26 	beq	r2,r3,15f64 <__alt_data_end+0xfffd7764>
   17730:	00c00084 	movi	r3,2
   17734:	10fbaf26 	beq	r2,r3,165f4 <__alt_data_end+0xfffd7df4>
   17738:	003a6d06 	br	160f0 <__alt_data_end+0xfffd78f0>
   1773c:	010000f4 	movhi	r4,3
   17740:	21287984 	addi	r4,r4,-24090
   17744:	d9003515 	stw	r4,212(sp)
   17748:	003b5406 	br	1649c <__alt_data_end+0xfffd7c9c>
   1774c:	d8802a17 	ldw	r2,168(sp)
   17750:	00c00184 	movi	r3,6
   17754:	1880012e 	bgeu	r3,r2,1775c <___vfprintf_internal_r+0x1d68>
   17758:	1805883a 	mov	r2,r3
   1775c:	d8802b15 	stw	r2,172(sp)
   17760:	1000ef16 	blt	r2,zero,17b20 <___vfprintf_internal_r+0x212c>
   17764:	040000f4 	movhi	r16,3
   17768:	d8802915 	stw	r2,164(sp)
   1776c:	dcc02e15 	stw	r19,184(sp)
   17770:	d8002a15 	stw	zero,168(sp)
   17774:	d8003215 	stw	zero,200(sp)
   17778:	84287304 	addi	r16,r16,-24116
   1777c:	0039883a 	mov	fp,zero
   17780:	003a8006 	br	16184 <__alt_data_end+0xfffd7984>
   17784:	0021883a 	mov	r16,zero
   17788:	003e0706 	br	16fa8 <__alt_data_end+0xfffd87a8>
   1778c:	d9002d17 	ldw	r4,180(sp)
   17790:	d9801e04 	addi	r6,sp,120
   17794:	b80b883a 	mov	r5,r23
   17798:	0020c2c0 	call	20c2c <__sprint_r>
   1779c:	1039991e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   177a0:	d8802617 	ldw	r2,152(sp)
   177a4:	d9403317 	ldw	r5,204(sp)
   177a8:	d8c02017 	ldw	r3,128(sp)
   177ac:	da000404 	addi	r8,sp,16
   177b0:	2885c83a 	sub	r2,r5,r2
   177b4:	003dfb06 	br	16fa4 <__alt_data_end+0xfffd87a4>
   177b8:	9080004c 	andi	r2,r18,1
   177bc:	103e8f1e 	bne	r2,zero,171fc <__alt_data_end+0xfffd89fc>
   177c0:	d8802117 	ldw	r2,132(sp)
   177c4:	003e9e06 	br	17240 <__alt_data_end+0xfffd8a40>
   177c8:	1025883a 	mov	r18,r2
   177cc:	0039883a 	mov	fp,zero
   177d0:	00800084 	movi	r2,2
   177d4:	003fd306 	br	17724 <__alt_data_end+0xfffd8f24>
   177d8:	07000b44 	movi	fp,45
   177dc:	df002785 	stb	fp,158(sp)
   177e0:	003a1b06 	br	16050 <__alt_data_end+0xfffd7850>
   177e4:	00c00b44 	movi	r3,45
   177e8:	d8c02785 	stb	r3,158(sp)
   177ec:	d8802915 	stw	r2,164(sp)
   177f0:	dc802c17 	ldw	r18,176(sp)
   177f4:	d8002a15 	stw	zero,168(sp)
   177f8:	07000b44 	movi	fp,45
   177fc:	003a5e06 	br	16178 <__alt_data_end+0xfffd7978>
   17800:	040000f4 	movhi	r16,3
   17804:	84286804 	addi	r16,r16,-24160
   17808:	003f4706 	br	17528 <__alt_data_end+0xfffd8d28>
   1780c:	d9002e17 	ldw	r4,184(sp)
   17810:	d9402f17 	ldw	r5,188(sp)
   17814:	20800017 	ldw	r2,0(r4)
   17818:	21000104 	addi	r4,r4,4
   1781c:	d9002e15 	stw	r4,184(sp)
   17820:	11400015 	stw	r5,0(r2)
   17824:	0038ab06 	br	15ad4 <__alt_data_end+0xfffd72d4>
   17828:	dd802617 	ldw	r22,152(sp)
   1782c:	00bfff44 	movi	r2,-3
   17830:	b0801c16 	blt	r22,r2,178a4 <___vfprintf_internal_r+0x1eb0>
   17834:	d9402a17 	ldw	r5,168(sp)
   17838:	2d801a16 	blt	r5,r22,178a4 <___vfprintf_internal_r+0x1eb0>
   1783c:	dd803215 	stw	r22,200(sp)
   17840:	003e8906 	br	17268 <__alt_data_end+0xfffd8a68>
   17844:	010000f4 	movhi	r4,3
   17848:	21287584 	addi	r4,r4,-24106
   1784c:	d9002c15 	stw	r4,176(sp)
   17850:	003c9106 	br	16a98 <__alt_data_end+0xfffd8298>
   17854:	e005883a 	mov	r2,fp
   17858:	003e7906 	br	17240 <__alt_data_end+0xfffd8a40>
   1785c:	d9002a17 	ldw	r4,168(sp)
   17860:	df002783 	ldbu	fp,158(sp)
   17864:	dcc02e15 	stw	r19,184(sp)
   17868:	d9002915 	stw	r4,164(sp)
   1786c:	d9002b15 	stw	r4,172(sp)
   17870:	d8002a15 	stw	zero,168(sp)
   17874:	d8003215 	stw	zero,200(sp)
   17878:	003a3b06 	br	16168 <__alt_data_end+0xfffd7968>
   1787c:	9080004c 	andi	r2,r18,1
   17880:	0039883a 	mov	fp,zero
   17884:	10000426 	beq	r2,zero,17898 <___vfprintf_internal_r+0x1ea4>
   17888:	00800c04 	movi	r2,48
   1788c:	dc001dc4 	addi	r16,sp,119
   17890:	d8801dc5 	stb	r2,119(sp)
   17894:	003b6406 	br	16628 <__alt_data_end+0xfffd7e28>
   17898:	d8002b15 	stw	zero,172(sp)
   1789c:	dc001e04 	addi	r16,sp,120
   178a0:	003a2b06 	br	16150 <__alt_data_end+0xfffd7950>
   178a4:	8c7fff84 	addi	r17,r17,-2
   178a8:	b5bfffc4 	addi	r22,r22,-1
   178ac:	dd802615 	stw	r22,152(sp)
   178b0:	dc4022c5 	stb	r17,139(sp)
   178b4:	b000bf16 	blt	r22,zero,17bb4 <___vfprintf_internal_r+0x21c0>
   178b8:	00800ac4 	movi	r2,43
   178bc:	d8802305 	stb	r2,140(sp)
   178c0:	00800244 	movi	r2,9
   178c4:	15807016 	blt	r2,r22,17a88 <___vfprintf_internal_r+0x2094>
   178c8:	00800c04 	movi	r2,48
   178cc:	b5800c04 	addi	r22,r22,48
   178d0:	d8802345 	stb	r2,141(sp)
   178d4:	dd802385 	stb	r22,142(sp)
   178d8:	d88023c4 	addi	r2,sp,143
   178dc:	df0022c4 	addi	fp,sp,139
   178e0:	d8c03317 	ldw	r3,204(sp)
   178e4:	1739c83a 	sub	fp,r2,fp
   178e8:	d9003317 	ldw	r4,204(sp)
   178ec:	e0c7883a 	add	r3,fp,r3
   178f0:	df003a15 	stw	fp,232(sp)
   178f4:	d8c02b15 	stw	r3,172(sp)
   178f8:	00800044 	movi	r2,1
   178fc:	1100b30e 	bge	r2,r4,17bcc <___vfprintf_internal_r+0x21d8>
   17900:	d8c02b17 	ldw	r3,172(sp)
   17904:	18c00044 	addi	r3,r3,1
   17908:	d8c02b15 	stw	r3,172(sp)
   1790c:	1805883a 	mov	r2,r3
   17910:	1800ac16 	blt	r3,zero,17bc4 <___vfprintf_internal_r+0x21d0>
   17914:	d8003215 	stw	zero,200(sp)
   17918:	003e5d06 	br	17290 <__alt_data_end+0xfffd8a90>
   1791c:	d9002d17 	ldw	r4,180(sp)
   17920:	d9801e04 	addi	r6,sp,120
   17924:	b80b883a 	mov	r5,r23
   17928:	0020c2c0 	call	20c2c <__sprint_r>
   1792c:	1039351e 	bne	r2,zero,15e04 <__alt_data_end+0xfffd7604>
   17930:	dc402617 	ldw	r17,152(sp)
   17934:	d8c02017 	ldw	r3,128(sp)
   17938:	d8801f17 	ldw	r2,124(sp)
   1793c:	da000404 	addi	r8,sp,16
   17940:	003ed606 	br	1749c <__alt_data_end+0xfffd8c9c>
   17944:	182b883a 	mov	r21,r3
   17948:	d8002a15 	stw	zero,168(sp)
   1794c:	00388c06 	br	15b80 <__alt_data_end+0xfffd7380>
   17950:	d8802a17 	ldw	r2,168(sp)
   17954:	103e071e 	bne	r2,zero,17174 <__alt_data_end+0xfffd8974>
   17958:	dc002a15 	stw	r16,168(sp)
   1795c:	003e0506 	br	17174 <__alt_data_end+0xfffd8974>
   17960:	d9002a17 	ldw	r4,168(sp)
   17964:	20c00044 	addi	r3,r4,1
   17968:	003e0f06 	br	171a8 <__alt_data_end+0xfffd89a8>
   1796c:	01400184 	movi	r5,6
   17970:	d9402a15 	stw	r5,168(sp)
   17974:	003dff06 	br	17174 <__alt_data_end+0xfffd8974>
   17978:	d8802104 	addi	r2,sp,132
   1797c:	d8800315 	stw	r2,12(sp)
   17980:	d8802504 	addi	r2,sp,148
   17984:	d8800215 	stw	r2,8(sp)
   17988:	d8802604 	addi	r2,sp,152
   1798c:	d8800115 	stw	r2,4(sp)
   17990:	d8802a17 	ldw	r2,168(sp)
   17994:	d9403617 	ldw	r5,216(sp)
   17998:	d9002d17 	ldw	r4,180(sp)
   1799c:	d8800015 	stw	r2,0(sp)
   179a0:	01c000c4 	movi	r7,3
   179a4:	980d883a 	mov	r6,r19
   179a8:	da003d15 	stw	r8,244(sp)
   179ac:	00181d80 	call	181d8 <_dtoa_r>
   179b0:	d8c02a17 	ldw	r3,168(sp)
   179b4:	da003d17 	ldw	r8,244(sp)
   179b8:	1021883a 	mov	r16,r2
   179bc:	10f9883a 	add	fp,r2,r3
   179c0:	81000007 	ldb	r4,0(r16)
   179c4:	00800c04 	movi	r2,48
   179c8:	20805e26 	beq	r4,r2,17b44 <___vfprintf_internal_r+0x2150>
   179cc:	d8c02617 	ldw	r3,152(sp)
   179d0:	e0f9883a 	add	fp,fp,r3
   179d4:	003e0a06 	br	17200 <__alt_data_end+0xfffd8a00>
   179d8:	00c00b44 	movi	r3,45
   179dc:	24e0003c 	xorhi	r19,r4,32768
   179e0:	d8c02905 	stb	r3,164(sp)
   179e4:	003de906 	br	1718c <__alt_data_end+0xfffd898c>
   179e8:	d8c03217 	ldw	r3,200(sp)
   179ec:	00c07a0e 	bge	zero,r3,17bd8 <___vfprintf_internal_r+0x21e4>
   179f0:	00800044 	movi	r2,1
   179f4:	d9003317 	ldw	r4,204(sp)
   179f8:	1105883a 	add	r2,r2,r4
   179fc:	d8802b15 	stw	r2,172(sp)
   17a00:	10004e16 	blt	r2,zero,17b3c <___vfprintf_internal_r+0x2148>
   17a04:	044019c4 	movi	r17,103
   17a08:	003e2106 	br	17290 <__alt_data_end+0xfffd8a90>
   17a0c:	d9002a17 	ldw	r4,168(sp)
   17a10:	d8802104 	addi	r2,sp,132
   17a14:	d8800315 	stw	r2,12(sp)
   17a18:	d9000015 	stw	r4,0(sp)
   17a1c:	d8802504 	addi	r2,sp,148
   17a20:	d9403617 	ldw	r5,216(sp)
   17a24:	d9002d17 	ldw	r4,180(sp)
   17a28:	d8800215 	stw	r2,8(sp)
   17a2c:	d8802604 	addi	r2,sp,152
   17a30:	d8800115 	stw	r2,4(sp)
   17a34:	01c000c4 	movi	r7,3
   17a38:	980d883a 	mov	r6,r19
   17a3c:	da003d15 	stw	r8,244(sp)
   17a40:	00181d80 	call	181d8 <_dtoa_r>
   17a44:	d8c02a17 	ldw	r3,168(sp)
   17a48:	da003d17 	ldw	r8,244(sp)
   17a4c:	1021883a 	mov	r16,r2
   17a50:	00801184 	movi	r2,70
   17a54:	80f9883a 	add	fp,r16,r3
   17a58:	88bfd926 	beq	r17,r2,179c0 <__alt_data_end+0xfffd91c0>
   17a5c:	003de806 	br	17200 <__alt_data_end+0xfffd8a00>
   17a60:	d9002a17 	ldw	r4,168(sp)
   17a64:	00c04d0e 	bge	zero,r3,17b9c <___vfprintf_internal_r+0x21a8>
   17a68:	2000441e 	bne	r4,zero,17b7c <___vfprintf_internal_r+0x2188>
   17a6c:	9480004c 	andi	r18,r18,1
   17a70:	9000421e 	bne	r18,zero,17b7c <___vfprintf_internal_r+0x2188>
   17a74:	1805883a 	mov	r2,r3
   17a78:	18006f16 	blt	r3,zero,17c38 <___vfprintf_internal_r+0x2244>
   17a7c:	d8c03217 	ldw	r3,200(sp)
   17a80:	d8c02b15 	stw	r3,172(sp)
   17a84:	003e0206 	br	17290 <__alt_data_end+0xfffd8a90>
   17a88:	df0022c4 	addi	fp,sp,139
   17a8c:	dc002a15 	stw	r16,168(sp)
   17a90:	4027883a 	mov	r19,r8
   17a94:	e021883a 	mov	r16,fp
   17a98:	b009883a 	mov	r4,r22
   17a9c:	01400284 	movi	r5,10
   17aa0:	0025e540 	call	25e54 <__modsi3>
   17aa4:	10800c04 	addi	r2,r2,48
   17aa8:	843fffc4 	addi	r16,r16,-1
   17aac:	b009883a 	mov	r4,r22
   17ab0:	01400284 	movi	r5,10
   17ab4:	80800005 	stb	r2,0(r16)
   17ab8:	0025dd00 	call	25dd0 <__divsi3>
   17abc:	102d883a 	mov	r22,r2
   17ac0:	00800244 	movi	r2,9
   17ac4:	15bff416 	blt	r2,r22,17a98 <__alt_data_end+0xfffd9298>
   17ac8:	9811883a 	mov	r8,r19
   17acc:	b0800c04 	addi	r2,r22,48
   17ad0:	8027883a 	mov	r19,r16
   17ad4:	997fffc4 	addi	r5,r19,-1
   17ad8:	98bfffc5 	stb	r2,-1(r19)
   17adc:	dc002a17 	ldw	r16,168(sp)
   17ae0:	2f006d2e 	bgeu	r5,fp,17c98 <___vfprintf_internal_r+0x22a4>
   17ae4:	d9c02384 	addi	r7,sp,142
   17ae8:	3ccfc83a 	sub	r7,r7,r19
   17aec:	d9002344 	addi	r4,sp,141
   17af0:	e1cf883a 	add	r7,fp,r7
   17af4:	00000106 	br	17afc <___vfprintf_internal_r+0x2108>
   17af8:	28800003 	ldbu	r2,0(r5)
   17afc:	20800005 	stb	r2,0(r4)
   17b00:	21000044 	addi	r4,r4,1
   17b04:	29400044 	addi	r5,r5,1
   17b08:	393ffb1e 	bne	r7,r4,17af8 <__alt_data_end+0xfffd92f8>
   17b0c:	d8802304 	addi	r2,sp,140
   17b10:	14c5c83a 	sub	r2,r2,r19
   17b14:	d8c02344 	addi	r3,sp,141
   17b18:	1885883a 	add	r2,r3,r2
   17b1c:	003f7006 	br	178e0 <__alt_data_end+0xfffd90e0>
   17b20:	0005883a 	mov	r2,zero
   17b24:	003f0f06 	br	17764 <__alt_data_end+0xfffd8f64>
   17b28:	d8c03217 	ldw	r3,200(sp)
   17b2c:	18c00044 	addi	r3,r3,1
   17b30:	d8c02b15 	stw	r3,172(sp)
   17b34:	1805883a 	mov	r2,r3
   17b38:	183fb20e 	bge	r3,zero,17a04 <__alt_data_end+0xfffd9204>
   17b3c:	0005883a 	mov	r2,zero
   17b40:	003fb006 	br	17a04 <__alt_data_end+0xfffd9204>
   17b44:	d9003617 	ldw	r4,216(sp)
   17b48:	000d883a 	mov	r6,zero
   17b4c:	000f883a 	mov	r7,zero
   17b50:	980b883a 	mov	r5,r19
   17b54:	d8c03c15 	stw	r3,240(sp)
   17b58:	da003d15 	stw	r8,244(sp)
   17b5c:	00274240 	call	27424 <__eqdf2>
   17b60:	d8c03c17 	ldw	r3,240(sp)
   17b64:	da003d17 	ldw	r8,244(sp)
   17b68:	103f9826 	beq	r2,zero,179cc <__alt_data_end+0xfffd91cc>
   17b6c:	00800044 	movi	r2,1
   17b70:	10c7c83a 	sub	r3,r2,r3
   17b74:	d8c02615 	stw	r3,152(sp)
   17b78:	003f9506 	br	179d0 <__alt_data_end+0xfffd91d0>
   17b7c:	d9002a17 	ldw	r4,168(sp)
   17b80:	d8c03217 	ldw	r3,200(sp)
   17b84:	20800044 	addi	r2,r4,1
   17b88:	1885883a 	add	r2,r3,r2
   17b8c:	d8802b15 	stw	r2,172(sp)
   17b90:	103dbf0e 	bge	r2,zero,17290 <__alt_data_end+0xfffd8a90>
   17b94:	0005883a 	mov	r2,zero
   17b98:	003dbd06 	br	17290 <__alt_data_end+0xfffd8a90>
   17b9c:	2000201e 	bne	r4,zero,17c20 <___vfprintf_internal_r+0x222c>
   17ba0:	9480004c 	andi	r18,r18,1
   17ba4:	90001e1e 	bne	r18,zero,17c20 <___vfprintf_internal_r+0x222c>
   17ba8:	00800044 	movi	r2,1
   17bac:	d8802b15 	stw	r2,172(sp)
   17bb0:	003db706 	br	17290 <__alt_data_end+0xfffd8a90>
   17bb4:	00800b44 	movi	r2,45
   17bb8:	05adc83a 	sub	r22,zero,r22
   17bbc:	d8802305 	stb	r2,140(sp)
   17bc0:	003f3f06 	br	178c0 <__alt_data_end+0xfffd90c0>
   17bc4:	0005883a 	mov	r2,zero
   17bc8:	003f5206 	br	17914 <__alt_data_end+0xfffd9114>
   17bcc:	90a4703a 	and	r18,r18,r2
   17bd0:	903f4e26 	beq	r18,zero,1790c <__alt_data_end+0xfffd910c>
   17bd4:	003f4a06 	br	17900 <__alt_data_end+0xfffd9100>
   17bd8:	00800084 	movi	r2,2
   17bdc:	10c5c83a 	sub	r2,r2,r3
   17be0:	003f8406 	br	179f4 <__alt_data_end+0xfffd91f4>
   17be4:	d9402e17 	ldw	r5,184(sp)
   17be8:	d9002e17 	ldw	r4,184(sp)
   17bec:	ac400043 	ldbu	r17,1(r21)
   17bf0:	29400017 	ldw	r5,0(r5)
   17bf4:	20800104 	addi	r2,r4,4
   17bf8:	d8802e15 	stw	r2,184(sp)
   17bfc:	d9402a15 	stw	r5,168(sp)
   17c00:	182b883a 	mov	r21,r3
   17c04:	283e7b0e 	bge	r5,zero,175f4 <__alt_data_end+0xfffd8df4>
   17c08:	8c403fcc 	andi	r17,r17,255
   17c0c:	017fffc4 	movi	r5,-1
   17c10:	8c40201c 	xori	r17,r17,128
   17c14:	d9402a15 	stw	r5,168(sp)
   17c18:	8c7fe004 	addi	r17,r17,-128
   17c1c:	0037d706 	br	15b7c <__alt_data_end+0xfffd737c>
   17c20:	d8c02a17 	ldw	r3,168(sp)
   17c24:	18c00084 	addi	r3,r3,2
   17c28:	d8c02b15 	stw	r3,172(sp)
   17c2c:	1805883a 	mov	r2,r3
   17c30:	183d970e 	bge	r3,zero,17290 <__alt_data_end+0xfffd8a90>
   17c34:	003fd706 	br	17b94 <__alt_data_end+0xfffd9394>
   17c38:	0005883a 	mov	r2,zero
   17c3c:	003f8f06 	br	17a7c <__alt_data_end+0xfffd927c>
   17c40:	9080004c 	andi	r2,r18,1
   17c44:	103f821e 	bne	r2,zero,17a50 <__alt_data_end+0xfffd9250>
   17c48:	d8802117 	ldw	r2,132(sp)
   17c4c:	1405c83a 	sub	r2,r2,r16
   17c50:	d8803315 	stw	r2,204(sp)
   17c54:	b47ef426 	beq	r22,r17,17828 <__alt_data_end+0xfffd9028>
   17c58:	dd802617 	ldw	r22,152(sp)
   17c5c:	003f1206 	br	178a8 <__alt_data_end+0xfffd90a8>
   17c60:	d8c02b03 	ldbu	r3,172(sp)
   17c64:	d8c02785 	stb	r3,158(sp)
   17c68:	0038df06 	br	15fe8 <__alt_data_end+0xfffd77e8>
   17c6c:	d8c02b03 	ldbu	r3,172(sp)
   17c70:	d8c02785 	stb	r3,158(sp)
   17c74:	0038aa06 	br	15f20 <__alt_data_end+0xfffd7720>
   17c78:	d8c02b03 	ldbu	r3,172(sp)
   17c7c:	d8c02785 	stb	r3,158(sp)
   17c80:	003a4306 	br	16590 <__alt_data_end+0xfffd7d90>
   17c84:	d8c02b03 	ldbu	r3,172(sp)
   17c88:	d8c02785 	stb	r3,158(sp)
   17c8c:	003af506 	br	16864 <__alt_data_end+0xfffd8064>
   17c90:	0005883a 	mov	r2,zero
   17c94:	003d7b06 	br	17284 <__alt_data_end+0xfffd8a84>
   17c98:	d8802344 	addi	r2,sp,141
   17c9c:	003f1006 	br	178e0 <__alt_data_end+0xfffd90e0>
   17ca0:	d8c02b03 	ldbu	r3,172(sp)
   17ca4:	d8c02785 	stb	r3,158(sp)
   17ca8:	0038fd06 	br	160a0 <__alt_data_end+0xfffd78a0>
   17cac:	d8c02b03 	ldbu	r3,172(sp)
   17cb0:	d8c02785 	stb	r3,158(sp)
   17cb4:	003a9706 	br	16714 <__alt_data_end+0xfffd7f14>
   17cb8:	d8c02b03 	ldbu	r3,172(sp)
   17cbc:	d8c02785 	stb	r3,158(sp)
   17cc0:	003a1806 	br	16524 <__alt_data_end+0xfffd7d24>
   17cc4:	d8c02b03 	ldbu	r3,172(sp)
   17cc8:	d8c02785 	stb	r3,158(sp)
   17ccc:	003abe06 	br	167c8 <__alt_data_end+0xfffd7fc8>

00017cd0 <__vfprintf_internal>:
   17cd0:	008000f4 	movhi	r2,3
   17cd4:	10adc604 	addi	r2,r2,-18664
   17cd8:	300f883a 	mov	r7,r6
   17cdc:	280d883a 	mov	r6,r5
   17ce0:	200b883a 	mov	r5,r4
   17ce4:	11000017 	ldw	r4,0(r2)
   17ce8:	00159f41 	jmpi	159f4 <___vfprintf_internal_r>

00017cec <__sbprintf>:
   17cec:	2880030b 	ldhu	r2,12(r5)
   17cf0:	2ac01917 	ldw	r11,100(r5)
   17cf4:	2a80038b 	ldhu	r10,14(r5)
   17cf8:	2a400717 	ldw	r9,28(r5)
   17cfc:	2a000917 	ldw	r8,36(r5)
   17d00:	defee204 	addi	sp,sp,-1144
   17d04:	00c10004 	movi	r3,1024
   17d08:	dc011a15 	stw	r16,1128(sp)
   17d0c:	10bfff4c 	andi	r2,r2,65533
   17d10:	2821883a 	mov	r16,r5
   17d14:	d8cb883a 	add	r5,sp,r3
   17d18:	dc811c15 	stw	r18,1136(sp)
   17d1c:	dc411b15 	stw	r17,1132(sp)
   17d20:	dfc11d15 	stw	ra,1140(sp)
   17d24:	2025883a 	mov	r18,r4
   17d28:	d881030d 	sth	r2,1036(sp)
   17d2c:	dac11915 	stw	r11,1124(sp)
   17d30:	da81038d 	sth	r10,1038(sp)
   17d34:	da410715 	stw	r9,1052(sp)
   17d38:	da010915 	stw	r8,1060(sp)
   17d3c:	dec10015 	stw	sp,1024(sp)
   17d40:	dec10415 	stw	sp,1040(sp)
   17d44:	d8c10215 	stw	r3,1032(sp)
   17d48:	d8c10515 	stw	r3,1044(sp)
   17d4c:	d8010615 	stw	zero,1048(sp)
   17d50:	00159f40 	call	159f4 <___vfprintf_internal_r>
   17d54:	1023883a 	mov	r17,r2
   17d58:	10000416 	blt	r2,zero,17d6c <__sbprintf+0x80>
   17d5c:	d9410004 	addi	r5,sp,1024
   17d60:	9009883a 	mov	r4,r18
   17d64:	0010f340 	call	10f34 <_fflush_r>
   17d68:	10000d1e 	bne	r2,zero,17da0 <__sbprintf+0xb4>
   17d6c:	d881030b 	ldhu	r2,1036(sp)
   17d70:	1080100c 	andi	r2,r2,64
   17d74:	10000326 	beq	r2,zero,17d84 <__sbprintf+0x98>
   17d78:	8080030b 	ldhu	r2,12(r16)
   17d7c:	10801014 	ori	r2,r2,64
   17d80:	8080030d 	sth	r2,12(r16)
   17d84:	8805883a 	mov	r2,r17
   17d88:	dfc11d17 	ldw	ra,1140(sp)
   17d8c:	dc811c17 	ldw	r18,1136(sp)
   17d90:	dc411b17 	ldw	r17,1132(sp)
   17d94:	dc011a17 	ldw	r16,1128(sp)
   17d98:	dec11e04 	addi	sp,sp,1144
   17d9c:	f800283a 	ret
   17da0:	047fffc4 	movi	r17,-1
   17da4:	003ff106 	br	17d6c <__alt_data_end+0xfffd956c>

00017da8 <_write_r>:
   17da8:	defffd04 	addi	sp,sp,-12
   17dac:	2805883a 	mov	r2,r5
   17db0:	dc000015 	stw	r16,0(sp)
   17db4:	040000f4 	movhi	r16,3
   17db8:	dc400115 	stw	r17,4(sp)
   17dbc:	300b883a 	mov	r5,r6
   17dc0:	84318304 	addi	r16,r16,-14836
   17dc4:	2023883a 	mov	r17,r4
   17dc8:	380d883a 	mov	r6,r7
   17dcc:	1009883a 	mov	r4,r2
   17dd0:	dfc00215 	stw	ra,8(sp)
   17dd4:	80000015 	stw	zero,0(r16)
   17dd8:	00291a80 	call	291a8 <write>
   17ddc:	00ffffc4 	movi	r3,-1
   17de0:	10c00526 	beq	r2,r3,17df8 <_write_r+0x50>
   17de4:	dfc00217 	ldw	ra,8(sp)
   17de8:	dc400117 	ldw	r17,4(sp)
   17dec:	dc000017 	ldw	r16,0(sp)
   17df0:	dec00304 	addi	sp,sp,12
   17df4:	f800283a 	ret
   17df8:	80c00017 	ldw	r3,0(r16)
   17dfc:	183ff926 	beq	r3,zero,17de4 <__alt_data_end+0xfffd95e4>
   17e00:	88c00015 	stw	r3,0(r17)
   17e04:	003ff706 	br	17de4 <__alt_data_end+0xfffd95e4>

00017e08 <__swsetup_r>:
   17e08:	008000f4 	movhi	r2,3
   17e0c:	defffd04 	addi	sp,sp,-12
   17e10:	10adc604 	addi	r2,r2,-18664
   17e14:	dc400115 	stw	r17,4(sp)
   17e18:	2023883a 	mov	r17,r4
   17e1c:	11000017 	ldw	r4,0(r2)
   17e20:	dc000015 	stw	r16,0(sp)
   17e24:	dfc00215 	stw	ra,8(sp)
   17e28:	2821883a 	mov	r16,r5
   17e2c:	20000226 	beq	r4,zero,17e38 <__swsetup_r+0x30>
   17e30:	20800e17 	ldw	r2,56(r4)
   17e34:	10003126 	beq	r2,zero,17efc <__swsetup_r+0xf4>
   17e38:	8080030b 	ldhu	r2,12(r16)
   17e3c:	10c0020c 	andi	r3,r2,8
   17e40:	1009883a 	mov	r4,r2
   17e44:	18000f26 	beq	r3,zero,17e84 <__swsetup_r+0x7c>
   17e48:	80c00417 	ldw	r3,16(r16)
   17e4c:	18001526 	beq	r3,zero,17ea4 <__swsetup_r+0x9c>
   17e50:	1100004c 	andi	r4,r2,1
   17e54:	20001c1e 	bne	r4,zero,17ec8 <__swsetup_r+0xc0>
   17e58:	1080008c 	andi	r2,r2,2
   17e5c:	1000291e 	bne	r2,zero,17f04 <__swsetup_r+0xfc>
   17e60:	80800517 	ldw	r2,20(r16)
   17e64:	80800215 	stw	r2,8(r16)
   17e68:	18001c26 	beq	r3,zero,17edc <__swsetup_r+0xd4>
   17e6c:	0005883a 	mov	r2,zero
   17e70:	dfc00217 	ldw	ra,8(sp)
   17e74:	dc400117 	ldw	r17,4(sp)
   17e78:	dc000017 	ldw	r16,0(sp)
   17e7c:	dec00304 	addi	sp,sp,12
   17e80:	f800283a 	ret
   17e84:	2080040c 	andi	r2,r4,16
   17e88:	10002e26 	beq	r2,zero,17f44 <__swsetup_r+0x13c>
   17e8c:	2080010c 	andi	r2,r4,4
   17e90:	10001e1e 	bne	r2,zero,17f0c <__swsetup_r+0x104>
   17e94:	80c00417 	ldw	r3,16(r16)
   17e98:	20800214 	ori	r2,r4,8
   17e9c:	8080030d 	sth	r2,12(r16)
   17ea0:	183feb1e 	bne	r3,zero,17e50 <__alt_data_end+0xfffd9650>
   17ea4:	1100a00c 	andi	r4,r2,640
   17ea8:	01408004 	movi	r5,512
   17eac:	217fe826 	beq	r4,r5,17e50 <__alt_data_end+0xfffd9650>
   17eb0:	800b883a 	mov	r5,r16
   17eb4:	8809883a 	mov	r4,r17
   17eb8:	00124dc0 	call	124dc <__smakebuf_r>
   17ebc:	8080030b 	ldhu	r2,12(r16)
   17ec0:	80c00417 	ldw	r3,16(r16)
   17ec4:	003fe206 	br	17e50 <__alt_data_end+0xfffd9650>
   17ec8:	80800517 	ldw	r2,20(r16)
   17ecc:	80000215 	stw	zero,8(r16)
   17ed0:	0085c83a 	sub	r2,zero,r2
   17ed4:	80800615 	stw	r2,24(r16)
   17ed8:	183fe41e 	bne	r3,zero,17e6c <__alt_data_end+0xfffd966c>
   17edc:	80c0030b 	ldhu	r3,12(r16)
   17ee0:	0005883a 	mov	r2,zero
   17ee4:	1900200c 	andi	r4,r3,128
   17ee8:	203fe126 	beq	r4,zero,17e70 <__alt_data_end+0xfffd9670>
   17eec:	18c01014 	ori	r3,r3,64
   17ef0:	80c0030d 	sth	r3,12(r16)
   17ef4:	00bfffc4 	movi	r2,-1
   17ef8:	003fdd06 	br	17e70 <__alt_data_end+0xfffd9670>
   17efc:	00113200 	call	11320 <__sinit>
   17f00:	003fcd06 	br	17e38 <__alt_data_end+0xfffd9638>
   17f04:	0005883a 	mov	r2,zero
   17f08:	003fd606 	br	17e64 <__alt_data_end+0xfffd9664>
   17f0c:	81400c17 	ldw	r5,48(r16)
   17f10:	28000626 	beq	r5,zero,17f2c <__swsetup_r+0x124>
   17f14:	80801004 	addi	r2,r16,64
   17f18:	28800326 	beq	r5,r2,17f28 <__swsetup_r+0x120>
   17f1c:	8809883a 	mov	r4,r17
   17f20:	00116a00 	call	116a0 <_free_r>
   17f24:	8100030b 	ldhu	r4,12(r16)
   17f28:	80000c15 	stw	zero,48(r16)
   17f2c:	80c00417 	ldw	r3,16(r16)
   17f30:	00bff6c4 	movi	r2,-37
   17f34:	1108703a 	and	r4,r2,r4
   17f38:	80000115 	stw	zero,4(r16)
   17f3c:	80c00015 	stw	r3,0(r16)
   17f40:	003fd506 	br	17e98 <__alt_data_end+0xfffd9698>
   17f44:	00800244 	movi	r2,9
   17f48:	88800015 	stw	r2,0(r17)
   17f4c:	20801014 	ori	r2,r4,64
   17f50:	8080030d 	sth	r2,12(r16)
   17f54:	00bfffc4 	movi	r2,-1
   17f58:	003fc506 	br	17e70 <__alt_data_end+0xfffd9670>

00017f5c <_close_r>:
   17f5c:	defffd04 	addi	sp,sp,-12
   17f60:	dc000015 	stw	r16,0(sp)
   17f64:	040000f4 	movhi	r16,3
   17f68:	dc400115 	stw	r17,4(sp)
   17f6c:	84318304 	addi	r16,r16,-14836
   17f70:	2023883a 	mov	r17,r4
   17f74:	2809883a 	mov	r4,r5
   17f78:	dfc00215 	stw	ra,8(sp)
   17f7c:	80000015 	stw	zero,0(r16)
   17f80:	0028bf40 	call	28bf4 <close>
   17f84:	00ffffc4 	movi	r3,-1
   17f88:	10c00526 	beq	r2,r3,17fa0 <_close_r+0x44>
   17f8c:	dfc00217 	ldw	ra,8(sp)
   17f90:	dc400117 	ldw	r17,4(sp)
   17f94:	dc000017 	ldw	r16,0(sp)
   17f98:	dec00304 	addi	sp,sp,12
   17f9c:	f800283a 	ret
   17fa0:	80c00017 	ldw	r3,0(r16)
   17fa4:	183ff926 	beq	r3,zero,17f8c <__alt_data_end+0xfffd978c>
   17fa8:	88c00015 	stw	r3,0(r17)
   17fac:	003ff706 	br	17f8c <__alt_data_end+0xfffd978c>

00017fb0 <quorem>:
   17fb0:	defff204 	addi	sp,sp,-56
   17fb4:	ddc00b15 	stw	r23,44(sp)
   17fb8:	20800417 	ldw	r2,16(r4)
   17fbc:	2dc00417 	ldw	r23,16(r5)
   17fc0:	dfc00d15 	stw	ra,52(sp)
   17fc4:	df000c15 	stw	fp,48(sp)
   17fc8:	dd800a15 	stw	r22,40(sp)
   17fcc:	dd400915 	stw	r21,36(sp)
   17fd0:	dd000815 	stw	r20,32(sp)
   17fd4:	dcc00715 	stw	r19,28(sp)
   17fd8:	dc800615 	stw	r18,24(sp)
   17fdc:	dc400515 	stw	r17,20(sp)
   17fe0:	dc000415 	stw	r16,16(sp)
   17fe4:	15c07a16 	blt	r2,r23,181d0 <quorem+0x220>
   17fe8:	bdffffc4 	addi	r23,r23,-1
   17fec:	bde9883a 	add	r20,r23,r23
   17ff0:	28c00504 	addi	r3,r5,20
   17ff4:	a529883a 	add	r20,r20,r20
   17ff8:	1d39883a 	add	fp,r3,r20
   17ffc:	24c00504 	addi	r19,r4,20
   18000:	d9400215 	stw	r5,8(sp)
   18004:	9d29883a 	add	r20,r19,r20
   18008:	e1400017 	ldw	r5,0(fp)
   1800c:	d9000015 	stw	r4,0(sp)
   18010:	a1000017 	ldw	r4,0(r20)
   18014:	29400044 	addi	r5,r5,1
   18018:	d8c00115 	stw	r3,4(sp)
   1801c:	dd000315 	stw	r20,12(sp)
   18020:	0025ec80 	call	25ec8 <__udivsi3>
   18024:	1025883a 	mov	r18,r2
   18028:	10003026 	beq	r2,zero,180ec <quorem+0x13c>
   1802c:	dc400117 	ldw	r17,4(sp)
   18030:	9829883a 	mov	r20,r19
   18034:	002d883a 	mov	r22,zero
   18038:	0021883a 	mov	r16,zero
   1803c:	8d400017 	ldw	r21,0(r17)
   18040:	900b883a 	mov	r5,r18
   18044:	8c400104 	addi	r17,r17,4
   18048:	a93fffcc 	andi	r4,r21,65535
   1804c:	0025f840 	call	25f84 <__mulsi3>
   18050:	a808d43a 	srli	r4,r21,16
   18054:	900b883a 	mov	r5,r18
   18058:	15ad883a 	add	r22,r2,r22
   1805c:	0025f840 	call	25f84 <__mulsi3>
   18060:	a1000017 	ldw	r4,0(r20)
   18064:	b00cd43a 	srli	r6,r22,16
   18068:	b0ffffcc 	andi	r3,r22,65535
   1806c:	217fffcc 	andi	r5,r4,65535
   18070:	2c21883a 	add	r16,r5,r16
   18074:	80c7c83a 	sub	r3,r16,r3
   18078:	2008d43a 	srli	r4,r4,16
   1807c:	1185883a 	add	r2,r2,r6
   18080:	1821d43a 	srai	r16,r3,16
   18084:	117fffcc 	andi	r5,r2,65535
   18088:	2149c83a 	sub	r4,r4,r5
   1808c:	2421883a 	add	r16,r4,r16
   18090:	8008943a 	slli	r4,r16,16
   18094:	18ffffcc 	andi	r3,r3,65535
   18098:	102cd43a 	srli	r22,r2,16
   1809c:	20c8b03a 	or	r4,r4,r3
   180a0:	a1000015 	stw	r4,0(r20)
   180a4:	8021d43a 	srai	r16,r16,16
   180a8:	a5000104 	addi	r20,r20,4
   180ac:	e47fe32e 	bgeu	fp,r17,1803c <__alt_data_end+0xfffd983c>
   180b0:	d8c00317 	ldw	r3,12(sp)
   180b4:	18800017 	ldw	r2,0(r3)
   180b8:	10000c1e 	bne	r2,zero,180ec <quorem+0x13c>
   180bc:	18bfff04 	addi	r2,r3,-4
   180c0:	9880082e 	bgeu	r19,r2,180e4 <quorem+0x134>
   180c4:	18ffff17 	ldw	r3,-4(r3)
   180c8:	18000326 	beq	r3,zero,180d8 <quorem+0x128>
   180cc:	00000506 	br	180e4 <quorem+0x134>
   180d0:	10c00017 	ldw	r3,0(r2)
   180d4:	1800031e 	bne	r3,zero,180e4 <quorem+0x134>
   180d8:	10bfff04 	addi	r2,r2,-4
   180dc:	bdffffc4 	addi	r23,r23,-1
   180e0:	98bffb36 	bltu	r19,r2,180d0 <__alt_data_end+0xfffd98d0>
   180e4:	d8c00017 	ldw	r3,0(sp)
   180e8:	1dc00415 	stw	r23,16(r3)
   180ec:	d9400217 	ldw	r5,8(sp)
   180f0:	d9000017 	ldw	r4,0(sp)
   180f4:	001a6740 	call	1a674 <__mcmp>
   180f8:	10002816 	blt	r2,zero,1819c <quorem+0x1ec>
   180fc:	dc400117 	ldw	r17,4(sp)
   18100:	94800044 	addi	r18,r18,1
   18104:	980d883a 	mov	r6,r19
   18108:	0007883a 	mov	r3,zero
   1810c:	31000017 	ldw	r4,0(r6)
   18110:	89400017 	ldw	r5,0(r17)
   18114:	31800104 	addi	r6,r6,4
   18118:	20bfffcc 	andi	r2,r4,65535
   1811c:	10c7883a 	add	r3,r2,r3
   18120:	28bfffcc 	andi	r2,r5,65535
   18124:	1885c83a 	sub	r2,r3,r2
   18128:	280ad43a 	srli	r5,r5,16
   1812c:	2008d43a 	srli	r4,r4,16
   18130:	1007d43a 	srai	r3,r2,16
   18134:	10bfffcc 	andi	r2,r2,65535
   18138:	2149c83a 	sub	r4,r4,r5
   1813c:	20c9883a 	add	r4,r4,r3
   18140:	200a943a 	slli	r5,r4,16
   18144:	8c400104 	addi	r17,r17,4
   18148:	2007d43a 	srai	r3,r4,16
   1814c:	2884b03a 	or	r2,r5,r2
   18150:	30bfff15 	stw	r2,-4(r6)
   18154:	e47fed2e 	bgeu	fp,r17,1810c <__alt_data_end+0xfffd990c>
   18158:	bdc5883a 	add	r2,r23,r23
   1815c:	1085883a 	add	r2,r2,r2
   18160:	9887883a 	add	r3,r19,r2
   18164:	18800017 	ldw	r2,0(r3)
   18168:	10000c1e 	bne	r2,zero,1819c <quorem+0x1ec>
   1816c:	18bfff04 	addi	r2,r3,-4
   18170:	9880082e 	bgeu	r19,r2,18194 <quorem+0x1e4>
   18174:	18ffff17 	ldw	r3,-4(r3)
   18178:	18000326 	beq	r3,zero,18188 <quorem+0x1d8>
   1817c:	00000506 	br	18194 <quorem+0x1e4>
   18180:	10c00017 	ldw	r3,0(r2)
   18184:	1800031e 	bne	r3,zero,18194 <quorem+0x1e4>
   18188:	10bfff04 	addi	r2,r2,-4
   1818c:	bdffffc4 	addi	r23,r23,-1
   18190:	98bffb36 	bltu	r19,r2,18180 <__alt_data_end+0xfffd9980>
   18194:	d8c00017 	ldw	r3,0(sp)
   18198:	1dc00415 	stw	r23,16(r3)
   1819c:	9005883a 	mov	r2,r18
   181a0:	dfc00d17 	ldw	ra,52(sp)
   181a4:	df000c17 	ldw	fp,48(sp)
   181a8:	ddc00b17 	ldw	r23,44(sp)
   181ac:	dd800a17 	ldw	r22,40(sp)
   181b0:	dd400917 	ldw	r21,36(sp)
   181b4:	dd000817 	ldw	r20,32(sp)
   181b8:	dcc00717 	ldw	r19,28(sp)
   181bc:	dc800617 	ldw	r18,24(sp)
   181c0:	dc400517 	ldw	r17,20(sp)
   181c4:	dc000417 	ldw	r16,16(sp)
   181c8:	dec00e04 	addi	sp,sp,56
   181cc:	f800283a 	ret
   181d0:	0005883a 	mov	r2,zero
   181d4:	003ff206 	br	181a0 <__alt_data_end+0xfffd99a0>

000181d8 <_dtoa_r>:
   181d8:	20801017 	ldw	r2,64(r4)
   181dc:	deffde04 	addi	sp,sp,-136
   181e0:	df002015 	stw	fp,128(sp)
   181e4:	dcc01b15 	stw	r19,108(sp)
   181e8:	dc801a15 	stw	r18,104(sp)
   181ec:	dc401915 	stw	r17,100(sp)
   181f0:	dc001815 	stw	r16,96(sp)
   181f4:	dfc02115 	stw	ra,132(sp)
   181f8:	ddc01f15 	stw	r23,124(sp)
   181fc:	dd801e15 	stw	r22,120(sp)
   18200:	dd401d15 	stw	r21,116(sp)
   18204:	dd001c15 	stw	r20,112(sp)
   18208:	d9c00315 	stw	r7,12(sp)
   1820c:	2039883a 	mov	fp,r4
   18210:	3023883a 	mov	r17,r6
   18214:	2825883a 	mov	r18,r5
   18218:	dc002417 	ldw	r16,144(sp)
   1821c:	3027883a 	mov	r19,r6
   18220:	10000826 	beq	r2,zero,18244 <_dtoa_r+0x6c>
   18224:	21801117 	ldw	r6,68(r4)
   18228:	00c00044 	movi	r3,1
   1822c:	100b883a 	mov	r5,r2
   18230:	1986983a 	sll	r3,r3,r6
   18234:	11800115 	stw	r6,4(r2)
   18238:	10c00215 	stw	r3,8(r2)
   1823c:	0019d980 	call	19d98 <_Bfree>
   18240:	e0001015 	stw	zero,64(fp)
   18244:	88002e16 	blt	r17,zero,18300 <_dtoa_r+0x128>
   18248:	80000015 	stw	zero,0(r16)
   1824c:	889ffc2c 	andhi	r2,r17,32752
   18250:	00dffc34 	movhi	r3,32752
   18254:	10c01c26 	beq	r2,r3,182c8 <_dtoa_r+0xf0>
   18258:	000d883a 	mov	r6,zero
   1825c:	000f883a 	mov	r7,zero
   18260:	9009883a 	mov	r4,r18
   18264:	980b883a 	mov	r5,r19
   18268:	00274240 	call	27424 <__eqdf2>
   1826c:	10002b1e 	bne	r2,zero,1831c <_dtoa_r+0x144>
   18270:	d9c02317 	ldw	r7,140(sp)
   18274:	00800044 	movi	r2,1
   18278:	38800015 	stw	r2,0(r7)
   1827c:	d8802517 	ldw	r2,148(sp)
   18280:	10019e26 	beq	r2,zero,188fc <_dtoa_r+0x724>
   18284:	d8c02517 	ldw	r3,148(sp)
   18288:	008000f4 	movhi	r2,3
   1828c:	10a87544 	addi	r2,r2,-24107
   18290:	18800015 	stw	r2,0(r3)
   18294:	10bfffc4 	addi	r2,r2,-1
   18298:	dfc02117 	ldw	ra,132(sp)
   1829c:	df002017 	ldw	fp,128(sp)
   182a0:	ddc01f17 	ldw	r23,124(sp)
   182a4:	dd801e17 	ldw	r22,120(sp)
   182a8:	dd401d17 	ldw	r21,116(sp)
   182ac:	dd001c17 	ldw	r20,112(sp)
   182b0:	dcc01b17 	ldw	r19,108(sp)
   182b4:	dc801a17 	ldw	r18,104(sp)
   182b8:	dc401917 	ldw	r17,100(sp)
   182bc:	dc001817 	ldw	r16,96(sp)
   182c0:	dec02204 	addi	sp,sp,136
   182c4:	f800283a 	ret
   182c8:	d8c02317 	ldw	r3,140(sp)
   182cc:	0089c3c4 	movi	r2,9999
   182d0:	18800015 	stw	r2,0(r3)
   182d4:	90017726 	beq	r18,zero,188b4 <_dtoa_r+0x6dc>
   182d8:	008000f4 	movhi	r2,3
   182dc:	10a92104 	addi	r2,r2,-23420
   182e0:	d9002517 	ldw	r4,148(sp)
   182e4:	203fec26 	beq	r4,zero,18298 <__alt_data_end+0xfffd9a98>
   182e8:	10c000c7 	ldb	r3,3(r2)
   182ec:	1801781e 	bne	r3,zero,188d0 <_dtoa_r+0x6f8>
   182f0:	10c000c4 	addi	r3,r2,3
   182f4:	d9802517 	ldw	r6,148(sp)
   182f8:	30c00015 	stw	r3,0(r6)
   182fc:	003fe606 	br	18298 <__alt_data_end+0xfffd9a98>
   18300:	04e00034 	movhi	r19,32768
   18304:	9cffffc4 	addi	r19,r19,-1
   18308:	00800044 	movi	r2,1
   1830c:	8ce6703a 	and	r19,r17,r19
   18310:	80800015 	stw	r2,0(r16)
   18314:	9823883a 	mov	r17,r19
   18318:	003fcc06 	br	1824c <__alt_data_end+0xfffd9a4c>
   1831c:	d8800204 	addi	r2,sp,8
   18320:	d8800015 	stw	r2,0(sp)
   18324:	d9c00104 	addi	r7,sp,4
   18328:	900b883a 	mov	r5,r18
   1832c:	980d883a 	mov	r6,r19
   18330:	e009883a 	mov	r4,fp
   18334:	8820d53a 	srli	r16,r17,20
   18338:	001aa400 	call	1aa40 <__d2b>
   1833c:	d8800915 	stw	r2,36(sp)
   18340:	8001651e 	bne	r16,zero,188d8 <_dtoa_r+0x700>
   18344:	dd800217 	ldw	r22,8(sp)
   18348:	dc000117 	ldw	r16,4(sp)
   1834c:	00800804 	movi	r2,32
   18350:	b421883a 	add	r16,r22,r16
   18354:	80c10c84 	addi	r3,r16,1074
   18358:	10c2d10e 	bge	r2,r3,18ea0 <_dtoa_r+0xcc8>
   1835c:	00801004 	movi	r2,64
   18360:	81010484 	addi	r4,r16,1042
   18364:	10c7c83a 	sub	r3,r2,r3
   18368:	9108d83a 	srl	r4,r18,r4
   1836c:	88e2983a 	sll	r17,r17,r3
   18370:	2448b03a 	or	r4,r4,r17
   18374:	00289400 	call	28940 <__floatunsidf>
   18378:	017f8434 	movhi	r5,65040
   1837c:	01800044 	movi	r6,1
   18380:	1009883a 	mov	r4,r2
   18384:	194b883a 	add	r5,r3,r5
   18388:	843fffc4 	addi	r16,r16,-1
   1838c:	d9801115 	stw	r6,68(sp)
   18390:	000d883a 	mov	r6,zero
   18394:	01cffe34 	movhi	r7,16376
   18398:	0027ee80 	call	27ee8 <__subdf3>
   1839c:	0198dbf4 	movhi	r6,25455
   183a0:	01cff4f4 	movhi	r7,16339
   183a4:	3190d844 	addi	r6,r6,17249
   183a8:	39e1e9c4 	addi	r7,r7,-30809
   183ac:	1009883a 	mov	r4,r2
   183b0:	180b883a 	mov	r5,r3
   183b4:	002767c0 	call	2767c <__muldf3>
   183b8:	01a2d874 	movhi	r6,35681
   183bc:	01cff1f4 	movhi	r7,16327
   183c0:	31b22cc4 	addi	r6,r6,-14157
   183c4:	39e28a04 	addi	r7,r7,-30168
   183c8:	180b883a 	mov	r5,r3
   183cc:	1009883a 	mov	r4,r2
   183d0:	00261a80 	call	261a8 <__adddf3>
   183d4:	8009883a 	mov	r4,r16
   183d8:	1029883a 	mov	r20,r2
   183dc:	1823883a 	mov	r17,r3
   183e0:	00288640 	call	28864 <__floatsidf>
   183e4:	019427f4 	movhi	r6,20639
   183e8:	01cff4f4 	movhi	r7,16339
   183ec:	319e7ec4 	addi	r6,r6,31227
   183f0:	39d104c4 	addi	r7,r7,17427
   183f4:	1009883a 	mov	r4,r2
   183f8:	180b883a 	mov	r5,r3
   183fc:	002767c0 	call	2767c <__muldf3>
   18400:	100d883a 	mov	r6,r2
   18404:	180f883a 	mov	r7,r3
   18408:	a009883a 	mov	r4,r20
   1840c:	880b883a 	mov	r5,r17
   18410:	00261a80 	call	261a8 <__adddf3>
   18414:	1009883a 	mov	r4,r2
   18418:	180b883a 	mov	r5,r3
   1841c:	1029883a 	mov	r20,r2
   18420:	1823883a 	mov	r17,r3
   18424:	00287e40 	call	287e4 <__fixdfsi>
   18428:	000d883a 	mov	r6,zero
   1842c:	000f883a 	mov	r7,zero
   18430:	a009883a 	mov	r4,r20
   18434:	880b883a 	mov	r5,r17
   18438:	d8800515 	stw	r2,20(sp)
   1843c:	00275880 	call	27588 <__ledf2>
   18440:	10028716 	blt	r2,zero,18e60 <_dtoa_r+0xc88>
   18444:	d8c00517 	ldw	r3,20(sp)
   18448:	00800584 	movi	r2,22
   1844c:	10c27536 	bltu	r2,r3,18e24 <_dtoa_r+0xc4c>
   18450:	180490fa 	slli	r2,r3,3
   18454:	00c000f4 	movhi	r3,3
   18458:	18e93c04 	addi	r3,r3,-23312
   1845c:	1885883a 	add	r2,r3,r2
   18460:	11000017 	ldw	r4,0(r2)
   18464:	11400117 	ldw	r5,4(r2)
   18468:	900d883a 	mov	r6,r18
   1846c:	980f883a 	mov	r7,r19
   18470:	00274ac0 	call	274ac <__gedf2>
   18474:	00828d0e 	bge	zero,r2,18eac <_dtoa_r+0xcd4>
   18478:	d9000517 	ldw	r4,20(sp)
   1847c:	d8000e15 	stw	zero,56(sp)
   18480:	213fffc4 	addi	r4,r4,-1
   18484:	d9000515 	stw	r4,20(sp)
   18488:	b42dc83a 	sub	r22,r22,r16
   1848c:	b5bfffc4 	addi	r22,r22,-1
   18490:	b0026f16 	blt	r22,zero,18e50 <_dtoa_r+0xc78>
   18494:	d8000815 	stw	zero,32(sp)
   18498:	d9c00517 	ldw	r7,20(sp)
   1849c:	38026416 	blt	r7,zero,18e30 <_dtoa_r+0xc58>
   184a0:	b1ed883a 	add	r22,r22,r7
   184a4:	d9c00d15 	stw	r7,52(sp)
   184a8:	d8000a15 	stw	zero,40(sp)
   184ac:	d9800317 	ldw	r6,12(sp)
   184b0:	00800244 	movi	r2,9
   184b4:	11811436 	bltu	r2,r6,18908 <_dtoa_r+0x730>
   184b8:	00800144 	movi	r2,5
   184bc:	1184e10e 	bge	r2,r6,19844 <_dtoa_r+0x166c>
   184c0:	31bfff04 	addi	r6,r6,-4
   184c4:	d9800315 	stw	r6,12(sp)
   184c8:	0023883a 	mov	r17,zero
   184cc:	d9800317 	ldw	r6,12(sp)
   184d0:	008000c4 	movi	r2,3
   184d4:	30836726 	beq	r6,r2,19274 <_dtoa_r+0x109c>
   184d8:	1183410e 	bge	r2,r6,191e0 <_dtoa_r+0x1008>
   184dc:	d9c00317 	ldw	r7,12(sp)
   184e0:	00800104 	movi	r2,4
   184e4:	38827c26 	beq	r7,r2,18ed8 <_dtoa_r+0xd00>
   184e8:	00800144 	movi	r2,5
   184ec:	3884c41e 	bne	r7,r2,19800 <_dtoa_r+0x1628>
   184f0:	00800044 	movi	r2,1
   184f4:	d8800b15 	stw	r2,44(sp)
   184f8:	d8c00517 	ldw	r3,20(sp)
   184fc:	d9002217 	ldw	r4,136(sp)
   18500:	1907883a 	add	r3,r3,r4
   18504:	19800044 	addi	r6,r3,1
   18508:	d8c00c15 	stw	r3,48(sp)
   1850c:	d9800615 	stw	r6,24(sp)
   18510:	0183a40e 	bge	zero,r6,193a4 <_dtoa_r+0x11cc>
   18514:	d9800617 	ldw	r6,24(sp)
   18518:	3021883a 	mov	r16,r6
   1851c:	e0001115 	stw	zero,68(fp)
   18520:	008005c4 	movi	r2,23
   18524:	1184c92e 	bgeu	r2,r6,1984c <_dtoa_r+0x1674>
   18528:	00c00044 	movi	r3,1
   1852c:	00800104 	movi	r2,4
   18530:	1085883a 	add	r2,r2,r2
   18534:	11000504 	addi	r4,r2,20
   18538:	180b883a 	mov	r5,r3
   1853c:	18c00044 	addi	r3,r3,1
   18540:	313ffb2e 	bgeu	r6,r4,18530 <__alt_data_end+0xfffd9d30>
   18544:	e1401115 	stw	r5,68(fp)
   18548:	e009883a 	mov	r4,fp
   1854c:	0019cf00 	call	19cf0 <_Balloc>
   18550:	d8800715 	stw	r2,28(sp)
   18554:	e0801015 	stw	r2,64(fp)
   18558:	00800384 	movi	r2,14
   1855c:	1400f736 	bltu	r2,r16,1893c <_dtoa_r+0x764>
   18560:	8800f626 	beq	r17,zero,1893c <_dtoa_r+0x764>
   18564:	d9c00517 	ldw	r7,20(sp)
   18568:	01c39a0e 	bge	zero,r7,193d4 <_dtoa_r+0x11fc>
   1856c:	388003cc 	andi	r2,r7,15
   18570:	100490fa 	slli	r2,r2,3
   18574:	382bd13a 	srai	r21,r7,4
   18578:	00c000f4 	movhi	r3,3
   1857c:	18e93c04 	addi	r3,r3,-23312
   18580:	1885883a 	add	r2,r3,r2
   18584:	a8c0040c 	andi	r3,r21,16
   18588:	12400017 	ldw	r9,0(r2)
   1858c:	12000117 	ldw	r8,4(r2)
   18590:	18037926 	beq	r3,zero,19378 <_dtoa_r+0x11a0>
   18594:	008000f4 	movhi	r2,3
   18598:	10a93204 	addi	r2,r2,-23352
   1859c:	11800817 	ldw	r6,32(r2)
   185a0:	11c00917 	ldw	r7,36(r2)
   185a4:	9009883a 	mov	r4,r18
   185a8:	980b883a 	mov	r5,r19
   185ac:	da001715 	stw	r8,92(sp)
   185b0:	da401615 	stw	r9,88(sp)
   185b4:	0026a540 	call	26a54 <__divdf3>
   185b8:	da001717 	ldw	r8,92(sp)
   185bc:	da401617 	ldw	r9,88(sp)
   185c0:	ad4003cc 	andi	r21,r21,15
   185c4:	040000c4 	movi	r16,3
   185c8:	1023883a 	mov	r17,r2
   185cc:	1829883a 	mov	r20,r3
   185d0:	a8001126 	beq	r21,zero,18618 <_dtoa_r+0x440>
   185d4:	05c000f4 	movhi	r23,3
   185d8:	bde93204 	addi	r23,r23,-23352
   185dc:	4805883a 	mov	r2,r9
   185e0:	4007883a 	mov	r3,r8
   185e4:	a980004c 	andi	r6,r21,1
   185e8:	1009883a 	mov	r4,r2
   185ec:	a82bd07a 	srai	r21,r21,1
   185f0:	180b883a 	mov	r5,r3
   185f4:	30000426 	beq	r6,zero,18608 <_dtoa_r+0x430>
   185f8:	b9800017 	ldw	r6,0(r23)
   185fc:	b9c00117 	ldw	r7,4(r23)
   18600:	84000044 	addi	r16,r16,1
   18604:	002767c0 	call	2767c <__muldf3>
   18608:	bdc00204 	addi	r23,r23,8
   1860c:	a83ff51e 	bne	r21,zero,185e4 <__alt_data_end+0xfffd9de4>
   18610:	1013883a 	mov	r9,r2
   18614:	1811883a 	mov	r8,r3
   18618:	480d883a 	mov	r6,r9
   1861c:	400f883a 	mov	r7,r8
   18620:	8809883a 	mov	r4,r17
   18624:	a00b883a 	mov	r5,r20
   18628:	0026a540 	call	26a54 <__divdf3>
   1862c:	d8800f15 	stw	r2,60(sp)
   18630:	d8c01015 	stw	r3,64(sp)
   18634:	d8c00e17 	ldw	r3,56(sp)
   18638:	18000626 	beq	r3,zero,18654 <_dtoa_r+0x47c>
   1863c:	d9000f17 	ldw	r4,60(sp)
   18640:	d9401017 	ldw	r5,64(sp)
   18644:	000d883a 	mov	r6,zero
   18648:	01cffc34 	movhi	r7,16368
   1864c:	00275880 	call	27588 <__ledf2>
   18650:	10040b16 	blt	r2,zero,19680 <_dtoa_r+0x14a8>
   18654:	8009883a 	mov	r4,r16
   18658:	00288640 	call	28864 <__floatsidf>
   1865c:	d9800f17 	ldw	r6,60(sp)
   18660:	d9c01017 	ldw	r7,64(sp)
   18664:	1009883a 	mov	r4,r2
   18668:	180b883a 	mov	r5,r3
   1866c:	002767c0 	call	2767c <__muldf3>
   18670:	000d883a 	mov	r6,zero
   18674:	01d00734 	movhi	r7,16412
   18678:	1009883a 	mov	r4,r2
   1867c:	180b883a 	mov	r5,r3
   18680:	00261a80 	call	261a8 <__adddf3>
   18684:	1021883a 	mov	r16,r2
   18688:	d8800617 	ldw	r2,24(sp)
   1868c:	047f3034 	movhi	r17,64704
   18690:	1c63883a 	add	r17,r3,r17
   18694:	10031826 	beq	r2,zero,192f8 <_dtoa_r+0x1120>
   18698:	d8c00517 	ldw	r3,20(sp)
   1869c:	db000617 	ldw	r12,24(sp)
   186a0:	d8c01315 	stw	r3,76(sp)
   186a4:	d9000b17 	ldw	r4,44(sp)
   186a8:	20038f26 	beq	r4,zero,194e8 <_dtoa_r+0x1310>
   186ac:	60bfffc4 	addi	r2,r12,-1
   186b0:	100490fa 	slli	r2,r2,3
   186b4:	00c000f4 	movhi	r3,3
   186b8:	18e93c04 	addi	r3,r3,-23312
   186bc:	1885883a 	add	r2,r3,r2
   186c0:	11800017 	ldw	r6,0(r2)
   186c4:	11c00117 	ldw	r7,4(r2)
   186c8:	d8800717 	ldw	r2,28(sp)
   186cc:	0009883a 	mov	r4,zero
   186d0:	014ff834 	movhi	r5,16352
   186d4:	db001615 	stw	r12,88(sp)
   186d8:	15c00044 	addi	r23,r2,1
   186dc:	0026a540 	call	26a54 <__divdf3>
   186e0:	800d883a 	mov	r6,r16
   186e4:	880f883a 	mov	r7,r17
   186e8:	1009883a 	mov	r4,r2
   186ec:	180b883a 	mov	r5,r3
   186f0:	0027ee80 	call	27ee8 <__subdf3>
   186f4:	d9401017 	ldw	r5,64(sp)
   186f8:	d9000f17 	ldw	r4,60(sp)
   186fc:	102b883a 	mov	r21,r2
   18700:	d8c01215 	stw	r3,72(sp)
   18704:	00287e40 	call	287e4 <__fixdfsi>
   18708:	1009883a 	mov	r4,r2
   1870c:	1029883a 	mov	r20,r2
   18710:	00288640 	call	28864 <__floatsidf>
   18714:	d9000f17 	ldw	r4,60(sp)
   18718:	d9401017 	ldw	r5,64(sp)
   1871c:	100d883a 	mov	r6,r2
   18720:	180f883a 	mov	r7,r3
   18724:	0027ee80 	call	27ee8 <__subdf3>
   18728:	1823883a 	mov	r17,r3
   1872c:	d8c00717 	ldw	r3,28(sp)
   18730:	d9401217 	ldw	r5,72(sp)
   18734:	a2000c04 	addi	r8,r20,48
   18738:	1021883a 	mov	r16,r2
   1873c:	1a000005 	stb	r8,0(r3)
   18740:	800d883a 	mov	r6,r16
   18744:	880f883a 	mov	r7,r17
   18748:	a809883a 	mov	r4,r21
   1874c:	4029883a 	mov	r20,r8
   18750:	00274ac0 	call	274ac <__gedf2>
   18754:	00841d16 	blt	zero,r2,197cc <_dtoa_r+0x15f4>
   18758:	800d883a 	mov	r6,r16
   1875c:	880f883a 	mov	r7,r17
   18760:	0009883a 	mov	r4,zero
   18764:	014ffc34 	movhi	r5,16368
   18768:	0027ee80 	call	27ee8 <__subdf3>
   1876c:	d9401217 	ldw	r5,72(sp)
   18770:	100d883a 	mov	r6,r2
   18774:	180f883a 	mov	r7,r3
   18778:	a809883a 	mov	r4,r21
   1877c:	00274ac0 	call	274ac <__gedf2>
   18780:	db001617 	ldw	r12,88(sp)
   18784:	00840e16 	blt	zero,r2,197c0 <_dtoa_r+0x15e8>
   18788:	00800044 	movi	r2,1
   1878c:	13006b0e 	bge	r2,r12,1893c <_dtoa_r+0x764>
   18790:	d9000717 	ldw	r4,28(sp)
   18794:	dd800f15 	stw	r22,60(sp)
   18798:	dcc01015 	stw	r19,64(sp)
   1879c:	2319883a 	add	r12,r4,r12
   187a0:	dcc01217 	ldw	r19,72(sp)
   187a4:	602d883a 	mov	r22,r12
   187a8:	dc801215 	stw	r18,72(sp)
   187ac:	b825883a 	mov	r18,r23
   187b0:	00000906 	br	187d8 <_dtoa_r+0x600>
   187b4:	0027ee80 	call	27ee8 <__subdf3>
   187b8:	a80d883a 	mov	r6,r21
   187bc:	980f883a 	mov	r7,r19
   187c0:	1009883a 	mov	r4,r2
   187c4:	180b883a 	mov	r5,r3
   187c8:	00275880 	call	27588 <__ledf2>
   187cc:	1003e816 	blt	r2,zero,19770 <_dtoa_r+0x1598>
   187d0:	b825883a 	mov	r18,r23
   187d4:	bd83e926 	beq	r23,r22,1977c <_dtoa_r+0x15a4>
   187d8:	a809883a 	mov	r4,r21
   187dc:	980b883a 	mov	r5,r19
   187e0:	000d883a 	mov	r6,zero
   187e4:	01d00934 	movhi	r7,16420
   187e8:	002767c0 	call	2767c <__muldf3>
   187ec:	000d883a 	mov	r6,zero
   187f0:	01d00934 	movhi	r7,16420
   187f4:	8009883a 	mov	r4,r16
   187f8:	880b883a 	mov	r5,r17
   187fc:	102b883a 	mov	r21,r2
   18800:	1827883a 	mov	r19,r3
   18804:	002767c0 	call	2767c <__muldf3>
   18808:	180b883a 	mov	r5,r3
   1880c:	1009883a 	mov	r4,r2
   18810:	1821883a 	mov	r16,r3
   18814:	1023883a 	mov	r17,r2
   18818:	00287e40 	call	287e4 <__fixdfsi>
   1881c:	1009883a 	mov	r4,r2
   18820:	1029883a 	mov	r20,r2
   18824:	00288640 	call	28864 <__floatsidf>
   18828:	8809883a 	mov	r4,r17
   1882c:	800b883a 	mov	r5,r16
   18830:	100d883a 	mov	r6,r2
   18834:	180f883a 	mov	r7,r3
   18838:	0027ee80 	call	27ee8 <__subdf3>
   1883c:	a5000c04 	addi	r20,r20,48
   18840:	a80d883a 	mov	r6,r21
   18844:	980f883a 	mov	r7,r19
   18848:	1009883a 	mov	r4,r2
   1884c:	180b883a 	mov	r5,r3
   18850:	95000005 	stb	r20,0(r18)
   18854:	1021883a 	mov	r16,r2
   18858:	1823883a 	mov	r17,r3
   1885c:	00275880 	call	27588 <__ledf2>
   18860:	bdc00044 	addi	r23,r23,1
   18864:	800d883a 	mov	r6,r16
   18868:	880f883a 	mov	r7,r17
   1886c:	0009883a 	mov	r4,zero
   18870:	014ffc34 	movhi	r5,16368
   18874:	103fcf0e 	bge	r2,zero,187b4 <__alt_data_end+0xfffd9fb4>
   18878:	d8c01317 	ldw	r3,76(sp)
   1887c:	d8c00515 	stw	r3,20(sp)
   18880:	d9400917 	ldw	r5,36(sp)
   18884:	e009883a 	mov	r4,fp
   18888:	0019d980 	call	19d98 <_Bfree>
   1888c:	d9000517 	ldw	r4,20(sp)
   18890:	d9802317 	ldw	r6,140(sp)
   18894:	d9c02517 	ldw	r7,148(sp)
   18898:	b8000005 	stb	zero,0(r23)
   1889c:	20800044 	addi	r2,r4,1
   188a0:	30800015 	stw	r2,0(r6)
   188a4:	3802aa26 	beq	r7,zero,19350 <_dtoa_r+0x1178>
   188a8:	3dc00015 	stw	r23,0(r7)
   188ac:	d8800717 	ldw	r2,28(sp)
   188b0:	003e7906 	br	18298 <__alt_data_end+0xfffd9a98>
   188b4:	00800434 	movhi	r2,16
   188b8:	10bfffc4 	addi	r2,r2,-1
   188bc:	88a2703a 	and	r17,r17,r2
   188c0:	883e851e 	bne	r17,zero,182d8 <__alt_data_end+0xfffd9ad8>
   188c4:	008000f4 	movhi	r2,3
   188c8:	10a91e04 	addi	r2,r2,-23432
   188cc:	003e8406 	br	182e0 <__alt_data_end+0xfffd9ae0>
   188d0:	10c00204 	addi	r3,r2,8
   188d4:	003e8706 	br	182f4 <__alt_data_end+0xfffd9af4>
   188d8:	01400434 	movhi	r5,16
   188dc:	297fffc4 	addi	r5,r5,-1
   188e0:	994a703a 	and	r5,r19,r5
   188e4:	9009883a 	mov	r4,r18
   188e8:	843f0044 	addi	r16,r16,-1023
   188ec:	294ffc34 	orhi	r5,r5,16368
   188f0:	dd800217 	ldw	r22,8(sp)
   188f4:	d8001115 	stw	zero,68(sp)
   188f8:	003ea506 	br	18390 <__alt_data_end+0xfffd9b90>
   188fc:	008000f4 	movhi	r2,3
   18900:	10a87504 	addi	r2,r2,-24108
   18904:	003e6406 	br	18298 <__alt_data_end+0xfffd9a98>
   18908:	e0001115 	stw	zero,68(fp)
   1890c:	000b883a 	mov	r5,zero
   18910:	e009883a 	mov	r4,fp
   18914:	0019cf00 	call	19cf0 <_Balloc>
   18918:	01bfffc4 	movi	r6,-1
   1891c:	01c00044 	movi	r7,1
   18920:	d8800715 	stw	r2,28(sp)
   18924:	d9800c15 	stw	r6,48(sp)
   18928:	e0801015 	stw	r2,64(fp)
   1892c:	d8000315 	stw	zero,12(sp)
   18930:	d9c00b15 	stw	r7,44(sp)
   18934:	d9800615 	stw	r6,24(sp)
   18938:	d8002215 	stw	zero,136(sp)
   1893c:	d8800117 	ldw	r2,4(sp)
   18940:	10008916 	blt	r2,zero,18b68 <_dtoa_r+0x990>
   18944:	d9000517 	ldw	r4,20(sp)
   18948:	00c00384 	movi	r3,14
   1894c:	19008616 	blt	r3,r4,18b68 <_dtoa_r+0x990>
   18950:	200490fa 	slli	r2,r4,3
   18954:	00c000f4 	movhi	r3,3
   18958:	d9802217 	ldw	r6,136(sp)
   1895c:	18e93c04 	addi	r3,r3,-23312
   18960:	1885883a 	add	r2,r3,r2
   18964:	14000017 	ldw	r16,0(r2)
   18968:	14400117 	ldw	r17,4(r2)
   1896c:	30016316 	blt	r6,zero,18efc <_dtoa_r+0xd24>
   18970:	800d883a 	mov	r6,r16
   18974:	880f883a 	mov	r7,r17
   18978:	9009883a 	mov	r4,r18
   1897c:	980b883a 	mov	r5,r19
   18980:	0026a540 	call	26a54 <__divdf3>
   18984:	180b883a 	mov	r5,r3
   18988:	1009883a 	mov	r4,r2
   1898c:	00287e40 	call	287e4 <__fixdfsi>
   18990:	1009883a 	mov	r4,r2
   18994:	102b883a 	mov	r21,r2
   18998:	00288640 	call	28864 <__floatsidf>
   1899c:	800d883a 	mov	r6,r16
   189a0:	880f883a 	mov	r7,r17
   189a4:	1009883a 	mov	r4,r2
   189a8:	180b883a 	mov	r5,r3
   189ac:	002767c0 	call	2767c <__muldf3>
   189b0:	100d883a 	mov	r6,r2
   189b4:	180f883a 	mov	r7,r3
   189b8:	9009883a 	mov	r4,r18
   189bc:	980b883a 	mov	r5,r19
   189c0:	0027ee80 	call	27ee8 <__subdf3>
   189c4:	d9c00717 	ldw	r7,28(sp)
   189c8:	1009883a 	mov	r4,r2
   189cc:	a8800c04 	addi	r2,r21,48
   189d0:	38800005 	stb	r2,0(r7)
   189d4:	3dc00044 	addi	r23,r7,1
   189d8:	d9c00617 	ldw	r7,24(sp)
   189dc:	01800044 	movi	r6,1
   189e0:	180b883a 	mov	r5,r3
   189e4:	2005883a 	mov	r2,r4
   189e8:	39803826 	beq	r7,r6,18acc <_dtoa_r+0x8f4>
   189ec:	000d883a 	mov	r6,zero
   189f0:	01d00934 	movhi	r7,16420
   189f4:	002767c0 	call	2767c <__muldf3>
   189f8:	000d883a 	mov	r6,zero
   189fc:	000f883a 	mov	r7,zero
   18a00:	1009883a 	mov	r4,r2
   18a04:	180b883a 	mov	r5,r3
   18a08:	1025883a 	mov	r18,r2
   18a0c:	1827883a 	mov	r19,r3
   18a10:	00274240 	call	27424 <__eqdf2>
   18a14:	103f9a26 	beq	r2,zero,18880 <__alt_data_end+0xfffda080>
   18a18:	d9c00617 	ldw	r7,24(sp)
   18a1c:	d8c00717 	ldw	r3,28(sp)
   18a20:	b829883a 	mov	r20,r23
   18a24:	38bfffc4 	addi	r2,r7,-1
   18a28:	18ad883a 	add	r22,r3,r2
   18a2c:	00000a06 	br	18a58 <_dtoa_r+0x880>
   18a30:	002767c0 	call	2767c <__muldf3>
   18a34:	000d883a 	mov	r6,zero
   18a38:	000f883a 	mov	r7,zero
   18a3c:	1009883a 	mov	r4,r2
   18a40:	180b883a 	mov	r5,r3
   18a44:	1025883a 	mov	r18,r2
   18a48:	1827883a 	mov	r19,r3
   18a4c:	b829883a 	mov	r20,r23
   18a50:	00274240 	call	27424 <__eqdf2>
   18a54:	103f8a26 	beq	r2,zero,18880 <__alt_data_end+0xfffda080>
   18a58:	800d883a 	mov	r6,r16
   18a5c:	880f883a 	mov	r7,r17
   18a60:	9009883a 	mov	r4,r18
   18a64:	980b883a 	mov	r5,r19
   18a68:	0026a540 	call	26a54 <__divdf3>
   18a6c:	180b883a 	mov	r5,r3
   18a70:	1009883a 	mov	r4,r2
   18a74:	00287e40 	call	287e4 <__fixdfsi>
   18a78:	1009883a 	mov	r4,r2
   18a7c:	102b883a 	mov	r21,r2
   18a80:	00288640 	call	28864 <__floatsidf>
   18a84:	800d883a 	mov	r6,r16
   18a88:	880f883a 	mov	r7,r17
   18a8c:	1009883a 	mov	r4,r2
   18a90:	180b883a 	mov	r5,r3
   18a94:	002767c0 	call	2767c <__muldf3>
   18a98:	100d883a 	mov	r6,r2
   18a9c:	180f883a 	mov	r7,r3
   18aa0:	9009883a 	mov	r4,r18
   18aa4:	980b883a 	mov	r5,r19
   18aa8:	0027ee80 	call	27ee8 <__subdf3>
   18aac:	aa000c04 	addi	r8,r21,48
   18ab0:	a2000005 	stb	r8,0(r20)
   18ab4:	000d883a 	mov	r6,zero
   18ab8:	01d00934 	movhi	r7,16420
   18abc:	1009883a 	mov	r4,r2
   18ac0:	180b883a 	mov	r5,r3
   18ac4:	a5c00044 	addi	r23,r20,1
   18ac8:	b53fd91e 	bne	r22,r20,18a30 <__alt_data_end+0xfffda230>
   18acc:	100d883a 	mov	r6,r2
   18ad0:	180f883a 	mov	r7,r3
   18ad4:	1009883a 	mov	r4,r2
   18ad8:	180b883a 	mov	r5,r3
   18adc:	00261a80 	call	261a8 <__adddf3>
   18ae0:	100d883a 	mov	r6,r2
   18ae4:	180f883a 	mov	r7,r3
   18ae8:	8009883a 	mov	r4,r16
   18aec:	880b883a 	mov	r5,r17
   18af0:	1027883a 	mov	r19,r2
   18af4:	1825883a 	mov	r18,r3
   18af8:	00275880 	call	27588 <__ledf2>
   18afc:	10000816 	blt	r2,zero,18b20 <_dtoa_r+0x948>
   18b00:	980d883a 	mov	r6,r19
   18b04:	900f883a 	mov	r7,r18
   18b08:	8009883a 	mov	r4,r16
   18b0c:	880b883a 	mov	r5,r17
   18b10:	00274240 	call	27424 <__eqdf2>
   18b14:	103f5a1e 	bne	r2,zero,18880 <__alt_data_end+0xfffda080>
   18b18:	ad40004c 	andi	r21,r21,1
   18b1c:	a83f5826 	beq	r21,zero,18880 <__alt_data_end+0xfffda080>
   18b20:	bd3fffc3 	ldbu	r20,-1(r23)
   18b24:	b8bfffc4 	addi	r2,r23,-1
   18b28:	1007883a 	mov	r3,r2
   18b2c:	01400e44 	movi	r5,57
   18b30:	d9800717 	ldw	r6,28(sp)
   18b34:	00000506 	br	18b4c <_dtoa_r+0x974>
   18b38:	18ffffc4 	addi	r3,r3,-1
   18b3c:	11824726 	beq	r2,r6,1945c <_dtoa_r+0x1284>
   18b40:	1d000003 	ldbu	r20,0(r3)
   18b44:	102f883a 	mov	r23,r2
   18b48:	10bfffc4 	addi	r2,r2,-1
   18b4c:	a1003fcc 	andi	r4,r20,255
   18b50:	2100201c 	xori	r4,r4,128
   18b54:	213fe004 	addi	r4,r4,-128
   18b58:	217ff726 	beq	r4,r5,18b38 <__alt_data_end+0xfffda338>
   18b5c:	a2000044 	addi	r8,r20,1
   18b60:	12000005 	stb	r8,0(r2)
   18b64:	003f4606 	br	18880 <__alt_data_end+0xfffda080>
   18b68:	d9000b17 	ldw	r4,44(sp)
   18b6c:	2000c826 	beq	r4,zero,18e90 <_dtoa_r+0xcb8>
   18b70:	d9800317 	ldw	r6,12(sp)
   18b74:	00c00044 	movi	r3,1
   18b78:	1980f90e 	bge	r3,r6,18f60 <_dtoa_r+0xd88>
   18b7c:	d8800617 	ldw	r2,24(sp)
   18b80:	d8c00a17 	ldw	r3,40(sp)
   18b84:	157fffc4 	addi	r21,r2,-1
   18b88:	1d41f316 	blt	r3,r21,19358 <_dtoa_r+0x1180>
   18b8c:	1d6bc83a 	sub	r21,r3,r21
   18b90:	d9c00617 	ldw	r7,24(sp)
   18b94:	3802aa16 	blt	r7,zero,19640 <_dtoa_r+0x1468>
   18b98:	dd000817 	ldw	r20,32(sp)
   18b9c:	d8800617 	ldw	r2,24(sp)
   18ba0:	d8c00817 	ldw	r3,32(sp)
   18ba4:	01400044 	movi	r5,1
   18ba8:	e009883a 	mov	r4,fp
   18bac:	1887883a 	add	r3,r3,r2
   18bb0:	d8c00815 	stw	r3,32(sp)
   18bb4:	b0ad883a 	add	r22,r22,r2
   18bb8:	001a1240 	call	1a124 <__i2b>
   18bbc:	1023883a 	mov	r17,r2
   18bc0:	a0000826 	beq	r20,zero,18be4 <_dtoa_r+0xa0c>
   18bc4:	0580070e 	bge	zero,r22,18be4 <_dtoa_r+0xa0c>
   18bc8:	a005883a 	mov	r2,r20
   18bcc:	b500b916 	blt	r22,r20,18eb4 <_dtoa_r+0xcdc>
   18bd0:	d9000817 	ldw	r4,32(sp)
   18bd4:	a0a9c83a 	sub	r20,r20,r2
   18bd8:	b0adc83a 	sub	r22,r22,r2
   18bdc:	2089c83a 	sub	r4,r4,r2
   18be0:	d9000815 	stw	r4,32(sp)
   18be4:	d9800a17 	ldw	r6,40(sp)
   18be8:	0181810e 	bge	zero,r6,191f0 <_dtoa_r+0x1018>
   18bec:	d9c00b17 	ldw	r7,44(sp)
   18bf0:	3800b326 	beq	r7,zero,18ec0 <_dtoa_r+0xce8>
   18bf4:	a800b226 	beq	r21,zero,18ec0 <_dtoa_r+0xce8>
   18bf8:	880b883a 	mov	r5,r17
   18bfc:	a80d883a 	mov	r6,r21
   18c00:	e009883a 	mov	r4,fp
   18c04:	001a3ec0 	call	1a3ec <__pow5mult>
   18c08:	d9800917 	ldw	r6,36(sp)
   18c0c:	100b883a 	mov	r5,r2
   18c10:	e009883a 	mov	r4,fp
   18c14:	1023883a 	mov	r17,r2
   18c18:	001a1600 	call	1a160 <__multiply>
   18c1c:	1021883a 	mov	r16,r2
   18c20:	d8800a17 	ldw	r2,40(sp)
   18c24:	d9400917 	ldw	r5,36(sp)
   18c28:	e009883a 	mov	r4,fp
   18c2c:	1545c83a 	sub	r2,r2,r21
   18c30:	d8800a15 	stw	r2,40(sp)
   18c34:	0019d980 	call	19d98 <_Bfree>
   18c38:	d8c00a17 	ldw	r3,40(sp)
   18c3c:	18009f1e 	bne	r3,zero,18ebc <_dtoa_r+0xce4>
   18c40:	05c00044 	movi	r23,1
   18c44:	e009883a 	mov	r4,fp
   18c48:	b80b883a 	mov	r5,r23
   18c4c:	001a1240 	call	1a124 <__i2b>
   18c50:	d9000d17 	ldw	r4,52(sp)
   18c54:	102b883a 	mov	r21,r2
   18c58:	2000ce26 	beq	r4,zero,18f94 <_dtoa_r+0xdbc>
   18c5c:	200d883a 	mov	r6,r4
   18c60:	100b883a 	mov	r5,r2
   18c64:	e009883a 	mov	r4,fp
   18c68:	001a3ec0 	call	1a3ec <__pow5mult>
   18c6c:	d9800317 	ldw	r6,12(sp)
   18c70:	102b883a 	mov	r21,r2
   18c74:	b981810e 	bge	r23,r6,1927c <_dtoa_r+0x10a4>
   18c78:	0027883a 	mov	r19,zero
   18c7c:	a8800417 	ldw	r2,16(r21)
   18c80:	05c00804 	movi	r23,32
   18c84:	10800104 	addi	r2,r2,4
   18c88:	1085883a 	add	r2,r2,r2
   18c8c:	1085883a 	add	r2,r2,r2
   18c90:	a885883a 	add	r2,r21,r2
   18c94:	11000017 	ldw	r4,0(r2)
   18c98:	001a00c0 	call	1a00c <__hi0bits>
   18c9c:	b885c83a 	sub	r2,r23,r2
   18ca0:	1585883a 	add	r2,r2,r22
   18ca4:	108007cc 	andi	r2,r2,31
   18ca8:	1000b326 	beq	r2,zero,18f78 <_dtoa_r+0xda0>
   18cac:	00c00804 	movi	r3,32
   18cb0:	1887c83a 	sub	r3,r3,r2
   18cb4:	01000104 	movi	r4,4
   18cb8:	20c2cd0e 	bge	r4,r3,197f0 <_dtoa_r+0x1618>
   18cbc:	00c00704 	movi	r3,28
   18cc0:	1885c83a 	sub	r2,r3,r2
   18cc4:	d8c00817 	ldw	r3,32(sp)
   18cc8:	a0a9883a 	add	r20,r20,r2
   18ccc:	b0ad883a 	add	r22,r22,r2
   18cd0:	1887883a 	add	r3,r3,r2
   18cd4:	d8c00815 	stw	r3,32(sp)
   18cd8:	d9800817 	ldw	r6,32(sp)
   18cdc:	0180040e 	bge	zero,r6,18cf0 <_dtoa_r+0xb18>
   18ce0:	800b883a 	mov	r5,r16
   18ce4:	e009883a 	mov	r4,fp
   18ce8:	001a52c0 	call	1a52c <__lshift>
   18cec:	1021883a 	mov	r16,r2
   18cf0:	0580050e 	bge	zero,r22,18d08 <_dtoa_r+0xb30>
   18cf4:	a80b883a 	mov	r5,r21
   18cf8:	b00d883a 	mov	r6,r22
   18cfc:	e009883a 	mov	r4,fp
   18d00:	001a52c0 	call	1a52c <__lshift>
   18d04:	102b883a 	mov	r21,r2
   18d08:	d9c00e17 	ldw	r7,56(sp)
   18d0c:	3801211e 	bne	r7,zero,19194 <_dtoa_r+0xfbc>
   18d10:	d9800617 	ldw	r6,24(sp)
   18d14:	0181380e 	bge	zero,r6,191f8 <_dtoa_r+0x1020>
   18d18:	d8c00b17 	ldw	r3,44(sp)
   18d1c:	1800ab1e 	bne	r3,zero,18fcc <_dtoa_r+0xdf4>
   18d20:	dc800717 	ldw	r18,28(sp)
   18d24:	dcc00617 	ldw	r19,24(sp)
   18d28:	9029883a 	mov	r20,r18
   18d2c:	00000206 	br	18d38 <_dtoa_r+0xb60>
   18d30:	0019dc00 	call	19dc0 <__multadd>
   18d34:	1021883a 	mov	r16,r2
   18d38:	a80b883a 	mov	r5,r21
   18d3c:	8009883a 	mov	r4,r16
   18d40:	0017fb00 	call	17fb0 <quorem>
   18d44:	10800c04 	addi	r2,r2,48
   18d48:	90800005 	stb	r2,0(r18)
   18d4c:	94800044 	addi	r18,r18,1
   18d50:	9507c83a 	sub	r3,r18,r20
   18d54:	000f883a 	mov	r7,zero
   18d58:	01800284 	movi	r6,10
   18d5c:	800b883a 	mov	r5,r16
   18d60:	e009883a 	mov	r4,fp
   18d64:	1cfff216 	blt	r3,r19,18d30 <__alt_data_end+0xfffda530>
   18d68:	1011883a 	mov	r8,r2
   18d6c:	d8800617 	ldw	r2,24(sp)
   18d70:	0082370e 	bge	zero,r2,19650 <_dtoa_r+0x1478>
   18d74:	d9000717 	ldw	r4,28(sp)
   18d78:	0025883a 	mov	r18,zero
   18d7c:	20af883a 	add	r23,r4,r2
   18d80:	01800044 	movi	r6,1
   18d84:	800b883a 	mov	r5,r16
   18d88:	e009883a 	mov	r4,fp
   18d8c:	da001715 	stw	r8,92(sp)
   18d90:	001a52c0 	call	1a52c <__lshift>
   18d94:	a80b883a 	mov	r5,r21
   18d98:	1009883a 	mov	r4,r2
   18d9c:	d8800915 	stw	r2,36(sp)
   18da0:	001a6740 	call	1a674 <__mcmp>
   18da4:	da001717 	ldw	r8,92(sp)
   18da8:	0081800e 	bge	zero,r2,193ac <_dtoa_r+0x11d4>
   18dac:	b93fffc3 	ldbu	r4,-1(r23)
   18db0:	b8bfffc4 	addi	r2,r23,-1
   18db4:	1007883a 	mov	r3,r2
   18db8:	01800e44 	movi	r6,57
   18dbc:	d9c00717 	ldw	r7,28(sp)
   18dc0:	00000506 	br	18dd8 <_dtoa_r+0xc00>
   18dc4:	18ffffc4 	addi	r3,r3,-1
   18dc8:	11c12326 	beq	r2,r7,19258 <_dtoa_r+0x1080>
   18dcc:	19000003 	ldbu	r4,0(r3)
   18dd0:	102f883a 	mov	r23,r2
   18dd4:	10bfffc4 	addi	r2,r2,-1
   18dd8:	21403fcc 	andi	r5,r4,255
   18ddc:	2940201c 	xori	r5,r5,128
   18de0:	297fe004 	addi	r5,r5,-128
   18de4:	29bff726 	beq	r5,r6,18dc4 <__alt_data_end+0xfffda5c4>
   18de8:	21000044 	addi	r4,r4,1
   18dec:	11000005 	stb	r4,0(r2)
   18df0:	a80b883a 	mov	r5,r21
   18df4:	e009883a 	mov	r4,fp
   18df8:	0019d980 	call	19d98 <_Bfree>
   18dfc:	883ea026 	beq	r17,zero,18880 <__alt_data_end+0xfffda080>
   18e00:	90000426 	beq	r18,zero,18e14 <_dtoa_r+0xc3c>
   18e04:	94400326 	beq	r18,r17,18e14 <_dtoa_r+0xc3c>
   18e08:	900b883a 	mov	r5,r18
   18e0c:	e009883a 	mov	r4,fp
   18e10:	0019d980 	call	19d98 <_Bfree>
   18e14:	880b883a 	mov	r5,r17
   18e18:	e009883a 	mov	r4,fp
   18e1c:	0019d980 	call	19d98 <_Bfree>
   18e20:	003e9706 	br	18880 <__alt_data_end+0xfffda080>
   18e24:	01800044 	movi	r6,1
   18e28:	d9800e15 	stw	r6,56(sp)
   18e2c:	003d9606 	br	18488 <__alt_data_end+0xfffd9c88>
   18e30:	d8800817 	ldw	r2,32(sp)
   18e34:	d8c00517 	ldw	r3,20(sp)
   18e38:	d8000d15 	stw	zero,52(sp)
   18e3c:	10c5c83a 	sub	r2,r2,r3
   18e40:	00c9c83a 	sub	r4,zero,r3
   18e44:	d8800815 	stw	r2,32(sp)
   18e48:	d9000a15 	stw	r4,40(sp)
   18e4c:	003d9706 	br	184ac <__alt_data_end+0xfffd9cac>
   18e50:	05adc83a 	sub	r22,zero,r22
   18e54:	dd800815 	stw	r22,32(sp)
   18e58:	002d883a 	mov	r22,zero
   18e5c:	003d8e06 	br	18498 <__alt_data_end+0xfffd9c98>
   18e60:	d9000517 	ldw	r4,20(sp)
   18e64:	00288640 	call	28864 <__floatsidf>
   18e68:	100d883a 	mov	r6,r2
   18e6c:	180f883a 	mov	r7,r3
   18e70:	a009883a 	mov	r4,r20
   18e74:	880b883a 	mov	r5,r17
   18e78:	00274240 	call	27424 <__eqdf2>
   18e7c:	103d7126 	beq	r2,zero,18444 <__alt_data_end+0xfffd9c44>
   18e80:	d9c00517 	ldw	r7,20(sp)
   18e84:	39ffffc4 	addi	r7,r7,-1
   18e88:	d9c00515 	stw	r7,20(sp)
   18e8c:	003d6d06 	br	18444 <__alt_data_end+0xfffd9c44>
   18e90:	dd400a17 	ldw	r21,40(sp)
   18e94:	dd000817 	ldw	r20,32(sp)
   18e98:	0023883a 	mov	r17,zero
   18e9c:	003f4806 	br	18bc0 <__alt_data_end+0xfffda3c0>
   18ea0:	10e3c83a 	sub	r17,r2,r3
   18ea4:	9448983a 	sll	r4,r18,r17
   18ea8:	003d3206 	br	18374 <__alt_data_end+0xfffd9b74>
   18eac:	d8000e15 	stw	zero,56(sp)
   18eb0:	003d7506 	br	18488 <__alt_data_end+0xfffd9c88>
   18eb4:	b005883a 	mov	r2,r22
   18eb8:	003f4506 	br	18bd0 <__alt_data_end+0xfffda3d0>
   18ebc:	dc000915 	stw	r16,36(sp)
   18ec0:	d9800a17 	ldw	r6,40(sp)
   18ec4:	d9400917 	ldw	r5,36(sp)
   18ec8:	e009883a 	mov	r4,fp
   18ecc:	001a3ec0 	call	1a3ec <__pow5mult>
   18ed0:	1021883a 	mov	r16,r2
   18ed4:	003f5a06 	br	18c40 <__alt_data_end+0xfffda440>
   18ed8:	01c00044 	movi	r7,1
   18edc:	d9c00b15 	stw	r7,44(sp)
   18ee0:	d8802217 	ldw	r2,136(sp)
   18ee4:	0081280e 	bge	zero,r2,19388 <_dtoa_r+0x11b0>
   18ee8:	100d883a 	mov	r6,r2
   18eec:	1021883a 	mov	r16,r2
   18ef0:	d8800c15 	stw	r2,48(sp)
   18ef4:	d8800615 	stw	r2,24(sp)
   18ef8:	003d8806 	br	1851c <__alt_data_end+0xfffd9d1c>
   18efc:	d8800617 	ldw	r2,24(sp)
   18f00:	00be9b16 	blt	zero,r2,18970 <__alt_data_end+0xfffda170>
   18f04:	10010f1e 	bne	r2,zero,19344 <_dtoa_r+0x116c>
   18f08:	880b883a 	mov	r5,r17
   18f0c:	000d883a 	mov	r6,zero
   18f10:	01d00534 	movhi	r7,16404
   18f14:	8009883a 	mov	r4,r16
   18f18:	002767c0 	call	2767c <__muldf3>
   18f1c:	900d883a 	mov	r6,r18
   18f20:	980f883a 	mov	r7,r19
   18f24:	1009883a 	mov	r4,r2
   18f28:	180b883a 	mov	r5,r3
   18f2c:	00274ac0 	call	274ac <__gedf2>
   18f30:	002b883a 	mov	r21,zero
   18f34:	0023883a 	mov	r17,zero
   18f38:	1000bf16 	blt	r2,zero,19238 <_dtoa_r+0x1060>
   18f3c:	d9802217 	ldw	r6,136(sp)
   18f40:	ddc00717 	ldw	r23,28(sp)
   18f44:	018c303a 	nor	r6,zero,r6
   18f48:	d9800515 	stw	r6,20(sp)
   18f4c:	a80b883a 	mov	r5,r21
   18f50:	e009883a 	mov	r4,fp
   18f54:	0019d980 	call	19d98 <_Bfree>
   18f58:	883e4926 	beq	r17,zero,18880 <__alt_data_end+0xfffda080>
   18f5c:	003fad06 	br	18e14 <__alt_data_end+0xfffda614>
   18f60:	d9c01117 	ldw	r7,68(sp)
   18f64:	3801bc26 	beq	r7,zero,19658 <_dtoa_r+0x1480>
   18f68:	10810cc4 	addi	r2,r2,1075
   18f6c:	dd400a17 	ldw	r21,40(sp)
   18f70:	dd000817 	ldw	r20,32(sp)
   18f74:	003f0a06 	br	18ba0 <__alt_data_end+0xfffda3a0>
   18f78:	00800704 	movi	r2,28
   18f7c:	d9000817 	ldw	r4,32(sp)
   18f80:	a0a9883a 	add	r20,r20,r2
   18f84:	b0ad883a 	add	r22,r22,r2
   18f88:	2089883a 	add	r4,r4,r2
   18f8c:	d9000815 	stw	r4,32(sp)
   18f90:	003f5106 	br	18cd8 <__alt_data_end+0xfffda4d8>
   18f94:	d8c00317 	ldw	r3,12(sp)
   18f98:	b8c1fc0e 	bge	r23,r3,1978c <_dtoa_r+0x15b4>
   18f9c:	0027883a 	mov	r19,zero
   18fa0:	b805883a 	mov	r2,r23
   18fa4:	003f3e06 	br	18ca0 <__alt_data_end+0xfffda4a0>
   18fa8:	880b883a 	mov	r5,r17
   18fac:	e009883a 	mov	r4,fp
   18fb0:	000f883a 	mov	r7,zero
   18fb4:	01800284 	movi	r6,10
   18fb8:	0019dc00 	call	19dc0 <__multadd>
   18fbc:	d9000c17 	ldw	r4,48(sp)
   18fc0:	1023883a 	mov	r17,r2
   18fc4:	0102040e 	bge	zero,r4,197d8 <_dtoa_r+0x1600>
   18fc8:	d9000615 	stw	r4,24(sp)
   18fcc:	0500050e 	bge	zero,r20,18fe4 <_dtoa_r+0xe0c>
   18fd0:	880b883a 	mov	r5,r17
   18fd4:	a00d883a 	mov	r6,r20
   18fd8:	e009883a 	mov	r4,fp
   18fdc:	001a52c0 	call	1a52c <__lshift>
   18fe0:	1023883a 	mov	r17,r2
   18fe4:	9801241e 	bne	r19,zero,19478 <_dtoa_r+0x12a0>
   18fe8:	8829883a 	mov	r20,r17
   18fec:	d9000617 	ldw	r4,24(sp)
   18ff0:	dcc00717 	ldw	r19,28(sp)
   18ff4:	9480004c 	andi	r18,r18,1
   18ff8:	20bfffc4 	addi	r2,r4,-1
   18ffc:	9885883a 	add	r2,r19,r2
   19000:	d8800415 	stw	r2,16(sp)
   19004:	dc800615 	stw	r18,24(sp)
   19008:	a80b883a 	mov	r5,r21
   1900c:	8009883a 	mov	r4,r16
   19010:	0017fb00 	call	17fb0 <quorem>
   19014:	880b883a 	mov	r5,r17
   19018:	8009883a 	mov	r4,r16
   1901c:	102f883a 	mov	r23,r2
   19020:	001a6740 	call	1a674 <__mcmp>
   19024:	a80b883a 	mov	r5,r21
   19028:	a00d883a 	mov	r6,r20
   1902c:	e009883a 	mov	r4,fp
   19030:	102d883a 	mov	r22,r2
   19034:	001a6d40 	call	1a6d4 <__mdiff>
   19038:	1007883a 	mov	r3,r2
   1903c:	10800317 	ldw	r2,12(r2)
   19040:	bc800c04 	addi	r18,r23,48
   19044:	180b883a 	mov	r5,r3
   19048:	10004e1e 	bne	r2,zero,19184 <_dtoa_r+0xfac>
   1904c:	8009883a 	mov	r4,r16
   19050:	d8c01615 	stw	r3,88(sp)
   19054:	001a6740 	call	1a674 <__mcmp>
   19058:	d8c01617 	ldw	r3,88(sp)
   1905c:	e009883a 	mov	r4,fp
   19060:	d8801615 	stw	r2,88(sp)
   19064:	180b883a 	mov	r5,r3
   19068:	0019d980 	call	19d98 <_Bfree>
   1906c:	d8801617 	ldw	r2,88(sp)
   19070:	1000041e 	bne	r2,zero,19084 <_dtoa_r+0xeac>
   19074:	d9800317 	ldw	r6,12(sp)
   19078:	3000021e 	bne	r6,zero,19084 <_dtoa_r+0xeac>
   1907c:	d8c00617 	ldw	r3,24(sp)
   19080:	18003726 	beq	r3,zero,19160 <_dtoa_r+0xf88>
   19084:	b0002016 	blt	r22,zero,19108 <_dtoa_r+0xf30>
   19088:	b000041e 	bne	r22,zero,1909c <_dtoa_r+0xec4>
   1908c:	d9000317 	ldw	r4,12(sp)
   19090:	2000021e 	bne	r4,zero,1909c <_dtoa_r+0xec4>
   19094:	d8c00617 	ldw	r3,24(sp)
   19098:	18001b26 	beq	r3,zero,19108 <_dtoa_r+0xf30>
   1909c:	00810716 	blt	zero,r2,194bc <_dtoa_r+0x12e4>
   190a0:	d8c00417 	ldw	r3,16(sp)
   190a4:	9d800044 	addi	r22,r19,1
   190a8:	9c800005 	stb	r18,0(r19)
   190ac:	b02f883a 	mov	r23,r22
   190b0:	98c10626 	beq	r19,r3,194cc <_dtoa_r+0x12f4>
   190b4:	800b883a 	mov	r5,r16
   190b8:	000f883a 	mov	r7,zero
   190bc:	01800284 	movi	r6,10
   190c0:	e009883a 	mov	r4,fp
   190c4:	0019dc00 	call	19dc0 <__multadd>
   190c8:	1021883a 	mov	r16,r2
   190cc:	000f883a 	mov	r7,zero
   190d0:	01800284 	movi	r6,10
   190d4:	880b883a 	mov	r5,r17
   190d8:	e009883a 	mov	r4,fp
   190dc:	8d002526 	beq	r17,r20,19174 <_dtoa_r+0xf9c>
   190e0:	0019dc00 	call	19dc0 <__multadd>
   190e4:	a00b883a 	mov	r5,r20
   190e8:	000f883a 	mov	r7,zero
   190ec:	01800284 	movi	r6,10
   190f0:	e009883a 	mov	r4,fp
   190f4:	1023883a 	mov	r17,r2
   190f8:	0019dc00 	call	19dc0 <__multadd>
   190fc:	1029883a 	mov	r20,r2
   19100:	b027883a 	mov	r19,r22
   19104:	003fc006 	br	19008 <__alt_data_end+0xfffda808>
   19108:	9011883a 	mov	r8,r18
   1910c:	00800e0e 	bge	zero,r2,19148 <_dtoa_r+0xf70>
   19110:	800b883a 	mov	r5,r16
   19114:	01800044 	movi	r6,1
   19118:	e009883a 	mov	r4,fp
   1911c:	da001715 	stw	r8,92(sp)
   19120:	001a52c0 	call	1a52c <__lshift>
   19124:	a80b883a 	mov	r5,r21
   19128:	1009883a 	mov	r4,r2
   1912c:	1021883a 	mov	r16,r2
   19130:	001a6740 	call	1a674 <__mcmp>
   19134:	da001717 	ldw	r8,92(sp)
   19138:	0081960e 	bge	zero,r2,19794 <_dtoa_r+0x15bc>
   1913c:	00800e44 	movi	r2,57
   19140:	40817026 	beq	r8,r2,19704 <_dtoa_r+0x152c>
   19144:	ba000c44 	addi	r8,r23,49
   19148:	8825883a 	mov	r18,r17
   1914c:	9dc00044 	addi	r23,r19,1
   19150:	9a000005 	stb	r8,0(r19)
   19154:	a023883a 	mov	r17,r20
   19158:	dc000915 	stw	r16,36(sp)
   1915c:	003f2406 	br	18df0 <__alt_data_end+0xfffda5f0>
   19160:	00800e44 	movi	r2,57
   19164:	9011883a 	mov	r8,r18
   19168:	90816626 	beq	r18,r2,19704 <_dtoa_r+0x152c>
   1916c:	05bff516 	blt	zero,r22,19144 <__alt_data_end+0xfffda944>
   19170:	003ff506 	br	19148 <__alt_data_end+0xfffda948>
   19174:	0019dc00 	call	19dc0 <__multadd>
   19178:	1023883a 	mov	r17,r2
   1917c:	1029883a 	mov	r20,r2
   19180:	003fdf06 	br	19100 <__alt_data_end+0xfffda900>
   19184:	e009883a 	mov	r4,fp
   19188:	0019d980 	call	19d98 <_Bfree>
   1918c:	00800044 	movi	r2,1
   19190:	003fbc06 	br	19084 <__alt_data_end+0xfffda884>
   19194:	a80b883a 	mov	r5,r21
   19198:	8009883a 	mov	r4,r16
   1919c:	001a6740 	call	1a674 <__mcmp>
   191a0:	103edb0e 	bge	r2,zero,18d10 <__alt_data_end+0xfffda510>
   191a4:	800b883a 	mov	r5,r16
   191a8:	000f883a 	mov	r7,zero
   191ac:	01800284 	movi	r6,10
   191b0:	e009883a 	mov	r4,fp
   191b4:	0019dc00 	call	19dc0 <__multadd>
   191b8:	1021883a 	mov	r16,r2
   191bc:	d8800517 	ldw	r2,20(sp)
   191c0:	d8c00b17 	ldw	r3,44(sp)
   191c4:	10bfffc4 	addi	r2,r2,-1
   191c8:	d8800515 	stw	r2,20(sp)
   191cc:	183f761e 	bne	r3,zero,18fa8 <__alt_data_end+0xfffda7a8>
   191d0:	d9000c17 	ldw	r4,48(sp)
   191d4:	0101730e 	bge	zero,r4,197a4 <_dtoa_r+0x15cc>
   191d8:	d9000615 	stw	r4,24(sp)
   191dc:	003ed006 	br	18d20 <__alt_data_end+0xfffda520>
   191e0:	00800084 	movi	r2,2
   191e4:	3081861e 	bne	r6,r2,19800 <_dtoa_r+0x1628>
   191e8:	d8000b15 	stw	zero,44(sp)
   191ec:	003f3c06 	br	18ee0 <__alt_data_end+0xfffda6e0>
   191f0:	dc000917 	ldw	r16,36(sp)
   191f4:	003e9206 	br	18c40 <__alt_data_end+0xfffda440>
   191f8:	d9c00317 	ldw	r7,12(sp)
   191fc:	00800084 	movi	r2,2
   19200:	11fec50e 	bge	r2,r7,18d18 <__alt_data_end+0xfffda518>
   19204:	d9000617 	ldw	r4,24(sp)
   19208:	20013c1e 	bne	r4,zero,196fc <_dtoa_r+0x1524>
   1920c:	a80b883a 	mov	r5,r21
   19210:	000f883a 	mov	r7,zero
   19214:	01800144 	movi	r6,5
   19218:	e009883a 	mov	r4,fp
   1921c:	0019dc00 	call	19dc0 <__multadd>
   19220:	100b883a 	mov	r5,r2
   19224:	8009883a 	mov	r4,r16
   19228:	102b883a 	mov	r21,r2
   1922c:	001a6740 	call	1a674 <__mcmp>
   19230:	dc000915 	stw	r16,36(sp)
   19234:	00bf410e 	bge	zero,r2,18f3c <__alt_data_end+0xfffda73c>
   19238:	d9c00717 	ldw	r7,28(sp)
   1923c:	00800c44 	movi	r2,49
   19240:	38800005 	stb	r2,0(r7)
   19244:	d8800517 	ldw	r2,20(sp)
   19248:	3dc00044 	addi	r23,r7,1
   1924c:	10800044 	addi	r2,r2,1
   19250:	d8800515 	stw	r2,20(sp)
   19254:	003f3d06 	br	18f4c <__alt_data_end+0xfffda74c>
   19258:	d9800517 	ldw	r6,20(sp)
   1925c:	d9c00717 	ldw	r7,28(sp)
   19260:	00800c44 	movi	r2,49
   19264:	31800044 	addi	r6,r6,1
   19268:	d9800515 	stw	r6,20(sp)
   1926c:	38800005 	stb	r2,0(r7)
   19270:	003edf06 	br	18df0 <__alt_data_end+0xfffda5f0>
   19274:	d8000b15 	stw	zero,44(sp)
   19278:	003c9f06 	br	184f8 <__alt_data_end+0xfffd9cf8>
   1927c:	903e7e1e 	bne	r18,zero,18c78 <__alt_data_end+0xfffda478>
   19280:	00800434 	movhi	r2,16
   19284:	10bfffc4 	addi	r2,r2,-1
   19288:	9884703a 	and	r2,r19,r2
   1928c:	1000ea1e 	bne	r2,zero,19638 <_dtoa_r+0x1460>
   19290:	9cdffc2c 	andhi	r19,r19,32752
   19294:	9800e826 	beq	r19,zero,19638 <_dtoa_r+0x1460>
   19298:	d9c00817 	ldw	r7,32(sp)
   1929c:	b5800044 	addi	r22,r22,1
   192a0:	04c00044 	movi	r19,1
   192a4:	39c00044 	addi	r7,r7,1
   192a8:	d9c00815 	stw	r7,32(sp)
   192ac:	d8800d17 	ldw	r2,52(sp)
   192b0:	103e721e 	bne	r2,zero,18c7c <__alt_data_end+0xfffda47c>
   192b4:	00800044 	movi	r2,1
   192b8:	003e7906 	br	18ca0 <__alt_data_end+0xfffda4a0>
   192bc:	8009883a 	mov	r4,r16
   192c0:	00288640 	call	28864 <__floatsidf>
   192c4:	d9800f17 	ldw	r6,60(sp)
   192c8:	d9c01017 	ldw	r7,64(sp)
   192cc:	1009883a 	mov	r4,r2
   192d0:	180b883a 	mov	r5,r3
   192d4:	002767c0 	call	2767c <__muldf3>
   192d8:	000d883a 	mov	r6,zero
   192dc:	01d00734 	movhi	r7,16412
   192e0:	1009883a 	mov	r4,r2
   192e4:	180b883a 	mov	r5,r3
   192e8:	00261a80 	call	261a8 <__adddf3>
   192ec:	047f3034 	movhi	r17,64704
   192f0:	1021883a 	mov	r16,r2
   192f4:	1c63883a 	add	r17,r3,r17
   192f8:	d9000f17 	ldw	r4,60(sp)
   192fc:	d9401017 	ldw	r5,64(sp)
   19300:	000d883a 	mov	r6,zero
   19304:	01d00534 	movhi	r7,16404
   19308:	0027ee80 	call	27ee8 <__subdf3>
   1930c:	800d883a 	mov	r6,r16
   19310:	880f883a 	mov	r7,r17
   19314:	1009883a 	mov	r4,r2
   19318:	180b883a 	mov	r5,r3
   1931c:	102b883a 	mov	r21,r2
   19320:	1829883a 	mov	r20,r3
   19324:	00274ac0 	call	274ac <__gedf2>
   19328:	00806c16 	blt	zero,r2,194dc <_dtoa_r+0x1304>
   1932c:	89e0003c 	xorhi	r7,r17,32768
   19330:	800d883a 	mov	r6,r16
   19334:	a809883a 	mov	r4,r21
   19338:	a00b883a 	mov	r5,r20
   1933c:	00275880 	call	27588 <__ledf2>
   19340:	103d7e0e 	bge	r2,zero,1893c <__alt_data_end+0xfffda13c>
   19344:	002b883a 	mov	r21,zero
   19348:	0023883a 	mov	r17,zero
   1934c:	003efb06 	br	18f3c <__alt_data_end+0xfffda73c>
   19350:	d8800717 	ldw	r2,28(sp)
   19354:	003bd006 	br	18298 <__alt_data_end+0xfffd9a98>
   19358:	d9000a17 	ldw	r4,40(sp)
   1935c:	d9800d17 	ldw	r6,52(sp)
   19360:	dd400a15 	stw	r21,40(sp)
   19364:	a905c83a 	sub	r2,r21,r4
   19368:	308d883a 	add	r6,r6,r2
   1936c:	d9800d15 	stw	r6,52(sp)
   19370:	002b883a 	mov	r21,zero
   19374:	003e0606 	br	18b90 <__alt_data_end+0xfffda390>
   19378:	9023883a 	mov	r17,r18
   1937c:	9829883a 	mov	r20,r19
   19380:	04000084 	movi	r16,2
   19384:	003c9206 	br	185d0 <__alt_data_end+0xfffd9dd0>
   19388:	04000044 	movi	r16,1
   1938c:	dc000c15 	stw	r16,48(sp)
   19390:	dc000615 	stw	r16,24(sp)
   19394:	dc002215 	stw	r16,136(sp)
   19398:	e0001115 	stw	zero,68(fp)
   1939c:	000b883a 	mov	r5,zero
   193a0:	003c6906 	br	18548 <__alt_data_end+0xfffd9d48>
   193a4:	3021883a 	mov	r16,r6
   193a8:	003ffb06 	br	19398 <__alt_data_end+0xfffdab98>
   193ac:	1000021e 	bne	r2,zero,193b8 <_dtoa_r+0x11e0>
   193b0:	4200004c 	andi	r8,r8,1
   193b4:	403e7d1e 	bne	r8,zero,18dac <__alt_data_end+0xfffda5ac>
   193b8:	01000c04 	movi	r4,48
   193bc:	00000106 	br	193c4 <_dtoa_r+0x11ec>
   193c0:	102f883a 	mov	r23,r2
   193c4:	b8bfffc4 	addi	r2,r23,-1
   193c8:	10c00007 	ldb	r3,0(r2)
   193cc:	193ffc26 	beq	r3,r4,193c0 <__alt_data_end+0xfffdabc0>
   193d0:	003e8706 	br	18df0 <__alt_data_end+0xfffda5f0>
   193d4:	d8800517 	ldw	r2,20(sp)
   193d8:	00a3c83a 	sub	r17,zero,r2
   193dc:	8800a426 	beq	r17,zero,19670 <_dtoa_r+0x1498>
   193e0:	888003cc 	andi	r2,r17,15
   193e4:	100490fa 	slli	r2,r2,3
   193e8:	00c000f4 	movhi	r3,3
   193ec:	18e93c04 	addi	r3,r3,-23312
   193f0:	1885883a 	add	r2,r3,r2
   193f4:	11800017 	ldw	r6,0(r2)
   193f8:	11c00117 	ldw	r7,4(r2)
   193fc:	9009883a 	mov	r4,r18
   19400:	980b883a 	mov	r5,r19
   19404:	8823d13a 	srai	r17,r17,4
   19408:	002767c0 	call	2767c <__muldf3>
   1940c:	d8800f15 	stw	r2,60(sp)
   19410:	d8c01015 	stw	r3,64(sp)
   19414:	8800e826 	beq	r17,zero,197b8 <_dtoa_r+0x15e0>
   19418:	050000f4 	movhi	r20,3
   1941c:	a5293204 	addi	r20,r20,-23352
   19420:	04000084 	movi	r16,2
   19424:	8980004c 	andi	r6,r17,1
   19428:	1009883a 	mov	r4,r2
   1942c:	8823d07a 	srai	r17,r17,1
   19430:	180b883a 	mov	r5,r3
   19434:	30000426 	beq	r6,zero,19448 <_dtoa_r+0x1270>
   19438:	a1800017 	ldw	r6,0(r20)
   1943c:	a1c00117 	ldw	r7,4(r20)
   19440:	84000044 	addi	r16,r16,1
   19444:	002767c0 	call	2767c <__muldf3>
   19448:	a5000204 	addi	r20,r20,8
   1944c:	883ff51e 	bne	r17,zero,19424 <__alt_data_end+0xfffdac24>
   19450:	d8800f15 	stw	r2,60(sp)
   19454:	d8c01015 	stw	r3,64(sp)
   19458:	003c7606 	br	18634 <__alt_data_end+0xfffd9e34>
   1945c:	00c00c04 	movi	r3,48
   19460:	10c00005 	stb	r3,0(r2)
   19464:	d8c00517 	ldw	r3,20(sp)
   19468:	bd3fffc3 	ldbu	r20,-1(r23)
   1946c:	18c00044 	addi	r3,r3,1
   19470:	d8c00515 	stw	r3,20(sp)
   19474:	003db906 	br	18b5c <__alt_data_end+0xfffda35c>
   19478:	89400117 	ldw	r5,4(r17)
   1947c:	e009883a 	mov	r4,fp
   19480:	0019cf00 	call	19cf0 <_Balloc>
   19484:	89800417 	ldw	r6,16(r17)
   19488:	89400304 	addi	r5,r17,12
   1948c:	11000304 	addi	r4,r2,12
   19490:	31800084 	addi	r6,r6,2
   19494:	318d883a 	add	r6,r6,r6
   19498:	318d883a 	add	r6,r6,r6
   1949c:	1027883a 	mov	r19,r2
   194a0:	0012fb00 	call	12fb0 <memcpy>
   194a4:	01800044 	movi	r6,1
   194a8:	980b883a 	mov	r5,r19
   194ac:	e009883a 	mov	r4,fp
   194b0:	001a52c0 	call	1a52c <__lshift>
   194b4:	1029883a 	mov	r20,r2
   194b8:	003ecc06 	br	18fec <__alt_data_end+0xfffda7ec>
   194bc:	00800e44 	movi	r2,57
   194c0:	90809026 	beq	r18,r2,19704 <_dtoa_r+0x152c>
   194c4:	92000044 	addi	r8,r18,1
   194c8:	003f1f06 	br	19148 <__alt_data_end+0xfffda948>
   194cc:	9011883a 	mov	r8,r18
   194d0:	8825883a 	mov	r18,r17
   194d4:	a023883a 	mov	r17,r20
   194d8:	003e2906 	br	18d80 <__alt_data_end+0xfffda580>
   194dc:	002b883a 	mov	r21,zero
   194e0:	0023883a 	mov	r17,zero
   194e4:	003f5406 	br	19238 <__alt_data_end+0xfffdaa38>
   194e8:	61bfffc4 	addi	r6,r12,-1
   194ec:	300490fa 	slli	r2,r6,3
   194f0:	00c000f4 	movhi	r3,3
   194f4:	18e93c04 	addi	r3,r3,-23312
   194f8:	1885883a 	add	r2,r3,r2
   194fc:	11000017 	ldw	r4,0(r2)
   19500:	11400117 	ldw	r5,4(r2)
   19504:	d8800717 	ldw	r2,28(sp)
   19508:	880f883a 	mov	r7,r17
   1950c:	d9801215 	stw	r6,72(sp)
   19510:	800d883a 	mov	r6,r16
   19514:	db001615 	stw	r12,88(sp)
   19518:	15c00044 	addi	r23,r2,1
   1951c:	002767c0 	call	2767c <__muldf3>
   19520:	d9401017 	ldw	r5,64(sp)
   19524:	d9000f17 	ldw	r4,60(sp)
   19528:	d8c01515 	stw	r3,84(sp)
   1952c:	d8801415 	stw	r2,80(sp)
   19530:	00287e40 	call	287e4 <__fixdfsi>
   19534:	1009883a 	mov	r4,r2
   19538:	1021883a 	mov	r16,r2
   1953c:	00288640 	call	28864 <__floatsidf>
   19540:	d9000f17 	ldw	r4,60(sp)
   19544:	d9401017 	ldw	r5,64(sp)
   19548:	100d883a 	mov	r6,r2
   1954c:	180f883a 	mov	r7,r3
   19550:	0027ee80 	call	27ee8 <__subdf3>
   19554:	1829883a 	mov	r20,r3
   19558:	d8c00717 	ldw	r3,28(sp)
   1955c:	84000c04 	addi	r16,r16,48
   19560:	1023883a 	mov	r17,r2
   19564:	1c000005 	stb	r16,0(r3)
   19568:	db001617 	ldw	r12,88(sp)
   1956c:	00800044 	movi	r2,1
   19570:	60802226 	beq	r12,r2,195fc <_dtoa_r+0x1424>
   19574:	d9c00717 	ldw	r7,28(sp)
   19578:	8805883a 	mov	r2,r17
   1957c:	b82b883a 	mov	r21,r23
   19580:	3b19883a 	add	r12,r7,r12
   19584:	6023883a 	mov	r17,r12
   19588:	a007883a 	mov	r3,r20
   1958c:	dc800f15 	stw	r18,60(sp)
   19590:	000d883a 	mov	r6,zero
   19594:	01d00934 	movhi	r7,16420
   19598:	1009883a 	mov	r4,r2
   1959c:	180b883a 	mov	r5,r3
   195a0:	002767c0 	call	2767c <__muldf3>
   195a4:	180b883a 	mov	r5,r3
   195a8:	1009883a 	mov	r4,r2
   195ac:	1829883a 	mov	r20,r3
   195b0:	1025883a 	mov	r18,r2
   195b4:	00287e40 	call	287e4 <__fixdfsi>
   195b8:	1009883a 	mov	r4,r2
   195bc:	1021883a 	mov	r16,r2
   195c0:	00288640 	call	28864 <__floatsidf>
   195c4:	100d883a 	mov	r6,r2
   195c8:	180f883a 	mov	r7,r3
   195cc:	9009883a 	mov	r4,r18
   195d0:	a00b883a 	mov	r5,r20
   195d4:	84000c04 	addi	r16,r16,48
   195d8:	0027ee80 	call	27ee8 <__subdf3>
   195dc:	ad400044 	addi	r21,r21,1
   195e0:	ac3fffc5 	stb	r16,-1(r21)
   195e4:	ac7fea1e 	bne	r21,r17,19590 <__alt_data_end+0xfffdad90>
   195e8:	1023883a 	mov	r17,r2
   195ec:	d8801217 	ldw	r2,72(sp)
   195f0:	dc800f17 	ldw	r18,60(sp)
   195f4:	1829883a 	mov	r20,r3
   195f8:	b8af883a 	add	r23,r23,r2
   195fc:	d9001417 	ldw	r4,80(sp)
   19600:	d9401517 	ldw	r5,84(sp)
   19604:	000d883a 	mov	r6,zero
   19608:	01cff834 	movhi	r7,16352
   1960c:	00261a80 	call	261a8 <__adddf3>
   19610:	880d883a 	mov	r6,r17
   19614:	a00f883a 	mov	r7,r20
   19618:	1009883a 	mov	r4,r2
   1961c:	180b883a 	mov	r5,r3
   19620:	00275880 	call	27588 <__ledf2>
   19624:	10003e0e 	bge	r2,zero,19720 <_dtoa_r+0x1548>
   19628:	d9001317 	ldw	r4,76(sp)
   1962c:	bd3fffc3 	ldbu	r20,-1(r23)
   19630:	d9000515 	stw	r4,20(sp)
   19634:	003d3b06 	br	18b24 <__alt_data_end+0xfffda324>
   19638:	0027883a 	mov	r19,zero
   1963c:	003f1b06 	br	192ac <__alt_data_end+0xfffdaaac>
   19640:	d8800817 	ldw	r2,32(sp)
   19644:	11e9c83a 	sub	r20,r2,r7
   19648:	0005883a 	mov	r2,zero
   1964c:	003d5406 	br	18ba0 <__alt_data_end+0xfffda3a0>
   19650:	00800044 	movi	r2,1
   19654:	003dc706 	br	18d74 <__alt_data_end+0xfffda574>
   19658:	d8c00217 	ldw	r3,8(sp)
   1965c:	00800d84 	movi	r2,54
   19660:	dd400a17 	ldw	r21,40(sp)
   19664:	10c5c83a 	sub	r2,r2,r3
   19668:	dd000817 	ldw	r20,32(sp)
   1966c:	003d4c06 	br	18ba0 <__alt_data_end+0xfffda3a0>
   19670:	dc800f15 	stw	r18,60(sp)
   19674:	dcc01015 	stw	r19,64(sp)
   19678:	04000084 	movi	r16,2
   1967c:	003bed06 	br	18634 <__alt_data_end+0xfffd9e34>
   19680:	d9000617 	ldw	r4,24(sp)
   19684:	203f0d26 	beq	r4,zero,192bc <__alt_data_end+0xfffdaabc>
   19688:	d9800c17 	ldw	r6,48(sp)
   1968c:	01bcab0e 	bge	zero,r6,1893c <__alt_data_end+0xfffda13c>
   19690:	d9401017 	ldw	r5,64(sp)
   19694:	d9000f17 	ldw	r4,60(sp)
   19698:	000d883a 	mov	r6,zero
   1969c:	01d00934 	movhi	r7,16420
   196a0:	002767c0 	call	2767c <__muldf3>
   196a4:	81000044 	addi	r4,r16,1
   196a8:	d8800f15 	stw	r2,60(sp)
   196ac:	d8c01015 	stw	r3,64(sp)
   196b0:	00288640 	call	28864 <__floatsidf>
   196b4:	d9800f17 	ldw	r6,60(sp)
   196b8:	d9c01017 	ldw	r7,64(sp)
   196bc:	1009883a 	mov	r4,r2
   196c0:	180b883a 	mov	r5,r3
   196c4:	002767c0 	call	2767c <__muldf3>
   196c8:	01d00734 	movhi	r7,16412
   196cc:	000d883a 	mov	r6,zero
   196d0:	1009883a 	mov	r4,r2
   196d4:	180b883a 	mov	r5,r3
   196d8:	00261a80 	call	261a8 <__adddf3>
   196dc:	d9c00517 	ldw	r7,20(sp)
   196e0:	047f3034 	movhi	r17,64704
   196e4:	1021883a 	mov	r16,r2
   196e8:	39ffffc4 	addi	r7,r7,-1
   196ec:	d9c01315 	stw	r7,76(sp)
   196f0:	1c63883a 	add	r17,r3,r17
   196f4:	db000c17 	ldw	r12,48(sp)
   196f8:	003bea06 	br	186a4 <__alt_data_end+0xfffd9ea4>
   196fc:	dc000915 	stw	r16,36(sp)
   19700:	003e0e06 	br	18f3c <__alt_data_end+0xfffda73c>
   19704:	01000e44 	movi	r4,57
   19708:	8825883a 	mov	r18,r17
   1970c:	9dc00044 	addi	r23,r19,1
   19710:	99000005 	stb	r4,0(r19)
   19714:	a023883a 	mov	r17,r20
   19718:	dc000915 	stw	r16,36(sp)
   1971c:	003da406 	br	18db0 <__alt_data_end+0xfffda5b0>
   19720:	d9801417 	ldw	r6,80(sp)
   19724:	d9c01517 	ldw	r7,84(sp)
   19728:	0009883a 	mov	r4,zero
   1972c:	014ff834 	movhi	r5,16352
   19730:	0027ee80 	call	27ee8 <__subdf3>
   19734:	880d883a 	mov	r6,r17
   19738:	a00f883a 	mov	r7,r20
   1973c:	1009883a 	mov	r4,r2
   19740:	180b883a 	mov	r5,r3
   19744:	00274ac0 	call	274ac <__gedf2>
   19748:	00bc7c0e 	bge	zero,r2,1893c <__alt_data_end+0xfffda13c>
   1974c:	01000c04 	movi	r4,48
   19750:	00000106 	br	19758 <_dtoa_r+0x1580>
   19754:	102f883a 	mov	r23,r2
   19758:	b8bfffc4 	addi	r2,r23,-1
   1975c:	10c00007 	ldb	r3,0(r2)
   19760:	193ffc26 	beq	r3,r4,19754 <__alt_data_end+0xfffdaf54>
   19764:	d9801317 	ldw	r6,76(sp)
   19768:	d9800515 	stw	r6,20(sp)
   1976c:	003c4406 	br	18880 <__alt_data_end+0xfffda080>
   19770:	d9801317 	ldw	r6,76(sp)
   19774:	d9800515 	stw	r6,20(sp)
   19778:	003cea06 	br	18b24 <__alt_data_end+0xfffda324>
   1977c:	dd800f17 	ldw	r22,60(sp)
   19780:	dcc01017 	ldw	r19,64(sp)
   19784:	dc801217 	ldw	r18,72(sp)
   19788:	003c6c06 	br	1893c <__alt_data_end+0xfffda13c>
   1978c:	903e031e 	bne	r18,zero,18f9c <__alt_data_end+0xfffda79c>
   19790:	003ebb06 	br	19280 <__alt_data_end+0xfffdaa80>
   19794:	103e6c1e 	bne	r2,zero,19148 <__alt_data_end+0xfffda948>
   19798:	4080004c 	andi	r2,r8,1
   1979c:	103e6a26 	beq	r2,zero,19148 <__alt_data_end+0xfffda948>
   197a0:	003e6606 	br	1913c <__alt_data_end+0xfffda93c>
   197a4:	d8c00317 	ldw	r3,12(sp)
   197a8:	00800084 	movi	r2,2
   197ac:	10c02916 	blt	r2,r3,19854 <_dtoa_r+0x167c>
   197b0:	d9000c17 	ldw	r4,48(sp)
   197b4:	003e8806 	br	191d8 <__alt_data_end+0xfffda9d8>
   197b8:	04000084 	movi	r16,2
   197bc:	003b9d06 	br	18634 <__alt_data_end+0xfffd9e34>
   197c0:	d9001317 	ldw	r4,76(sp)
   197c4:	d9000515 	stw	r4,20(sp)
   197c8:	003cd606 	br	18b24 <__alt_data_end+0xfffda324>
   197cc:	d8801317 	ldw	r2,76(sp)
   197d0:	d8800515 	stw	r2,20(sp)
   197d4:	003c2a06 	br	18880 <__alt_data_end+0xfffda080>
   197d8:	d9800317 	ldw	r6,12(sp)
   197dc:	00800084 	movi	r2,2
   197e0:	11801516 	blt	r2,r6,19838 <_dtoa_r+0x1660>
   197e4:	d9c00c17 	ldw	r7,48(sp)
   197e8:	d9c00615 	stw	r7,24(sp)
   197ec:	003df706 	br	18fcc <__alt_data_end+0xfffda7cc>
   197f0:	193d3926 	beq	r3,r4,18cd8 <__alt_data_end+0xfffda4d8>
   197f4:	00c00f04 	movi	r3,60
   197f8:	1885c83a 	sub	r2,r3,r2
   197fc:	003ddf06 	br	18f7c <__alt_data_end+0xfffda77c>
   19800:	e009883a 	mov	r4,fp
   19804:	e0001115 	stw	zero,68(fp)
   19808:	000b883a 	mov	r5,zero
   1980c:	0019cf00 	call	19cf0 <_Balloc>
   19810:	d8800715 	stw	r2,28(sp)
   19814:	d8c00717 	ldw	r3,28(sp)
   19818:	00bfffc4 	movi	r2,-1
   1981c:	01000044 	movi	r4,1
   19820:	d8800c15 	stw	r2,48(sp)
   19824:	e0c01015 	stw	r3,64(fp)
   19828:	d9000b15 	stw	r4,44(sp)
   1982c:	d8800615 	stw	r2,24(sp)
   19830:	d8002215 	stw	zero,136(sp)
   19834:	003c4106 	br	1893c <__alt_data_end+0xfffda13c>
   19838:	d8c00c17 	ldw	r3,48(sp)
   1983c:	d8c00615 	stw	r3,24(sp)
   19840:	003e7006 	br	19204 <__alt_data_end+0xfffdaa04>
   19844:	04400044 	movi	r17,1
   19848:	003b2006 	br	184cc <__alt_data_end+0xfffd9ccc>
   1984c:	000b883a 	mov	r5,zero
   19850:	003b3d06 	br	18548 <__alt_data_end+0xfffd9d48>
   19854:	d8800c17 	ldw	r2,48(sp)
   19858:	d8800615 	stw	r2,24(sp)
   1985c:	003e6906 	br	19204 <__alt_data_end+0xfffdaa04>

00019860 <__sflags>:
   19860:	28800007 	ldb	r2,0(r5)
   19864:	00c01c84 	movi	r3,114
   19868:	10c02426 	beq	r2,r3,198fc <__sflags+0x9c>
   1986c:	00c01dc4 	movi	r3,119
   19870:	10c01e26 	beq	r2,r3,198ec <__sflags+0x8c>
   19874:	00c01844 	movi	r3,97
   19878:	10c00426 	beq	r2,r3,1988c <__sflags+0x2c>
   1987c:	00800584 	movi	r2,22
   19880:	20800015 	stw	r2,0(r4)
   19884:	0005883a 	mov	r2,zero
   19888:	f800283a 	ret
   1988c:	02c08204 	movi	r11,520
   19890:	01000044 	movi	r4,1
   19894:	00804204 	movi	r2,264
   19898:	01c00ac4 	movi	r7,43
   1989c:	02bff8c4 	movi	r10,-29
   198a0:	027fff04 	movi	r9,-4
   198a4:	02001e04 	movi	r8,120
   198a8:	29400044 	addi	r5,r5,1
   198ac:	28c00007 	ldb	r3,0(r5)
   198b0:	18000626 	beq	r3,zero,198cc <__sflags+0x6c>
   198b4:	19c00826 	beq	r3,r7,198d8 <__sflags+0x78>
   198b8:	1a3ffb1e 	bne	r3,r8,198a8 <__alt_data_end+0xfffdb0a8>
   198bc:	29400044 	addi	r5,r5,1
   198c0:	28c00007 	ldb	r3,0(r5)
   198c4:	21020014 	ori	r4,r4,2048
   198c8:	183ffa1e 	bne	r3,zero,198b4 <__alt_data_end+0xfffdb0b4>
   198cc:	22c8b03a 	or	r4,r4,r11
   198d0:	31000015 	stw	r4,0(r6)
   198d4:	f800283a 	ret
   198d8:	1284703a 	and	r2,r2,r10
   198dc:	2248703a 	and	r4,r4,r9
   198e0:	10800414 	ori	r2,r2,16
   198e4:	21000094 	ori	r4,r4,2
   198e8:	003fef06 	br	198a8 <__alt_data_end+0xfffdb0a8>
   198ec:	02c18004 	movi	r11,1536
   198f0:	01000044 	movi	r4,1
   198f4:	00800204 	movi	r2,8
   198f8:	003fe706 	br	19898 <__alt_data_end+0xfffdb098>
   198fc:	0017883a 	mov	r11,zero
   19900:	0009883a 	mov	r4,zero
   19904:	00800104 	movi	r2,4
   19908:	003fe306 	br	19898 <__alt_data_end+0xfffdb098>

0001990c <_isatty_r>:
   1990c:	defffd04 	addi	sp,sp,-12
   19910:	dc000015 	stw	r16,0(sp)
   19914:	040000f4 	movhi	r16,3
   19918:	dc400115 	stw	r17,4(sp)
   1991c:	84318304 	addi	r16,r16,-14836
   19920:	2023883a 	mov	r17,r4
   19924:	2809883a 	mov	r4,r5
   19928:	dfc00215 	stw	ra,8(sp)
   1992c:	80000015 	stw	zero,0(r16)
   19930:	0028e7c0 	call	28e7c <isatty>
   19934:	00ffffc4 	movi	r3,-1
   19938:	10c00526 	beq	r2,r3,19950 <_isatty_r+0x44>
   1993c:	dfc00217 	ldw	ra,8(sp)
   19940:	dc400117 	ldw	r17,4(sp)
   19944:	dc000017 	ldw	r16,0(sp)
   19948:	dec00304 	addi	sp,sp,12
   1994c:	f800283a 	ret
   19950:	80c00017 	ldw	r3,0(r16)
   19954:	183ff926 	beq	r3,zero,1993c <__alt_data_end+0xfffdb13c>
   19958:	88c00015 	stw	r3,0(r17)
   1995c:	003ff706 	br	1993c <__alt_data_end+0xfffdb13c>

00019960 <iswspace>:
   19960:	00803fc4 	movi	r2,255
   19964:	11000836 	bltu	r2,r4,19988 <iswspace+0x28>
   19968:	008000f4 	movhi	r2,3
   1996c:	10adc904 	addi	r2,r2,-18652
   19970:	10800017 	ldw	r2,0(r2)
   19974:	1109883a 	add	r4,r2,r4
   19978:	20800043 	ldbu	r2,1(r4)
   1997c:	1080020c 	andi	r2,r2,8
   19980:	10803fcc 	andi	r2,r2,255
   19984:	f800283a 	ret
   19988:	0005883a 	mov	r2,zero
   1998c:	f800283a 	ret

00019990 <_setlocale_r>:
   19990:	30001b26 	beq	r6,zero,19a00 <_setlocale_r+0x70>
   19994:	014000f4 	movhi	r5,3
   19998:	defffe04 	addi	sp,sp,-8
   1999c:	29692204 	addi	r5,r5,-23416
   199a0:	3009883a 	mov	r4,r6
   199a4:	dc000015 	stw	r16,0(sp)
   199a8:	dfc00115 	stw	ra,4(sp)
   199ac:	3021883a 	mov	r16,r6
   199b0:	0013ef40 	call	13ef4 <strcmp>
   199b4:	1000061e 	bne	r2,zero,199d0 <_setlocale_r+0x40>
   199b8:	008000f4 	movhi	r2,3
   199bc:	10a85a04 	addi	r2,r2,-24216
   199c0:	dfc00117 	ldw	ra,4(sp)
   199c4:	dc000017 	ldw	r16,0(sp)
   199c8:	dec00204 	addi	sp,sp,8
   199cc:	f800283a 	ret
   199d0:	014000f4 	movhi	r5,3
   199d4:	29685a04 	addi	r5,r5,-24216
   199d8:	8009883a 	mov	r4,r16
   199dc:	0013ef40 	call	13ef4 <strcmp>
   199e0:	103ff526 	beq	r2,zero,199b8 <__alt_data_end+0xfffdb1b8>
   199e4:	014000f4 	movhi	r5,3
   199e8:	29650e04 	addi	r5,r5,-27592
   199ec:	8009883a 	mov	r4,r16
   199f0:	0013ef40 	call	13ef4 <strcmp>
   199f4:	103ff026 	beq	r2,zero,199b8 <__alt_data_end+0xfffdb1b8>
   199f8:	0005883a 	mov	r2,zero
   199fc:	003ff006 	br	199c0 <__alt_data_end+0xfffdb1c0>
   19a00:	008000f4 	movhi	r2,3
   19a04:	10a85a04 	addi	r2,r2,-24216
   19a08:	f800283a 	ret

00019a0c <__locale_charset>:
   19a0c:	008000f4 	movhi	r2,3
   19a10:	10adac04 	addi	r2,r2,-18768
   19a14:	f800283a 	ret

00019a18 <__locale_mb_cur_max>:
   19a18:	008000f4 	movhi	r2,3
   19a1c:	10adca04 	addi	r2,r2,-18648
   19a20:	10800017 	ldw	r2,0(r2)
   19a24:	f800283a 	ret

00019a28 <__locale_msgcharset>:
   19a28:	008000f4 	movhi	r2,3
   19a2c:	10ada404 	addi	r2,r2,-18800
   19a30:	f800283a 	ret

00019a34 <__locale_cjk_lang>:
   19a34:	0005883a 	mov	r2,zero
   19a38:	f800283a 	ret

00019a3c <_localeconv_r>:
   19a3c:	008000f4 	movhi	r2,3
   19a40:	10adb404 	addi	r2,r2,-18736
   19a44:	f800283a 	ret

00019a48 <setlocale>:
   19a48:	008000f4 	movhi	r2,3
   19a4c:	10adc604 	addi	r2,r2,-18664
   19a50:	280d883a 	mov	r6,r5
   19a54:	200b883a 	mov	r5,r4
   19a58:	11000017 	ldw	r4,0(r2)
   19a5c:	00199901 	jmpi	19990 <_setlocale_r>

00019a60 <localeconv>:
   19a60:	008000f4 	movhi	r2,3
   19a64:	10adb404 	addi	r2,r2,-18736
   19a68:	f800283a 	ret

00019a6c <_lseek_r>:
   19a6c:	defffd04 	addi	sp,sp,-12
   19a70:	2805883a 	mov	r2,r5
   19a74:	dc000015 	stw	r16,0(sp)
   19a78:	040000f4 	movhi	r16,3
   19a7c:	dc400115 	stw	r17,4(sp)
   19a80:	300b883a 	mov	r5,r6
   19a84:	84318304 	addi	r16,r16,-14836
   19a88:	2023883a 	mov	r17,r4
   19a8c:	380d883a 	mov	r6,r7
   19a90:	1009883a 	mov	r4,r2
   19a94:	dfc00215 	stw	ra,8(sp)
   19a98:	80000015 	stw	zero,0(r16)
   19a9c:	0028f680 	call	28f68 <lseek>
   19aa0:	00ffffc4 	movi	r3,-1
   19aa4:	10c00526 	beq	r2,r3,19abc <_lseek_r+0x50>
   19aa8:	dfc00217 	ldw	ra,8(sp)
   19aac:	dc400117 	ldw	r17,4(sp)
   19ab0:	dc000017 	ldw	r16,0(sp)
   19ab4:	dec00304 	addi	sp,sp,12
   19ab8:	f800283a 	ret
   19abc:	80c00017 	ldw	r3,0(r16)
   19ac0:	183ff926 	beq	r3,zero,19aa8 <__alt_data_end+0xfffdb2a8>
   19ac4:	88c00015 	stw	r3,0(r17)
   19ac8:	003ff706 	br	19aa8 <__alt_data_end+0xfffdb2a8>

00019acc <_mbrtowc_r>:
   19acc:	defff704 	addi	sp,sp,-36
   19ad0:	008000f4 	movhi	r2,3
   19ad4:	dc800715 	stw	r18,28(sp)
   19ad8:	dc400615 	stw	r17,24(sp)
   19adc:	dc000515 	stw	r16,20(sp)
   19ae0:	10adcb04 	addi	r2,r2,-18644
   19ae4:	dfc00815 	stw	ra,32(sp)
   19ae8:	2021883a 	mov	r16,r4
   19aec:	dc400917 	ldw	r17,36(sp)
   19af0:	14800017 	ldw	r18,0(r2)
   19af4:	30001626 	beq	r6,zero,19b50 <_mbrtowc_r+0x84>
   19af8:	d9400215 	stw	r5,8(sp)
   19afc:	d9800315 	stw	r6,12(sp)
   19b00:	d9c00415 	stw	r7,16(sp)
   19b04:	0019a0c0 	call	19a0c <__locale_charset>
   19b08:	d9c00417 	ldw	r7,16(sp)
   19b0c:	d9800317 	ldw	r6,12(sp)
   19b10:	d9400217 	ldw	r5,8(sp)
   19b14:	d8800015 	stw	r2,0(sp)
   19b18:	dc400115 	stw	r17,4(sp)
   19b1c:	8009883a 	mov	r4,r16
   19b20:	903ee83a 	callr	r18
   19b24:	00ffffc4 	movi	r3,-1
   19b28:	10c0031e 	bne	r2,r3,19b38 <_mbrtowc_r+0x6c>
   19b2c:	88000015 	stw	zero,0(r17)
   19b30:	00c02284 	movi	r3,138
   19b34:	80c00015 	stw	r3,0(r16)
   19b38:	dfc00817 	ldw	ra,32(sp)
   19b3c:	dc800717 	ldw	r18,28(sp)
   19b40:	dc400617 	ldw	r17,24(sp)
   19b44:	dc000517 	ldw	r16,20(sp)
   19b48:	dec00904 	addi	sp,sp,36
   19b4c:	f800283a 	ret
   19b50:	0019a0c0 	call	19a0c <__locale_charset>
   19b54:	018000f4 	movhi	r6,3
   19b58:	31a50e04 	addi	r6,r6,-27592
   19b5c:	dc400115 	stw	r17,4(sp)
   19b60:	d8800015 	stw	r2,0(sp)
   19b64:	01c00044 	movi	r7,1
   19b68:	000b883a 	mov	r5,zero
   19b6c:	8009883a 	mov	r4,r16
   19b70:	903ee83a 	callr	r18
   19b74:	003feb06 	br	19b24 <__alt_data_end+0xfffdb324>

00019b78 <mbrtowc>:
   19b78:	defff704 	addi	sp,sp,-36
   19b7c:	008000f4 	movhi	r2,3
   19b80:	dc800415 	stw	r18,16(sp)
   19b84:	dc400315 	stw	r17,12(sp)
   19b88:	10adc604 	addi	r2,r2,-18664
   19b8c:	dfc00815 	stw	ra,32(sp)
   19b90:	dd400715 	stw	r21,28(sp)
   19b94:	dd000615 	stw	r20,24(sp)
   19b98:	dcc00515 	stw	r19,20(sp)
   19b9c:	dc000215 	stw	r16,8(sp)
   19ba0:	3825883a 	mov	r18,r7
   19ba4:	14400017 	ldw	r17,0(r2)
   19ba8:	28001c26 	beq	r5,zero,19c1c <mbrtowc+0xa4>
   19bac:	008000f4 	movhi	r2,3
   19bb0:	10adcb04 	addi	r2,r2,-18644
   19bb4:	15400017 	ldw	r21,0(r2)
   19bb8:	2821883a 	mov	r16,r5
   19bbc:	2027883a 	mov	r19,r4
   19bc0:	3029883a 	mov	r20,r6
   19bc4:	0019a0c0 	call	19a0c <__locale_charset>
   19bc8:	d8800015 	stw	r2,0(sp)
   19bcc:	dc800115 	stw	r18,4(sp)
   19bd0:	a00f883a 	mov	r7,r20
   19bd4:	800d883a 	mov	r6,r16
   19bd8:	980b883a 	mov	r5,r19
   19bdc:	8809883a 	mov	r4,r17
   19be0:	a83ee83a 	callr	r21
   19be4:	00ffffc4 	movi	r3,-1
   19be8:	10c0031e 	bne	r2,r3,19bf8 <mbrtowc+0x80>
   19bec:	90000015 	stw	zero,0(r18)
   19bf0:	00c02284 	movi	r3,138
   19bf4:	88c00015 	stw	r3,0(r17)
   19bf8:	dfc00817 	ldw	ra,32(sp)
   19bfc:	dd400717 	ldw	r21,28(sp)
   19c00:	dd000617 	ldw	r20,24(sp)
   19c04:	dcc00517 	ldw	r19,20(sp)
   19c08:	dc800417 	ldw	r18,16(sp)
   19c0c:	dc400317 	ldw	r17,12(sp)
   19c10:	dc000217 	ldw	r16,8(sp)
   19c14:	dec00904 	addi	sp,sp,36
   19c18:	f800283a 	ret
   19c1c:	008000f4 	movhi	r2,3
   19c20:	10adcb04 	addi	r2,r2,-18644
   19c24:	14000017 	ldw	r16,0(r2)
   19c28:	0019a0c0 	call	19a0c <__locale_charset>
   19c2c:	018000f4 	movhi	r6,3
   19c30:	31a50e04 	addi	r6,r6,-27592
   19c34:	dc800115 	stw	r18,4(sp)
   19c38:	d8800015 	stw	r2,0(sp)
   19c3c:	01c00044 	movi	r7,1
   19c40:	000b883a 	mov	r5,zero
   19c44:	8809883a 	mov	r4,r17
   19c48:	803ee83a 	callr	r16
   19c4c:	003fe506 	br	19be4 <__alt_data_end+0xfffdb3e4>

00019c50 <__ascii_mbtowc>:
   19c50:	deffff04 	addi	sp,sp,-4
   19c54:	28000826 	beq	r5,zero,19c78 <__ascii_mbtowc+0x28>
   19c58:	30000926 	beq	r6,zero,19c80 <__ascii_mbtowc+0x30>
   19c5c:	38000b26 	beq	r7,zero,19c8c <__ascii_mbtowc+0x3c>
   19c60:	30800003 	ldbu	r2,0(r6)
   19c64:	28800015 	stw	r2,0(r5)
   19c68:	30800003 	ldbu	r2,0(r6)
   19c6c:	1004c03a 	cmpne	r2,r2,zero
   19c70:	dec00104 	addi	sp,sp,4
   19c74:	f800283a 	ret
   19c78:	d80b883a 	mov	r5,sp
   19c7c:	303ff71e 	bne	r6,zero,19c5c <__alt_data_end+0xfffdb45c>
   19c80:	0005883a 	mov	r2,zero
   19c84:	dec00104 	addi	sp,sp,4
   19c88:	f800283a 	ret
   19c8c:	00bfff84 	movi	r2,-2
   19c90:	003ff706 	br	19c70 <__alt_data_end+0xfffdb470>

00019c94 <_mbtowc_r>:
   19c94:	008000f4 	movhi	r2,3
   19c98:	defff804 	addi	sp,sp,-32
   19c9c:	10adcb04 	addi	r2,r2,-18644
   19ca0:	dfc00715 	stw	ra,28(sp)
   19ca4:	dc000615 	stw	r16,24(sp)
   19ca8:	14000017 	ldw	r16,0(r2)
   19cac:	d9000215 	stw	r4,8(sp)
   19cb0:	d9400315 	stw	r5,12(sp)
   19cb4:	d9800415 	stw	r6,16(sp)
   19cb8:	d9c00515 	stw	r7,20(sp)
   19cbc:	0019a0c0 	call	19a0c <__locale_charset>
   19cc0:	d8800015 	stw	r2,0(sp)
   19cc4:	d8800817 	ldw	r2,32(sp)
   19cc8:	d9c00517 	ldw	r7,20(sp)
   19ccc:	d9800417 	ldw	r6,16(sp)
   19cd0:	d9400317 	ldw	r5,12(sp)
   19cd4:	d9000217 	ldw	r4,8(sp)
   19cd8:	d8800115 	stw	r2,4(sp)
   19cdc:	803ee83a 	callr	r16
   19ce0:	dfc00717 	ldw	ra,28(sp)
   19ce4:	dc000617 	ldw	r16,24(sp)
   19ce8:	dec00804 	addi	sp,sp,32
   19cec:	f800283a 	ret

00019cf0 <_Balloc>:
   19cf0:	20801317 	ldw	r2,76(r4)
   19cf4:	defffc04 	addi	sp,sp,-16
   19cf8:	dc400115 	stw	r17,4(sp)
   19cfc:	dc000015 	stw	r16,0(sp)
   19d00:	dfc00315 	stw	ra,12(sp)
   19d04:	dc800215 	stw	r18,8(sp)
   19d08:	2023883a 	mov	r17,r4
   19d0c:	2821883a 	mov	r16,r5
   19d10:	10000f26 	beq	r2,zero,19d50 <_Balloc+0x60>
   19d14:	8407883a 	add	r3,r16,r16
   19d18:	18c7883a 	add	r3,r3,r3
   19d1c:	10c7883a 	add	r3,r2,r3
   19d20:	18800017 	ldw	r2,0(r3)
   19d24:	10001126 	beq	r2,zero,19d6c <_Balloc+0x7c>
   19d28:	11000017 	ldw	r4,0(r2)
   19d2c:	19000015 	stw	r4,0(r3)
   19d30:	10000415 	stw	zero,16(r2)
   19d34:	10000315 	stw	zero,12(r2)
   19d38:	dfc00317 	ldw	ra,12(sp)
   19d3c:	dc800217 	ldw	r18,8(sp)
   19d40:	dc400117 	ldw	r17,4(sp)
   19d44:	dc000017 	ldw	r16,0(sp)
   19d48:	dec00404 	addi	sp,sp,16
   19d4c:	f800283a 	ret
   19d50:	01800844 	movi	r6,33
   19d54:	01400104 	movi	r5,4
   19d58:	00222280 	call	22228 <_calloc_r>
   19d5c:	88801315 	stw	r2,76(r17)
   19d60:	103fec1e 	bne	r2,zero,19d14 <__alt_data_end+0xfffdb514>
   19d64:	0005883a 	mov	r2,zero
   19d68:	003ff306 	br	19d38 <__alt_data_end+0xfffdb538>
   19d6c:	01400044 	movi	r5,1
   19d70:	2c24983a 	sll	r18,r5,r16
   19d74:	8809883a 	mov	r4,r17
   19d78:	91800144 	addi	r6,r18,5
   19d7c:	318d883a 	add	r6,r6,r6
   19d80:	318d883a 	add	r6,r6,r6
   19d84:	00222280 	call	22228 <_calloc_r>
   19d88:	103ff626 	beq	r2,zero,19d64 <__alt_data_end+0xfffdb564>
   19d8c:	14000115 	stw	r16,4(r2)
   19d90:	14800215 	stw	r18,8(r2)
   19d94:	003fe606 	br	19d30 <__alt_data_end+0xfffdb530>

00019d98 <_Bfree>:
   19d98:	28000826 	beq	r5,zero,19dbc <_Bfree+0x24>
   19d9c:	28c00117 	ldw	r3,4(r5)
   19da0:	20801317 	ldw	r2,76(r4)
   19da4:	18c7883a 	add	r3,r3,r3
   19da8:	18c7883a 	add	r3,r3,r3
   19dac:	10c5883a 	add	r2,r2,r3
   19db0:	10c00017 	ldw	r3,0(r2)
   19db4:	28c00015 	stw	r3,0(r5)
   19db8:	11400015 	stw	r5,0(r2)
   19dbc:	f800283a 	ret

00019dc0 <__multadd>:
   19dc0:	defff704 	addi	sp,sp,-36
   19dc4:	dc800215 	stw	r18,8(sp)
   19dc8:	2c800417 	ldw	r18,16(r5)
   19dcc:	dd800615 	stw	r22,24(sp)
   19dd0:	dd400515 	stw	r21,20(sp)
   19dd4:	dd000415 	stw	r20,16(sp)
   19dd8:	dcc00315 	stw	r19,12(sp)
   19ddc:	dc400115 	stw	r17,4(sp)
   19de0:	dc000015 	stw	r16,0(sp)
   19de4:	dfc00815 	stw	ra,32(sp)
   19de8:	ddc00715 	stw	r23,28(sp)
   19dec:	2827883a 	mov	r19,r5
   19df0:	2029883a 	mov	r20,r4
   19df4:	3023883a 	mov	r17,r6
   19df8:	3821883a 	mov	r16,r7
   19dfc:	2d400504 	addi	r21,r5,20
   19e00:	002d883a 	mov	r22,zero
   19e04:	adc00017 	ldw	r23,0(r21)
   19e08:	880b883a 	mov	r5,r17
   19e0c:	ad400104 	addi	r21,r21,4
   19e10:	b93fffcc 	andi	r4,r23,65535
   19e14:	0025f840 	call	25f84 <__mulsi3>
   19e18:	b808d43a 	srli	r4,r23,16
   19e1c:	880b883a 	mov	r5,r17
   19e20:	1421883a 	add	r16,r2,r16
   19e24:	0025f840 	call	25f84 <__mulsi3>
   19e28:	800ed43a 	srli	r7,r16,16
   19e2c:	80ffffcc 	andi	r3,r16,65535
   19e30:	b5800044 	addi	r22,r22,1
   19e34:	11c5883a 	add	r2,r2,r7
   19e38:	100e943a 	slli	r7,r2,16
   19e3c:	1020d43a 	srli	r16,r2,16
   19e40:	38c7883a 	add	r3,r7,r3
   19e44:	a8ffff15 	stw	r3,-4(r21)
   19e48:	b4bfee16 	blt	r22,r18,19e04 <__alt_data_end+0xfffdb604>
   19e4c:	80000926 	beq	r16,zero,19e74 <__multadd+0xb4>
   19e50:	98800217 	ldw	r2,8(r19)
   19e54:	9080130e 	bge	r18,r2,19ea4 <__multadd+0xe4>
   19e58:	90800144 	addi	r2,r18,5
   19e5c:	1085883a 	add	r2,r2,r2
   19e60:	1085883a 	add	r2,r2,r2
   19e64:	9885883a 	add	r2,r19,r2
   19e68:	14000015 	stw	r16,0(r2)
   19e6c:	94800044 	addi	r18,r18,1
   19e70:	9c800415 	stw	r18,16(r19)
   19e74:	9805883a 	mov	r2,r19
   19e78:	dfc00817 	ldw	ra,32(sp)
   19e7c:	ddc00717 	ldw	r23,28(sp)
   19e80:	dd800617 	ldw	r22,24(sp)
   19e84:	dd400517 	ldw	r21,20(sp)
   19e88:	dd000417 	ldw	r20,16(sp)
   19e8c:	dcc00317 	ldw	r19,12(sp)
   19e90:	dc800217 	ldw	r18,8(sp)
   19e94:	dc400117 	ldw	r17,4(sp)
   19e98:	dc000017 	ldw	r16,0(sp)
   19e9c:	dec00904 	addi	sp,sp,36
   19ea0:	f800283a 	ret
   19ea4:	99400117 	ldw	r5,4(r19)
   19ea8:	a009883a 	mov	r4,r20
   19eac:	29400044 	addi	r5,r5,1
   19eb0:	0019cf00 	call	19cf0 <_Balloc>
   19eb4:	99800417 	ldw	r6,16(r19)
   19eb8:	99400304 	addi	r5,r19,12
   19ebc:	11000304 	addi	r4,r2,12
   19ec0:	31800084 	addi	r6,r6,2
   19ec4:	318d883a 	add	r6,r6,r6
   19ec8:	318d883a 	add	r6,r6,r6
   19ecc:	1023883a 	mov	r17,r2
   19ed0:	0012fb00 	call	12fb0 <memcpy>
   19ed4:	98000a26 	beq	r19,zero,19f00 <__multadd+0x140>
   19ed8:	98c00117 	ldw	r3,4(r19)
   19edc:	a0801317 	ldw	r2,76(r20)
   19ee0:	18c7883a 	add	r3,r3,r3
   19ee4:	18c7883a 	add	r3,r3,r3
   19ee8:	10c5883a 	add	r2,r2,r3
   19eec:	10c00017 	ldw	r3,0(r2)
   19ef0:	98c00015 	stw	r3,0(r19)
   19ef4:	14c00015 	stw	r19,0(r2)
   19ef8:	8827883a 	mov	r19,r17
   19efc:	003fd606 	br	19e58 <__alt_data_end+0xfffdb658>
   19f00:	8827883a 	mov	r19,r17
   19f04:	003fd406 	br	19e58 <__alt_data_end+0xfffdb658>

00019f08 <__s2b>:
   19f08:	defff904 	addi	sp,sp,-28
   19f0c:	dc400115 	stw	r17,4(sp)
   19f10:	dc000015 	stw	r16,0(sp)
   19f14:	2023883a 	mov	r17,r4
   19f18:	2821883a 	mov	r16,r5
   19f1c:	39000204 	addi	r4,r7,8
   19f20:	01400244 	movi	r5,9
   19f24:	dcc00315 	stw	r19,12(sp)
   19f28:	dc800215 	stw	r18,8(sp)
   19f2c:	dfc00615 	stw	ra,24(sp)
   19f30:	dd400515 	stw	r21,20(sp)
   19f34:	dd000415 	stw	r20,16(sp)
   19f38:	3825883a 	mov	r18,r7
   19f3c:	3027883a 	mov	r19,r6
   19f40:	0025dd00 	call	25dd0 <__divsi3>
   19f44:	00c00044 	movi	r3,1
   19f48:	000b883a 	mov	r5,zero
   19f4c:	1880030e 	bge	r3,r2,19f5c <__s2b+0x54>
   19f50:	18c7883a 	add	r3,r3,r3
   19f54:	29400044 	addi	r5,r5,1
   19f58:	18bffd16 	blt	r3,r2,19f50 <__alt_data_end+0xfffdb750>
   19f5c:	8809883a 	mov	r4,r17
   19f60:	0019cf00 	call	19cf0 <_Balloc>
   19f64:	d8c00717 	ldw	r3,28(sp)
   19f68:	10c00515 	stw	r3,20(r2)
   19f6c:	00c00044 	movi	r3,1
   19f70:	10c00415 	stw	r3,16(r2)
   19f74:	00c00244 	movi	r3,9
   19f78:	1cc0210e 	bge	r3,r19,1a000 <__s2b+0xf8>
   19f7c:	80eb883a 	add	r21,r16,r3
   19f80:	a829883a 	mov	r20,r21
   19f84:	84e1883a 	add	r16,r16,r19
   19f88:	a1c00007 	ldb	r7,0(r20)
   19f8c:	01800284 	movi	r6,10
   19f90:	a5000044 	addi	r20,r20,1
   19f94:	100b883a 	mov	r5,r2
   19f98:	39fff404 	addi	r7,r7,-48
   19f9c:	8809883a 	mov	r4,r17
   19fa0:	0019dc00 	call	19dc0 <__multadd>
   19fa4:	a43ff81e 	bne	r20,r16,19f88 <__alt_data_end+0xfffdb788>
   19fa8:	ace1883a 	add	r16,r21,r19
   19fac:	843ffe04 	addi	r16,r16,-8
   19fb0:	9c800a0e 	bge	r19,r18,19fdc <__s2b+0xd4>
   19fb4:	94e5c83a 	sub	r18,r18,r19
   19fb8:	84a5883a 	add	r18,r16,r18
   19fbc:	81c00007 	ldb	r7,0(r16)
   19fc0:	01800284 	movi	r6,10
   19fc4:	84000044 	addi	r16,r16,1
   19fc8:	100b883a 	mov	r5,r2
   19fcc:	39fff404 	addi	r7,r7,-48
   19fd0:	8809883a 	mov	r4,r17
   19fd4:	0019dc00 	call	19dc0 <__multadd>
   19fd8:	84bff81e 	bne	r16,r18,19fbc <__alt_data_end+0xfffdb7bc>
   19fdc:	dfc00617 	ldw	ra,24(sp)
   19fe0:	dd400517 	ldw	r21,20(sp)
   19fe4:	dd000417 	ldw	r20,16(sp)
   19fe8:	dcc00317 	ldw	r19,12(sp)
   19fec:	dc800217 	ldw	r18,8(sp)
   19ff0:	dc400117 	ldw	r17,4(sp)
   19ff4:	dc000017 	ldw	r16,0(sp)
   19ff8:	dec00704 	addi	sp,sp,28
   19ffc:	f800283a 	ret
   1a000:	84000284 	addi	r16,r16,10
   1a004:	1827883a 	mov	r19,r3
   1a008:	003fe906 	br	19fb0 <__alt_data_end+0xfffdb7b0>

0001a00c <__hi0bits>:
   1a00c:	20bfffec 	andhi	r2,r4,65535
   1a010:	1000141e 	bne	r2,zero,1a064 <__hi0bits+0x58>
   1a014:	2008943a 	slli	r4,r4,16
   1a018:	00800404 	movi	r2,16
   1a01c:	20ffc02c 	andhi	r3,r4,65280
   1a020:	1800021e 	bne	r3,zero,1a02c <__hi0bits+0x20>
   1a024:	2008923a 	slli	r4,r4,8
   1a028:	10800204 	addi	r2,r2,8
   1a02c:	20fc002c 	andhi	r3,r4,61440
   1a030:	1800021e 	bne	r3,zero,1a03c <__hi0bits+0x30>
   1a034:	2008913a 	slli	r4,r4,4
   1a038:	10800104 	addi	r2,r2,4
   1a03c:	20f0002c 	andhi	r3,r4,49152
   1a040:	1800031e 	bne	r3,zero,1a050 <__hi0bits+0x44>
   1a044:	2109883a 	add	r4,r4,r4
   1a048:	10800084 	addi	r2,r2,2
   1a04c:	2109883a 	add	r4,r4,r4
   1a050:	20000316 	blt	r4,zero,1a060 <__hi0bits+0x54>
   1a054:	2110002c 	andhi	r4,r4,16384
   1a058:	2000041e 	bne	r4,zero,1a06c <__hi0bits+0x60>
   1a05c:	00800804 	movi	r2,32
   1a060:	f800283a 	ret
   1a064:	0005883a 	mov	r2,zero
   1a068:	003fec06 	br	1a01c <__alt_data_end+0xfffdb81c>
   1a06c:	10800044 	addi	r2,r2,1
   1a070:	f800283a 	ret

0001a074 <__lo0bits>:
   1a074:	20c00017 	ldw	r3,0(r4)
   1a078:	188001cc 	andi	r2,r3,7
   1a07c:	10000826 	beq	r2,zero,1a0a0 <__lo0bits+0x2c>
   1a080:	1880004c 	andi	r2,r3,1
   1a084:	1000211e 	bne	r2,zero,1a10c <__lo0bits+0x98>
   1a088:	1880008c 	andi	r2,r3,2
   1a08c:	1000211e 	bne	r2,zero,1a114 <__lo0bits+0xa0>
   1a090:	1806d0ba 	srli	r3,r3,2
   1a094:	00800084 	movi	r2,2
   1a098:	20c00015 	stw	r3,0(r4)
   1a09c:	f800283a 	ret
   1a0a0:	18bfffcc 	andi	r2,r3,65535
   1a0a4:	10001326 	beq	r2,zero,1a0f4 <__lo0bits+0x80>
   1a0a8:	0005883a 	mov	r2,zero
   1a0ac:	19403fcc 	andi	r5,r3,255
   1a0b0:	2800021e 	bne	r5,zero,1a0bc <__lo0bits+0x48>
   1a0b4:	1806d23a 	srli	r3,r3,8
   1a0b8:	10800204 	addi	r2,r2,8
   1a0bc:	194003cc 	andi	r5,r3,15
   1a0c0:	2800021e 	bne	r5,zero,1a0cc <__lo0bits+0x58>
   1a0c4:	1806d13a 	srli	r3,r3,4
   1a0c8:	10800104 	addi	r2,r2,4
   1a0cc:	194000cc 	andi	r5,r3,3
   1a0d0:	2800021e 	bne	r5,zero,1a0dc <__lo0bits+0x68>
   1a0d4:	1806d0ba 	srli	r3,r3,2
   1a0d8:	10800084 	addi	r2,r2,2
   1a0dc:	1940004c 	andi	r5,r3,1
   1a0e0:	2800081e 	bne	r5,zero,1a104 <__lo0bits+0x90>
   1a0e4:	1806d07a 	srli	r3,r3,1
   1a0e8:	1800051e 	bne	r3,zero,1a100 <__lo0bits+0x8c>
   1a0ec:	00800804 	movi	r2,32
   1a0f0:	f800283a 	ret
   1a0f4:	1806d43a 	srli	r3,r3,16
   1a0f8:	00800404 	movi	r2,16
   1a0fc:	003feb06 	br	1a0ac <__alt_data_end+0xfffdb8ac>
   1a100:	10800044 	addi	r2,r2,1
   1a104:	20c00015 	stw	r3,0(r4)
   1a108:	f800283a 	ret
   1a10c:	0005883a 	mov	r2,zero
   1a110:	f800283a 	ret
   1a114:	1806d07a 	srli	r3,r3,1
   1a118:	00800044 	movi	r2,1
   1a11c:	20c00015 	stw	r3,0(r4)
   1a120:	f800283a 	ret

0001a124 <__i2b>:
   1a124:	defffd04 	addi	sp,sp,-12
   1a128:	dc000015 	stw	r16,0(sp)
   1a12c:	04000044 	movi	r16,1
   1a130:	dc400115 	stw	r17,4(sp)
   1a134:	2823883a 	mov	r17,r5
   1a138:	800b883a 	mov	r5,r16
   1a13c:	dfc00215 	stw	ra,8(sp)
   1a140:	0019cf00 	call	19cf0 <_Balloc>
   1a144:	14400515 	stw	r17,20(r2)
   1a148:	14000415 	stw	r16,16(r2)
   1a14c:	dfc00217 	ldw	ra,8(sp)
   1a150:	dc400117 	ldw	r17,4(sp)
   1a154:	dc000017 	ldw	r16,0(sp)
   1a158:	dec00304 	addi	sp,sp,12
   1a15c:	f800283a 	ret

0001a160 <__multiply>:
   1a160:	deffef04 	addi	sp,sp,-68
   1a164:	dc400815 	stw	r17,32(sp)
   1a168:	dc000715 	stw	r16,28(sp)
   1a16c:	34400417 	ldw	r17,16(r6)
   1a170:	2c000417 	ldw	r16,16(r5)
   1a174:	dd800d15 	stw	r22,52(sp)
   1a178:	dc800915 	stw	r18,36(sp)
   1a17c:	dfc01015 	stw	ra,64(sp)
   1a180:	df000f15 	stw	fp,60(sp)
   1a184:	ddc00e15 	stw	r23,56(sp)
   1a188:	dd400c15 	stw	r21,48(sp)
   1a18c:	dd000b15 	stw	r20,44(sp)
   1a190:	dcc00a15 	stw	r19,40(sp)
   1a194:	2825883a 	mov	r18,r5
   1a198:	302d883a 	mov	r22,r6
   1a19c:	8440050e 	bge	r16,r17,1a1b4 <__multiply+0x54>
   1a1a0:	8007883a 	mov	r3,r16
   1a1a4:	3025883a 	mov	r18,r6
   1a1a8:	8821883a 	mov	r16,r17
   1a1ac:	282d883a 	mov	r22,r5
   1a1b0:	1823883a 	mov	r17,r3
   1a1b4:	90800217 	ldw	r2,8(r18)
   1a1b8:	8447883a 	add	r3,r16,r17
   1a1bc:	d8c00215 	stw	r3,8(sp)
   1a1c0:	91400117 	ldw	r5,4(r18)
   1a1c4:	10c0010e 	bge	r2,r3,1a1cc <__multiply+0x6c>
   1a1c8:	29400044 	addi	r5,r5,1
   1a1cc:	0019cf00 	call	19cf0 <_Balloc>
   1a1d0:	d8c00217 	ldw	r3,8(sp)
   1a1d4:	d8800615 	stw	r2,24(sp)
   1a1d8:	18eb883a 	add	r21,r3,r3
   1a1dc:	ad6b883a 	add	r21,r21,r21
   1a1e0:	10c00504 	addi	r3,r2,20
   1a1e4:	1d6b883a 	add	r21,r3,r21
   1a1e8:	d8c00115 	stw	r3,4(sp)
   1a1ec:	dd400315 	stw	r21,12(sp)
   1a1f0:	1805883a 	mov	r2,r3
   1a1f4:	1d40042e 	bgeu	r3,r21,1a208 <__multiply+0xa8>
   1a1f8:	d8c00317 	ldw	r3,12(sp)
   1a1fc:	10000015 	stw	zero,0(r2)
   1a200:	10800104 	addi	r2,r2,4
   1a204:	10fffc36 	bltu	r2,r3,1a1f8 <__alt_data_end+0xfffdb9f8>
   1a208:	8c63883a 	add	r17,r17,r17
   1a20c:	b5800504 	addi	r22,r22,20
   1a210:	8c63883a 	add	r17,r17,r17
   1a214:	94800504 	addi	r18,r18,20
   1a218:	8421883a 	add	r16,r16,r16
   1a21c:	b463883a 	add	r17,r22,r17
   1a220:	8421883a 	add	r16,r16,r16
   1a224:	dd800015 	stw	r22,0(sp)
   1a228:	dc800415 	stw	r18,16(sp)
   1a22c:	dc400515 	stw	r17,20(sp)
   1a230:	9429883a 	add	r20,r18,r16
   1a234:	b4404f2e 	bgeu	r22,r17,1a374 <__multiply+0x214>
   1a238:	d8c00017 	ldw	r3,0(sp)
   1a23c:	1c800017 	ldw	r18,0(r3)
   1a240:	947fffcc 	andi	r17,r18,65535
   1a244:	88001e26 	beq	r17,zero,1a2c0 <__multiply+0x160>
   1a248:	dd800117 	ldw	r22,4(sp)
   1a24c:	dd400417 	ldw	r21,16(sp)
   1a250:	0027883a 	mov	r19,zero
   1a254:	ac800017 	ldw	r18,0(r21)
   1a258:	b4000017 	ldw	r16,0(r22)
   1a25c:	880b883a 	mov	r5,r17
   1a260:	913fffcc 	andi	r4,r18,65535
   1a264:	0025f840 	call	25f84 <__mulsi3>
   1a268:	9008d43a 	srli	r4,r18,16
   1a26c:	84bfffcc 	andi	r18,r16,65535
   1a270:	1485883a 	add	r2,r2,r18
   1a274:	14e5883a 	add	r18,r2,r19
   1a278:	8020d43a 	srli	r16,r16,16
   1a27c:	9026d43a 	srli	r19,r18,16
   1a280:	880b883a 	mov	r5,r17
   1a284:	0025f840 	call	25f84 <__mulsi3>
   1a288:	1405883a 	add	r2,r2,r16
   1a28c:	14e1883a 	add	r16,r2,r19
   1a290:	90ffffcc 	andi	r3,r18,65535
   1a294:	8024943a 	slli	r18,r16,16
   1a298:	ad400104 	addi	r21,r21,4
   1a29c:	b005883a 	mov	r2,r22
   1a2a0:	90c6b03a 	or	r3,r18,r3
   1a2a4:	b0c00015 	stw	r3,0(r22)
   1a2a8:	8026d43a 	srli	r19,r16,16
   1a2ac:	b5800104 	addi	r22,r22,4
   1a2b0:	ad3fe836 	bltu	r21,r20,1a254 <__alt_data_end+0xfffdba54>
   1a2b4:	d8c00017 	ldw	r3,0(sp)
   1a2b8:	14c00115 	stw	r19,4(r2)
   1a2bc:	1c800017 	ldw	r18,0(r3)
   1a2c0:	9024d43a 	srli	r18,r18,16
   1a2c4:	90002226 	beq	r18,zero,1a350 <__multiply+0x1f0>
   1a2c8:	d8c00117 	ldw	r3,4(sp)
   1a2cc:	dd800417 	ldw	r22,16(sp)
   1a2d0:	002f883a 	mov	r23,zero
   1a2d4:	1f000017 	ldw	fp,0(r3)
   1a2d8:	1823883a 	mov	r17,r3
   1a2dc:	182b883a 	mov	r21,r3
   1a2e0:	e021883a 	mov	r16,fp
   1a2e4:	00000106 	br	1a2ec <__multiply+0x18c>
   1a2e8:	982b883a 	mov	r21,r19
   1a2ec:	b100000b 	ldhu	r4,0(r22)
   1a2f0:	8020d43a 	srli	r16,r16,16
   1a2f4:	900b883a 	mov	r5,r18
   1a2f8:	0025f840 	call	25f84 <__mulsi3>
   1a2fc:	1405883a 	add	r2,r2,r16
   1a300:	15ef883a 	add	r23,r2,r23
   1a304:	b804943a 	slli	r2,r23,16
   1a308:	e0ffffcc 	andi	r3,fp,65535
   1a30c:	8c400104 	addi	r17,r17,4
   1a310:	10c6b03a 	or	r3,r2,r3
   1a314:	88ffff15 	stw	r3,-4(r17)
   1a318:	b5800104 	addi	r22,r22,4
   1a31c:	b13fff17 	ldw	r4,-4(r22)
   1a320:	acc00104 	addi	r19,r21,4
   1a324:	900b883a 	mov	r5,r18
   1a328:	2008d43a 	srli	r4,r4,16
   1a32c:	9c000017 	ldw	r16,0(r19)
   1a330:	0025f840 	call	25f84 <__mulsi3>
   1a334:	b806d43a 	srli	r3,r23,16
   1a338:	813fffcc 	andi	r4,r16,65535
   1a33c:	1105883a 	add	r2,r2,r4
   1a340:	10f9883a 	add	fp,r2,r3
   1a344:	e02ed43a 	srli	r23,fp,16
   1a348:	b53fe736 	bltu	r22,r20,1a2e8 <__alt_data_end+0xfffdbae8>
   1a34c:	af000115 	stw	fp,4(r21)
   1a350:	d8c00017 	ldw	r3,0(sp)
   1a354:	d9000517 	ldw	r4,20(sp)
   1a358:	18c00104 	addi	r3,r3,4
   1a35c:	d8c00015 	stw	r3,0(sp)
   1a360:	d8c00117 	ldw	r3,4(sp)
   1a364:	18c00104 	addi	r3,r3,4
   1a368:	d8c00115 	stw	r3,4(sp)
   1a36c:	d8c00017 	ldw	r3,0(sp)
   1a370:	193fb136 	bltu	r3,r4,1a238 <__alt_data_end+0xfffdba38>
   1a374:	d8c00217 	ldw	r3,8(sp)
   1a378:	00c00c0e 	bge	zero,r3,1a3ac <__multiply+0x24c>
   1a37c:	d8c00317 	ldw	r3,12(sp)
   1a380:	18bfff17 	ldw	r2,-4(r3)
   1a384:	1d7fff04 	addi	r21,r3,-4
   1a388:	10000326 	beq	r2,zero,1a398 <__multiply+0x238>
   1a38c:	00000706 	br	1a3ac <__multiply+0x24c>
   1a390:	a8800017 	ldw	r2,0(r21)
   1a394:	1000051e 	bne	r2,zero,1a3ac <__multiply+0x24c>
   1a398:	d8c00217 	ldw	r3,8(sp)
   1a39c:	ad7fff04 	addi	r21,r21,-4
   1a3a0:	18ffffc4 	addi	r3,r3,-1
   1a3a4:	d8c00215 	stw	r3,8(sp)
   1a3a8:	183ff91e 	bne	r3,zero,1a390 <__alt_data_end+0xfffdbb90>
   1a3ac:	d8c00617 	ldw	r3,24(sp)
   1a3b0:	d9000217 	ldw	r4,8(sp)
   1a3b4:	1805883a 	mov	r2,r3
   1a3b8:	19000415 	stw	r4,16(r3)
   1a3bc:	dfc01017 	ldw	ra,64(sp)
   1a3c0:	df000f17 	ldw	fp,60(sp)
   1a3c4:	ddc00e17 	ldw	r23,56(sp)
   1a3c8:	dd800d17 	ldw	r22,52(sp)
   1a3cc:	dd400c17 	ldw	r21,48(sp)
   1a3d0:	dd000b17 	ldw	r20,44(sp)
   1a3d4:	dcc00a17 	ldw	r19,40(sp)
   1a3d8:	dc800917 	ldw	r18,36(sp)
   1a3dc:	dc400817 	ldw	r17,32(sp)
   1a3e0:	dc000717 	ldw	r16,28(sp)
   1a3e4:	dec01104 	addi	sp,sp,68
   1a3e8:	f800283a 	ret

0001a3ec <__pow5mult>:
   1a3ec:	defffa04 	addi	sp,sp,-24
   1a3f0:	dcc00315 	stw	r19,12(sp)
   1a3f4:	dc000015 	stw	r16,0(sp)
   1a3f8:	dfc00515 	stw	ra,20(sp)
   1a3fc:	dd000415 	stw	r20,16(sp)
   1a400:	dc800215 	stw	r18,8(sp)
   1a404:	dc400115 	stw	r17,4(sp)
   1a408:	308000cc 	andi	r2,r6,3
   1a40c:	3021883a 	mov	r16,r6
   1a410:	2027883a 	mov	r19,r4
   1a414:	10002f1e 	bne	r2,zero,1a4d4 <__pow5mult+0xe8>
   1a418:	2825883a 	mov	r18,r5
   1a41c:	8021d0ba 	srai	r16,r16,2
   1a420:	80001a26 	beq	r16,zero,1a48c <__pow5mult+0xa0>
   1a424:	9c401217 	ldw	r17,72(r19)
   1a428:	8800061e 	bne	r17,zero,1a444 <__pow5mult+0x58>
   1a42c:	00003406 	br	1a500 <__pow5mult+0x114>
   1a430:	8021d07a 	srai	r16,r16,1
   1a434:	80001526 	beq	r16,zero,1a48c <__pow5mult+0xa0>
   1a438:	88800017 	ldw	r2,0(r17)
   1a43c:	10001c26 	beq	r2,zero,1a4b0 <__pow5mult+0xc4>
   1a440:	1023883a 	mov	r17,r2
   1a444:	8080004c 	andi	r2,r16,1
   1a448:	103ff926 	beq	r2,zero,1a430 <__alt_data_end+0xfffdbc30>
   1a44c:	880d883a 	mov	r6,r17
   1a450:	900b883a 	mov	r5,r18
   1a454:	9809883a 	mov	r4,r19
   1a458:	001a1600 	call	1a160 <__multiply>
   1a45c:	90001b26 	beq	r18,zero,1a4cc <__pow5mult+0xe0>
   1a460:	91000117 	ldw	r4,4(r18)
   1a464:	98c01317 	ldw	r3,76(r19)
   1a468:	8021d07a 	srai	r16,r16,1
   1a46c:	2109883a 	add	r4,r4,r4
   1a470:	2109883a 	add	r4,r4,r4
   1a474:	1907883a 	add	r3,r3,r4
   1a478:	19000017 	ldw	r4,0(r3)
   1a47c:	91000015 	stw	r4,0(r18)
   1a480:	1c800015 	stw	r18,0(r3)
   1a484:	1025883a 	mov	r18,r2
   1a488:	803feb1e 	bne	r16,zero,1a438 <__alt_data_end+0xfffdbc38>
   1a48c:	9005883a 	mov	r2,r18
   1a490:	dfc00517 	ldw	ra,20(sp)
   1a494:	dd000417 	ldw	r20,16(sp)
   1a498:	dcc00317 	ldw	r19,12(sp)
   1a49c:	dc800217 	ldw	r18,8(sp)
   1a4a0:	dc400117 	ldw	r17,4(sp)
   1a4a4:	dc000017 	ldw	r16,0(sp)
   1a4a8:	dec00604 	addi	sp,sp,24
   1a4ac:	f800283a 	ret
   1a4b0:	880d883a 	mov	r6,r17
   1a4b4:	880b883a 	mov	r5,r17
   1a4b8:	9809883a 	mov	r4,r19
   1a4bc:	001a1600 	call	1a160 <__multiply>
   1a4c0:	88800015 	stw	r2,0(r17)
   1a4c4:	10000015 	stw	zero,0(r2)
   1a4c8:	003fdd06 	br	1a440 <__alt_data_end+0xfffdbc40>
   1a4cc:	1025883a 	mov	r18,r2
   1a4d0:	003fd706 	br	1a430 <__alt_data_end+0xfffdbc30>
   1a4d4:	10bfffc4 	addi	r2,r2,-1
   1a4d8:	1085883a 	add	r2,r2,r2
   1a4dc:	00c000f4 	movhi	r3,3
   1a4e0:	18e92504 	addi	r3,r3,-23404
   1a4e4:	1085883a 	add	r2,r2,r2
   1a4e8:	1885883a 	add	r2,r3,r2
   1a4ec:	11800017 	ldw	r6,0(r2)
   1a4f0:	000f883a 	mov	r7,zero
   1a4f4:	0019dc00 	call	19dc0 <__multadd>
   1a4f8:	1025883a 	mov	r18,r2
   1a4fc:	003fc706 	br	1a41c <__alt_data_end+0xfffdbc1c>
   1a500:	05000044 	movi	r20,1
   1a504:	a00b883a 	mov	r5,r20
   1a508:	9809883a 	mov	r4,r19
   1a50c:	0019cf00 	call	19cf0 <_Balloc>
   1a510:	1023883a 	mov	r17,r2
   1a514:	00809c44 	movi	r2,625
   1a518:	88800515 	stw	r2,20(r17)
   1a51c:	8d000415 	stw	r20,16(r17)
   1a520:	9c401215 	stw	r17,72(r19)
   1a524:	88000015 	stw	zero,0(r17)
   1a528:	003fc606 	br	1a444 <__alt_data_end+0xfffdbc44>

0001a52c <__lshift>:
   1a52c:	defff904 	addi	sp,sp,-28
   1a530:	dd400515 	stw	r21,20(sp)
   1a534:	dcc00315 	stw	r19,12(sp)
   1a538:	302bd17a 	srai	r21,r6,5
   1a53c:	2cc00417 	ldw	r19,16(r5)
   1a540:	28800217 	ldw	r2,8(r5)
   1a544:	dd000415 	stw	r20,16(sp)
   1a548:	ace7883a 	add	r19,r21,r19
   1a54c:	dc800215 	stw	r18,8(sp)
   1a550:	dc400115 	stw	r17,4(sp)
   1a554:	dc000015 	stw	r16,0(sp)
   1a558:	dfc00615 	stw	ra,24(sp)
   1a55c:	9c000044 	addi	r16,r19,1
   1a560:	2823883a 	mov	r17,r5
   1a564:	3029883a 	mov	r20,r6
   1a568:	2025883a 	mov	r18,r4
   1a56c:	29400117 	ldw	r5,4(r5)
   1a570:	1400030e 	bge	r2,r16,1a580 <__lshift+0x54>
   1a574:	1085883a 	add	r2,r2,r2
   1a578:	29400044 	addi	r5,r5,1
   1a57c:	143ffd16 	blt	r2,r16,1a574 <__alt_data_end+0xfffdbd74>
   1a580:	9009883a 	mov	r4,r18
   1a584:	0019cf00 	call	19cf0 <_Balloc>
   1a588:	10c00504 	addi	r3,r2,20
   1a58c:	0540070e 	bge	zero,r21,1a5ac <__lshift+0x80>
   1a590:	ad6b883a 	add	r21,r21,r21
   1a594:	ad6b883a 	add	r21,r21,r21
   1a598:	1809883a 	mov	r4,r3
   1a59c:	1d47883a 	add	r3,r3,r21
   1a5a0:	20000015 	stw	zero,0(r4)
   1a5a4:	21000104 	addi	r4,r4,4
   1a5a8:	193ffd1e 	bne	r3,r4,1a5a0 <__alt_data_end+0xfffdbda0>
   1a5ac:	8a000417 	ldw	r8,16(r17)
   1a5b0:	89000504 	addi	r4,r17,20
   1a5b4:	a18007cc 	andi	r6,r20,31
   1a5b8:	4211883a 	add	r8,r8,r8
   1a5bc:	4211883a 	add	r8,r8,r8
   1a5c0:	2211883a 	add	r8,r4,r8
   1a5c4:	30002326 	beq	r6,zero,1a654 <__lshift+0x128>
   1a5c8:	02400804 	movi	r9,32
   1a5cc:	4993c83a 	sub	r9,r9,r6
   1a5d0:	000b883a 	mov	r5,zero
   1a5d4:	21c00017 	ldw	r7,0(r4)
   1a5d8:	1815883a 	mov	r10,r3
   1a5dc:	18c00104 	addi	r3,r3,4
   1a5e0:	398e983a 	sll	r7,r7,r6
   1a5e4:	21000104 	addi	r4,r4,4
   1a5e8:	394ab03a 	or	r5,r7,r5
   1a5ec:	197fff15 	stw	r5,-4(r3)
   1a5f0:	217fff17 	ldw	r5,-4(r4)
   1a5f4:	2a4ad83a 	srl	r5,r5,r9
   1a5f8:	223ff636 	bltu	r4,r8,1a5d4 <__alt_data_end+0xfffdbdd4>
   1a5fc:	51400115 	stw	r5,4(r10)
   1a600:	28001a1e 	bne	r5,zero,1a66c <__lshift+0x140>
   1a604:	843fffc4 	addi	r16,r16,-1
   1a608:	14000415 	stw	r16,16(r2)
   1a60c:	88000826 	beq	r17,zero,1a630 <__lshift+0x104>
   1a610:	89000117 	ldw	r4,4(r17)
   1a614:	90c01317 	ldw	r3,76(r18)
   1a618:	2109883a 	add	r4,r4,r4
   1a61c:	2109883a 	add	r4,r4,r4
   1a620:	1907883a 	add	r3,r3,r4
   1a624:	19000017 	ldw	r4,0(r3)
   1a628:	89000015 	stw	r4,0(r17)
   1a62c:	1c400015 	stw	r17,0(r3)
   1a630:	dfc00617 	ldw	ra,24(sp)
   1a634:	dd400517 	ldw	r21,20(sp)
   1a638:	dd000417 	ldw	r20,16(sp)
   1a63c:	dcc00317 	ldw	r19,12(sp)
   1a640:	dc800217 	ldw	r18,8(sp)
   1a644:	dc400117 	ldw	r17,4(sp)
   1a648:	dc000017 	ldw	r16,0(sp)
   1a64c:	dec00704 	addi	sp,sp,28
   1a650:	f800283a 	ret
   1a654:	21400017 	ldw	r5,0(r4)
   1a658:	18c00104 	addi	r3,r3,4
   1a65c:	21000104 	addi	r4,r4,4
   1a660:	197fff15 	stw	r5,-4(r3)
   1a664:	223ffb36 	bltu	r4,r8,1a654 <__alt_data_end+0xfffdbe54>
   1a668:	003fe606 	br	1a604 <__alt_data_end+0xfffdbe04>
   1a66c:	9c000084 	addi	r16,r19,2
   1a670:	003fe406 	br	1a604 <__alt_data_end+0xfffdbe04>

0001a674 <__mcmp>:
   1a674:	20800417 	ldw	r2,16(r4)
   1a678:	28c00417 	ldw	r3,16(r5)
   1a67c:	10c5c83a 	sub	r2,r2,r3
   1a680:	1000111e 	bne	r2,zero,1a6c8 <__mcmp+0x54>
   1a684:	18c7883a 	add	r3,r3,r3
   1a688:	18c7883a 	add	r3,r3,r3
   1a68c:	21000504 	addi	r4,r4,20
   1a690:	29400504 	addi	r5,r5,20
   1a694:	20c5883a 	add	r2,r4,r3
   1a698:	28cb883a 	add	r5,r5,r3
   1a69c:	00000106 	br	1a6a4 <__mcmp+0x30>
   1a6a0:	20800a2e 	bgeu	r4,r2,1a6cc <__mcmp+0x58>
   1a6a4:	10bfff04 	addi	r2,r2,-4
   1a6a8:	297fff04 	addi	r5,r5,-4
   1a6ac:	11800017 	ldw	r6,0(r2)
   1a6b0:	28c00017 	ldw	r3,0(r5)
   1a6b4:	30fffa26 	beq	r6,r3,1a6a0 <__alt_data_end+0xfffdbea0>
   1a6b8:	30c00236 	bltu	r6,r3,1a6c4 <__mcmp+0x50>
   1a6bc:	00800044 	movi	r2,1
   1a6c0:	f800283a 	ret
   1a6c4:	00bfffc4 	movi	r2,-1
   1a6c8:	f800283a 	ret
   1a6cc:	0005883a 	mov	r2,zero
   1a6d0:	f800283a 	ret

0001a6d4 <__mdiff>:
   1a6d4:	28c00417 	ldw	r3,16(r5)
   1a6d8:	30800417 	ldw	r2,16(r6)
   1a6dc:	defffa04 	addi	sp,sp,-24
   1a6e0:	dcc00315 	stw	r19,12(sp)
   1a6e4:	dc800215 	stw	r18,8(sp)
   1a6e8:	dfc00515 	stw	ra,20(sp)
   1a6ec:	dd000415 	stw	r20,16(sp)
   1a6f0:	dc400115 	stw	r17,4(sp)
   1a6f4:	dc000015 	stw	r16,0(sp)
   1a6f8:	1887c83a 	sub	r3,r3,r2
   1a6fc:	2825883a 	mov	r18,r5
   1a700:	3027883a 	mov	r19,r6
   1a704:	1800141e 	bne	r3,zero,1a758 <__mdiff+0x84>
   1a708:	1085883a 	add	r2,r2,r2
   1a70c:	1085883a 	add	r2,r2,r2
   1a710:	2a000504 	addi	r8,r5,20
   1a714:	34000504 	addi	r16,r6,20
   1a718:	4087883a 	add	r3,r8,r2
   1a71c:	8085883a 	add	r2,r16,r2
   1a720:	00000106 	br	1a728 <__mdiff+0x54>
   1a724:	40c0592e 	bgeu	r8,r3,1a88c <__mdiff+0x1b8>
   1a728:	18ffff04 	addi	r3,r3,-4
   1a72c:	10bfff04 	addi	r2,r2,-4
   1a730:	19c00017 	ldw	r7,0(r3)
   1a734:	11400017 	ldw	r5,0(r2)
   1a738:	397ffa26 	beq	r7,r5,1a724 <__alt_data_end+0xfffdbf24>
   1a73c:	3940592e 	bgeu	r7,r5,1a8a4 <__mdiff+0x1d0>
   1a740:	9005883a 	mov	r2,r18
   1a744:	4023883a 	mov	r17,r8
   1a748:	9825883a 	mov	r18,r19
   1a74c:	05000044 	movi	r20,1
   1a750:	1027883a 	mov	r19,r2
   1a754:	00000406 	br	1a768 <__mdiff+0x94>
   1a758:	18005616 	blt	r3,zero,1a8b4 <__mdiff+0x1e0>
   1a75c:	34400504 	addi	r17,r6,20
   1a760:	2c000504 	addi	r16,r5,20
   1a764:	0029883a 	mov	r20,zero
   1a768:	91400117 	ldw	r5,4(r18)
   1a76c:	0019cf00 	call	19cf0 <_Balloc>
   1a770:	92400417 	ldw	r9,16(r18)
   1a774:	9b000417 	ldw	r12,16(r19)
   1a778:	12c00504 	addi	r11,r2,20
   1a77c:	4a51883a 	add	r8,r9,r9
   1a780:	6319883a 	add	r12,r12,r12
   1a784:	4211883a 	add	r8,r8,r8
   1a788:	6319883a 	add	r12,r12,r12
   1a78c:	15000315 	stw	r20,12(r2)
   1a790:	8211883a 	add	r8,r16,r8
   1a794:	8b19883a 	add	r12,r17,r12
   1a798:	0007883a 	mov	r3,zero
   1a79c:	81400017 	ldw	r5,0(r16)
   1a7a0:	89c00017 	ldw	r7,0(r17)
   1a7a4:	59800104 	addi	r6,r11,4
   1a7a8:	293fffcc 	andi	r4,r5,65535
   1a7ac:	20c7883a 	add	r3,r4,r3
   1a7b0:	393fffcc 	andi	r4,r7,65535
   1a7b4:	1909c83a 	sub	r4,r3,r4
   1a7b8:	280ad43a 	srli	r5,r5,16
   1a7bc:	380ed43a 	srli	r7,r7,16
   1a7c0:	2007d43a 	srai	r3,r4,16
   1a7c4:	213fffcc 	andi	r4,r4,65535
   1a7c8:	29cbc83a 	sub	r5,r5,r7
   1a7cc:	28c7883a 	add	r3,r5,r3
   1a7d0:	180a943a 	slli	r5,r3,16
   1a7d4:	8c400104 	addi	r17,r17,4
   1a7d8:	84000104 	addi	r16,r16,4
   1a7dc:	2908b03a 	or	r4,r5,r4
   1a7e0:	59000015 	stw	r4,0(r11)
   1a7e4:	1807d43a 	srai	r3,r3,16
   1a7e8:	3015883a 	mov	r10,r6
   1a7ec:	3017883a 	mov	r11,r6
   1a7f0:	8b3fea36 	bltu	r17,r12,1a79c <__alt_data_end+0xfffdbf9c>
   1a7f4:	8200162e 	bgeu	r16,r8,1a850 <__mdiff+0x17c>
   1a7f8:	8017883a 	mov	r11,r16
   1a7fc:	59400017 	ldw	r5,0(r11)
   1a800:	31800104 	addi	r6,r6,4
   1a804:	5ac00104 	addi	r11,r11,4
   1a808:	293fffcc 	andi	r4,r5,65535
   1a80c:	20c7883a 	add	r3,r4,r3
   1a810:	280ed43a 	srli	r7,r5,16
   1a814:	180bd43a 	srai	r5,r3,16
   1a818:	193fffcc 	andi	r4,r3,65535
   1a81c:	3947883a 	add	r3,r7,r5
   1a820:	180a943a 	slli	r5,r3,16
   1a824:	1807d43a 	srai	r3,r3,16
   1a828:	2908b03a 	or	r4,r5,r4
   1a82c:	313fff15 	stw	r4,-4(r6)
   1a830:	5a3ff236 	bltu	r11,r8,1a7fc <__alt_data_end+0xfffdbffc>
   1a834:	0406303a 	nor	r3,zero,r16
   1a838:	1a07883a 	add	r3,r3,r8
   1a83c:	1806d0ba 	srli	r3,r3,2
   1a840:	18c00044 	addi	r3,r3,1
   1a844:	18c7883a 	add	r3,r3,r3
   1a848:	18c7883a 	add	r3,r3,r3
   1a84c:	50d5883a 	add	r10,r10,r3
   1a850:	50ffff04 	addi	r3,r10,-4
   1a854:	2000041e 	bne	r4,zero,1a868 <__mdiff+0x194>
   1a858:	18ffff04 	addi	r3,r3,-4
   1a85c:	19000017 	ldw	r4,0(r3)
   1a860:	4a7fffc4 	addi	r9,r9,-1
   1a864:	203ffc26 	beq	r4,zero,1a858 <__alt_data_end+0xfffdc058>
   1a868:	12400415 	stw	r9,16(r2)
   1a86c:	dfc00517 	ldw	ra,20(sp)
   1a870:	dd000417 	ldw	r20,16(sp)
   1a874:	dcc00317 	ldw	r19,12(sp)
   1a878:	dc800217 	ldw	r18,8(sp)
   1a87c:	dc400117 	ldw	r17,4(sp)
   1a880:	dc000017 	ldw	r16,0(sp)
   1a884:	dec00604 	addi	sp,sp,24
   1a888:	f800283a 	ret
   1a88c:	000b883a 	mov	r5,zero
   1a890:	0019cf00 	call	19cf0 <_Balloc>
   1a894:	00c00044 	movi	r3,1
   1a898:	10c00415 	stw	r3,16(r2)
   1a89c:	10000515 	stw	zero,20(r2)
   1a8a0:	003ff206 	br	1a86c <__alt_data_end+0xfffdc06c>
   1a8a4:	8023883a 	mov	r17,r16
   1a8a8:	0029883a 	mov	r20,zero
   1a8ac:	4021883a 	mov	r16,r8
   1a8b0:	003fad06 	br	1a768 <__alt_data_end+0xfffdbf68>
   1a8b4:	9005883a 	mov	r2,r18
   1a8b8:	94400504 	addi	r17,r18,20
   1a8bc:	9c000504 	addi	r16,r19,20
   1a8c0:	9825883a 	mov	r18,r19
   1a8c4:	05000044 	movi	r20,1
   1a8c8:	1027883a 	mov	r19,r2
   1a8cc:	003fa606 	br	1a768 <__alt_data_end+0xfffdbf68>

0001a8d0 <__ulp>:
   1a8d0:	295ffc2c 	andhi	r5,r5,32752
   1a8d4:	00bf3034 	movhi	r2,64704
   1a8d8:	2887883a 	add	r3,r5,r2
   1a8dc:	00c0020e 	bge	zero,r3,1a8e8 <__ulp+0x18>
   1a8e0:	0005883a 	mov	r2,zero
   1a8e4:	f800283a 	ret
   1a8e8:	00c7c83a 	sub	r3,zero,r3
   1a8ec:	1807d53a 	srai	r3,r3,20
   1a8f0:	008004c4 	movi	r2,19
   1a8f4:	10c00b0e 	bge	r2,r3,1a924 <__ulp+0x54>
   1a8f8:	18bffb04 	addi	r2,r3,-20
   1a8fc:	01000784 	movi	r4,30
   1a900:	0007883a 	mov	r3,zero
   1a904:	20800516 	blt	r4,r2,1a91c <__ulp+0x4c>
   1a908:	010007c4 	movi	r4,31
   1a90c:	2089c83a 	sub	r4,r4,r2
   1a910:	00800044 	movi	r2,1
   1a914:	1104983a 	sll	r2,r2,r4
   1a918:	f800283a 	ret
   1a91c:	00800044 	movi	r2,1
   1a920:	f800283a 	ret
   1a924:	01400234 	movhi	r5,8
   1a928:	28c7d83a 	sra	r3,r5,r3
   1a92c:	0005883a 	mov	r2,zero
   1a930:	f800283a 	ret

0001a934 <__b2d>:
   1a934:	defffa04 	addi	sp,sp,-24
   1a938:	dc000015 	stw	r16,0(sp)
   1a93c:	24000417 	ldw	r16,16(r4)
   1a940:	dc400115 	stw	r17,4(sp)
   1a944:	24400504 	addi	r17,r4,20
   1a948:	8421883a 	add	r16,r16,r16
   1a94c:	8421883a 	add	r16,r16,r16
   1a950:	8c21883a 	add	r16,r17,r16
   1a954:	dc800215 	stw	r18,8(sp)
   1a958:	84bfff17 	ldw	r18,-4(r16)
   1a95c:	dd000415 	stw	r20,16(sp)
   1a960:	dcc00315 	stw	r19,12(sp)
   1a964:	9009883a 	mov	r4,r18
   1a968:	2829883a 	mov	r20,r5
   1a96c:	dfc00515 	stw	ra,20(sp)
   1a970:	001a00c0 	call	1a00c <__hi0bits>
   1a974:	00c00804 	movi	r3,32
   1a978:	1889c83a 	sub	r4,r3,r2
   1a97c:	a1000015 	stw	r4,0(r20)
   1a980:	01000284 	movi	r4,10
   1a984:	84ffff04 	addi	r19,r16,-4
   1a988:	20801216 	blt	r4,r2,1a9d4 <__b2d+0xa0>
   1a98c:	018002c4 	movi	r6,11
   1a990:	308dc83a 	sub	r6,r6,r2
   1a994:	9186d83a 	srl	r3,r18,r6
   1a998:	18cffc34 	orhi	r3,r3,16368
   1a99c:	8cc0212e 	bgeu	r17,r19,1aa24 <__b2d+0xf0>
   1a9a0:	813ffe17 	ldw	r4,-8(r16)
   1a9a4:	218cd83a 	srl	r6,r4,r6
   1a9a8:	10800544 	addi	r2,r2,21
   1a9ac:	9084983a 	sll	r2,r18,r2
   1a9b0:	1184b03a 	or	r2,r2,r6
   1a9b4:	dfc00517 	ldw	ra,20(sp)
   1a9b8:	dd000417 	ldw	r20,16(sp)
   1a9bc:	dcc00317 	ldw	r19,12(sp)
   1a9c0:	dc800217 	ldw	r18,8(sp)
   1a9c4:	dc400117 	ldw	r17,4(sp)
   1a9c8:	dc000017 	ldw	r16,0(sp)
   1a9cc:	dec00604 	addi	sp,sp,24
   1a9d0:	f800283a 	ret
   1a9d4:	8cc00f2e 	bgeu	r17,r19,1aa14 <__b2d+0xe0>
   1a9d8:	117ffd44 	addi	r5,r2,-11
   1a9dc:	80bffe17 	ldw	r2,-8(r16)
   1a9e0:	28000e26 	beq	r5,zero,1aa1c <__b2d+0xe8>
   1a9e4:	1949c83a 	sub	r4,r3,r5
   1a9e8:	9164983a 	sll	r18,r18,r5
   1a9ec:	1106d83a 	srl	r3,r2,r4
   1a9f0:	81bffe04 	addi	r6,r16,-8
   1a9f4:	948ffc34 	orhi	r18,r18,16368
   1a9f8:	90c6b03a 	or	r3,r18,r3
   1a9fc:	89800e2e 	bgeu	r17,r6,1aa38 <__b2d+0x104>
   1aa00:	81bffd17 	ldw	r6,-12(r16)
   1aa04:	1144983a 	sll	r2,r2,r5
   1aa08:	310ad83a 	srl	r5,r6,r4
   1aa0c:	2884b03a 	or	r2,r5,r2
   1aa10:	003fe806 	br	1a9b4 <__alt_data_end+0xfffdc1b4>
   1aa14:	10bffd44 	addi	r2,r2,-11
   1aa18:	1000041e 	bne	r2,zero,1aa2c <__b2d+0xf8>
   1aa1c:	90cffc34 	orhi	r3,r18,16368
   1aa20:	003fe406 	br	1a9b4 <__alt_data_end+0xfffdc1b4>
   1aa24:	000d883a 	mov	r6,zero
   1aa28:	003fdf06 	br	1a9a8 <__alt_data_end+0xfffdc1a8>
   1aa2c:	90a4983a 	sll	r18,r18,r2
   1aa30:	0005883a 	mov	r2,zero
   1aa34:	003ff906 	br	1aa1c <__alt_data_end+0xfffdc21c>
   1aa38:	1144983a 	sll	r2,r2,r5
   1aa3c:	003fdd06 	br	1a9b4 <__alt_data_end+0xfffdc1b4>

0001aa40 <__d2b>:
   1aa40:	defff804 	addi	sp,sp,-32
   1aa44:	dc000215 	stw	r16,8(sp)
   1aa48:	3021883a 	mov	r16,r6
   1aa4c:	dc400315 	stw	r17,12(sp)
   1aa50:	8022907a 	slli	r17,r16,1
   1aa54:	dd000615 	stw	r20,24(sp)
   1aa58:	2829883a 	mov	r20,r5
   1aa5c:	01400044 	movi	r5,1
   1aa60:	dcc00515 	stw	r19,20(sp)
   1aa64:	dc800415 	stw	r18,16(sp)
   1aa68:	dfc00715 	stw	ra,28(sp)
   1aa6c:	3825883a 	mov	r18,r7
   1aa70:	8822d57a 	srli	r17,r17,21
   1aa74:	0019cf00 	call	19cf0 <_Balloc>
   1aa78:	1027883a 	mov	r19,r2
   1aa7c:	00800434 	movhi	r2,16
   1aa80:	10bfffc4 	addi	r2,r2,-1
   1aa84:	808c703a 	and	r6,r16,r2
   1aa88:	88000126 	beq	r17,zero,1aa90 <__d2b+0x50>
   1aa8c:	31800434 	orhi	r6,r6,16
   1aa90:	d9800015 	stw	r6,0(sp)
   1aa94:	a0002426 	beq	r20,zero,1ab28 <__d2b+0xe8>
   1aa98:	d9000104 	addi	r4,sp,4
   1aa9c:	dd000115 	stw	r20,4(sp)
   1aaa0:	001a0740 	call	1a074 <__lo0bits>
   1aaa4:	d8c00017 	ldw	r3,0(sp)
   1aaa8:	10002f1e 	bne	r2,zero,1ab68 <__d2b+0x128>
   1aaac:	d9000117 	ldw	r4,4(sp)
   1aab0:	99000515 	stw	r4,20(r19)
   1aab4:	1821003a 	cmpeq	r16,r3,zero
   1aab8:	01000084 	movi	r4,2
   1aabc:	2421c83a 	sub	r16,r4,r16
   1aac0:	98c00615 	stw	r3,24(r19)
   1aac4:	9c000415 	stw	r16,16(r19)
   1aac8:	88001f1e 	bne	r17,zero,1ab48 <__d2b+0x108>
   1aacc:	10bef384 	addi	r2,r2,-1074
   1aad0:	90800015 	stw	r2,0(r18)
   1aad4:	00900034 	movhi	r2,16384
   1aad8:	10bfffc4 	addi	r2,r2,-1
   1aadc:	8085883a 	add	r2,r16,r2
   1aae0:	1085883a 	add	r2,r2,r2
   1aae4:	1085883a 	add	r2,r2,r2
   1aae8:	9885883a 	add	r2,r19,r2
   1aaec:	11000517 	ldw	r4,20(r2)
   1aaf0:	8020917a 	slli	r16,r16,5
   1aaf4:	001a00c0 	call	1a00c <__hi0bits>
   1aaf8:	d8c00817 	ldw	r3,32(sp)
   1aafc:	8085c83a 	sub	r2,r16,r2
   1ab00:	18800015 	stw	r2,0(r3)
   1ab04:	9805883a 	mov	r2,r19
   1ab08:	dfc00717 	ldw	ra,28(sp)
   1ab0c:	dd000617 	ldw	r20,24(sp)
   1ab10:	dcc00517 	ldw	r19,20(sp)
   1ab14:	dc800417 	ldw	r18,16(sp)
   1ab18:	dc400317 	ldw	r17,12(sp)
   1ab1c:	dc000217 	ldw	r16,8(sp)
   1ab20:	dec00804 	addi	sp,sp,32
   1ab24:	f800283a 	ret
   1ab28:	d809883a 	mov	r4,sp
   1ab2c:	001a0740 	call	1a074 <__lo0bits>
   1ab30:	d8c00017 	ldw	r3,0(sp)
   1ab34:	04000044 	movi	r16,1
   1ab38:	9c000415 	stw	r16,16(r19)
   1ab3c:	98c00515 	stw	r3,20(r19)
   1ab40:	10800804 	addi	r2,r2,32
   1ab44:	883fe126 	beq	r17,zero,1aacc <__alt_data_end+0xfffdc2cc>
   1ab48:	00c00d44 	movi	r3,53
   1ab4c:	8c7ef344 	addi	r17,r17,-1075
   1ab50:	88a3883a 	add	r17,r17,r2
   1ab54:	1885c83a 	sub	r2,r3,r2
   1ab58:	d8c00817 	ldw	r3,32(sp)
   1ab5c:	94400015 	stw	r17,0(r18)
   1ab60:	18800015 	stw	r2,0(r3)
   1ab64:	003fe706 	br	1ab04 <__alt_data_end+0xfffdc304>
   1ab68:	01000804 	movi	r4,32
   1ab6c:	2089c83a 	sub	r4,r4,r2
   1ab70:	1908983a 	sll	r4,r3,r4
   1ab74:	d9400117 	ldw	r5,4(sp)
   1ab78:	1886d83a 	srl	r3,r3,r2
   1ab7c:	2148b03a 	or	r4,r4,r5
   1ab80:	99000515 	stw	r4,20(r19)
   1ab84:	d8c00015 	stw	r3,0(sp)
   1ab88:	003fca06 	br	1aab4 <__alt_data_end+0xfffdc2b4>

0001ab8c <__ratio>:
   1ab8c:	defff904 	addi	sp,sp,-28
   1ab90:	dc400315 	stw	r17,12(sp)
   1ab94:	2823883a 	mov	r17,r5
   1ab98:	d9400104 	addi	r5,sp,4
   1ab9c:	dfc00615 	stw	ra,24(sp)
   1aba0:	dcc00515 	stw	r19,20(sp)
   1aba4:	dc800415 	stw	r18,16(sp)
   1aba8:	2027883a 	mov	r19,r4
   1abac:	dc000215 	stw	r16,8(sp)
   1abb0:	001a9340 	call	1a934 <__b2d>
   1abb4:	d80b883a 	mov	r5,sp
   1abb8:	8809883a 	mov	r4,r17
   1abbc:	1025883a 	mov	r18,r2
   1abc0:	1821883a 	mov	r16,r3
   1abc4:	001a9340 	call	1a934 <__b2d>
   1abc8:	8a000417 	ldw	r8,16(r17)
   1abcc:	99000417 	ldw	r4,16(r19)
   1abd0:	d9400117 	ldw	r5,4(sp)
   1abd4:	2209c83a 	sub	r4,r4,r8
   1abd8:	2010917a 	slli	r8,r4,5
   1abdc:	d9000017 	ldw	r4,0(sp)
   1abe0:	2909c83a 	sub	r4,r5,r4
   1abe4:	4109883a 	add	r4,r8,r4
   1abe8:	01000e0e 	bge	zero,r4,1ac24 <__ratio+0x98>
   1abec:	2008953a 	slli	r4,r4,20
   1abf0:	2421883a 	add	r16,r4,r16
   1abf4:	100d883a 	mov	r6,r2
   1abf8:	180f883a 	mov	r7,r3
   1abfc:	9009883a 	mov	r4,r18
   1ac00:	800b883a 	mov	r5,r16
   1ac04:	0026a540 	call	26a54 <__divdf3>
   1ac08:	dfc00617 	ldw	ra,24(sp)
   1ac0c:	dcc00517 	ldw	r19,20(sp)
   1ac10:	dc800417 	ldw	r18,16(sp)
   1ac14:	dc400317 	ldw	r17,12(sp)
   1ac18:	dc000217 	ldw	r16,8(sp)
   1ac1c:	dec00704 	addi	sp,sp,28
   1ac20:	f800283a 	ret
   1ac24:	2008953a 	slli	r4,r4,20
   1ac28:	1907c83a 	sub	r3,r3,r4
   1ac2c:	003ff106 	br	1abf4 <__alt_data_end+0xfffdc3f4>

0001ac30 <_mprec_log10>:
   1ac30:	defffe04 	addi	sp,sp,-8
   1ac34:	dc000015 	stw	r16,0(sp)
   1ac38:	dfc00115 	stw	ra,4(sp)
   1ac3c:	008005c4 	movi	r2,23
   1ac40:	2021883a 	mov	r16,r4
   1ac44:	11000d0e 	bge	r2,r4,1ac7c <_mprec_log10+0x4c>
   1ac48:	0005883a 	mov	r2,zero
   1ac4c:	00cffc34 	movhi	r3,16368
   1ac50:	843fffc4 	addi	r16,r16,-1
   1ac54:	000d883a 	mov	r6,zero
   1ac58:	01d00934 	movhi	r7,16420
   1ac5c:	1009883a 	mov	r4,r2
   1ac60:	180b883a 	mov	r5,r3
   1ac64:	002767c0 	call	2767c <__muldf3>
   1ac68:	803ff91e 	bne	r16,zero,1ac50 <__alt_data_end+0xfffdc450>
   1ac6c:	dfc00117 	ldw	ra,4(sp)
   1ac70:	dc000017 	ldw	r16,0(sp)
   1ac74:	dec00204 	addi	sp,sp,8
   1ac78:	f800283a 	ret
   1ac7c:	202090fa 	slli	r16,r4,3
   1ac80:	008000f4 	movhi	r2,3
   1ac84:	10a93c04 	addi	r2,r2,-23312
   1ac88:	1421883a 	add	r16,r2,r16
   1ac8c:	80800017 	ldw	r2,0(r16)
   1ac90:	80c00117 	ldw	r3,4(r16)
   1ac94:	dfc00117 	ldw	ra,4(sp)
   1ac98:	dc000017 	ldw	r16,0(sp)
   1ac9c:	dec00204 	addi	sp,sp,8
   1aca0:	f800283a 	ret

0001aca4 <__copybits>:
   1aca4:	297fffc4 	addi	r5,r5,-1
   1aca8:	280fd17a 	srai	r7,r5,5
   1acac:	30c00417 	ldw	r3,16(r6)
   1acb0:	30800504 	addi	r2,r6,20
   1acb4:	39c00044 	addi	r7,r7,1
   1acb8:	18c7883a 	add	r3,r3,r3
   1acbc:	39cf883a 	add	r7,r7,r7
   1acc0:	18c7883a 	add	r3,r3,r3
   1acc4:	39cf883a 	add	r7,r7,r7
   1acc8:	10c7883a 	add	r3,r2,r3
   1accc:	21cf883a 	add	r7,r4,r7
   1acd0:	10c00d2e 	bgeu	r2,r3,1ad08 <__copybits+0x64>
   1acd4:	200b883a 	mov	r5,r4
   1acd8:	12000017 	ldw	r8,0(r2)
   1acdc:	29400104 	addi	r5,r5,4
   1ace0:	10800104 	addi	r2,r2,4
   1ace4:	2a3fff15 	stw	r8,-4(r5)
   1ace8:	10fffb36 	bltu	r2,r3,1acd8 <__alt_data_end+0xfffdc4d8>
   1acec:	1985c83a 	sub	r2,r3,r6
   1acf0:	10bffac4 	addi	r2,r2,-21
   1acf4:	1004d0ba 	srli	r2,r2,2
   1acf8:	10800044 	addi	r2,r2,1
   1acfc:	1085883a 	add	r2,r2,r2
   1ad00:	1085883a 	add	r2,r2,r2
   1ad04:	2089883a 	add	r4,r4,r2
   1ad08:	21c0032e 	bgeu	r4,r7,1ad18 <__copybits+0x74>
   1ad0c:	20000015 	stw	zero,0(r4)
   1ad10:	21000104 	addi	r4,r4,4
   1ad14:	21fffd36 	bltu	r4,r7,1ad0c <__alt_data_end+0xfffdc50c>
   1ad18:	f800283a 	ret

0001ad1c <__any_on>:
   1ad1c:	20c00417 	ldw	r3,16(r4)
   1ad20:	2805d17a 	srai	r2,r5,5
   1ad24:	21000504 	addi	r4,r4,20
   1ad28:	18800d0e 	bge	r3,r2,1ad60 <__any_on+0x44>
   1ad2c:	18c7883a 	add	r3,r3,r3
   1ad30:	18c7883a 	add	r3,r3,r3
   1ad34:	20c7883a 	add	r3,r4,r3
   1ad38:	20c0192e 	bgeu	r4,r3,1ada0 <__any_on+0x84>
   1ad3c:	18bfff17 	ldw	r2,-4(r3)
   1ad40:	18ffff04 	addi	r3,r3,-4
   1ad44:	1000041e 	bne	r2,zero,1ad58 <__any_on+0x3c>
   1ad48:	20c0142e 	bgeu	r4,r3,1ad9c <__any_on+0x80>
   1ad4c:	18ffff04 	addi	r3,r3,-4
   1ad50:	19400017 	ldw	r5,0(r3)
   1ad54:	283ffc26 	beq	r5,zero,1ad48 <__alt_data_end+0xfffdc548>
   1ad58:	00800044 	movi	r2,1
   1ad5c:	f800283a 	ret
   1ad60:	10c00a0e 	bge	r2,r3,1ad8c <__any_on+0x70>
   1ad64:	1085883a 	add	r2,r2,r2
   1ad68:	1085883a 	add	r2,r2,r2
   1ad6c:	294007cc 	andi	r5,r5,31
   1ad70:	2087883a 	add	r3,r4,r2
   1ad74:	283ff026 	beq	r5,zero,1ad38 <__alt_data_end+0xfffdc538>
   1ad78:	19800017 	ldw	r6,0(r3)
   1ad7c:	3144d83a 	srl	r2,r6,r5
   1ad80:	114a983a 	sll	r5,r2,r5
   1ad84:	317ff41e 	bne	r6,r5,1ad58 <__alt_data_end+0xfffdc558>
   1ad88:	003feb06 	br	1ad38 <__alt_data_end+0xfffdc538>
   1ad8c:	1085883a 	add	r2,r2,r2
   1ad90:	1085883a 	add	r2,r2,r2
   1ad94:	2087883a 	add	r3,r4,r2
   1ad98:	003fe706 	br	1ad38 <__alt_data_end+0xfffdc538>
   1ad9c:	f800283a 	ret
   1ada0:	0005883a 	mov	r2,zero
   1ada4:	f800283a 	ret

0001ada8 <_read_r>:
   1ada8:	defffd04 	addi	sp,sp,-12
   1adac:	2805883a 	mov	r2,r5
   1adb0:	dc000015 	stw	r16,0(sp)
   1adb4:	040000f4 	movhi	r16,3
   1adb8:	dc400115 	stw	r17,4(sp)
   1adbc:	300b883a 	mov	r5,r6
   1adc0:	84318304 	addi	r16,r16,-14836
   1adc4:	2023883a 	mov	r17,r4
   1adc8:	380d883a 	mov	r6,r7
   1adcc:	1009883a 	mov	r4,r2
   1add0:	dfc00215 	stw	ra,8(sp)
   1add4:	80000015 	stw	zero,0(r16)
   1add8:	002901c0 	call	2901c <read>
   1addc:	00ffffc4 	movi	r3,-1
   1ade0:	10c00526 	beq	r2,r3,1adf8 <_read_r+0x50>
   1ade4:	dfc00217 	ldw	ra,8(sp)
   1ade8:	dc400117 	ldw	r17,4(sp)
   1adec:	dc000017 	ldw	r16,0(sp)
   1adf0:	dec00304 	addi	sp,sp,12
   1adf4:	f800283a 	ret
   1adf8:	80c00017 	ldw	r3,0(r16)
   1adfc:	183ff926 	beq	r3,zero,1ade4 <__alt_data_end+0xfffdc5e4>
   1ae00:	88c00015 	stw	r3,0(r17)
   1ae04:	003ff706 	br	1ade4 <__alt_data_end+0xfffdc5e4>

0001ae08 <__sccl>:
   1ae08:	2a000003 	ldbu	r8,0(r5)
   1ae0c:	00801784 	movi	r2,94
   1ae10:	40802a26 	beq	r8,r2,1aebc <__sccl+0xb4>
   1ae14:	29400044 	addi	r5,r5,1
   1ae18:	000f883a 	mov	r7,zero
   1ae1c:	0013883a 	mov	r9,zero
   1ae20:	2007883a 	mov	r3,r4
   1ae24:	21804004 	addi	r6,r4,256
   1ae28:	19c00005 	stb	r7,0(r3)
   1ae2c:	18c00044 	addi	r3,r3,1
   1ae30:	19bffd1e 	bne	r3,r6,1ae28 <__alt_data_end+0xfffdc628>
   1ae34:	40001126 	beq	r8,zero,1ae7c <__sccl+0x74>
   1ae38:	00800044 	movi	r2,1
   1ae3c:	124fc83a 	sub	r7,r2,r9
   1ae40:	02800b44 	movi	r10,45
   1ae44:	02c01744 	movi	r11,93
   1ae48:	2205883a 	add	r2,r4,r8
   1ae4c:	11c00005 	stb	r7,0(r2)
   1ae50:	28800044 	addi	r2,r5,1
   1ae54:	28c00003 	ldbu	r3,0(r5)
   1ae58:	1a800a26 	beq	r3,r10,1ae84 <__sccl+0x7c>
   1ae5c:	1ac00426 	beq	r3,r11,1ae70 <__sccl+0x68>
   1ae60:	18000426 	beq	r3,zero,1ae74 <__sccl+0x6c>
   1ae64:	1811883a 	mov	r8,r3
   1ae68:	100b883a 	mov	r5,r2
   1ae6c:	003ff606 	br	1ae48 <__alt_data_end+0xfffdc648>
   1ae70:	f800283a 	ret
   1ae74:	2805883a 	mov	r2,r5
   1ae78:	f800283a 	ret
   1ae7c:	28bfffc4 	addi	r2,r5,-1
   1ae80:	f800283a 	ret
   1ae84:	12400003 	ldbu	r9,0(r2)
   1ae88:	4ac01126 	beq	r9,r11,1aed0 <__sccl+0xc8>
   1ae8c:	4a001016 	blt	r9,r8,1aed0 <__sccl+0xc8>
   1ae90:	41800044 	addi	r6,r8,1
   1ae94:	29400084 	addi	r5,r5,2
   1ae98:	2187883a 	add	r3,r4,r6
   1ae9c:	00000106 	br	1aea4 <__sccl+0x9c>
   1aea0:	31800044 	addi	r6,r6,1
   1aea4:	19c00005 	stb	r7,0(r3)
   1aea8:	3011883a 	mov	r8,r6
   1aeac:	18c00044 	addi	r3,r3,1
   1aeb0:	327ffb16 	blt	r6,r9,1aea0 <__alt_data_end+0xfffdc6a0>
   1aeb4:	10800084 	addi	r2,r2,2
   1aeb8:	003fe606 	br	1ae54 <__alt_data_end+0xfffdc654>
   1aebc:	2a000043 	ldbu	r8,1(r5)
   1aec0:	01c00044 	movi	r7,1
   1aec4:	29400084 	addi	r5,r5,2
   1aec8:	02400044 	movi	r9,1
   1aecc:	003fd406 	br	1ae20 <__alt_data_end+0xfffdc620>
   1aed0:	5011883a 	mov	r8,r10
   1aed4:	003fe406 	br	1ae68 <__alt_data_end+0xfffdc668>

0001aed8 <nanf>:
   1aed8:	009ff034 	movhi	r2,32704
   1aedc:	f800283a 	ret

0001aee0 <_sprintf_r>:
   1aee0:	deffe404 	addi	sp,sp,-112
   1aee4:	2807883a 	mov	r3,r5
   1aee8:	dfc01a15 	stw	ra,104(sp)
   1aeec:	d9c01b15 	stw	r7,108(sp)
   1aef0:	00a00034 	movhi	r2,32768
   1aef4:	10bfffc4 	addi	r2,r2,-1
   1aef8:	02008204 	movi	r8,520
   1aefc:	d8800215 	stw	r2,8(sp)
   1af00:	d8800515 	stw	r2,20(sp)
   1af04:	d9c01b04 	addi	r7,sp,108
   1af08:	d80b883a 	mov	r5,sp
   1af0c:	00bfffc4 	movi	r2,-1
   1af10:	d8c00015 	stw	r3,0(sp)
   1af14:	d8c00415 	stw	r3,16(sp)
   1af18:	da00030d 	sth	r8,12(sp)
   1af1c:	d880038d 	sth	r2,14(sp)
   1af20:	001e5f40 	call	1e5f4 <___svfprintf_internal_r>
   1af24:	d8c00017 	ldw	r3,0(sp)
   1af28:	18000005 	stb	zero,0(r3)
   1af2c:	dfc01a17 	ldw	ra,104(sp)
   1af30:	dec01c04 	addi	sp,sp,112
   1af34:	f800283a 	ret

0001af38 <sprintf>:
   1af38:	deffe304 	addi	sp,sp,-116
   1af3c:	2007883a 	mov	r3,r4
   1af40:	dfc01a15 	stw	ra,104(sp)
   1af44:	d9801b15 	stw	r6,108(sp)
   1af48:	d9c01c15 	stw	r7,112(sp)
   1af4c:	010000f4 	movhi	r4,3
   1af50:	212dc604 	addi	r4,r4,-18664
   1af54:	21000017 	ldw	r4,0(r4)
   1af58:	00a00034 	movhi	r2,32768
   1af5c:	10bfffc4 	addi	r2,r2,-1
   1af60:	280d883a 	mov	r6,r5
   1af64:	02008204 	movi	r8,520
   1af68:	d8800215 	stw	r2,8(sp)
   1af6c:	d8800515 	stw	r2,20(sp)
   1af70:	d9c01b04 	addi	r7,sp,108
   1af74:	d80b883a 	mov	r5,sp
   1af78:	00bfffc4 	movi	r2,-1
   1af7c:	d8c00015 	stw	r3,0(sp)
   1af80:	d8c00415 	stw	r3,16(sp)
   1af84:	da00030d 	sth	r8,12(sp)
   1af88:	d880038d 	sth	r2,14(sp)
   1af8c:	001e5f40 	call	1e5f4 <___svfprintf_internal_r>
   1af90:	d8c00017 	ldw	r3,0(sp)
   1af94:	18000005 	stb	zero,0(r3)
   1af98:	dfc01a17 	ldw	ra,104(sp)
   1af9c:	dec01d04 	addi	sp,sp,116
   1afa0:	f800283a 	ret

0001afa4 <sulp>:
   1afa4:	defffd04 	addi	sp,sp,-12
   1afa8:	dc400115 	stw	r17,4(sp)
   1afac:	3023883a 	mov	r17,r6
   1afb0:	dc000015 	stw	r16,0(sp)
   1afb4:	dfc00215 	stw	ra,8(sp)
   1afb8:	2821883a 	mov	r16,r5
   1afbc:	001a8d00 	call	1a8d0 <__ulp>
   1afc0:	88000c26 	beq	r17,zero,1aff4 <sulp+0x50>
   1afc4:	841ffc2c 	andhi	r16,r16,32752
   1afc8:	8020d53a 	srli	r16,r16,20
   1afcc:	01c01ac4 	movi	r7,107
   1afd0:	3c21c83a 	sub	r16,r7,r16
   1afd4:	0400070e 	bge	zero,r16,1aff4 <sulp+0x50>
   1afd8:	8020953a 	slli	r16,r16,20
   1afdc:	01cffc34 	movhi	r7,16368
   1afe0:	000d883a 	mov	r6,zero
   1afe4:	81cf883a 	add	r7,r16,r7
   1afe8:	1009883a 	mov	r4,r2
   1afec:	180b883a 	mov	r5,r3
   1aff0:	002767c0 	call	2767c <__muldf3>
   1aff4:	dfc00217 	ldw	ra,8(sp)
   1aff8:	dc400117 	ldw	r17,4(sp)
   1affc:	dc000017 	ldw	r16,0(sp)
   1b000:	dec00304 	addi	sp,sp,12
   1b004:	f800283a 	ret

0001b008 <_strtod_r>:
   1b008:	deffe204 	addi	sp,sp,-120
   1b00c:	ddc01b15 	stw	r23,108(sp)
   1b010:	dd801a15 	stw	r22,104(sp)
   1b014:	dc401515 	stw	r17,84(sp)
   1b018:	dfc01d15 	stw	ra,116(sp)
   1b01c:	df001c15 	stw	fp,112(sp)
   1b020:	dd401915 	stw	r21,100(sp)
   1b024:	dd001815 	stw	r20,96(sp)
   1b028:	dcc01715 	stw	r19,92(sp)
   1b02c:	dc801615 	stw	r18,88(sp)
   1b030:	dc001415 	stw	r16,80(sp)
   1b034:	d8000515 	stw	zero,20(sp)
   1b038:	d9400615 	stw	r5,24(sp)
   1b03c:	2807883a 	mov	r3,r5
   1b040:	1f000003 	ldbu	fp,0(r3)
   1b044:	01c000b4 	movhi	r7,2
   1b048:	2023883a 	mov	r17,r4
   1b04c:	d9400715 	stw	r5,28(sp)
   1b050:	d9800915 	stw	r6,36(sp)
   1b054:	01000b44 	movi	r4,45
   1b058:	e0803fcc 	andi	r2,fp,255
   1b05c:	39ec1f04 	addi	r7,r7,-20356
   1b060:	002f883a 	mov	r23,zero
   1b064:	002d883a 	mov	r22,zero
   1b068:	20809c36 	bltu	r4,r2,1b2dc <_strtod_r+0x2d4>
   1b06c:	100490ba 	slli	r2,r2,2
   1b070:	11c5883a 	add	r2,r2,r7
   1b074:	10800017 	ldw	r2,0(r2)
   1b078:	1000683a 	jmp	r2
   1b07c:	0001b13c 	xorhi	zero,zero,1732
   1b080:	0001b2dc 	xori	zero,zero,1739
   1b084:	0001b2dc 	xori	zero,zero,1739
   1b088:	0001b2dc 	xori	zero,zero,1739
   1b08c:	0001b2dc 	xori	zero,zero,1739
   1b090:	0001b2dc 	xori	zero,zero,1739
   1b094:	0001b2dc 	xori	zero,zero,1739
   1b098:	0001b2dc 	xori	zero,zero,1739
   1b09c:	0001b2dc 	xori	zero,zero,1739
   1b0a0:	0001b2c8 	cmpgei	zero,zero,1739
   1b0a4:	0001b2c8 	cmpgei	zero,zero,1739
   1b0a8:	0001b2c8 	cmpgei	zero,zero,1739
   1b0ac:	0001b2c8 	cmpgei	zero,zero,1739
   1b0b0:	0001b2c8 	cmpgei	zero,zero,1739
   1b0b4:	0001b2dc 	xori	zero,zero,1739
   1b0b8:	0001b2dc 	xori	zero,zero,1739
   1b0bc:	0001b2dc 	xori	zero,zero,1739
   1b0c0:	0001b2dc 	xori	zero,zero,1739
   1b0c4:	0001b2dc 	xori	zero,zero,1739
   1b0c8:	0001b2dc 	xori	zero,zero,1739
   1b0cc:	0001b2dc 	xori	zero,zero,1739
   1b0d0:	0001b2dc 	xori	zero,zero,1739
   1b0d4:	0001b2dc 	xori	zero,zero,1739
   1b0d8:	0001b2dc 	xori	zero,zero,1739
   1b0dc:	0001b2dc 	xori	zero,zero,1739
   1b0e0:	0001b2dc 	xori	zero,zero,1739
   1b0e4:	0001b2dc 	xori	zero,zero,1739
   1b0e8:	0001b2dc 	xori	zero,zero,1739
   1b0ec:	0001b2dc 	xori	zero,zero,1739
   1b0f0:	0001b2dc 	xori	zero,zero,1739
   1b0f4:	0001b2dc 	xori	zero,zero,1739
   1b0f8:	0001b2dc 	xori	zero,zero,1739
   1b0fc:	0001b2c8 	cmpgei	zero,zero,1739
   1b100:	0001b2dc 	xori	zero,zero,1739
   1b104:	0001b2dc 	xori	zero,zero,1739
   1b108:	0001b2dc 	xori	zero,zero,1739
   1b10c:	0001b2dc 	xori	zero,zero,1739
   1b110:	0001b2dc 	xori	zero,zero,1739
   1b114:	0001b2dc 	xori	zero,zero,1739
   1b118:	0001b2dc 	xori	zero,zero,1739
   1b11c:	0001b2dc 	xori	zero,zero,1739
   1b120:	0001b2dc 	xori	zero,zero,1739
   1b124:	0001b2dc 	xori	zero,zero,1739
   1b128:	0001b1a0 	cmpeqi	zero,zero,1734
   1b12c:	0001b2dc 	xori	zero,zero,1739
   1b130:	0001b2bc 	xorhi	zero,zero,1738
   1b134:	00801244 	movi	r2,73
   1b138:	b8844726 	beq	r23,r2,1c258 <_strtod_r+0x1250>
   1b13c:	d9000917 	ldw	r4,36(sp)
   1b140:	d8000815 	stw	zero,32(sp)
   1b144:	0039883a 	mov	fp,zero
   1b148:	20000726 	beq	r4,zero,1b168 <_strtod_r+0x160>
   1b14c:	dc800717 	ldw	r18,28(sp)
   1b150:	d8000a15 	stw	zero,40(sp)
   1b154:	d9400917 	ldw	r5,36(sp)
   1b158:	2c800015 	stw	r18,0(r5)
   1b15c:	d8800a17 	ldw	r2,40(sp)
   1b160:	10000126 	beq	r2,zero,1b168 <_strtod_r+0x160>
   1b164:	e720003c 	xorhi	fp,fp,32768
   1b168:	d8800817 	ldw	r2,32(sp)
   1b16c:	e007883a 	mov	r3,fp
   1b170:	dfc01d17 	ldw	ra,116(sp)
   1b174:	df001c17 	ldw	fp,112(sp)
   1b178:	ddc01b17 	ldw	r23,108(sp)
   1b17c:	dd801a17 	ldw	r22,104(sp)
   1b180:	dd401917 	ldw	r21,100(sp)
   1b184:	dd001817 	ldw	r20,96(sp)
   1b188:	dcc01717 	ldw	r19,92(sp)
   1b18c:	dc801617 	ldw	r18,88(sp)
   1b190:	dc401517 	ldw	r17,84(sp)
   1b194:	dc001417 	ldw	r16,80(sp)
   1b198:	dec01e04 	addi	sp,sp,120
   1b19c:	f800283a 	ret
   1b1a0:	d8000a15 	stw	zero,40(sp)
   1b1a4:	1c000044 	addi	r16,r3,1
   1b1a8:	dc000615 	stw	r16,24(sp)
   1b1ac:	1f000043 	ldbu	fp,1(r3)
   1b1b0:	e0803fcc 	andi	r2,fp,255
   1b1b4:	1080201c 	xori	r2,r2,128
   1b1b8:	10bfe004 	addi	r2,r2,-128
   1b1bc:	103fdf26 	beq	r2,zero,1b13c <__alt_data_end+0xfffdc93c>
   1b1c0:	e1003fcc 	andi	r4,fp,255
   1b1c4:	2100201c 	xori	r4,r4,128
   1b1c8:	213fe004 	addi	r4,r4,-128
   1b1cc:	00800c04 	movi	r2,48
   1b1d0:	2080d426 	beq	r4,r2,1b524 <_strtod_r+0x51c>
   1b1d4:	dc000815 	stw	r16,32(sp)
   1b1d8:	d8000c15 	stw	zero,48(sp)
   1b1dc:	e0bff404 	addi	r2,fp,-48
   1b1e0:	10803fcc 	andi	r2,r2,255
   1b1e4:	05400244 	movi	r21,9
   1b1e8:	a8837836 	bltu	r21,r2,1bfcc <_strtod_r+0xfc4>
   1b1ec:	dc800817 	ldw	r18,32(sp)
   1b1f0:	0029883a 	mov	r20,zero
   1b1f4:	0027883a 	mov	r19,zero
   1b1f8:	0021883a 	mov	r16,zero
   1b1fc:	05800204 	movi	r22,8
   1b200:	b4003916 	blt	r22,r16,1b2e8 <_strtod_r+0x2e0>
   1b204:	e7003fcc 	andi	fp,fp,255
   1b208:	9809883a 	mov	r4,r19
   1b20c:	01400284 	movi	r5,10
   1b210:	e700201c 	xori	fp,fp,128
   1b214:	0025f840 	call	25f84 <__mulsi3>
   1b218:	e73fe004 	addi	fp,fp,-128
   1b21c:	1705883a 	add	r2,r2,fp
   1b220:	14fff404 	addi	r19,r2,-48
   1b224:	94800044 	addi	r18,r18,1
   1b228:	dc800615 	stw	r18,24(sp)
   1b22c:	97000003 	ldbu	fp,0(r18)
   1b230:	84000044 	addi	r16,r16,1
   1b234:	e0bff404 	addi	r2,fp,-48
   1b238:	10803fcc 	andi	r2,r2,255
   1b23c:	a8bff02e 	bgeu	r21,r2,1b200 <__alt_data_end+0xfffdca00>
   1b240:	e5c03fcc 	andi	r23,fp,255
   1b244:	bdc0201c 	xori	r23,r23,128
   1b248:	bdffe004 	addi	r23,r23,-128
   1b24c:	8809883a 	mov	r4,r17
   1b250:	0019a3c0 	call	19a3c <_localeconv_r>
   1b254:	8809883a 	mov	r4,r17
   1b258:	15400017 	ldw	r21,0(r2)
   1b25c:	0019a3c0 	call	19a3c <_localeconv_r>
   1b260:	11000017 	ldw	r4,0(r2)
   1b264:	0013fd00 	call	13fd0 <strlen>
   1b268:	100d883a 	mov	r6,r2
   1b26c:	a80b883a 	mov	r5,r21
   1b270:	9009883a 	mov	r4,r18
   1b274:	00230b80 	call	230b8 <strncmp>
   1b278:	1000bd26 	beq	r2,zero,1b570 <_strtod_r+0x568>
   1b27c:	8039883a 	mov	fp,r16
   1b280:	002d883a 	mov	r22,zero
   1b284:	d8000b15 	stw	zero,44(sp)
   1b288:	0025883a 	mov	r18,zero
   1b28c:	00801944 	movi	r2,101
   1b290:	b8806026 	beq	r23,r2,1b414 <_strtod_r+0x40c>
   1b294:	00801144 	movi	r2,69
   1b298:	b8805e26 	beq	r23,r2,1b414 <_strtod_r+0x40c>
   1b29c:	0009883a 	mov	r4,zero
   1b2a0:	e0001a1e 	bne	fp,zero,1b30c <_strtod_r+0x304>
   1b2a4:	b000cd26 	beq	r22,zero,1b5dc <_strtod_r+0x5d4>
   1b2a8:	d8000815 	stw	zero,32(sp)
   1b2ac:	d9000917 	ldw	r4,36(sp)
   1b2b0:	203faa26 	beq	r4,zero,1b15c <__alt_data_end+0xfffdc95c>
   1b2b4:	dc800617 	ldw	r18,24(sp)
   1b2b8:	003fa606 	br	1b154 <__alt_data_end+0xfffdc954>
   1b2bc:	00800044 	movi	r2,1
   1b2c0:	d8800a15 	stw	r2,40(sp)
   1b2c4:	003fb706 	br	1b1a4 <__alt_data_end+0xfffdc9a4>
   1b2c8:	18c00044 	addi	r3,r3,1
   1b2cc:	d8c00615 	stw	r3,24(sp)
   1b2d0:	1f000003 	ldbu	fp,0(r3)
   1b2d4:	e0803fcc 	andi	r2,fp,255
   1b2d8:	20bf642e 	bgeu	r4,r2,1b06c <__alt_data_end+0xfffdc86c>
   1b2dc:	1821883a 	mov	r16,r3
   1b2e0:	d8000a15 	stw	zero,40(sp)
   1b2e4:	003fb606 	br	1b1c0 <__alt_data_end+0xfffdc9c0>
   1b2e8:	e7003fcc 	andi	fp,fp,255
   1b2ec:	a009883a 	mov	r4,r20
   1b2f0:	01400284 	movi	r5,10
   1b2f4:	e700201c 	xori	fp,fp,128
   1b2f8:	0025f840 	call	25f84 <__mulsi3>
   1b2fc:	e73fe004 	addi	fp,fp,-128
   1b300:	1705883a 	add	r2,r2,fp
   1b304:	153ff404 	addi	r20,r2,-48
   1b308:	003fc606 	br	1b224 <__alt_data_end+0xfffdca24>
   1b30c:	d8c00b17 	ldw	r3,44(sp)
   1b310:	20ebc83a 	sub	r21,r4,r3
   1b314:	8000011e 	bne	r16,zero,1b31c <_strtod_r+0x314>
   1b318:	e021883a 	mov	r16,fp
   1b31c:	00800404 	movi	r2,16
   1b320:	e025883a 	mov	r18,fp
   1b324:	1700010e 	bge	r2,fp,1b32c <_strtod_r+0x324>
   1b328:	1025883a 	mov	r18,r2
   1b32c:	9809883a 	mov	r4,r19
   1b330:	00289400 	call	28940 <__floatunsidf>
   1b334:	102f883a 	mov	r23,r2
   1b338:	00800244 	movi	r2,9
   1b33c:	182d883a 	mov	r22,r3
   1b340:	1480150e 	bge	r2,r18,1b398 <_strtod_r+0x390>
   1b344:	90bffdc4 	addi	r2,r18,-9
   1b348:	100490fa 	slli	r2,r2,3
   1b34c:	180b883a 	mov	r5,r3
   1b350:	00c000f4 	movhi	r3,3
   1b354:	18e93c04 	addi	r3,r3,-23312
   1b358:	1885883a 	add	r2,r3,r2
   1b35c:	11800017 	ldw	r6,0(r2)
   1b360:	11c00117 	ldw	r7,4(r2)
   1b364:	b809883a 	mov	r4,r23
   1b368:	002767c0 	call	2767c <__muldf3>
   1b36c:	a009883a 	mov	r4,r20
   1b370:	102f883a 	mov	r23,r2
   1b374:	182d883a 	mov	r22,r3
   1b378:	00289400 	call	28940 <__floatunsidf>
   1b37c:	b809883a 	mov	r4,r23
   1b380:	b00b883a 	mov	r5,r22
   1b384:	100d883a 	mov	r6,r2
   1b388:	180f883a 	mov	r7,r3
   1b38c:	00261a80 	call	261a8 <__adddf3>
   1b390:	102f883a 	mov	r23,r2
   1b394:	182d883a 	mov	r22,r3
   1b398:	008003c4 	movi	r2,15
   1b39c:	17009416 	blt	r2,fp,1b5f0 <_strtod_r+0x5e8>
   1b3a0:	a8001926 	beq	r21,zero,1b408 <_strtod_r+0x400>
   1b3a4:	05439c0e 	bge	zero,r21,1c218 <_strtod_r+0x1210>
   1b3a8:	00c00584 	movi	r3,22
   1b3ac:	1d430f16 	blt	r3,r21,1bfec <_strtod_r+0xfe4>
   1b3b0:	a82a90fa 	slli	r21,r21,3
   1b3b4:	008000f4 	movhi	r2,3
   1b3b8:	10a93c04 	addi	r2,r2,-23312
   1b3bc:	1545883a 	add	r2,r2,r21
   1b3c0:	11000017 	ldw	r4,0(r2)
   1b3c4:	11400117 	ldw	r5,4(r2)
   1b3c8:	b80d883a 	mov	r6,r23
   1b3cc:	b00f883a 	mov	r7,r22
   1b3d0:	002767c0 	call	2767c <__muldf3>
   1b3d4:	d8800815 	stw	r2,32(sp)
   1b3d8:	1839883a 	mov	fp,r3
   1b3dc:	003fb306 	br	1b2ac <__alt_data_end+0xfffdcaac>
   1b3e0:	014000f4 	movhi	r5,3
   1b3e4:	29697204 	addi	r5,r5,-23096
   1b3e8:	d9800204 	addi	r6,sp,8
   1b3ec:	d9000604 	addi	r4,sp,24
   1b3f0:	0022e5c0 	call	22e5c <__hexnan>
   1b3f4:	00c00144 	movi	r3,5
   1b3f8:	10c2161e 	bne	r2,r3,1bc54 <_strtod_r+0xc4c>
   1b3fc:	dd800317 	ldw	r22,12(sp)
   1b400:	ddc00217 	ldw	r23,8(sp)
   1b404:	b59ffc34 	orhi	r22,r22,32752
   1b408:	ddc00815 	stw	r23,32(sp)
   1b40c:	b039883a 	mov	fp,r22
   1b410:	003fa606 	br	1b2ac <__alt_data_end+0xfffdcaac>
   1b414:	e001a926 	beq	fp,zero,1babc <_strtod_r+0xab4>
   1b418:	d8c00617 	ldw	r3,24(sp)
   1b41c:	18800044 	addi	r2,r3,1
   1b420:	d8800615 	stw	r2,24(sp)
   1b424:	d8c00715 	stw	r3,28(sp)
   1b428:	18c00047 	ldb	r3,1(r3)
   1b42c:	00800ac4 	movi	r2,43
   1b430:	1881e526 	beq	r3,r2,1bbc8 <_strtod_r+0xbc0>
   1b434:	00800b44 	movi	r2,45
   1b438:	1881dc26 	beq	r3,r2,1bbac <_strtod_r+0xba4>
   1b43c:	182f883a 	mov	r23,r3
   1b440:	d8000e15 	stw	zero,56(sp)
   1b444:	b8bff404 	addi	r2,r23,-48
   1b448:	01000244 	movi	r4,9
   1b44c:	2081ab36 	bltu	r4,r2,1bafc <_strtod_r+0xaf4>
   1b450:	00800c04 	movi	r2,48
   1b454:	b880071e 	bne	r23,r2,1b474 <_strtod_r+0x46c>
   1b458:	d8800617 	ldw	r2,24(sp)
   1b45c:	b809883a 	mov	r4,r23
   1b460:	10800044 	addi	r2,r2,1
   1b464:	d8800615 	stw	r2,24(sp)
   1b468:	15c00007 	ldb	r23,0(r2)
   1b46c:	10800044 	addi	r2,r2,1
   1b470:	b93ffc26 	beq	r23,r4,1b464 <__alt_data_end+0xfffdcc64>
   1b474:	b8bff3c4 	addi	r2,r23,-49
   1b478:	01000204 	movi	r4,8
   1b47c:	20bf8736 	bltu	r4,r2,1b29c <__alt_data_end+0xfffdca9c>
   1b480:	d8c00617 	ldw	r3,24(sp)
   1b484:	b93ff404 	addi	r4,r23,-48
   1b488:	01400244 	movi	r5,9
   1b48c:	1ac00044 	addi	r11,r3,1
   1b490:	dac00615 	stw	r11,24(sp)
   1b494:	d8c00d15 	stw	r3,52(sp)
   1b498:	18c00043 	ldbu	r3,1(r3)
   1b49c:	18bff404 	addi	r2,r3,-48
   1b4a0:	1dc03fcc 	andi	r23,r3,255
   1b4a4:	bdc0201c 	xori	r23,r23,128
   1b4a8:	10803fcc 	andi	r2,r2,255
   1b4ac:	bdffe004 	addi	r23,r23,-128
   1b4b0:	28801136 	bltu	r5,r2,1b4f8 <_strtod_r+0x4f0>
   1b4b4:	d8c00d17 	ldw	r3,52(sp)
   1b4b8:	1d400084 	addi	r21,r3,2
   1b4bc:	01400284 	movi	r5,10
   1b4c0:	0025f840 	call	25f84 <__mulsi3>
   1b4c4:	dd400615 	stw	r21,24(sp)
   1b4c8:	a9400003 	ldbu	r5,0(r21)
   1b4cc:	15c5883a 	add	r2,r2,r23
   1b4d0:	a817883a 	mov	r11,r21
   1b4d4:	28fff404 	addi	r3,r5,-48
   1b4d8:	2dc03fcc 	andi	r23,r5,255
   1b4dc:	bdc0201c 	xori	r23,r23,128
   1b4e0:	18c03fcc 	andi	r3,r3,255
   1b4e4:	01400244 	movi	r5,9
   1b4e8:	113ff404 	addi	r4,r2,-48
   1b4ec:	bdffe004 	addi	r23,r23,-128
   1b4f0:	ad400044 	addi	r21,r21,1
   1b4f4:	28fff12e 	bgeu	r5,r3,1b4bc <__alt_data_end+0xfffdccbc>
   1b4f8:	d8c00d17 	ldw	r3,52(sp)
   1b4fc:	00800204 	movi	r2,8
   1b500:	58d7c83a 	sub	r11,r11,r3
   1b504:	12c2ab16 	blt	r2,r11,1bfb4 <_strtod_r+0xfac>
   1b508:	009387c4 	movi	r2,19999
   1b50c:	1100010e 	bge	r2,r4,1b514 <_strtod_r+0x50c>
   1b510:	1009883a 	mov	r4,r2
   1b514:	d8c00e17 	ldw	r3,56(sp)
   1b518:	183f6126 	beq	r3,zero,1b2a0 <__alt_data_end+0xfffdcaa0>
   1b51c:	0109c83a 	sub	r4,zero,r4
   1b520:	003f5f06 	br	1b2a0 <__alt_data_end+0xfffdcaa0>
   1b524:	80800047 	ldb	r2,1(r16)
   1b528:	00c01604 	movi	r3,88
   1b52c:	10c20026 	beq	r2,r3,1bd30 <_strtod_r+0xd28>
   1b530:	00c01e04 	movi	r3,120
   1b534:	10c1fe26 	beq	r2,r3,1bd30 <_strtod_r+0xd28>
   1b538:	80800044 	addi	r2,r16,1
   1b53c:	1021883a 	mov	r16,r2
   1b540:	d8800615 	stw	r2,24(sp)
   1b544:	10800044 	addi	r2,r2,1
   1b548:	173fffc3 	ldbu	fp,-1(r2)
   1b54c:	e0c03fcc 	andi	r3,fp,255
   1b550:	18c0201c 	xori	r3,r3,128
   1b554:	18ffe004 	addi	r3,r3,-128
   1b558:	193ff826 	beq	r3,r4,1b53c <__alt_data_end+0xfffdcd3c>
   1b55c:	18002126 	beq	r3,zero,1b5e4 <_strtod_r+0x5dc>
   1b560:	00c00044 	movi	r3,1
   1b564:	dc000815 	stw	r16,32(sp)
   1b568:	d8c00c15 	stw	r3,48(sp)
   1b56c:	003f1b06 	br	1b1dc <__alt_data_end+0xfffdc9dc>
   1b570:	8809883a 	mov	r4,r17
   1b574:	0019a3c0 	call	19a3c <_localeconv_r>
   1b578:	11000017 	ldw	r4,0(r2)
   1b57c:	0013fd00 	call	13fd0 <strlen>
   1b580:	d8c00617 	ldw	r3,24(sp)
   1b584:	1885883a 	add	r2,r3,r2
   1b588:	d8800615 	stw	r2,24(sp)
   1b58c:	15c00007 	ldb	r23,0(r2)
   1b590:	8001771e 	bne	r16,zero,1bb70 <_strtod_r+0xb68>
   1b594:	01000c04 	movi	r4,48
   1b598:	b903581e 	bne	r23,r4,1c2fc <_strtod_r+0x12f4>
   1b59c:	11000044 	addi	r4,r2,1
   1b5a0:	b80b883a 	mov	r5,r23
   1b5a4:	d9000615 	stw	r4,24(sp)
   1b5a8:	25c00007 	ldb	r23,0(r4)
   1b5ac:	20adc83a 	sub	r22,r4,r2
   1b5b0:	21000044 	addi	r4,r4,1
   1b5b4:	b97ffb26 	beq	r23,r5,1b5a4 <__alt_data_end+0xfffdcda4>
   1b5b8:	b8bff3c4 	addi	r2,r23,-49
   1b5bc:	01000204 	movi	r4,8
   1b5c0:	2083002e 	bgeu	r4,r2,1c1c4 <_strtod_r+0x11bc>
   1b5c4:	00801944 	movi	r2,101
   1b5c8:	b8813a26 	beq	r23,r2,1bab4 <_strtod_r+0xaac>
   1b5cc:	0039883a 	mov	fp,zero
   1b5d0:	d8000b15 	stw	zero,44(sp)
   1b5d4:	04800044 	movi	r18,1
   1b5d8:	003f2e06 	br	1b294 <__alt_data_end+0xfffdca94>
   1b5dc:	d8c00c17 	ldw	r3,48(sp)
   1b5e0:	18017d26 	beq	r3,zero,1bbd8 <_strtod_r+0xbd0>
   1b5e4:	d8000815 	stw	zero,32(sp)
   1b5e8:	0039883a 	mov	fp,zero
   1b5ec:	003f2f06 	br	1b2ac <__alt_data_end+0xfffdcaac>
   1b5f0:	e4a5c83a 	sub	r18,fp,r18
   1b5f4:	9565883a 	add	r18,r18,r21
   1b5f8:	0482370e 	bge	zero,r18,1bed8 <_strtod_r+0xed0>
   1b5fc:	908003cc 	andi	r2,r18,15
   1b600:	10000b26 	beq	r2,zero,1b630 <_strtod_r+0x628>
   1b604:	100490fa 	slli	r2,r2,3
   1b608:	00c000f4 	movhi	r3,3
   1b60c:	18e93c04 	addi	r3,r3,-23312
   1b610:	1885883a 	add	r2,r3,r2
   1b614:	11000017 	ldw	r4,0(r2)
   1b618:	11400117 	ldw	r5,4(r2)
   1b61c:	b80d883a 	mov	r6,r23
   1b620:	b00f883a 	mov	r7,r22
   1b624:	002767c0 	call	2767c <__muldf3>
   1b628:	102f883a 	mov	r23,r2
   1b62c:	182d883a 	mov	r22,r3
   1b630:	053ffc04 	movi	r20,-16
   1b634:	9524703a 	and	r18,r18,r20
   1b638:	90003826 	beq	r18,zero,1b71c <_strtod_r+0x714>
   1b63c:	00804d04 	movi	r2,308
   1b640:	1481eb16 	blt	r2,r18,1bdf0 <_strtod_r+0xde8>
   1b644:	9029d13a 	srai	r20,r18,4
   1b648:	02c00044 	movi	r11,1
   1b64c:	5d03900e 	bge	r11,r20,1c490 <_strtod_r+0x1488>
   1b650:	010000f4 	movhi	r4,3
   1b654:	21293204 	addi	r4,r4,-23352
   1b658:	2011883a 	mov	r8,r4
   1b65c:	0025883a 	mov	r18,zero
   1b660:	880b883a 	mov	r5,r17
   1b664:	d9000715 	stw	r4,28(sp)
   1b668:	dc000b15 	stw	r16,44(sp)
   1b66c:	9023883a 	mov	r17,r18
   1b670:	b805883a 	mov	r2,r23
   1b674:	b007883a 	mov	r3,r22
   1b678:	0009883a 	mov	r4,zero
   1b67c:	4021883a 	mov	r16,r8
   1b680:	2825883a 	mov	r18,r5
   1b684:	a180004c 	andi	r6,r20,1
   1b688:	30000826 	beq	r6,zero,1b6ac <_strtod_r+0x6a4>
   1b68c:	81800017 	ldw	r6,0(r16)
   1b690:	81c00117 	ldw	r7,4(r16)
   1b694:	1009883a 	mov	r4,r2
   1b698:	180b883a 	mov	r5,r3
   1b69c:	dac01315 	stw	r11,76(sp)
   1b6a0:	002767c0 	call	2767c <__muldf3>
   1b6a4:	dac01317 	ldw	r11,76(sp)
   1b6a8:	01000044 	movi	r4,1
   1b6ac:	a029d07a 	srai	r20,r20,1
   1b6b0:	8c400044 	addi	r17,r17,1
   1b6b4:	84000204 	addi	r16,r16,8
   1b6b8:	a2fff21e 	bne	r20,r11,1b684 <__alt_data_end+0xfffdce84>
   1b6bc:	900b883a 	mov	r5,r18
   1b6c0:	21003fcc 	andi	r4,r4,255
   1b6c4:	8825883a 	mov	r18,r17
   1b6c8:	dc000b17 	ldw	r16,44(sp)
   1b6cc:	2823883a 	mov	r17,r5
   1b6d0:	2003c01e 	bne	r4,zero,1c5d4 <_strtod_r+0x15cc>
   1b6d4:	901490fa 	slli	r10,r18,3
   1b6d8:	d8800717 	ldw	r2,28(sp)
   1b6dc:	01ff2c34 	movhi	r7,64688
   1b6e0:	b80d883a 	mov	r6,r23
   1b6e4:	12a5883a 	add	r18,r2,r10
   1b6e8:	91000017 	ldw	r4,0(r18)
   1b6ec:	91400117 	ldw	r5,4(r18)
   1b6f0:	b1cf883a 	add	r7,r22,r7
   1b6f4:	002767c0 	call	2767c <__muldf3>
   1b6f8:	102f883a 	mov	r23,r2
   1b6fc:	011f2834 	movhi	r4,31904
   1b700:	189ffc2c 	andhi	r2,r3,32752
   1b704:	2081ba36 	bltu	r4,r2,1bdf0 <_strtod_r+0xde8>
   1b708:	011f2434 	movhi	r4,31888
   1b70c:	20834a2e 	bgeu	r4,r2,1c438 <_strtod_r+0x1430>
   1b710:	059ffc34 	movhi	r22,32752
   1b714:	b5bfffc4 	addi	r22,r22,-1
   1b718:	05ffffc4 	movi	r23,-1
   1b71c:	d8000715 	stw	zero,28(sp)
   1b720:	d9400817 	ldw	r5,32(sp)
   1b724:	dcc00015 	stw	r19,0(sp)
   1b728:	e00f883a 	mov	r7,fp
   1b72c:	800d883a 	mov	r6,r16
   1b730:	8809883a 	mov	r4,r17
   1b734:	0019f080 	call	19f08 <__s2b>
   1b738:	d8800b15 	stw	r2,44(sp)
   1b73c:	1001ac26 	beq	r2,zero,1bdf0 <_strtod_r+0xde8>
   1b740:	a807d7fa 	srai	r3,r21,31
   1b744:	0545c83a 	sub	r2,zero,r21
   1b748:	dd400c15 	stw	r21,48(sp)
   1b74c:	1886703a 	and	r3,r3,r2
   1b750:	d8c00e15 	stw	r3,56(sp)
   1b754:	a8015916 	blt	r21,zero,1bcbc <_strtod_r+0xcb4>
   1b758:	d9400b17 	ldw	r5,44(sp)
   1b75c:	0011883a 	mov	r8,zero
   1b760:	0021883a 	mov	r16,zero
   1b764:	29400304 	addi	r5,r5,12
   1b768:	d9401115 	stw	r5,68(sp)
   1b76c:	4025883a 	mov	r18,r8
   1b770:	d8800b17 	ldw	r2,44(sp)
   1b774:	8809883a 	mov	r4,r17
   1b778:	11400117 	ldw	r5,4(r2)
   1b77c:	0019cf00 	call	19cf0 <_Balloc>
   1b780:	1027883a 	mov	r19,r2
   1b784:	10015226 	beq	r2,zero,1bcd0 <_strtod_r+0xcc8>
   1b788:	d8c00b17 	ldw	r3,44(sp)
   1b78c:	d9401117 	ldw	r5,68(sp)
   1b790:	11000304 	addi	r4,r2,12
   1b794:	19800417 	ldw	r6,16(r3)
   1b798:	31800084 	addi	r6,r6,2
   1b79c:	318d883a 	add	r6,r6,r6
   1b7a0:	318d883a 	add	r6,r6,r6
   1b7a4:	0012fb00 	call	12fb0 <memcpy>
   1b7a8:	d9000204 	addi	r4,sp,8
   1b7ac:	d9000015 	stw	r4,0(sp)
   1b7b0:	d9c00404 	addi	r7,sp,16
   1b7b4:	b80b883a 	mov	r5,r23
   1b7b8:	b00d883a 	mov	r6,r22
   1b7bc:	8809883a 	mov	r4,r17
   1b7c0:	001aa400 	call	1aa40 <__d2b>
   1b7c4:	d8800515 	stw	r2,20(sp)
   1b7c8:	ddc00815 	stw	r23,32(sp)
   1b7cc:	dd801215 	stw	r22,72(sp)
   1b7d0:	10029f26 	beq	r2,zero,1c250 <_strtod_r+0x1248>
   1b7d4:	01400044 	movi	r5,1
   1b7d8:	8809883a 	mov	r4,r17
   1b7dc:	001a1240 	call	1a124 <__i2b>
   1b7e0:	1021883a 	mov	r16,r2
   1b7e4:	10013a26 	beq	r2,zero,1bcd0 <_strtod_r+0xcc8>
   1b7e8:	d8800417 	ldw	r2,16(sp)
   1b7ec:	1000b816 	blt	r2,zero,1bad0 <_strtod_r+0xac8>
   1b7f0:	d9400e17 	ldw	r5,56(sp)
   1b7f4:	d9000c17 	ldw	r4,48(sp)
   1b7f8:	28a9883a 	add	r20,r5,r2
   1b7fc:	d9400717 	ldw	r5,28(sp)
   1b800:	dd400217 	ldw	r21,8(sp)
   1b804:	073f0084 	movi	fp,-1022
   1b808:	1147c83a 	sub	r3,r2,r5
   1b80c:	1d47883a 	add	r3,r3,r21
   1b810:	00800d84 	movi	r2,54
   1b814:	18ffffc4 	addi	r3,r3,-1
   1b818:	156bc83a 	sub	r21,r2,r21
   1b81c:	1f00950e 	bge	r3,fp,1ba74 <_strtod_r+0xa6c>
   1b820:	e0f9c83a 	sub	fp,fp,r3
   1b824:	008007c4 	movi	r2,31
   1b828:	af2bc83a 	sub	r21,r21,fp
   1b82c:	1700ac16 	blt	r2,fp,1bae0 <_strtod_r+0xad8>
   1b830:	00800044 	movi	r2,1
   1b834:	1704983a 	sll	r2,r2,fp
   1b838:	d8000d15 	stw	zero,52(sp)
   1b83c:	d8800f15 	stw	r2,60(sp)
   1b840:	2547883a 	add	r3,r4,r21
   1b844:	d9000717 	ldw	r4,28(sp)
   1b848:	a56b883a 	add	r21,r20,r21
   1b84c:	20f9883a 	add	fp,r4,r3
   1b850:	a009883a 	mov	r4,r20
   1b854:	ad00010e 	bge	r21,r20,1b85c <_strtod_r+0x854>
   1b858:	a809883a 	mov	r4,r21
   1b85c:	e005883a 	mov	r2,fp
   1b860:	2700010e 	bge	r4,fp,1b868 <_strtod_r+0x860>
   1b864:	2005883a 	mov	r2,r4
   1b868:	0080030e 	bge	zero,r2,1b878 <_strtod_r+0x870>
   1b86c:	a8abc83a 	sub	r21,r21,r2
   1b870:	e0b9c83a 	sub	fp,fp,r2
   1b874:	a0a9c83a 	sub	r20,r20,r2
   1b878:	d9400e17 	ldw	r5,56(sp)
   1b87c:	28001126 	beq	r5,zero,1b8c4 <_strtod_r+0x8bc>
   1b880:	280d883a 	mov	r6,r5
   1b884:	8809883a 	mov	r4,r17
   1b888:	800b883a 	mov	r5,r16
   1b88c:	001a3ec0 	call	1a3ec <__pow5mult>
   1b890:	1021883a 	mov	r16,r2
   1b894:	10010e26 	beq	r2,zero,1bcd0 <_strtod_r+0xcc8>
   1b898:	d9800517 	ldw	r6,20(sp)
   1b89c:	100b883a 	mov	r5,r2
   1b8a0:	8809883a 	mov	r4,r17
   1b8a4:	001a1600 	call	1a160 <__multiply>
   1b8a8:	10010926 	beq	r2,zero,1bcd0 <_strtod_r+0xcc8>
   1b8ac:	d9400517 	ldw	r5,20(sp)
   1b8b0:	8809883a 	mov	r4,r17
   1b8b4:	d8801315 	stw	r2,76(sp)
   1b8b8:	0019d980 	call	19d98 <_Bfree>
   1b8bc:	d8801317 	ldw	r2,76(sp)
   1b8c0:	d8800515 	stw	r2,20(sp)
   1b8c4:	0540060e 	bge	zero,r21,1b8e0 <_strtod_r+0x8d8>
   1b8c8:	d9400517 	ldw	r5,20(sp)
   1b8cc:	a80d883a 	mov	r6,r21
   1b8d0:	8809883a 	mov	r4,r17
   1b8d4:	001a52c0 	call	1a52c <__lshift>
   1b8d8:	d8800515 	stw	r2,20(sp)
   1b8dc:	10025c26 	beq	r2,zero,1c250 <_strtod_r+0x1248>
   1b8e0:	d8800c17 	ldw	r2,48(sp)
   1b8e4:	10000626 	beq	r2,zero,1b900 <_strtod_r+0x8f8>
   1b8e8:	d9800c17 	ldw	r6,48(sp)
   1b8ec:	980b883a 	mov	r5,r19
   1b8f0:	8809883a 	mov	r4,r17
   1b8f4:	001a3ec0 	call	1a3ec <__pow5mult>
   1b8f8:	1027883a 	mov	r19,r2
   1b8fc:	1000f426 	beq	r2,zero,1bcd0 <_strtod_r+0xcc8>
   1b900:	0700060e 	bge	zero,fp,1b91c <_strtod_r+0x914>
   1b904:	980b883a 	mov	r5,r19
   1b908:	e00d883a 	mov	r6,fp
   1b90c:	8809883a 	mov	r4,r17
   1b910:	001a52c0 	call	1a52c <__lshift>
   1b914:	1027883a 	mov	r19,r2
   1b918:	1000ed26 	beq	r2,zero,1bcd0 <_strtod_r+0xcc8>
   1b91c:	0500060e 	bge	zero,r20,1b938 <_strtod_r+0x930>
   1b920:	800b883a 	mov	r5,r16
   1b924:	a00d883a 	mov	r6,r20
   1b928:	8809883a 	mov	r4,r17
   1b92c:	001a52c0 	call	1a52c <__lshift>
   1b930:	1021883a 	mov	r16,r2
   1b934:	1000e626 	beq	r2,zero,1bcd0 <_strtod_r+0xcc8>
   1b938:	d9400517 	ldw	r5,20(sp)
   1b93c:	980d883a 	mov	r6,r19
   1b940:	8809883a 	mov	r4,r17
   1b944:	001a6d40 	call	1a6d4 <__mdiff>
   1b948:	1025883a 	mov	r18,r2
   1b94c:	1000e026 	beq	r2,zero,1bcd0 <_strtod_r+0xcc8>
   1b950:	15400317 	ldw	r21,12(r2)
   1b954:	800b883a 	mov	r5,r16
   1b958:	10000315 	stw	zero,12(r2)
   1b95c:	1009883a 	mov	r4,r2
   1b960:	001a6740 	call	1a674 <__mcmp>
   1b964:	10026716 	blt	r2,zero,1c304 <_strtod_r+0x12fc>
   1b968:	10029626 	beq	r2,zero,1c3c4 <_strtod_r+0x13bc>
   1b96c:	800b883a 	mov	r5,r16
   1b970:	9009883a 	mov	r4,r18
   1b974:	001ab8c0 	call	1ab8c <__ratio>
   1b978:	000d883a 	mov	r6,zero
   1b97c:	01d00034 	movhi	r7,16384
   1b980:	1009883a 	mov	r4,r2
   1b984:	180b883a 	mov	r5,r3
   1b988:	1039883a 	mov	fp,r2
   1b98c:	1829883a 	mov	r20,r3
   1b990:	00275880 	call	27588 <__ledf2>
   1b994:	00803b16 	blt	zero,r2,1ba84 <_strtod_r+0xa7c>
   1b998:	a8005e26 	beq	r21,zero,1bb14 <_strtod_r+0xb0c>
   1b99c:	050ffc34 	movhi	r20,16368
   1b9a0:	d8000f15 	stw	zero,60(sp)
   1b9a4:	d8001015 	stw	zero,64(sp)
   1b9a8:	dd000d15 	stw	r20,52(sp)
   1b9ac:	b71ffc2c 	andhi	fp,r22,32752
   1b9b0:	009ff834 	movhi	r2,32736
   1b9b4:	e080f226 	beq	fp,r2,1bd80 <_strtod_r+0xd78>
   1b9b8:	d9000717 	ldw	r4,28(sp)
   1b9bc:	20000c26 	beq	r4,zero,1b9f0 <_strtod_r+0x9e8>
   1b9c0:	0081a834 	movhi	r2,1696
   1b9c4:	17000a36 	bltu	r2,fp,1b9f0 <_strtod_r+0x9e8>
   1b9c8:	d9001017 	ldw	r4,64(sp)
   1b9cc:	d9400d17 	ldw	r5,52(sp)
   1b9d0:	01d07834 	movhi	r7,16864
   1b9d4:	39ffffc4 	addi	r7,r7,-1
   1b9d8:	01bff034 	movhi	r6,65472
   1b9dc:	00275880 	call	27588 <__ledf2>
   1b9e0:	0080a70e 	bge	zero,r2,1bc80 <_strtod_r+0xc78>
   1b9e4:	0081ac34 	movhi	r2,1712
   1b9e8:	a091883a 	add	r8,r20,r2
   1b9ec:	4729c83a 	sub	r20,r8,fp
   1b9f0:	b809883a 	mov	r4,r23
   1b9f4:	b00b883a 	mov	r5,r22
   1b9f8:	001a8d00 	call	1a8d0 <__ulp>
   1b9fc:	d9000f17 	ldw	r4,60(sp)
   1ba00:	a00b883a 	mov	r5,r20
   1ba04:	100d883a 	mov	r6,r2
   1ba08:	180f883a 	mov	r7,r3
   1ba0c:	002767c0 	call	2767c <__muldf3>
   1ba10:	b80d883a 	mov	r6,r23
   1ba14:	b00f883a 	mov	r7,r22
   1ba18:	1009883a 	mov	r4,r2
   1ba1c:	180b883a 	mov	r5,r3
   1ba20:	00261a80 	call	261a8 <__adddf3>
   1ba24:	102f883a 	mov	r23,r2
   1ba28:	182d883a 	mov	r22,r3
   1ba2c:	1829883a 	mov	r20,r3
   1ba30:	d9000717 	ldw	r4,28(sp)
   1ba34:	2000021e 	bne	r4,zero,1ba40 <_strtod_r+0xa38>
   1ba38:	a09ffc2c 	andhi	r2,r20,32752
   1ba3c:	e080f126 	beq	fp,r2,1be04 <_strtod_r+0xdfc>
   1ba40:	d9400517 	ldw	r5,20(sp)
   1ba44:	8809883a 	mov	r4,r17
   1ba48:	0019d980 	call	19d98 <_Bfree>
   1ba4c:	980b883a 	mov	r5,r19
   1ba50:	8809883a 	mov	r4,r17
   1ba54:	0019d980 	call	19d98 <_Bfree>
   1ba58:	800b883a 	mov	r5,r16
   1ba5c:	8809883a 	mov	r4,r17
   1ba60:	0019d980 	call	19d98 <_Bfree>
   1ba64:	900b883a 	mov	r5,r18
   1ba68:	8809883a 	mov	r4,r17
   1ba6c:	0019d980 	call	19d98 <_Bfree>
   1ba70:	003f3f06 	br	1b770 <__alt_data_end+0xfffdcf70>
   1ba74:	00c00044 	movi	r3,1
   1ba78:	d8000d15 	stw	zero,52(sp)
   1ba7c:	d8c00f15 	stw	r3,60(sp)
   1ba80:	003f6f06 	br	1b840 <__alt_data_end+0xfffdd040>
   1ba84:	000d883a 	mov	r6,zero
   1ba88:	01cff834 	movhi	r7,16352
   1ba8c:	e009883a 	mov	r4,fp
   1ba90:	a00b883a 	mov	r5,r20
   1ba94:	002767c0 	call	2767c <__muldf3>
   1ba98:	d8801015 	stw	r2,64(sp)
   1ba9c:	d8c00d15 	stw	r3,52(sp)
   1baa0:	a8001a1e 	bne	r21,zero,1bb0c <_strtod_r+0xb04>
   1baa4:	1a20003c 	xorhi	r8,r3,32768
   1baa8:	d8800f15 	stw	r2,60(sp)
   1baac:	4029883a 	mov	r20,r8
   1bab0:	003fbe06 	br	1b9ac <__alt_data_end+0xfffdd1ac>
   1bab4:	d8000b15 	stw	zero,44(sp)
   1bab8:	04800044 	movi	r18,1
   1babc:	b000021e 	bne	r22,zero,1bac8 <_strtod_r+0xac0>
   1bac0:	d8c00c17 	ldw	r3,48(sp)
   1bac4:	183d9d26 	beq	r3,zero,1b13c <__alt_data_end+0xfffdc93c>
   1bac8:	0039883a 	mov	fp,zero
   1bacc:	003e5206 	br	1b418 <__alt_data_end+0xfffdcc18>
   1bad0:	d8c00c17 	ldw	r3,48(sp)
   1bad4:	dd000e17 	ldw	r20,56(sp)
   1bad8:	1889c83a 	sub	r4,r3,r2
   1badc:	003f4706 	br	1b7fc <__alt_data_end+0xfffdcffc>
   1bae0:	00bef884 	movi	r2,-1054
   1bae4:	07000044 	movi	fp,1
   1bae8:	10c5c83a 	sub	r2,r2,r3
   1baec:	e084983a 	sll	r2,fp,r2
   1baf0:	df000f15 	stw	fp,60(sp)
   1baf4:	d8800d15 	stw	r2,52(sp)
   1baf8:	003f5106 	br	1b840 <__alt_data_end+0xfffdd040>
   1bafc:	d8c00717 	ldw	r3,28(sp)
   1bb00:	0009883a 	mov	r4,zero
   1bb04:	d8c00615 	stw	r3,24(sp)
   1bb08:	003de506 	br	1b2a0 <__alt_data_end+0xfffdcaa0>
   1bb0c:	da000d17 	ldw	r8,52(sp)
   1bb10:	003fe506 	br	1baa8 <__alt_data_end+0xfffdd2a8>
   1bb14:	b800521e 	bne	r23,zero,1bc60 <_strtod_r+0xc58>
   1bb18:	01000434 	movhi	r4,16
   1bb1c:	213fffc4 	addi	r4,r4,-1
   1bb20:	b104703a 	and	r2,r22,r4
   1bb24:	1000501e 	bne	r2,zero,1bc68 <_strtod_r+0xc60>
   1bb28:	000d883a 	mov	r6,zero
   1bb2c:	01cffc34 	movhi	r7,16368
   1bb30:	e009883a 	mov	r4,fp
   1bb34:	a00b883a 	mov	r5,r20
   1bb38:	00275880 	call	27588 <__ledf2>
   1bb3c:	10024216 	blt	r2,zero,1c448 <_strtod_r+0x1440>
   1bb40:	a00b883a 	mov	r5,r20
   1bb44:	000d883a 	mov	r6,zero
   1bb48:	01cff834 	movhi	r7,16352
   1bb4c:	e009883a 	mov	r4,fp
   1bb50:	002767c0 	call	2767c <__muldf3>
   1bb54:	d8801015 	stw	r2,64(sp)
   1bb58:	d8c00d15 	stw	r3,52(sp)
   1bb5c:	1029883a 	mov	r20,r2
   1bb60:	1a20003c 	xorhi	r8,r3,32768
   1bb64:	dd000f15 	stw	r20,60(sp)
   1bb68:	4029883a 	mov	r20,r8
   1bb6c:	003f8f06 	br	1b9ac <__alt_data_end+0xfffdd1ac>
   1bb70:	8039883a 	mov	fp,r16
   1bb74:	002d883a 	mov	r22,zero
   1bb78:	d8000b15 	stw	zero,44(sp)
   1bb7c:	bd7ff404 	addi	r21,r23,-48
   1bb80:	00800244 	movi	r2,9
   1bb84:	15401236 	bltu	r2,r21,1bbd0 <_strtod_r+0xbc8>
   1bb88:	dd400e15 	stw	r21,56(sp)
   1bb8c:	b0800044 	addi	r2,r22,1
   1bb90:	a801701e 	bne	r21,zero,1c154 <_strtod_r+0x114c>
   1bb94:	ddc00617 	ldw	r23,24(sp)
   1bb98:	102d883a 	mov	r22,r2
   1bb9c:	b8800044 	addi	r2,r23,1
   1bba0:	d8800615 	stw	r2,24(sp)
   1bba4:	bdc00047 	ldb	r23,1(r23)
   1bba8:	003ff406 	br	1bb7c <__alt_data_end+0xfffdd37c>
   1bbac:	00c00044 	movi	r3,1
   1bbb0:	d8c00e15 	stw	r3,56(sp)
   1bbb4:	d8c00717 	ldw	r3,28(sp)
   1bbb8:	18800084 	addi	r2,r3,2
   1bbbc:	d8800615 	stw	r2,24(sp)
   1bbc0:	1dc00087 	ldb	r23,2(r3)
   1bbc4:	003e1f06 	br	1b444 <__alt_data_end+0xfffdcc44>
   1bbc8:	d8000e15 	stw	zero,56(sp)
   1bbcc:	003ff906 	br	1bbb4 <__alt_data_end+0xfffdd3b4>
   1bbd0:	04800044 	movi	r18,1
   1bbd4:	003dad06 	br	1b28c <__alt_data_end+0xfffdca8c>
   1bbd8:	903d581e 	bne	r18,zero,1b13c <__alt_data_end+0xfffdc93c>
   1bbdc:	00801384 	movi	r2,78
   1bbe0:	b8800526 	beq	r23,r2,1bbf8 <_strtod_r+0xbf0>
   1bbe4:	15fd530e 	bge	r2,r23,1b134 <__alt_data_end+0xfffdc934>
   1bbe8:	00801a44 	movi	r2,105
   1bbec:	b8819a26 	beq	r23,r2,1c258 <_strtod_r+0x1250>
   1bbf0:	00801b84 	movi	r2,110
   1bbf4:	b8bd511e 	bne	r23,r2,1b13c <__alt_data_end+0xfffdc93c>
   1bbf8:	014000f4 	movhi	r5,3
   1bbfc:	d9000617 	ldw	r4,24(sp)
   1bc00:	29697104 	addi	r5,r5,-23100
   1bc04:	01c00644 	movi	r7,25
   1bc08:	00000b06 	br	1bc38 <_strtod_r+0xc30>
   1bc0c:	21000044 	addi	r4,r4,1
   1bc10:	20800003 	ldbu	r2,0(r4)
   1bc14:	10ffefc4 	addi	r3,r2,-65
   1bc18:	10803fcc 	andi	r2,r2,255
   1bc1c:	1080201c 	xori	r2,r2,128
   1bc20:	18c03fcc 	andi	r3,r3,255
   1bc24:	10bfe004 	addi	r2,r2,-128
   1bc28:	38c00136 	bltu	r7,r3,1bc30 <_strtod_r+0xc28>
   1bc2c:	10800804 	addi	r2,r2,32
   1bc30:	29400044 	addi	r5,r5,1
   1bc34:	11bd411e 	bne	r2,r6,1b13c <__alt_data_end+0xfffdc93c>
   1bc38:	29800007 	ldb	r6,0(r5)
   1bc3c:	303ff31e 	bne	r6,zero,1bc0c <__alt_data_end+0xfffdd40c>
   1bc40:	20800044 	addi	r2,r4,1
   1bc44:	d8800615 	stw	r2,24(sp)
   1bc48:	20c00047 	ldb	r3,1(r4)
   1bc4c:	00800a04 	movi	r2,40
   1bc50:	18bde326 	beq	r3,r2,1b3e0 <__alt_data_end+0xfffdcbe0>
   1bc54:	05bffe34 	movhi	r22,65528
   1bc58:	002f883a 	mov	r23,zero
   1bc5c:	003dea06 	br	1b408 <__alt_data_end+0xfffdcc08>
   1bc60:	00800044 	movi	r2,1
   1bc64:	b880ff26 	beq	r23,r2,1c064 <_strtod_r+0x105c>
   1bc68:	014ffc34 	movhi	r5,16368
   1bc6c:	d8000f15 	stw	zero,60(sp)
   1bc70:	052ffc34 	movhi	r20,49136
   1bc74:	d8001015 	stw	zero,64(sp)
   1bc78:	d9400d15 	stw	r5,52(sp)
   1bc7c:	003f4b06 	br	1b9ac <__alt_data_end+0xfffdd1ac>
   1bc80:	d9001017 	ldw	r4,64(sp)
   1bc84:	d9400d17 	ldw	r5,52(sp)
   1bc88:	0024b440 	call	24b44 <__fixunsdfsi>
   1bc8c:	1000f126 	beq	r2,zero,1c054 <_strtod_r+0x104c>
   1bc90:	1009883a 	mov	r4,r2
   1bc94:	00289400 	call	28940 <__floatunsidf>
   1bc98:	d8801015 	stw	r2,64(sp)
   1bc9c:	d8c00d15 	stw	r3,52(sp)
   1bca0:	a800ea1e 	bne	r21,zero,1c04c <_strtod_r+0x1044>
   1bca4:	d8800d17 	ldw	r2,52(sp)
   1bca8:	1220003c 	xorhi	r8,r2,32768
   1bcac:	d8c01017 	ldw	r3,64(sp)
   1bcb0:	4029883a 	mov	r20,r8
   1bcb4:	d8c00f15 	stw	r3,60(sp)
   1bcb8:	003f4a06 	br	1b9e4 <__alt_data_end+0xfffdd1e4>
   1bcbc:	d8000c15 	stw	zero,48(sp)
   1bcc0:	003ea506 	br	1b758 <__alt_data_end+0xfffdcf58>
   1bcc4:	d8c00817 	ldw	r3,32(sp)
   1bcc8:	00bfffc4 	movi	r2,-1
   1bccc:	1880441e 	bne	r3,r2,1bde0 <_strtod_r+0xdd8>
   1bcd0:	9011883a 	mov	r8,r18
   1bcd4:	d8800517 	ldw	r2,20(sp)
   1bcd8:	00c00884 	movi	r3,34
   1bcdc:	88c00015 	stw	r3,0(r17)
   1bce0:	d8000815 	stw	zero,32(sp)
   1bce4:	071ffc34 	movhi	fp,32752
   1bce8:	100b883a 	mov	r5,r2
   1bcec:	8809883a 	mov	r4,r17
   1bcf0:	da001315 	stw	r8,76(sp)
   1bcf4:	0019d980 	call	19d98 <_Bfree>
   1bcf8:	980b883a 	mov	r5,r19
   1bcfc:	8809883a 	mov	r4,r17
   1bd00:	0019d980 	call	19d98 <_Bfree>
   1bd04:	800b883a 	mov	r5,r16
   1bd08:	8809883a 	mov	r4,r17
   1bd0c:	0019d980 	call	19d98 <_Bfree>
   1bd10:	d9400b17 	ldw	r5,44(sp)
   1bd14:	8809883a 	mov	r4,r17
   1bd18:	0019d980 	call	19d98 <_Bfree>
   1bd1c:	da001317 	ldw	r8,76(sp)
   1bd20:	8809883a 	mov	r4,r17
   1bd24:	400b883a 	mov	r5,r8
   1bd28:	0019d980 	call	19d98 <_Bfree>
   1bd2c:	003d5f06 	br	1b2ac <__alt_data_end+0xfffdcaac>
   1bd30:	d8c00a17 	ldw	r3,40(sp)
   1bd34:	d8800504 	addi	r2,sp,20
   1bd38:	018000f4 	movhi	r6,3
   1bd3c:	31a97704 	addi	r6,r6,-23076
   1bd40:	d8c00115 	stw	r3,4(sp)
   1bd44:	d8800015 	stw	r2,0(sp)
   1bd48:	d9c00404 	addi	r7,sp,16
   1bd4c:	d9400604 	addi	r5,sp,24
   1bd50:	8809883a 	mov	r4,r17
   1bd54:	002260c0 	call	2260c <__gethex>
   1bd58:	148001cc 	andi	r18,r2,7
   1bd5c:	903e2126 	beq	r18,zero,1b5e4 <__alt_data_end+0xfffdcde4>
   1bd60:	00c00184 	movi	r3,6
   1bd64:	90c0c71e 	bne	r18,r3,1c084 <_strtod_r+0x107c>
   1bd68:	84000044 	addi	r16,r16,1
   1bd6c:	dc000615 	stw	r16,24(sp)
   1bd70:	d8000815 	stw	zero,32(sp)
   1bd74:	0039883a 	mov	fp,zero
   1bd78:	d8000a15 	stw	zero,40(sp)
   1bd7c:	003d4b06 	br	1b2ac <__alt_data_end+0xfffdcaac>
   1bd80:	00bf2c34 	movhi	r2,64688
   1bd84:	b0ad883a 	add	r22,r22,r2
   1bd88:	b809883a 	mov	r4,r23
   1bd8c:	b00b883a 	mov	r5,r22
   1bd90:	001a8d00 	call	1a8d0 <__ulp>
   1bd94:	d9000f17 	ldw	r4,60(sp)
   1bd98:	100d883a 	mov	r6,r2
   1bd9c:	180f883a 	mov	r7,r3
   1bda0:	a00b883a 	mov	r5,r20
   1bda4:	002767c0 	call	2767c <__muldf3>
   1bda8:	b80d883a 	mov	r6,r23
   1bdac:	1009883a 	mov	r4,r2
   1bdb0:	b00f883a 	mov	r7,r22
   1bdb4:	180b883a 	mov	r5,r3
   1bdb8:	00261a80 	call	261a8 <__adddf3>
   1bdbc:	011f2834 	movhi	r4,31904
   1bdc0:	102f883a 	mov	r23,r2
   1bdc4:	213fffc4 	addi	r4,r4,-1
   1bdc8:	189ffc2c 	andhi	r2,r3,32752
   1bdcc:	20807b2e 	bgeu	r4,r2,1bfbc <_strtod_r+0xfb4>
   1bdd0:	d9401217 	ldw	r5,72(sp)
   1bdd4:	009ffc34 	movhi	r2,32752
   1bdd8:	10bfffc4 	addi	r2,r2,-1
   1bddc:	28bfb926 	beq	r5,r2,1bcc4 <__alt_data_end+0xfffdd4c4>
   1bde0:	059ffc34 	movhi	r22,32752
   1bde4:	b5bfffc4 	addi	r22,r22,-1
   1bde8:	05ffffc4 	movi	r23,-1
   1bdec:	003f1406 	br	1ba40 <__alt_data_end+0xfffdd240>
   1bdf0:	00800884 	movi	r2,34
   1bdf4:	88800015 	stw	r2,0(r17)
   1bdf8:	d8000815 	stw	zero,32(sp)
   1bdfc:	071ffc34 	movhi	fp,32752
   1be00:	003d2a06 	br	1b2ac <__alt_data_end+0xfffdcaac>
   1be04:	d9400d17 	ldw	r5,52(sp)
   1be08:	d9001017 	ldw	r4,64(sp)
   1be0c:	00287e40 	call	287e4 <__fixdfsi>
   1be10:	1009883a 	mov	r4,r2
   1be14:	00288640 	call	28864 <__floatsidf>
   1be18:	d9001017 	ldw	r4,64(sp)
   1be1c:	d9400d17 	ldw	r5,52(sp)
   1be20:	100d883a 	mov	r6,r2
   1be24:	180f883a 	mov	r7,r3
   1be28:	0027ee80 	call	27ee8 <__subdf3>
   1be2c:	1011883a 	mov	r8,r2
   1be30:	1839883a 	mov	fp,r3
   1be34:	a800121e 	bne	r21,zero,1be80 <_strtod_r+0xe78>
   1be38:	b800111e 	bne	r23,zero,1be80 <_strtod_r+0xe78>
   1be3c:	01400434 	movhi	r5,16
   1be40:	297fffc4 	addi	r5,r5,-1
   1be44:	a168703a 	and	r20,r20,r5
   1be48:	a0000d1e 	bne	r20,zero,1be80 <_strtod_r+0xe78>
   1be4c:	01a52834 	movhi	r6,38048
   1be50:	01cff434 	movhi	r7,16336
   1be54:	318d6544 	addi	r6,r6,13717
   1be58:	39ffffc4 	addi	r7,r7,-1
   1be5c:	1009883a 	mov	r4,r2
   1be60:	180b883a 	mov	r5,r3
   1be64:	00275880 	call	27588 <__ledf2>
   1be68:	103ef50e 	bge	r2,zero,1ba40 <__alt_data_end+0xfffdd240>
   1be6c:	9011883a 	mov	r8,r18
   1be70:	d8800517 	ldw	r2,20(sp)
   1be74:	d8000815 	stw	zero,32(sp)
   1be78:	b039883a 	mov	fp,r22
   1be7c:	003f9a06 	br	1bce8 <__alt_data_end+0xfffdd4e8>
   1be80:	01a52834 	movhi	r6,38048
   1be84:	01cff834 	movhi	r7,16352
   1be88:	4009883a 	mov	r4,r8
   1be8c:	318d6544 	addi	r6,r6,13717
   1be90:	39ffffc4 	addi	r7,r7,-1
   1be94:	e00b883a 	mov	r5,fp
   1be98:	da001315 	stw	r8,76(sp)
   1be9c:	00275880 	call	27588 <__ledf2>
   1bea0:	da001317 	ldw	r8,76(sp)
   1bea4:	10000716 	blt	r2,zero,1bec4 <_strtod_r+0xebc>
   1bea8:	018d6c34 	movhi	r6,13744
   1beac:	31b94d44 	addi	r6,r6,-6859
   1beb0:	01cff834 	movhi	r7,16352
   1beb4:	4009883a 	mov	r4,r8
   1beb8:	e00b883a 	mov	r5,fp
   1bebc:	00274ac0 	call	274ac <__gedf2>
   1bec0:	00bedf0e 	bge	zero,r2,1ba40 <__alt_data_end+0xfffdd240>
   1bec4:	9011883a 	mov	r8,r18
   1bec8:	d8800517 	ldw	r2,20(sp)
   1becc:	ddc00815 	stw	r23,32(sp)
   1bed0:	b039883a 	mov	fp,r22
   1bed4:	003f8406 	br	1bce8 <__alt_data_end+0xfffdd4e8>
   1bed8:	903e1026 	beq	r18,zero,1b71c <__alt_data_end+0xfffdcf1c>
   1bedc:	04a5c83a 	sub	r18,zero,r18
   1bee0:	908003cc 	andi	r2,r18,15
   1bee4:	10000b26 	beq	r2,zero,1bf14 <_strtod_r+0xf0c>
   1bee8:	100490fa 	slli	r2,r2,3
   1beec:	00c000f4 	movhi	r3,3
   1bef0:	18e93c04 	addi	r3,r3,-23312
   1bef4:	1885883a 	add	r2,r3,r2
   1bef8:	11800017 	ldw	r6,0(r2)
   1befc:	11c00117 	ldw	r7,4(r2)
   1bf00:	b809883a 	mov	r4,r23
   1bf04:	b00b883a 	mov	r5,r22
   1bf08:	0026a540 	call	26a54 <__divdf3>
   1bf0c:	102f883a 	mov	r23,r2
   1bf10:	182d883a 	mov	r22,r3
   1bf14:	9025d13a 	srai	r18,r18,4
   1bf18:	903e0026 	beq	r18,zero,1b71c <__alt_data_end+0xfffdcf1c>
   1bf1c:	008007c4 	movi	r2,31
   1bf20:	14801f16 	blt	r2,r18,1bfa0 <_strtod_r+0xf98>
   1bf24:	9080040c 	andi	r2,r18,16
   1bf28:	10018d26 	beq	r2,zero,1c560 <_strtod_r+0x1558>
   1bf2c:	00c01a84 	movi	r3,106
   1bf30:	d8c00715 	stw	r3,28(sp)
   1bf34:	04817e0e 	bge	zero,r18,1c530 <_strtod_r+0x1528>
   1bf38:	050000f4 	movhi	r20,3
   1bf3c:	a5297c04 	addi	r20,r20,-23056
   1bf40:	b805883a 	mov	r2,r23
   1bf44:	b007883a 	mov	r3,r22
   1bf48:	0009883a 	mov	r4,zero
   1bf4c:	9180004c 	andi	r6,r18,1
   1bf50:	30000626 	beq	r6,zero,1bf6c <_strtod_r+0xf64>
   1bf54:	a1800017 	ldw	r6,0(r20)
   1bf58:	a1c00117 	ldw	r7,4(r20)
   1bf5c:	1009883a 	mov	r4,r2
   1bf60:	180b883a 	mov	r5,r3
   1bf64:	002767c0 	call	2767c <__muldf3>
   1bf68:	01000044 	movi	r4,1
   1bf6c:	9025d07a 	srai	r18,r18,1
   1bf70:	a5000204 	addi	r20,r20,8
   1bf74:	903ff51e 	bne	r18,zero,1bf4c <__alt_data_end+0xfffdd74c>
   1bf78:	21003fcc 	andi	r4,r4,255
   1bf7c:	2001891e 	bne	r4,zero,1c5a4 <_strtod_r+0x159c>
   1bf80:	d9000717 	ldw	r4,28(sp)
   1bf84:	20016a1e 	bne	r4,zero,1c530 <_strtod_r+0x1528>
   1bf88:	000d883a 	mov	r6,zero
   1bf8c:	000f883a 	mov	r7,zero
   1bf90:	b809883a 	mov	r4,r23
   1bf94:	b00b883a 	mov	r5,r22
   1bf98:	00274240 	call	27424 <__eqdf2>
   1bf9c:	103de01e 	bne	r2,zero,1b720 <__alt_data_end+0xfffdcf20>
   1bfa0:	00800884 	movi	r2,34
   1bfa4:	88800015 	stw	r2,0(r17)
   1bfa8:	d8000815 	stw	zero,32(sp)
   1bfac:	0039883a 	mov	fp,zero
   1bfb0:	003cbe06 	br	1b2ac <__alt_data_end+0xfffdcaac>
   1bfb4:	011387c4 	movi	r4,19999
   1bfb8:	003d5606 	br	1b514 <__alt_data_end+0xfffdcd14>
   1bfbc:	0580d434 	movhi	r22,848
   1bfc0:	1dad883a 	add	r22,r3,r22
   1bfc4:	b029883a 	mov	r20,r22
   1bfc8:	003e9906 	br	1ba30 <__alt_data_end+0xfffdd230>
   1bfcc:	e5c03fcc 	andi	r23,fp,255
   1bfd0:	bdc0201c 	xori	r23,r23,128
   1bfd4:	bdffe004 	addi	r23,r23,-128
   1bfd8:	dc800817 	ldw	r18,32(sp)
   1bfdc:	0029883a 	mov	r20,zero
   1bfe0:	0027883a 	mov	r19,zero
   1bfe4:	0021883a 	mov	r16,zero
   1bfe8:	003c9806 	br	1b24c <__alt_data_end+0xfffdca4c>
   1bfec:	00c00944 	movi	r3,37
   1bff0:	1f07c83a 	sub	r3,r3,fp
   1bff4:	1d7d7e16 	blt	r3,r21,1b5f0 <__alt_data_end+0xfffdcdf0>
   1bff8:	1721c83a 	sub	r16,r2,fp
   1bffc:	800490fa 	slli	r2,r16,3
   1c000:	044000f4 	movhi	r17,3
   1c004:	8c693c04 	addi	r17,r17,-23312
   1c008:	8885883a 	add	r2,r17,r2
   1c00c:	11000017 	ldw	r4,0(r2)
   1c010:	11400117 	ldw	r5,4(r2)
   1c014:	b80d883a 	mov	r6,r23
   1c018:	b00f883a 	mov	r7,r22
   1c01c:	002767c0 	call	2767c <__muldf3>
   1c020:	ac2bc83a 	sub	r21,r21,r16
   1c024:	a80c90fa 	slli	r6,r21,3
   1c028:	1009883a 	mov	r4,r2
   1c02c:	180b883a 	mov	r5,r3
   1c030:	8985883a 	add	r2,r17,r6
   1c034:	11800017 	ldw	r6,0(r2)
   1c038:	11c00117 	ldw	r7,4(r2)
   1c03c:	002767c0 	call	2767c <__muldf3>
   1c040:	d8800815 	stw	r2,32(sp)
   1c044:	1839883a 	mov	fp,r3
   1c048:	003c9806 	br	1b2ac <__alt_data_end+0xfffdcaac>
   1c04c:	da000d17 	ldw	r8,52(sp)
   1c050:	003f1606 	br	1bcac <__alt_data_end+0xfffdd4ac>
   1c054:	014ffc34 	movhi	r5,16368
   1c058:	d8001015 	stw	zero,64(sp)
   1c05c:	d9400d15 	stw	r5,52(sp)
   1c060:	003f0f06 	br	1bca0 <__alt_data_end+0xfffdd4a0>
   1c064:	b03f001e 	bne	r22,zero,1bc68 <__alt_data_end+0xfffdd468>
   1c068:	9011883a 	mov	r8,r18
   1c06c:	00800884 	movi	r2,34
   1c070:	88800015 	stw	r2,0(r17)
   1c074:	d8000815 	stw	zero,32(sp)
   1c078:	d8800517 	ldw	r2,20(sp)
   1c07c:	0039883a 	mov	fp,zero
   1c080:	003f1906 	br	1bce8 <__alt_data_end+0xfffdd4e8>
   1c084:	d9800517 	ldw	r6,20(sp)
   1c088:	30000826 	beq	r6,zero,1c0ac <_strtod_r+0x10a4>
   1c08c:	01400d44 	movi	r5,53
   1c090:	d9000204 	addi	r4,sp,8
   1c094:	d8801315 	stw	r2,76(sp)
   1c098:	001aca40 	call	1aca4 <__copybits>
   1c09c:	d9400517 	ldw	r5,20(sp)
   1c0a0:	8809883a 	mov	r4,r17
   1c0a4:	0019d980 	call	19d98 <_Bfree>
   1c0a8:	d8801317 	ldw	r2,76(sp)
   1c0ac:	00c00184 	movi	r3,6
   1c0b0:	1c800f36 	bltu	r3,r18,1c0f0 <_strtod_r+0x10e8>
   1c0b4:	902490ba 	slli	r18,r18,2
   1c0b8:	00c000b4 	movhi	r3,2
   1c0bc:	18f03304 	addi	r3,r3,-16180
   1c0c0:	90e5883a 	add	r18,r18,r3
   1c0c4:	90c00017 	ldw	r3,0(r18)
   1c0c8:	1800683a 	jmp	r3
   1c0cc:	0001c148 	cmpgei	zero,zero,1797
   1c0d0:	0001c120 	cmpeqi	zero,zero,1796
   1c0d4:	0001c104 	movi	zero,1796
   1c0d8:	0001c0e8 	cmpgeui	zero,zero,1795
   1c0dc:	0001c110 	cmplti	zero,zero,1796
   1c0e0:	0001c120 	cmpeqi	zero,zero,1796
   1c0e4:	0001c148 	cmpgei	zero,zero,1797
   1c0e8:	059ffc34 	movhi	r22,32752
   1c0ec:	002f883a 	mov	r23,zero
   1c0f0:	1080020c 	andi	r2,r2,8
   1c0f4:	ddc00815 	stw	r23,32(sp)
   1c0f8:	103cc426 	beq	r2,zero,1b40c <__alt_data_end+0xfffdcc0c>
   1c0fc:	b7200034 	orhi	fp,r22,32768
   1c100:	003c6a06 	br	1b2ac <__alt_data_end+0xfffdcaac>
   1c104:	ddc00217 	ldw	r23,8(sp)
   1c108:	dd800317 	ldw	r22,12(sp)
   1c10c:	003ff806 	br	1c0f0 <__alt_data_end+0xfffdd8f0>
   1c110:	05a00034 	movhi	r22,32768
   1c114:	b5bfffc4 	addi	r22,r22,-1
   1c118:	05ffffc4 	movi	r23,-1
   1c11c:	003ff406 	br	1c0f0 <__alt_data_end+0xfffdd8f0>
   1c120:	d8c00417 	ldw	r3,16(sp)
   1c124:	dd800317 	ldw	r22,12(sp)
   1c128:	013ffc34 	movhi	r4,65520
   1c12c:	18c10cc4 	addi	r3,r3,1075
   1c130:	1806953a 	slli	r3,r3,20
   1c134:	213fffc4 	addi	r4,r4,-1
   1c138:	b12c703a 	and	r22,r22,r4
   1c13c:	ddc00217 	ldw	r23,8(sp)
   1c140:	b0ecb03a 	or	r22,r22,r3
   1c144:	003fea06 	br	1c0f0 <__alt_data_end+0xfffdd8f0>
   1c148:	002d883a 	mov	r22,zero
   1c14c:	002f883a 	mov	r23,zero
   1c150:	003fe706 	br	1c0f0 <__alt_data_end+0xfffdd8f0>
   1c154:	d8c00b17 	ldw	r3,44(sp)
   1c158:	b72d883a 	add	r22,r22,fp
   1c15c:	1887883a 	add	r3,r3,r2
   1c160:	d8c00b15 	stw	r3,44(sp)
   1c164:	00c00044 	movi	r3,1
   1c168:	10c11126 	beq	r2,r3,1c5b0 <_strtod_r+0x15a8>
   1c16c:	05c00204 	movi	r23,8
   1c170:	04800404 	movi	r18,16
   1c174:	e7000044 	addi	fp,fp,1
   1c178:	e0bfffc4 	addi	r2,fp,-1
   1c17c:	b8802016 	blt	r23,r2,1c200 <_strtod_r+0x11f8>
   1c180:	9809883a 	mov	r4,r19
   1c184:	01400284 	movi	r5,10
   1c188:	0025f840 	call	25f84 <__mulsi3>
   1c18c:	1027883a 	mov	r19,r2
   1c190:	e5bff81e 	bne	fp,r22,1c174 <__alt_data_end+0xfffdd974>
   1c194:	ddc00617 	ldw	r23,24(sp)
   1c198:	e7000044 	addi	fp,fp,1
   1c19c:	00800204 	movi	r2,8
   1c1a0:	1580100e 	bge	r2,r22,1c1e4 <_strtod_r+0x11dc>
   1c1a4:	00800404 	movi	r2,16
   1c1a8:	002d883a 	mov	r22,zero
   1c1ac:	173e7b16 	blt	r2,fp,1bb9c <__alt_data_end+0xfffdd39c>
   1c1b0:	a009883a 	mov	r4,r20
   1c1b4:	01400284 	movi	r5,10
   1c1b8:	0025f840 	call	25f84 <__mulsi3>
   1c1bc:	a8a9883a 	add	r20,r21,r2
   1c1c0:	003e7606 	br	1bb9c <__alt_data_end+0xfffdd39c>
   1c1c4:	d9000617 	ldw	r4,24(sp)
   1c1c8:	bdfff404 	addi	r23,r23,-48
   1c1cc:	b5800044 	addi	r22,r22,1
   1c1d0:	ddc00e15 	stw	r23,56(sp)
   1c1d4:	d9000815 	stw	r4,32(sp)
   1c1d8:	dd800b15 	stw	r22,44(sp)
   1c1dc:	202f883a 	mov	r23,r4
   1c1e0:	07000044 	movi	fp,1
   1c1e4:	9809883a 	mov	r4,r19
   1c1e8:	01400284 	movi	r5,10
   1c1ec:	0025f840 	call	25f84 <__mulsi3>
   1c1f0:	d8c00e17 	ldw	r3,56(sp)
   1c1f4:	002d883a 	mov	r22,zero
   1c1f8:	18a7883a 	add	r19,r3,r2
   1c1fc:	003e6706 	br	1bb9c <__alt_data_end+0xfffdd39c>
   1c200:	973fe316 	blt	r18,fp,1c190 <__alt_data_end+0xfffdd990>
   1c204:	a009883a 	mov	r4,r20
   1c208:	01400284 	movi	r5,10
   1c20c:	0025f840 	call	25f84 <__mulsi3>
   1c210:	1029883a 	mov	r20,r2
   1c214:	003fde06 	br	1c190 <__alt_data_end+0xfffdd990>
   1c218:	00bffa84 	movi	r2,-22
   1c21c:	a8bcf416 	blt	r21,r2,1b5f0 <__alt_data_end+0xfffdcdf0>
   1c220:	a82a90fa 	slli	r21,r21,3
   1c224:	008000f4 	movhi	r2,3
   1c228:	10a93c04 	addi	r2,r2,-23312
   1c22c:	1545c83a 	sub	r2,r2,r21
   1c230:	11800017 	ldw	r6,0(r2)
   1c234:	11c00117 	ldw	r7,4(r2)
   1c238:	b809883a 	mov	r4,r23
   1c23c:	b00b883a 	mov	r5,r22
   1c240:	0026a540 	call	26a54 <__divdf3>
   1c244:	d8800815 	stw	r2,32(sp)
   1c248:	1839883a 	mov	fp,r3
   1c24c:	003c1706 	br	1b2ac <__alt_data_end+0xfffdcaac>
   1c250:	9011883a 	mov	r8,r18
   1c254:	003ea006 	br	1bcd8 <__alt_data_end+0xfffdd4d8>
   1c258:	014000f4 	movhi	r5,3
   1c25c:	d9000617 	ldw	r4,24(sp)
   1c260:	29696e04 	addi	r5,r5,-23112
   1c264:	01c00644 	movi	r7,25
   1c268:	00000b06 	br	1c298 <_strtod_r+0x1290>
   1c26c:	21000044 	addi	r4,r4,1
   1c270:	20800003 	ldbu	r2,0(r4)
   1c274:	10ffefc4 	addi	r3,r2,-65
   1c278:	10803fcc 	andi	r2,r2,255
   1c27c:	1080201c 	xori	r2,r2,128
   1c280:	18c03fcc 	andi	r3,r3,255
   1c284:	10bfe004 	addi	r2,r2,-128
   1c288:	38c00136 	bltu	r7,r3,1c290 <_strtod_r+0x1288>
   1c28c:	10800804 	addi	r2,r2,32
   1c290:	29400044 	addi	r5,r5,1
   1c294:	11bba91e 	bne	r2,r6,1b13c <__alt_data_end+0xfffdc93c>
   1c298:	29800007 	ldb	r6,0(r5)
   1c29c:	303ff31e 	bne	r6,zero,1c26c <__alt_data_end+0xfffdda6c>
   1c2a0:	018000f4 	movhi	r6,3
   1c2a4:	d9000615 	stw	r4,24(sp)
   1c2a8:	31a96f04 	addi	r6,r6,-23108
   1c2ac:	200b883a 	mov	r5,r4
   1c2b0:	02000644 	movi	r8,25
   1c2b4:	00000a06 	br	1c2e0 <_strtod_r+0x12d8>
   1c2b8:	28800003 	ldbu	r2,0(r5)
   1c2bc:	10ffefc4 	addi	r3,r2,-65
   1c2c0:	10803fcc 	andi	r2,r2,255
   1c2c4:	1080201c 	xori	r2,r2,128
   1c2c8:	18c03fcc 	andi	r3,r3,255
   1c2cc:	10bfe004 	addi	r2,r2,-128
   1c2d0:	40c00136 	bltu	r8,r3,1c2d8 <_strtod_r+0x12d0>
   1c2d4:	10800804 	addi	r2,r2,32
   1c2d8:	31800044 	addi	r6,r6,1
   1c2dc:	11c0691e 	bne	r2,r7,1c484 <_strtod_r+0x147c>
   1c2e0:	31c00007 	ldb	r7,0(r6)
   1c2e4:	29400044 	addi	r5,r5,1
   1c2e8:	383ff31e 	bne	r7,zero,1c2b8 <__alt_data_end+0xfffddab8>
   1c2ec:	d9400615 	stw	r5,24(sp)
   1c2f0:	059ffc34 	movhi	r22,32752
   1c2f4:	002f883a 	mov	r23,zero
   1c2f8:	003c4306 	br	1b408 <__alt_data_end+0xfffdcc08>
   1c2fc:	002d883a 	mov	r22,zero
   1c300:	003cad06 	br	1b5b8 <__alt_data_end+0xfffdcdb8>
   1c304:	9011883a 	mov	r8,r18
   1c308:	df001217 	ldw	fp,72(sp)
   1c30c:	a800461e 	bne	r21,zero,1c428 <_strtod_r+0x1420>
   1c310:	b800451e 	bne	r23,zero,1c428 <_strtod_r+0x1420>
   1c314:	00800434 	movhi	r2,16
   1c318:	10bfffc4 	addi	r2,r2,-1
   1c31c:	b084703a 	and	r2,r22,r2
   1c320:	1000411e 	bne	r2,zero,1c428 <_strtod_r+0x1420>
   1c324:	b49ffc2c 	andhi	r18,r22,32752
   1c328:	0081ac34 	movhi	r2,1712
   1c32c:	14803e2e 	bgeu	r2,r18,1c428 <_strtod_r+0x1420>
   1c330:	40800517 	ldw	r2,20(r8)
   1c334:	1000031e 	bne	r2,zero,1c344 <_strtod_r+0x133c>
   1c338:	40800417 	ldw	r2,16(r8)
   1c33c:	00c00044 	movi	r3,1
   1c340:	1880390e 	bge	r3,r2,1c428 <_strtod_r+0x1420>
   1c344:	400b883a 	mov	r5,r8
   1c348:	01800044 	movi	r6,1
   1c34c:	8809883a 	mov	r4,r17
   1c350:	001a52c0 	call	1a52c <__lshift>
   1c354:	800b883a 	mov	r5,r16
   1c358:	1009883a 	mov	r4,r2
   1c35c:	d8801315 	stw	r2,76(sp)
   1c360:	001a6740 	call	1a674 <__mcmp>
   1c364:	da001317 	ldw	r8,76(sp)
   1c368:	00802f0e 	bge	zero,r2,1c428 <_strtod_r+0x1420>
   1c36c:	d9000717 	ldw	r4,28(sp)
   1c370:	20008026 	beq	r4,zero,1c574 <_strtod_r+0x156c>
   1c374:	0081ac34 	movhi	r2,1712
   1c378:	14807e16 	blt	r2,r18,1c574 <_strtod_r+0x156c>
   1c37c:	0080dc34 	movhi	r2,880
   1c380:	14bf3a0e 	bge	r2,r18,1c06c <__alt_data_end+0xfffdd86c>
   1c384:	d9000817 	ldw	r4,32(sp)
   1c388:	e00b883a 	mov	r5,fp
   1c38c:	000d883a 	mov	r6,zero
   1c390:	01ce5434 	movhi	r7,14672
   1c394:	da001315 	stw	r8,76(sp)
   1c398:	002767c0 	call	2767c <__muldf3>
   1c39c:	d8800815 	stw	r2,32(sp)
   1c3a0:	1839883a 	mov	fp,r3
   1c3a4:	da001317 	ldw	r8,76(sp)
   1c3a8:	1800211e 	bne	r3,zero,1c430 <_strtod_r+0x1428>
   1c3ac:	d8c00817 	ldw	r3,32(sp)
   1c3b0:	d8800517 	ldw	r2,20(sp)
   1c3b4:	183e4c1e 	bne	r3,zero,1bce8 <__alt_data_end+0xfffdd4e8>
   1c3b8:	00c00884 	movi	r3,34
   1c3bc:	88c00015 	stw	r3,0(r17)
   1c3c0:	003e4906 	br	1bce8 <__alt_data_end+0xfffdd4e8>
   1c3c4:	00800434 	movhi	r2,16
   1c3c8:	9011883a 	mov	r8,r18
   1c3cc:	df001217 	ldw	fp,72(sp)
   1c3d0:	10bfffc4 	addi	r2,r2,-1
   1c3d4:	a8002226 	beq	r21,zero,1c460 <_strtod_r+0x1458>
   1c3d8:	b086703a 	and	r3,r22,r2
   1c3dc:	18804126 	beq	r3,r2,1c4e4 <_strtod_r+0x14dc>
   1c3e0:	d8c00d17 	ldw	r3,52(sp)
   1c3e4:	18002326 	beq	r3,zero,1c474 <_strtod_r+0x146c>
   1c3e8:	1da4703a 	and	r18,r3,r22
   1c3ec:	90000e26 	beq	r18,zero,1c428 <_strtod_r+0x1420>
   1c3f0:	da001315 	stw	r8,76(sp)
   1c3f4:	d9800717 	ldw	r6,28(sp)
   1c3f8:	b809883a 	mov	r4,r23
   1c3fc:	b00b883a 	mov	r5,r22
   1c400:	a8002826 	beq	r21,zero,1c4a4 <_strtod_r+0x149c>
   1c404:	001afa40 	call	1afa4 <sulp>
   1c408:	100d883a 	mov	r6,r2
   1c40c:	180f883a 	mov	r7,r3
   1c410:	b809883a 	mov	r4,r23
   1c414:	b00b883a 	mov	r5,r22
   1c418:	00261a80 	call	261a8 <__adddf3>
   1c41c:	da001317 	ldw	r8,76(sp)
   1c420:	d8800815 	stw	r2,32(sp)
   1c424:	1839883a 	mov	fp,r3
   1c428:	d8800717 	ldw	r2,28(sp)
   1c42c:	103fd51e 	bne	r2,zero,1c384 <__alt_data_end+0xfffddb84>
   1c430:	d8800517 	ldw	r2,20(sp)
   1c434:	003e2c06 	br	1bce8 <__alt_data_end+0xfffdd4e8>
   1c438:	0580d434 	movhi	r22,848
   1c43c:	1dad883a 	add	r22,r3,r22
   1c440:	d8000715 	stw	zero,28(sp)
   1c444:	003cb606 	br	1b720 <__alt_data_end+0xfffdcf20>
   1c448:	008ff834 	movhi	r2,16352
   1c44c:	0029883a 	mov	r20,zero
   1c450:	022ff834 	movhi	r8,49120
   1c454:	d8001015 	stw	zero,64(sp)
   1c458:	d8800d15 	stw	r2,52(sp)
   1c45c:	003dc106 	br	1bb64 <__alt_data_end+0xfffdd364>
   1c460:	b084703a 	and	r2,r22,r2
   1c464:	103fde1e 	bne	r2,zero,1c3e0 <__alt_data_end+0xfffddbe0>
   1c468:	b83fdd1e 	bne	r23,zero,1c3e0 <__alt_data_end+0xfffddbe0>
   1c46c:	b49ffc2c 	andhi	r18,r22,32752
   1c470:	003fbe06 	br	1c36c <__alt_data_end+0xfffddb6c>
   1c474:	d8c00f17 	ldw	r3,60(sp)
   1c478:	1de8703a 	and	r20,r3,r23
   1c47c:	a03fea26 	beq	r20,zero,1c428 <__alt_data_end+0xfffddc28>
   1c480:	003fdb06 	br	1c3f0 <__alt_data_end+0xfffddbf0>
   1c484:	21000044 	addi	r4,r4,1
   1c488:	d9000615 	stw	r4,24(sp)
   1c48c:	003f9806 	br	1c2f0 <__alt_data_end+0xfffddaf0>
   1c490:	014000f4 	movhi	r5,3
   1c494:	29693204 	addi	r5,r5,-23352
   1c498:	d9400715 	stw	r5,28(sp)
   1c49c:	0025883a 	mov	r18,zero
   1c4a0:	003c8c06 	br	1b6d4 <__alt_data_end+0xfffdced4>
   1c4a4:	001afa40 	call	1afa4 <sulp>
   1c4a8:	100d883a 	mov	r6,r2
   1c4ac:	180f883a 	mov	r7,r3
   1c4b0:	b809883a 	mov	r4,r23
   1c4b4:	b00b883a 	mov	r5,r22
   1c4b8:	0027ee80 	call	27ee8 <__subdf3>
   1c4bc:	000d883a 	mov	r6,zero
   1c4c0:	000f883a 	mov	r7,zero
   1c4c4:	1009883a 	mov	r4,r2
   1c4c8:	180b883a 	mov	r5,r3
   1c4cc:	d8800815 	stw	r2,32(sp)
   1c4d0:	1839883a 	mov	fp,r3
   1c4d4:	00274240 	call	27424 <__eqdf2>
   1c4d8:	da001317 	ldw	r8,76(sp)
   1c4dc:	103ee326 	beq	r2,zero,1c06c <__alt_data_end+0xfffdd86c>
   1c4e0:	003fd106 	br	1c428 <__alt_data_end+0xfffddc28>
   1c4e4:	d8c00717 	ldw	r3,28(sp)
   1c4e8:	18002026 	beq	r3,zero,1c56c <_strtod_r+0x1564>
   1c4ec:	b09ffc2c 	andhi	r2,r22,32752
   1c4f0:	00c1a834 	movhi	r3,1696
   1c4f4:	18801d36 	bltu	r3,r2,1c56c <_strtod_r+0x1564>
   1c4f8:	1004d53a 	srli	r2,r2,20
   1c4fc:	00c01ac4 	movi	r3,107
   1c500:	1887c83a 	sub	r3,r3,r2
   1c504:	00bfffc4 	movi	r2,-1
   1c508:	10c4983a 	sll	r2,r2,r3
   1c50c:	15ffb41e 	bne	r2,r23,1c3e0 <__alt_data_end+0xfffddbe0>
   1c510:	00dffc34 	movhi	r3,32752
   1c514:	18ffffc4 	addi	r3,r3,-1
   1c518:	b0c03126 	beq	r22,r3,1c5e0 <_strtod_r+0x15d8>
   1c51c:	b59ffc2c 	andhi	r22,r22,32752
   1c520:	00800434 	movhi	r2,16
   1c524:	d8000815 	stw	zero,32(sp)
   1c528:	b0b9883a 	add	fp,r22,r2
   1c52c:	003fbe06 	br	1c428 <__alt_data_end+0xfffddc28>
   1c530:	b49ffc2c 	andhi	r18,r22,32752
   1c534:	9024d53a 	srli	r18,r18,20
   1c538:	00801ac4 	movi	r2,107
   1c53c:	14a5c83a 	sub	r18,r2,r18
   1c540:	04be910e 	bge	zero,r18,1bf88 <__alt_data_end+0xfffdd788>
   1c544:	008007c4 	movi	r2,31
   1c548:	1480120e 	bge	r2,r18,1c594 <_strtod_r+0x158c>
   1c54c:	00800d04 	movi	r2,52
   1c550:	002f883a 	mov	r23,zero
   1c554:	14801a0e 	bge	r2,r18,1c5c0 <_strtod_r+0x15b8>
   1c558:	0580dc34 	movhi	r22,880
   1c55c:	003e8a06 	br	1bf88 <__alt_data_end+0xfffdd788>
   1c560:	d8000715 	stw	zero,28(sp)
   1c564:	04be7416 	blt	zero,r18,1bf38 <__alt_data_end+0xfffdd738>
   1c568:	003e8706 	br	1bf88 <__alt_data_end+0xfffdd788>
   1c56c:	00bfffc4 	movi	r2,-1
   1c570:	003fe606 	br	1c50c <__alt_data_end+0xfffddd0c>
   1c574:	073ffc34 	movhi	fp,65520
   1c578:	9725883a 	add	r18,r18,fp
   1c57c:	017fffc4 	movi	r5,-1
   1c580:	07000434 	movhi	fp,16
   1c584:	e179883a 	add	fp,fp,r5
   1c588:	d9400815 	stw	r5,32(sp)
   1c58c:	9738b03a 	or	fp,r18,fp
   1c590:	003fa506 	br	1c428 <__alt_data_end+0xfffddc28>
   1c594:	00bfffc4 	movi	r2,-1
   1c598:	14a4983a 	sll	r18,r2,r18
   1c59c:	95ee703a 	and	r23,r18,r23
   1c5a0:	003e7906 	br	1bf88 <__alt_data_end+0xfffdd788>
   1c5a4:	102f883a 	mov	r23,r2
   1c5a8:	182d883a 	mov	r22,r3
   1c5ac:	003e7406 	br	1bf80 <__alt_data_end+0xfffdd780>
   1c5b0:	e02d883a 	mov	r22,fp
   1c5b4:	ddc00617 	ldw	r23,24(sp)
   1c5b8:	e0f9883a 	add	fp,fp,r3
   1c5bc:	003ef706 	br	1c19c <__alt_data_end+0xfffdd99c>
   1c5c0:	94bff804 	addi	r18,r18,-32
   1c5c4:	00bfffc4 	movi	r2,-1
   1c5c8:	14a4983a 	sll	r18,r2,r18
   1c5cc:	95ac703a 	and	r22,r18,r22
   1c5d0:	003e6d06 	br	1bf88 <__alt_data_end+0xfffdd788>
   1c5d4:	102f883a 	mov	r23,r2
   1c5d8:	182d883a 	mov	r22,r3
   1c5dc:	003c3d06 	br	1b6d4 <__alt_data_end+0xfffdced4>
   1c5e0:	00ffffc4 	movi	r3,-1
   1c5e4:	10ffcd1e 	bne	r2,r3,1c51c <__alt_data_end+0xfffddd1c>
   1c5e8:	003dba06 	br	1bcd4 <__alt_data_end+0xfffdd4d4>

0001c5ec <strtod>:
   1c5ec:	008000f4 	movhi	r2,3
   1c5f0:	10adc604 	addi	r2,r2,-18664
   1c5f4:	280d883a 	mov	r6,r5
   1c5f8:	200b883a 	mov	r5,r4
   1c5fc:	11000017 	ldw	r4,0(r2)
   1c600:	001b0081 	jmpi	1b008 <_strtod_r>

0001c604 <strtof>:
   1c604:	defffb04 	addi	sp,sp,-20
   1c608:	dcc00315 	stw	r19,12(sp)
   1c60c:	04c000f4 	movhi	r19,3
   1c610:	9cedc604 	addi	r19,r19,-18664
   1c614:	280d883a 	mov	r6,r5
   1c618:	200b883a 	mov	r5,r4
   1c61c:	99000017 	ldw	r4,0(r19)
   1c620:	dfc00415 	stw	ra,16(sp)
   1c624:	dc800215 	stw	r18,8(sp)
   1c628:	dc400115 	stw	r17,4(sp)
   1c62c:	dc000015 	stw	r16,0(sp)
   1c630:	001b0080 	call	1b008 <_strtod_r>
   1c634:	1009883a 	mov	r4,r2
   1c638:	180b883a 	mov	r5,r3
   1c63c:	1025883a 	mov	r18,r2
   1c640:	1823883a 	mov	r17,r3
   1c644:	00289e80 	call	289e8 <__truncdfsf2>
   1c648:	000b883a 	mov	r5,zero
   1c64c:	1009883a 	mov	r4,r2
   1c650:	1021883a 	mov	r16,r2
   1c654:	0025fac0 	call	25fac <__eqsf2>
   1c658:	1000111e 	bne	r2,zero,1c6a0 <strtof+0x9c>
   1c65c:	000d883a 	mov	r6,zero
   1c660:	000f883a 	mov	r7,zero
   1c664:	9009883a 	mov	r4,r18
   1c668:	880b883a 	mov	r5,r17
   1c66c:	00274240 	call	27424 <__eqdf2>
   1c670:	10000b26 	beq	r2,zero,1c6a0 <strtof+0x9c>
   1c674:	98800017 	ldw	r2,0(r19)
   1c678:	00c00884 	movi	r3,34
   1c67c:	10c00015 	stw	r3,0(r2)
   1c680:	8005883a 	mov	r2,r16
   1c684:	dfc00417 	ldw	ra,16(sp)
   1c688:	dcc00317 	ldw	r19,12(sp)
   1c68c:	dc800217 	ldw	r18,8(sp)
   1c690:	dc400117 	ldw	r17,4(sp)
   1c694:	dc000017 	ldw	r16,0(sp)
   1c698:	dec00504 	addi	sp,sp,20
   1c69c:	f800283a 	ret
   1c6a0:	015fe034 	movhi	r5,32640
   1c6a4:	297fffc4 	addi	r5,r5,-1
   1c6a8:	8009883a 	mov	r4,r16
   1c6ac:	00260240 	call	26024 <__gesf2>
   1c6b0:	0080070e 	bge	zero,r2,1c6d0 <strtof+0xcc>
   1c6b4:	01dffc34 	movhi	r7,32752
   1c6b8:	39ffffc4 	addi	r7,r7,-1
   1c6bc:	01bfffc4 	movi	r6,-1
   1c6c0:	9009883a 	mov	r4,r18
   1c6c4:	880b883a 	mov	r5,r17
   1c6c8:	00274ac0 	call	274ac <__gedf2>
   1c6cc:	00bfe90e 	bge	zero,r2,1c674 <__alt_data_end+0xfffdde74>
   1c6d0:	017fe034 	movhi	r5,65408
   1c6d4:	297fffc4 	addi	r5,r5,-1
   1c6d8:	8009883a 	mov	r4,r16
   1c6dc:	00260e00 	call	260e0 <__lesf2>
   1c6e0:	103fe70e 	bge	r2,zero,1c680 <__alt_data_end+0xfffdde80>
   1c6e4:	01fffc34 	movhi	r7,65520
   1c6e8:	39ffffc4 	addi	r7,r7,-1
   1c6ec:	01bfffc4 	movi	r6,-1
   1c6f0:	9009883a 	mov	r4,r18
   1c6f4:	880b883a 	mov	r5,r17
   1c6f8:	00275880 	call	27588 <__ledf2>
   1c6fc:	103fdd0e 	bge	r2,zero,1c674 <__alt_data_end+0xfffdde74>
   1c700:	003fdf06 	br	1c680 <__alt_data_end+0xfffdde80>

0001c704 <_strtol_r>:
   1c704:	008000f4 	movhi	r2,3
   1c708:	defff204 	addi	sp,sp,-56
   1c70c:	10adc904 	addi	r2,r2,-18652
   1c710:	dd800a15 	stw	r22,40(sp)
   1c714:	15800017 	ldw	r22,0(r2)
   1c718:	df000c15 	stw	fp,48(sp)
   1c71c:	d9000315 	stw	r4,12(sp)
   1c720:	dfc00d15 	stw	ra,52(sp)
   1c724:	ddc00b15 	stw	r23,44(sp)
   1c728:	dd400915 	stw	r21,36(sp)
   1c72c:	dd000815 	stw	r20,32(sp)
   1c730:	dcc00715 	stw	r19,28(sp)
   1c734:	dc800615 	stw	r18,24(sp)
   1c738:	dc400515 	stw	r17,20(sp)
   1c73c:	dc000415 	stw	r16,16(sp)
   1c740:	d9400215 	stw	r5,8(sp)
   1c744:	d9800015 	stw	r6,0(sp)
   1c748:	3839883a 	mov	fp,r7
   1c74c:	2809883a 	mov	r4,r5
   1c750:	24000003 	ldbu	r16,0(r4)
   1c754:	24400044 	addi	r17,r4,1
   1c758:	2007883a 	mov	r3,r4
   1c75c:	b405883a 	add	r2,r22,r16
   1c760:	10800043 	ldbu	r2,1(r2)
   1c764:	8809883a 	mov	r4,r17
   1c768:	1080020c 	andi	r2,r2,8
   1c76c:	103ff81e 	bne	r2,zero,1c750 <__alt_data_end+0xfffddf50>
   1c770:	00800b44 	movi	r2,45
   1c774:	80805526 	beq	r16,r2,1c8cc <_strtol_r+0x1c8>
   1c778:	00800ac4 	movi	r2,43
   1c77c:	80806026 	beq	r16,r2,1c900 <_strtol_r+0x1fc>
   1c780:	0029883a 	mov	r20,zero
   1c784:	e0004726 	beq	fp,zero,1c8a4 <_strtol_r+0x1a0>
   1c788:	00800404 	movi	r2,16
   1c78c:	e0806626 	beq	fp,r2,1c928 <_strtol_r+0x224>
   1c790:	e027883a 	mov	r19,fp
   1c794:	00a00034 	movhi	r2,32768
   1c798:	a025003a 	cmpeq	r18,r20,zero
   1c79c:	14a5c83a 	sub	r18,r2,r18
   1c7a0:	9009883a 	mov	r4,r18
   1c7a4:	980b883a 	mov	r5,r19
   1c7a8:	0025f2c0 	call	25f2c <__umodsi3>
   1c7ac:	9009883a 	mov	r4,r18
   1c7b0:	980b883a 	mov	r5,r19
   1c7b4:	d8800115 	stw	r2,4(sp)
   1c7b8:	0025ec80 	call	25ec8 <__udivsi3>
   1c7bc:	b407883a 	add	r3,r22,r16
   1c7c0:	18c00043 	ldbu	r3,1(r3)
   1c7c4:	102b883a 	mov	r21,r2
   1c7c8:	0009883a 	mov	r4,zero
   1c7cc:	1940010c 	andi	r5,r3,4
   1c7d0:	0005883a 	mov	r2,zero
   1c7d4:	04800044 	movi	r18,1
   1c7d8:	05ffffc4 	movi	r23,-1
   1c7dc:	28000f26 	beq	r5,zero,1c81c <_strtol_r+0x118>
   1c7e0:	843ff404 	addi	r16,r16,-48
   1c7e4:	8700130e 	bge	r16,fp,1c834 <_strtol_r+0x130>
   1c7e8:	15c00626 	beq	r2,r23,1c804 <_strtol_r+0x100>
   1c7ec:	a9002936 	bltu	r21,r4,1c894 <_strtol_r+0x190>
   1c7f0:	25402626 	beq	r4,r21,1c88c <_strtol_r+0x188>
   1c7f4:	980b883a 	mov	r5,r19
   1c7f8:	0025f840 	call	25f84 <__mulsi3>
   1c7fc:	8089883a 	add	r4,r16,r2
   1c800:	00800044 	movi	r2,1
   1c804:	8c000003 	ldbu	r16,0(r17)
   1c808:	8c400044 	addi	r17,r17,1
   1c80c:	b407883a 	add	r3,r22,r16
   1c810:	18c00043 	ldbu	r3,1(r3)
   1c814:	1940010c 	andi	r5,r3,4
   1c818:	283ff11e 	bne	r5,zero,1c7e0 <__alt_data_end+0xfffddfe0>
   1c81c:	18c000cc 	andi	r3,r3,3
   1c820:	18000426 	beq	r3,zero,1c834 <_strtol_r+0x130>
   1c824:	1c801d26 	beq	r3,r18,1c89c <_strtol_r+0x198>
   1c828:	00c015c4 	movi	r3,87
   1c82c:	80e1c83a 	sub	r16,r16,r3
   1c830:	873fed16 	blt	r16,fp,1c7e8 <__alt_data_end+0xfffddfe8>
   1c834:	00ffffc4 	movi	r3,-1
   1c838:	10c02826 	beq	r2,r3,1c8dc <_strtol_r+0x1d8>
   1c83c:	a0001e1e 	bne	r20,zero,1c8b8 <_strtol_r+0x1b4>
   1c840:	d8c00017 	ldw	r3,0(sp)
   1c844:	18004326 	beq	r3,zero,1c954 <_strtol_r+0x250>
   1c848:	10001d1e 	bne	r2,zero,1c8c0 <_strtol_r+0x1bc>
   1c84c:	dd800217 	ldw	r22,8(sp)
   1c850:	2005883a 	mov	r2,r4
   1c854:	d8c00017 	ldw	r3,0(sp)
   1c858:	1d800015 	stw	r22,0(r3)
   1c85c:	dfc00d17 	ldw	ra,52(sp)
   1c860:	df000c17 	ldw	fp,48(sp)
   1c864:	ddc00b17 	ldw	r23,44(sp)
   1c868:	dd800a17 	ldw	r22,40(sp)
   1c86c:	dd400917 	ldw	r21,36(sp)
   1c870:	dd000817 	ldw	r20,32(sp)
   1c874:	dcc00717 	ldw	r19,28(sp)
   1c878:	dc800617 	ldw	r18,24(sp)
   1c87c:	dc400517 	ldw	r17,20(sp)
   1c880:	dc000417 	ldw	r16,16(sp)
   1c884:	dec00e04 	addi	sp,sp,56
   1c888:	f800283a 	ret
   1c88c:	d8c00117 	ldw	r3,4(sp)
   1c890:	1c3fd80e 	bge	r3,r16,1c7f4 <__alt_data_end+0xfffddff4>
   1c894:	00bfffc4 	movi	r2,-1
   1c898:	003fda06 	br	1c804 <__alt_data_end+0xfffde004>
   1c89c:	00c00dc4 	movi	r3,55
   1c8a0:	003fe206 	br	1c82c <__alt_data_end+0xfffde02c>
   1c8a4:	00800c04 	movi	r2,48
   1c8a8:	80801926 	beq	r16,r2,1c910 <_strtol_r+0x20c>
   1c8ac:	07000284 	movi	fp,10
   1c8b0:	e027883a 	mov	r19,fp
   1c8b4:	003fb706 	br	1c794 <__alt_data_end+0xfffddf94>
   1c8b8:	0109c83a 	sub	r4,zero,r4
   1c8bc:	003fe006 	br	1c840 <__alt_data_end+0xfffde040>
   1c8c0:	2005883a 	mov	r2,r4
   1c8c4:	8dbfffc4 	addi	r22,r17,-1
   1c8c8:	003fe206 	br	1c854 <__alt_data_end+0xfffde054>
   1c8cc:	1c400084 	addi	r17,r3,2
   1c8d0:	1c000043 	ldbu	r16,1(r3)
   1c8d4:	05000044 	movi	r20,1
   1c8d8:	003faa06 	br	1c784 <__alt_data_end+0xfffddf84>
   1c8dc:	d9000317 	ldw	r4,12(sp)
   1c8e0:	00c00884 	movi	r3,34
   1c8e4:	a005003a 	cmpeq	r2,r20,zero
   1c8e8:	20c00015 	stw	r3,0(r4)
   1c8ec:	00e00034 	movhi	r3,32768
   1c8f0:	1885c83a 	sub	r2,r3,r2
   1c8f4:	d8c00017 	ldw	r3,0(sp)
   1c8f8:	183ff21e 	bne	r3,zero,1c8c4 <__alt_data_end+0xfffde0c4>
   1c8fc:	003fd706 	br	1c85c <__alt_data_end+0xfffde05c>
   1c900:	1c400084 	addi	r17,r3,2
   1c904:	1c000043 	ldbu	r16,1(r3)
   1c908:	0029883a 	mov	r20,zero
   1c90c:	003f9d06 	br	1c784 <__alt_data_end+0xfffddf84>
   1c910:	88800003 	ldbu	r2,0(r17)
   1c914:	00c01604 	movi	r3,88
   1c918:	108037cc 	andi	r2,r2,223
   1c91c:	10c00826 	beq	r2,r3,1c940 <_strtol_r+0x23c>
   1c920:	07000204 	movi	fp,8
   1c924:	003f9a06 	br	1c790 <__alt_data_end+0xfffddf90>
   1c928:	00800c04 	movi	r2,48
   1c92c:	80bf981e 	bne	r16,r2,1c790 <__alt_data_end+0xfffddf90>
   1c930:	88800003 	ldbu	r2,0(r17)
   1c934:	00c01604 	movi	r3,88
   1c938:	108037cc 	andi	r2,r2,223
   1c93c:	10ff941e 	bne	r2,r3,1c790 <__alt_data_end+0xfffddf90>
   1c940:	04c00404 	movi	r19,16
   1c944:	8c000043 	ldbu	r16,1(r17)
   1c948:	9839883a 	mov	fp,r19
   1c94c:	8c400084 	addi	r17,r17,2
   1c950:	003f9006 	br	1c794 <__alt_data_end+0xfffddf94>
   1c954:	2005883a 	mov	r2,r4
   1c958:	003fc006 	br	1c85c <__alt_data_end+0xfffde05c>

0001c95c <strtol>:
   1c95c:	008000f4 	movhi	r2,3
   1c960:	10adc604 	addi	r2,r2,-18664
   1c964:	300f883a 	mov	r7,r6
   1c968:	280d883a 	mov	r6,r5
   1c96c:	200b883a 	mov	r5,r4
   1c970:	11000017 	ldw	r4,0(r2)
   1c974:	001c7041 	jmpi	1c704 <_strtol_r>

0001c978 <_strtoll_r>:
   1c978:	008000f4 	movhi	r2,3
   1c97c:	deffef04 	addi	sp,sp,-68
   1c980:	10adc904 	addi	r2,r2,-18652
   1c984:	dd800d15 	stw	r22,52(sp)
   1c988:	15800017 	ldw	r22,0(r2)
   1c98c:	df000f15 	stw	fp,60(sp)
   1c990:	d9000515 	stw	r4,20(sp)
   1c994:	dfc01015 	stw	ra,64(sp)
   1c998:	ddc00e15 	stw	r23,56(sp)
   1c99c:	dd400c15 	stw	r21,48(sp)
   1c9a0:	dd000b15 	stw	r20,44(sp)
   1c9a4:	dcc00a15 	stw	r19,40(sp)
   1c9a8:	dc800915 	stw	r18,36(sp)
   1c9ac:	dc400815 	stw	r17,32(sp)
   1c9b0:	dc000715 	stw	r16,28(sp)
   1c9b4:	d9400415 	stw	r5,16(sp)
   1c9b8:	d9800215 	stw	r6,8(sp)
   1c9bc:	3839883a 	mov	fp,r7
   1c9c0:	2809883a 	mov	r4,r5
   1c9c4:	22000003 	ldbu	r8,0(r4)
   1c9c8:	24400044 	addi	r17,r4,1
   1c9cc:	2007883a 	mov	r3,r4
   1c9d0:	b205883a 	add	r2,r22,r8
   1c9d4:	10800043 	ldbu	r2,1(r2)
   1c9d8:	8809883a 	mov	r4,r17
   1c9dc:	1080020c 	andi	r2,r2,8
   1c9e0:	103ff81e 	bne	r2,zero,1c9c4 <__alt_data_end+0xfffde1c4>
   1c9e4:	00800b44 	movi	r2,45
   1c9e8:	40807e26 	beq	r8,r2,1cbe4 <_strtoll_r+0x26c>
   1c9ec:	00800ac4 	movi	r2,43
   1c9f0:	40808126 	beq	r8,r2,1cbf8 <_strtoll_r+0x280>
   1c9f4:	d8000115 	stw	zero,4(sp)
   1c9f8:	e0000b26 	beq	fp,zero,1ca28 <_strtoll_r+0xb0>
   1c9fc:	00800404 	movi	r2,16
   1ca00:	e0808926 	beq	fp,r2,1cc28 <_strtoll_r+0x2b0>
   1ca04:	e00bd7fa 	srai	r5,fp,31
   1ca08:	d9000117 	ldw	r4,4(sp)
   1ca0c:	e025883a 	mov	r18,fp
   1ca10:	d9400015 	stw	r5,0(sp)
   1ca14:	20000b1e 	bne	r4,zero,1ca44 <_strtoll_r+0xcc>
   1ca18:	04200034 	movhi	r16,32768
   1ca1c:	843fffc4 	addi	r16,r16,-1
   1ca20:	053fffc4 	movi	r20,-1
   1ca24:	00000906 	br	1ca4c <_strtoll_r+0xd4>
   1ca28:	00800c04 	movi	r2,48
   1ca2c:	40807626 	beq	r8,r2,1cc08 <_strtoll_r+0x290>
   1ca30:	04800284 	movi	r18,10
   1ca34:	d8000015 	stw	zero,0(sp)
   1ca38:	9039883a 	mov	fp,r18
   1ca3c:	d9000117 	ldw	r4,4(sp)
   1ca40:	203ff526 	beq	r4,zero,1ca18 <__alt_data_end+0xfffde218>
   1ca44:	0029883a 	mov	r20,zero
   1ca48:	04200034 	movhi	r16,32768
   1ca4c:	d9c00017 	ldw	r7,0(sp)
   1ca50:	a009883a 	mov	r4,r20
   1ca54:	800b883a 	mov	r5,r16
   1ca58:	900d883a 	mov	r6,r18
   1ca5c:	da000615 	stw	r8,24(sp)
   1ca60:	002580c0 	call	2580c <__umoddi3>
   1ca64:	d9c00017 	ldw	r7,0(sp)
   1ca68:	a009883a 	mov	r4,r20
   1ca6c:	800b883a 	mov	r5,r16
   1ca70:	900d883a 	mov	r6,r18
   1ca74:	d8800315 	stw	r2,12(sp)
   1ca78:	00252100 	call	25210 <__udivdi3>
   1ca7c:	da000617 	ldw	r8,24(sp)
   1ca80:	1829883a 	mov	r20,r3
   1ca84:	882f883a 	mov	r23,r17
   1ca88:	b207883a 	add	r3,r22,r8
   1ca8c:	19800043 	ldbu	r6,1(r3)
   1ca90:	1021883a 	mov	r16,r2
   1ca94:	000f883a 	mov	r7,zero
   1ca98:	30c0010c 	andi	r3,r6,4
   1ca9c:	0009883a 	mov	r4,zero
   1caa0:	000b883a 	mov	r5,zero
   1caa4:	04400044 	movi	r17,1
   1caa8:	057fffc4 	movi	r21,-1
   1caac:	18000d26 	beq	r3,zero,1cae4 <_strtoll_r+0x16c>
   1cab0:	44fff404 	addi	r19,r8,-48
   1cab4:	9f00110e 	bge	r19,fp,1cafc <_strtoll_r+0x184>
   1cab8:	3d400426 	beq	r7,r21,1cacc <_strtoll_r+0x154>
   1cabc:	a1400236 	bltu	r20,r5,1cac8 <_strtoll_r+0x150>
   1cac0:	2d002a1e 	bne	r5,r20,1cb6c <_strtoll_r+0x1f4>
   1cac4:	8100292e 	bgeu	r16,r4,1cb6c <_strtoll_r+0x1f4>
   1cac8:	01ffffc4 	movi	r7,-1
   1cacc:	ba000003 	ldbu	r8,0(r23)
   1cad0:	bdc00044 	addi	r23,r23,1
   1cad4:	b207883a 	add	r3,r22,r8
   1cad8:	19800043 	ldbu	r6,1(r3)
   1cadc:	30c0010c 	andi	r3,r6,4
   1cae0:	183ff31e 	bne	r3,zero,1cab0 <__alt_data_end+0xfffde2b0>
   1cae4:	318000cc 	andi	r6,r6,3
   1cae8:	30000426 	beq	r6,zero,1cafc <_strtoll_r+0x184>
   1caec:	34402b26 	beq	r6,r17,1cb9c <_strtoll_r+0x224>
   1caf0:	00c015c4 	movi	r3,87
   1caf4:	40e7c83a 	sub	r19,r8,r3
   1caf8:	9f3fef16 	blt	r19,fp,1cab8 <__alt_data_end+0xfffde2b8>
   1cafc:	00bfffc4 	movi	r2,-1
   1cb00:	38802c26 	beq	r7,r2,1cbb4 <_strtoll_r+0x23c>
   1cb04:	d8800117 	ldw	r2,4(sp)
   1cb08:	10000426 	beq	r2,zero,1cb1c <_strtoll_r+0x1a4>
   1cb0c:	0109c83a 	sub	r4,zero,r4
   1cb10:	2004c03a 	cmpne	r2,r4,zero
   1cb14:	0151c83a 	sub	r8,zero,r5
   1cb18:	408bc83a 	sub	r5,r8,r2
   1cb1c:	d8800217 	ldw	r2,8(sp)
   1cb20:	10005026 	beq	r2,zero,1cc64 <_strtoll_r+0x2ec>
   1cb24:	2005883a 	mov	r2,r4
   1cb28:	2807883a 	mov	r3,r5
   1cb2c:	38002b1e 	bne	r7,zero,1cbdc <_strtoll_r+0x264>
   1cb30:	dd800417 	ldw	r22,16(sp)
   1cb34:	d9000217 	ldw	r4,8(sp)
   1cb38:	25800015 	stw	r22,0(r4)
   1cb3c:	dfc01017 	ldw	ra,64(sp)
   1cb40:	df000f17 	ldw	fp,60(sp)
   1cb44:	ddc00e17 	ldw	r23,56(sp)
   1cb48:	dd800d17 	ldw	r22,52(sp)
   1cb4c:	dd400c17 	ldw	r21,48(sp)
   1cb50:	dd000b17 	ldw	r20,44(sp)
   1cb54:	dcc00a17 	ldw	r19,40(sp)
   1cb58:	dc800917 	ldw	r18,36(sp)
   1cb5c:	dc400817 	ldw	r17,32(sp)
   1cb60:	dc000717 	ldw	r16,28(sp)
   1cb64:	dec01104 	addi	sp,sp,68
   1cb68:	f800283a 	ret
   1cb6c:	24000d26 	beq	r4,r16,1cba4 <_strtoll_r+0x22c>
   1cb70:	d9c00017 	ldw	r7,0(sp)
   1cb74:	900d883a 	mov	r6,r18
   1cb78:	0024a380 	call	24a38 <__muldi3>
   1cb7c:	980bd7fa 	srai	r5,r19,31
   1cb80:	9885883a 	add	r2,r19,r2
   1cb84:	14d1803a 	cmpltu	r8,r2,r19
   1cb88:	28c7883a 	add	r3,r5,r3
   1cb8c:	1009883a 	mov	r4,r2
   1cb90:	40cb883a 	add	r5,r8,r3
   1cb94:	01c00044 	movi	r7,1
   1cb98:	003fcc06 	br	1cacc <__alt_data_end+0xfffde2cc>
   1cb9c:	00c00dc4 	movi	r3,55
   1cba0:	003fd406 	br	1caf4 <__alt_data_end+0xfffde2f4>
   1cba4:	2d3ff21e 	bne	r5,r20,1cb70 <__alt_data_end+0xfffde370>
   1cba8:	d8800317 	ldw	r2,12(sp)
   1cbac:	14ffc616 	blt	r2,r19,1cac8 <__alt_data_end+0xfffde2c8>
   1cbb0:	003fef06 	br	1cb70 <__alt_data_end+0xfffde370>
   1cbb4:	d9000117 	ldw	r4,4(sp)
   1cbb8:	2000271e 	bne	r4,zero,1cc58 <_strtoll_r+0x2e0>
   1cbbc:	00e00034 	movhi	r3,32768
   1cbc0:	18ffffc4 	addi	r3,r3,-1
   1cbc4:	3805883a 	mov	r2,r7
   1cbc8:	d9400517 	ldw	r5,20(sp)
   1cbcc:	01000884 	movi	r4,34
   1cbd0:	29000015 	stw	r4,0(r5)
   1cbd4:	d9000217 	ldw	r4,8(sp)
   1cbd8:	203fd826 	beq	r4,zero,1cb3c <__alt_data_end+0xfffde33c>
   1cbdc:	bdbfffc4 	addi	r22,r23,-1
   1cbe0:	003fd406 	br	1cb34 <__alt_data_end+0xfffde334>
   1cbe4:	00800044 	movi	r2,1
   1cbe8:	1c400084 	addi	r17,r3,2
   1cbec:	1a000043 	ldbu	r8,1(r3)
   1cbf0:	d8800115 	stw	r2,4(sp)
   1cbf4:	003f8006 	br	1c9f8 <__alt_data_end+0xfffde1f8>
   1cbf8:	1c400084 	addi	r17,r3,2
   1cbfc:	1a000043 	ldbu	r8,1(r3)
   1cc00:	d8000115 	stw	zero,4(sp)
   1cc04:	003f7c06 	br	1c9f8 <__alt_data_end+0xfffde1f8>
   1cc08:	88800003 	ldbu	r2,0(r17)
   1cc0c:	00c01604 	movi	r3,88
   1cc10:	108037cc 	andi	r2,r2,223
   1cc14:	10c00a26 	beq	r2,r3,1cc40 <_strtoll_r+0x2c8>
   1cc18:	04800204 	movi	r18,8
   1cc1c:	d8000015 	stw	zero,0(sp)
   1cc20:	9039883a 	mov	fp,r18
   1cc24:	003f8506 	br	1ca3c <__alt_data_end+0xfffde23c>
   1cc28:	00800c04 	movi	r2,48
   1cc2c:	4080101e 	bne	r8,r2,1cc70 <_strtoll_r+0x2f8>
   1cc30:	88800003 	ldbu	r2,0(r17)
   1cc34:	00c01604 	movi	r3,88
   1cc38:	108037cc 	andi	r2,r2,223
   1cc3c:	10c00c1e 	bne	r2,r3,1cc70 <_strtoll_r+0x2f8>
   1cc40:	04800404 	movi	r18,16
   1cc44:	8a000043 	ldbu	r8,1(r17)
   1cc48:	d8000015 	stw	zero,0(sp)
   1cc4c:	8c400084 	addi	r17,r17,2
   1cc50:	9039883a 	mov	fp,r18
   1cc54:	003f7906 	br	1ca3c <__alt_data_end+0xfffde23c>
   1cc58:	0005883a 	mov	r2,zero
   1cc5c:	00e00034 	movhi	r3,32768
   1cc60:	003fd906 	br	1cbc8 <__alt_data_end+0xfffde3c8>
   1cc64:	2005883a 	mov	r2,r4
   1cc68:	2807883a 	mov	r3,r5
   1cc6c:	003fb306 	br	1cb3c <__alt_data_end+0xfffde33c>
   1cc70:	e025883a 	mov	r18,fp
   1cc74:	d8000015 	stw	zero,0(sp)
   1cc78:	003f7006 	br	1ca3c <__alt_data_end+0xfffde23c>

0001cc7c <_strtoul_r>:
   1cc7c:	008000f4 	movhi	r2,3
   1cc80:	defff204 	addi	sp,sp,-56
   1cc84:	10adc904 	addi	r2,r2,-18652
   1cc88:	dd800a15 	stw	r22,40(sp)
   1cc8c:	15800017 	ldw	r22,0(r2)
   1cc90:	df000c15 	stw	fp,48(sp)
   1cc94:	dd400915 	stw	r21,36(sp)
   1cc98:	d9000315 	stw	r4,12(sp)
   1cc9c:	dfc00d15 	stw	ra,52(sp)
   1cca0:	ddc00b15 	stw	r23,44(sp)
   1cca4:	dd000815 	stw	r20,32(sp)
   1cca8:	dcc00715 	stw	r19,28(sp)
   1ccac:	dc800615 	stw	r18,24(sp)
   1ccb0:	dc400515 	stw	r17,20(sp)
   1ccb4:	dc000415 	stw	r16,16(sp)
   1ccb8:	d9400015 	stw	r5,0(sp)
   1ccbc:	302b883a 	mov	r21,r6
   1ccc0:	3839883a 	mov	fp,r7
   1ccc4:	2809883a 	mov	r4,r5
   1ccc8:	24000003 	ldbu	r16,0(r4)
   1cccc:	24400044 	addi	r17,r4,1
   1ccd0:	2007883a 	mov	r3,r4
   1ccd4:	b405883a 	add	r2,r22,r16
   1ccd8:	10800043 	ldbu	r2,1(r2)
   1ccdc:	8809883a 	mov	r4,r17
   1cce0:	1080020c 	andi	r2,r2,8
   1cce4:	103ff81e 	bne	r2,zero,1ccc8 <__alt_data_end+0xfffde4c8>
   1cce8:	00800b44 	movi	r2,45
   1ccec:	80805826 	beq	r16,r2,1ce50 <_strtoul_r+0x1d4>
   1ccf0:	00800ac4 	movi	r2,43
   1ccf4:	80805b26 	beq	r16,r2,1ce64 <_strtoul_r+0x1e8>
   1ccf8:	d8000215 	stw	zero,8(sp)
   1ccfc:	e0000d26 	beq	fp,zero,1cd34 <_strtoul_r+0xb8>
   1cd00:	00800404 	movi	r2,16
   1cd04:	e0806626 	beq	fp,r2,1cea0 <_strtoul_r+0x224>
   1cd08:	013fffc4 	movi	r4,-1
   1cd0c:	e00b883a 	mov	r5,fp
   1cd10:	0025ec80 	call	25ec8 <__udivsi3>
   1cd14:	e00b883a 	mov	r5,fp
   1cd18:	013fffc4 	movi	r4,-1
   1cd1c:	1025883a 	mov	r18,r2
   1cd20:	0025f2c0 	call	25f2c <__umodsi3>
   1cd24:	d8800115 	stw	r2,4(sp)
   1cd28:	e027883a 	mov	r19,fp
   1cd2c:	902f883a 	mov	r23,r18
   1cd30:	00000806 	br	1cd54 <_strtoul_r+0xd8>
   1cd34:	00800c04 	movi	r2,48
   1cd38:	80804e26 	beq	r16,r2,1ce74 <_strtoul_r+0x1f8>
   1cd3c:	07000284 	movi	fp,10
   1cd40:	00c00144 	movi	r3,5
   1cd44:	05c666b4 	movhi	r23,6554
   1cd48:	d8c00115 	stw	r3,4(sp)
   1cd4c:	bde66644 	addi	r23,r23,-26215
   1cd50:	e027883a 	mov	r19,fp
   1cd54:	b407883a 	add	r3,r22,r16
   1cd58:	18c00043 	ldbu	r3,1(r3)
   1cd5c:	0005883a 	mov	r2,zero
   1cd60:	0009883a 	mov	r4,zero
   1cd64:	1940010c 	andi	r5,r3,4
   1cd68:	04800044 	movi	r18,1
   1cd6c:	053fffc4 	movi	r20,-1
   1cd70:	28000f26 	beq	r5,zero,1cdb0 <_strtoul_r+0x134>
   1cd74:	843ff404 	addi	r16,r16,-48
   1cd78:	8700130e 	bge	r16,fp,1cdc8 <_strtoul_r+0x14c>
   1cd7c:	15000626 	beq	r2,r20,1cd98 <_strtoul_r+0x11c>
   1cd80:	b9002836 	bltu	r23,r4,1ce24 <_strtoul_r+0x1a8>
   1cd84:	25c02526 	beq	r4,r23,1ce1c <_strtoul_r+0x1a0>
   1cd88:	980b883a 	mov	r5,r19
   1cd8c:	0025f840 	call	25f84 <__mulsi3>
   1cd90:	8089883a 	add	r4,r16,r2
   1cd94:	00800044 	movi	r2,1
   1cd98:	8c000003 	ldbu	r16,0(r17)
   1cd9c:	8c400044 	addi	r17,r17,1
   1cda0:	b407883a 	add	r3,r22,r16
   1cda4:	18c00043 	ldbu	r3,1(r3)
   1cda8:	1940010c 	andi	r5,r3,4
   1cdac:	283ff11e 	bne	r5,zero,1cd74 <__alt_data_end+0xfffde574>
   1cdb0:	18c000cc 	andi	r3,r3,3
   1cdb4:	18000426 	beq	r3,zero,1cdc8 <_strtoul_r+0x14c>
   1cdb8:	1c801c26 	beq	r3,r18,1ce2c <_strtoul_r+0x1b0>
   1cdbc:	00c015c4 	movi	r3,87
   1cdc0:	80e1c83a 	sub	r16,r16,r3
   1cdc4:	873fed16 	blt	r16,fp,1cd7c <__alt_data_end+0xfffde57c>
   1cdc8:	10001a16 	blt	r2,zero,1ce34 <_strtoul_r+0x1b8>
   1cdcc:	d8c00217 	ldw	r3,8(sp)
   1cdd0:	18000126 	beq	r3,zero,1cdd8 <_strtoul_r+0x15c>
   1cdd4:	0109c83a 	sub	r4,zero,r4
   1cdd8:	a8000326 	beq	r21,zero,1cde8 <_strtoul_r+0x16c>
   1cddc:	dd000017 	ldw	r20,0(sp)
   1cde0:	1000191e 	bne	r2,zero,1ce48 <_strtoul_r+0x1cc>
   1cde4:	ad000015 	stw	r20,0(r21)
   1cde8:	2005883a 	mov	r2,r4
   1cdec:	dfc00d17 	ldw	ra,52(sp)
   1cdf0:	df000c17 	ldw	fp,48(sp)
   1cdf4:	ddc00b17 	ldw	r23,44(sp)
   1cdf8:	dd800a17 	ldw	r22,40(sp)
   1cdfc:	dd400917 	ldw	r21,36(sp)
   1ce00:	dd000817 	ldw	r20,32(sp)
   1ce04:	dcc00717 	ldw	r19,28(sp)
   1ce08:	dc800617 	ldw	r18,24(sp)
   1ce0c:	dc400517 	ldw	r17,20(sp)
   1ce10:	dc000417 	ldw	r16,16(sp)
   1ce14:	dec00e04 	addi	sp,sp,56
   1ce18:	f800283a 	ret
   1ce1c:	d8c00117 	ldw	r3,4(sp)
   1ce20:	1c3fd90e 	bge	r3,r16,1cd88 <__alt_data_end+0xfffde588>
   1ce24:	00bfffc4 	movi	r2,-1
   1ce28:	003fdb06 	br	1cd98 <__alt_data_end+0xfffde598>
   1ce2c:	00c00dc4 	movi	r3,55
   1ce30:	003fe306 	br	1cdc0 <__alt_data_end+0xfffde5c0>
   1ce34:	d8c00317 	ldw	r3,12(sp)
   1ce38:	00800884 	movi	r2,34
   1ce3c:	013fffc4 	movi	r4,-1
   1ce40:	18800015 	stw	r2,0(r3)
   1ce44:	a83fe826 	beq	r21,zero,1cde8 <__alt_data_end+0xfffde5e8>
   1ce48:	8d3fffc4 	addi	r20,r17,-1
   1ce4c:	003fe506 	br	1cde4 <__alt_data_end+0xfffde5e4>
   1ce50:	1c400084 	addi	r17,r3,2
   1ce54:	1c000043 	ldbu	r16,1(r3)
   1ce58:	00c00044 	movi	r3,1
   1ce5c:	d8c00215 	stw	r3,8(sp)
   1ce60:	003fa606 	br	1ccfc <__alt_data_end+0xfffde4fc>
   1ce64:	1c400084 	addi	r17,r3,2
   1ce68:	1c000043 	ldbu	r16,1(r3)
   1ce6c:	d8000215 	stw	zero,8(sp)
   1ce70:	003fa206 	br	1ccfc <__alt_data_end+0xfffde4fc>
   1ce74:	88800003 	ldbu	r2,0(r17)
   1ce78:	00c01604 	movi	r3,88
   1ce7c:	108037cc 	andi	r2,r2,223
   1ce80:	10c00d26 	beq	r2,r3,1ceb8 <_strtoul_r+0x23c>
   1ce84:	07000204 	movi	fp,8
   1ce88:	00c001c4 	movi	r3,7
   1ce8c:	05c80034 	movhi	r23,8192
   1ce90:	d8c00115 	stw	r3,4(sp)
   1ce94:	bdffffc4 	addi	r23,r23,-1
   1ce98:	e027883a 	mov	r19,fp
   1ce9c:	003fad06 	br	1cd54 <__alt_data_end+0xfffde554>
   1cea0:	00800c04 	movi	r2,48
   1cea4:	80800d1e 	bne	r16,r2,1cedc <_strtoul_r+0x260>
   1cea8:	88800003 	ldbu	r2,0(r17)
   1ceac:	00c01604 	movi	r3,88
   1ceb0:	108037cc 	andi	r2,r2,223
   1ceb4:	10c0091e 	bne	r2,r3,1cedc <_strtoul_r+0x260>
   1ceb8:	04c00404 	movi	r19,16
   1cebc:	00c003c4 	movi	r3,15
   1cec0:	04840034 	movhi	r18,4096
   1cec4:	8c000043 	ldbu	r16,1(r17)
   1cec8:	d8c00115 	stw	r3,4(sp)
   1cecc:	8c400084 	addi	r17,r17,2
   1ced0:	94bfffc4 	addi	r18,r18,-1
   1ced4:	9839883a 	mov	fp,r19
   1ced8:	003f9406 	br	1cd2c <__alt_data_end+0xfffde52c>
   1cedc:	00c003c4 	movi	r3,15
   1cee0:	05c40034 	movhi	r23,4096
   1cee4:	d8c00115 	stw	r3,4(sp)
   1cee8:	bdffffc4 	addi	r23,r23,-1
   1ceec:	e027883a 	mov	r19,fp
   1cef0:	003f9806 	br	1cd54 <__alt_data_end+0xfffde554>

0001cef4 <strtoul>:
   1cef4:	008000f4 	movhi	r2,3
   1cef8:	10adc604 	addi	r2,r2,-18664
   1cefc:	300f883a 	mov	r7,r6
   1cf00:	280d883a 	mov	r6,r5
   1cf04:	200b883a 	mov	r5,r4
   1cf08:	11000017 	ldw	r4,0(r2)
   1cf0c:	001cc7c1 	jmpi	1cc7c <_strtoul_r>

0001cf10 <_strtoull_r>:
   1cf10:	008000f4 	movhi	r2,3
   1cf14:	deffef04 	addi	sp,sp,-68
   1cf18:	10adc904 	addi	r2,r2,-18652
   1cf1c:	dd800d15 	stw	r22,52(sp)
   1cf20:	15800017 	ldw	r22,0(r2)
   1cf24:	df000f15 	stw	fp,60(sp)
   1cf28:	d9000515 	stw	r4,20(sp)
   1cf2c:	dfc01015 	stw	ra,64(sp)
   1cf30:	ddc00e15 	stw	r23,56(sp)
   1cf34:	dd400c15 	stw	r21,48(sp)
   1cf38:	dd000b15 	stw	r20,44(sp)
   1cf3c:	dcc00a15 	stw	r19,40(sp)
   1cf40:	dc800915 	stw	r18,36(sp)
   1cf44:	dc400815 	stw	r17,32(sp)
   1cf48:	dc000715 	stw	r16,28(sp)
   1cf4c:	d9400215 	stw	r5,8(sp)
   1cf50:	d9800115 	stw	r6,4(sp)
   1cf54:	3839883a 	mov	fp,r7
   1cf58:	2809883a 	mov	r4,r5
   1cf5c:	22000003 	ldbu	r8,0(r4)
   1cf60:	24400044 	addi	r17,r4,1
   1cf64:	2007883a 	mov	r3,r4
   1cf68:	b205883a 	add	r2,r22,r8
   1cf6c:	10800043 	ldbu	r2,1(r2)
   1cf70:	8809883a 	mov	r4,r17
   1cf74:	1080020c 	andi	r2,r2,8
   1cf78:	103ff81e 	bne	r2,zero,1cf5c <__alt_data_end+0xfffde75c>
   1cf7c:	00800b44 	movi	r2,45
   1cf80:	40807726 	beq	r8,r2,1d160 <_strtoull_r+0x250>
   1cf84:	00800ac4 	movi	r2,43
   1cf88:	40807a26 	beq	r8,r2,1d174 <_strtoull_r+0x264>
   1cf8c:	d8000415 	stw	zero,16(sp)
   1cf90:	e0001426 	beq	fp,zero,1cfe4 <_strtoull_r+0xd4>
   1cf94:	00800404 	movi	r2,16
   1cf98:	e0808826 	beq	fp,r2,1d1bc <_strtoull_r+0x2ac>
   1cf9c:	e025d7fa 	srai	r18,fp,31
   1cfa0:	013fffc4 	movi	r4,-1
   1cfa4:	200b883a 	mov	r5,r4
   1cfa8:	e00d883a 	mov	r6,fp
   1cfac:	900f883a 	mov	r7,r18
   1cfb0:	da000615 	stw	r8,24(sp)
   1cfb4:	00252100 	call	25210 <__udivdi3>
   1cfb8:	013fffc4 	movi	r4,-1
   1cfbc:	e00d883a 	mov	r6,fp
   1cfc0:	900f883a 	mov	r7,r18
   1cfc4:	200b883a 	mov	r5,r4
   1cfc8:	1021883a 	mov	r16,r2
   1cfcc:	182f883a 	mov	r23,r3
   1cfd0:	002580c0 	call	2580c <__umoddi3>
   1cfd4:	d8800315 	stw	r2,12(sp)
   1cfd8:	df000015 	stw	fp,0(sp)
   1cfdc:	da000617 	ldw	r8,24(sp)
   1cfe0:	00000c06 	br	1d014 <_strtoull_r+0x104>
   1cfe4:	00800c04 	movi	r2,48
   1cfe8:	40806626 	beq	r8,r2,1d184 <_strtoull_r+0x274>
   1cfec:	00800284 	movi	r2,10
   1cff0:	00c00144 	movi	r3,5
   1cff4:	042666b4 	movhi	r16,39322
   1cff8:	05c666b4 	movhi	r23,6554
   1cffc:	d8800015 	stw	r2,0(sp)
   1d000:	d8c00315 	stw	r3,12(sp)
   1d004:	84266644 	addi	r16,r16,-26215
   1d008:	bde66644 	addi	r23,r23,-26215
   1d00c:	0025883a 	mov	r18,zero
   1d010:	1039883a 	mov	fp,r2
   1d014:	b205883a 	add	r2,r22,r8
   1d018:	11800043 	ldbu	r6,1(r2)
   1d01c:	882b883a 	mov	r21,r17
   1d020:	000f883a 	mov	r7,zero
   1d024:	3080010c 	andi	r2,r6,4
   1d028:	0009883a 	mov	r4,zero
   1d02c:	000b883a 	mov	r5,zero
   1d030:	04400044 	movi	r17,1
   1d034:	053fffc4 	movi	r20,-1
   1d038:	10000d26 	beq	r2,zero,1d070 <_strtoull_r+0x160>
   1d03c:	44fff404 	addi	r19,r8,-48
   1d040:	9f00110e 	bge	r19,fp,1d088 <_strtoull_r+0x178>
   1d044:	3d000426 	beq	r7,r20,1d058 <_strtoull_r+0x148>
   1d048:	b9400236 	bltu	r23,r5,1d054 <_strtoull_r+0x144>
   1d04c:	2dc0291e 	bne	r5,r23,1d0f4 <_strtoull_r+0x1e4>
   1d050:	8100282e 	bgeu	r16,r4,1d0f4 <_strtoull_r+0x1e4>
   1d054:	01ffffc4 	movi	r7,-1
   1d058:	aa000003 	ldbu	r8,0(r21)
   1d05c:	ad400044 	addi	r21,r21,1
   1d060:	b205883a 	add	r2,r22,r8
   1d064:	11800043 	ldbu	r6,1(r2)
   1d068:	3080010c 	andi	r2,r6,4
   1d06c:	103ff31e 	bne	r2,zero,1d03c <__alt_data_end+0xfffde83c>
   1d070:	318000cc 	andi	r6,r6,3
   1d074:	30000426 	beq	r6,zero,1d088 <_strtoull_r+0x178>
   1d078:	34402a26 	beq	r6,r17,1d124 <_strtoull_r+0x214>
   1d07c:	00c015c4 	movi	r3,87
   1d080:	40e7c83a 	sub	r19,r8,r3
   1d084:	9f3fef16 	blt	r19,fp,1d044 <__alt_data_end+0xfffde844>
   1d088:	38002c16 	blt	r7,zero,1d13c <_strtoull_r+0x22c>
   1d08c:	d8c00417 	ldw	r3,16(sp)
   1d090:	18000426 	beq	r3,zero,1d0a4 <_strtoull_r+0x194>
   1d094:	0109c83a 	sub	r4,zero,r4
   1d098:	2004c03a 	cmpne	r2,r4,zero
   1d09c:	0151c83a 	sub	r8,zero,r5
   1d0a0:	408bc83a 	sub	r5,r8,r2
   1d0a4:	d8800117 	ldw	r2,4(sp)
   1d0a8:	10000426 	beq	r2,zero,1d0bc <_strtoull_r+0x1ac>
   1d0ac:	dd000217 	ldw	r20,8(sp)
   1d0b0:	3800291e 	bne	r7,zero,1d158 <_strtoull_r+0x248>
   1d0b4:	d8c00117 	ldw	r3,4(sp)
   1d0b8:	1d000015 	stw	r20,0(r3)
   1d0bc:	2005883a 	mov	r2,r4
   1d0c0:	2807883a 	mov	r3,r5
   1d0c4:	dfc01017 	ldw	ra,64(sp)
   1d0c8:	df000f17 	ldw	fp,60(sp)
   1d0cc:	ddc00e17 	ldw	r23,56(sp)
   1d0d0:	dd800d17 	ldw	r22,52(sp)
   1d0d4:	dd400c17 	ldw	r21,48(sp)
   1d0d8:	dd000b17 	ldw	r20,44(sp)
   1d0dc:	dcc00a17 	ldw	r19,40(sp)
   1d0e0:	dc800917 	ldw	r18,36(sp)
   1d0e4:	dc400817 	ldw	r17,32(sp)
   1d0e8:	dc000717 	ldw	r16,28(sp)
   1d0ec:	dec01104 	addi	sp,sp,68
   1d0f0:	f800283a 	ret
   1d0f4:	24000d26 	beq	r4,r16,1d12c <_strtoull_r+0x21c>
   1d0f8:	d9800017 	ldw	r6,0(sp)
   1d0fc:	900f883a 	mov	r7,r18
   1d100:	0024a380 	call	24a38 <__muldi3>
   1d104:	980bd7fa 	srai	r5,r19,31
   1d108:	9885883a 	add	r2,r19,r2
   1d10c:	14d1803a 	cmpltu	r8,r2,r19
   1d110:	28c7883a 	add	r3,r5,r3
   1d114:	1009883a 	mov	r4,r2
   1d118:	40cb883a 	add	r5,r8,r3
   1d11c:	01c00044 	movi	r7,1
   1d120:	003fcd06 	br	1d058 <__alt_data_end+0xfffde858>
   1d124:	00c00dc4 	movi	r3,55
   1d128:	003fd506 	br	1d080 <__alt_data_end+0xfffde880>
   1d12c:	2dfff21e 	bne	r5,r23,1d0f8 <__alt_data_end+0xfffde8f8>
   1d130:	d8c00317 	ldw	r3,12(sp)
   1d134:	1cffc716 	blt	r3,r19,1d054 <__alt_data_end+0xfffde854>
   1d138:	003fef06 	br	1d0f8 <__alt_data_end+0xfffde8f8>
   1d13c:	d8c00517 	ldw	r3,20(sp)
   1d140:	00800884 	movi	r2,34
   1d144:	013fffc4 	movi	r4,-1
   1d148:	18800015 	stw	r2,0(r3)
   1d14c:	d8800117 	ldw	r2,4(sp)
   1d150:	200b883a 	mov	r5,r4
   1d154:	103fd926 	beq	r2,zero,1d0bc <__alt_data_end+0xfffde8bc>
   1d158:	ad3fffc4 	addi	r20,r21,-1
   1d15c:	003fd506 	br	1d0b4 <__alt_data_end+0xfffde8b4>
   1d160:	00800044 	movi	r2,1
   1d164:	1c400084 	addi	r17,r3,2
   1d168:	1a000043 	ldbu	r8,1(r3)
   1d16c:	d8800415 	stw	r2,16(sp)
   1d170:	003f8706 	br	1cf90 <__alt_data_end+0xfffde790>
   1d174:	1c400084 	addi	r17,r3,2
   1d178:	1a000043 	ldbu	r8,1(r3)
   1d17c:	d8000415 	stw	zero,16(sp)
   1d180:	003f8306 	br	1cf90 <__alt_data_end+0xfffde790>
   1d184:	88800003 	ldbu	r2,0(r17)
   1d188:	00c01604 	movi	r3,88
   1d18c:	108037cc 	andi	r2,r2,223
   1d190:	10c01026 	beq	r2,r3,1d1d4 <_strtoull_r+0x2c4>
   1d194:	00c00204 	movi	r3,8
   1d198:	008001c4 	movi	r2,7
   1d19c:	043fffc4 	movi	r16,-1
   1d1a0:	05c80034 	movhi	r23,8192
   1d1a4:	d8c00015 	stw	r3,0(sp)
   1d1a8:	d8800315 	stw	r2,12(sp)
   1d1ac:	bc2f883a 	add	r23,r23,r16
   1d1b0:	0025883a 	mov	r18,zero
   1d1b4:	1839883a 	mov	fp,r3
   1d1b8:	003f9606 	br	1d014 <__alt_data_end+0xfffde814>
   1d1bc:	00800c04 	movi	r2,48
   1d1c0:	4080101e 	bne	r8,r2,1d204 <_strtoull_r+0x2f4>
   1d1c4:	88800003 	ldbu	r2,0(r17)
   1d1c8:	00c01604 	movi	r3,88
   1d1cc:	108037cc 	andi	r2,r2,223
   1d1d0:	10c0141e 	bne	r2,r3,1d224 <_strtoull_r+0x314>
   1d1d4:	00c00404 	movi	r3,16
   1d1d8:	008003c4 	movi	r2,15
   1d1dc:	043fffc4 	movi	r16,-1
   1d1e0:	05c40034 	movhi	r23,4096
   1d1e4:	8a000043 	ldbu	r8,1(r17)
   1d1e8:	d8c00015 	stw	r3,0(sp)
   1d1ec:	d8800315 	stw	r2,12(sp)
   1d1f0:	8c400084 	addi	r17,r17,2
   1d1f4:	bc2f883a 	add	r23,r23,r16
   1d1f8:	0025883a 	mov	r18,zero
   1d1fc:	1839883a 	mov	fp,r3
   1d200:	003f8406 	br	1d014 <__alt_data_end+0xfffde814>
   1d204:	008003c4 	movi	r2,15
   1d208:	d8800315 	stw	r2,12(sp)
   1d20c:	043fffc4 	movi	r16,-1
   1d210:	05c40034 	movhi	r23,4096
   1d214:	bc2f883a 	add	r23,r23,r16
   1d218:	df000015 	stw	fp,0(sp)
   1d21c:	0025883a 	mov	r18,zero
   1d220:	003f7c06 	br	1d014 <__alt_data_end+0xfffde814>
   1d224:	00c003c4 	movi	r3,15
   1d228:	d8c00315 	stw	r3,12(sp)
   1d22c:	003ff706 	br	1d20c <__alt_data_end+0xfffdea0c>

0001d230 <_sungetc_r>:
   1d230:	00bfffc4 	movi	r2,-1
   1d234:	28803726 	beq	r5,r2,1d314 <_sungetc_r+0xe4>
   1d238:	3080030b 	ldhu	r2,12(r6)
   1d23c:	30c00c17 	ldw	r3,48(r6)
   1d240:	defffc04 	addi	sp,sp,-16
   1d244:	10bff7cc 	andi	r2,r2,65503
   1d248:	dc800215 	stw	r18,8(sp)
   1d24c:	dfc00315 	stw	ra,12(sp)
   1d250:	dc400115 	stw	r17,4(sp)
   1d254:	dc000015 	stw	r16,0(sp)
   1d258:	3080030d 	sth	r2,12(r6)
   1d25c:	2c803fcc 	andi	r18,r5,255
   1d260:	18001826 	beq	r3,zero,1d2c4 <_sungetc_r+0x94>
   1d264:	30c00117 	ldw	r3,4(r6)
   1d268:	30800d17 	ldw	r2,52(r6)
   1d26c:	3021883a 	mov	r16,r6
   1d270:	2823883a 	mov	r17,r5
   1d274:	18800e0e 	bge	r3,r2,1d2b0 <_sungetc_r+0x80>
   1d278:	80c00017 	ldw	r3,0(r16)
   1d27c:	9005883a 	mov	r2,r18
   1d280:	193fffc4 	addi	r4,r3,-1
   1d284:	81000015 	stw	r4,0(r16)
   1d288:	1c7fffc5 	stb	r17,-1(r3)
   1d28c:	80c00117 	ldw	r3,4(r16)
   1d290:	18c00044 	addi	r3,r3,1
   1d294:	80c00115 	stw	r3,4(r16)
   1d298:	dfc00317 	ldw	ra,12(sp)
   1d29c:	dc800217 	ldw	r18,8(sp)
   1d2a0:	dc400117 	ldw	r17,4(sp)
   1d2a4:	dc000017 	ldw	r16,0(sp)
   1d2a8:	dec00404 	addi	sp,sp,16
   1d2ac:	f800283a 	ret
   1d2b0:	300b883a 	mov	r5,r6
   1d2b4:	00208b00 	call	208b0 <__submore>
   1d2b8:	103fef26 	beq	r2,zero,1d278 <__alt_data_end+0xfffdea78>
   1d2bc:	00bfffc4 	movi	r2,-1
   1d2c0:	003ff506 	br	1d298 <__alt_data_end+0xfffdea98>
   1d2c4:	30c00417 	ldw	r3,16(r6)
   1d2c8:	30800017 	ldw	r2,0(r6)
   1d2cc:	18000326 	beq	r3,zero,1d2dc <_sungetc_r+0xac>
   1d2d0:	1880022e 	bgeu	r3,r2,1d2dc <_sungetc_r+0xac>
   1d2d4:	10ffffc3 	ldbu	r3,-1(r2)
   1d2d8:	90c01026 	beq	r18,r3,1d31c <_sungetc_r+0xec>
   1d2dc:	31c00117 	ldw	r7,4(r6)
   1d2e0:	30800e15 	stw	r2,56(r6)
   1d2e4:	008000c4 	movi	r2,3
   1d2e8:	31001004 	addi	r4,r6,64
   1d2ec:	30c01084 	addi	r3,r6,66
   1d2f0:	30800d15 	stw	r2,52(r6)
   1d2f4:	00800044 	movi	r2,1
   1d2f8:	30800115 	stw	r2,4(r6)
   1d2fc:	31c00f15 	stw	r7,60(r6)
   1d300:	31000c15 	stw	r4,48(r6)
   1d304:	31401085 	stb	r5,66(r6)
   1d308:	30c00015 	stw	r3,0(r6)
   1d30c:	9005883a 	mov	r2,r18
   1d310:	003fe106 	br	1d298 <__alt_data_end+0xfffdea98>
   1d314:	00bfffc4 	movi	r2,-1
   1d318:	f800283a 	ret
   1d31c:	30c00117 	ldw	r3,4(r6)
   1d320:	10bfffc4 	addi	r2,r2,-1
   1d324:	30800015 	stw	r2,0(r6)
   1d328:	18800044 	addi	r2,r3,1
   1d32c:	30800115 	stw	r2,4(r6)
   1d330:	9005883a 	mov	r2,r18
   1d334:	003fd806 	br	1d298 <__alt_data_end+0xfffdea98>

0001d338 <__ssrefill_r>:
   1d338:	defffe04 	addi	sp,sp,-8
   1d33c:	dc000015 	stw	r16,0(sp)
   1d340:	2821883a 	mov	r16,r5
   1d344:	29400c17 	ldw	r5,48(r5)
   1d348:	dfc00115 	stw	ra,4(sp)
   1d34c:	28000e26 	beq	r5,zero,1d388 <__ssrefill_r+0x50>
   1d350:	80801004 	addi	r2,r16,64
   1d354:	28800126 	beq	r5,r2,1d35c <__ssrefill_r+0x24>
   1d358:	00116a00 	call	116a0 <_free_r>
   1d35c:	80800f17 	ldw	r2,60(r16)
   1d360:	80000c15 	stw	zero,48(r16)
   1d364:	80800115 	stw	r2,4(r16)
   1d368:	10000726 	beq	r2,zero,1d388 <__ssrefill_r+0x50>
   1d36c:	80c00e17 	ldw	r3,56(r16)
   1d370:	0005883a 	mov	r2,zero
   1d374:	80c00015 	stw	r3,0(r16)
   1d378:	dfc00117 	ldw	ra,4(sp)
   1d37c:	dc000017 	ldw	r16,0(sp)
   1d380:	dec00204 	addi	sp,sp,8
   1d384:	f800283a 	ret
   1d388:	8080030b 	ldhu	r2,12(r16)
   1d38c:	80c00417 	ldw	r3,16(r16)
   1d390:	80000115 	stw	zero,4(r16)
   1d394:	10800814 	ori	r2,r2,32
   1d398:	8080030d 	sth	r2,12(r16)
   1d39c:	80c00015 	stw	r3,0(r16)
   1d3a0:	00bfffc4 	movi	r2,-1
   1d3a4:	003ff406 	br	1d378 <__alt_data_end+0xfffdeb78>

0001d3a8 <_sfread_r>:
   1d3a8:	defff704 	addi	sp,sp,-36
   1d3ac:	dd000415 	stw	r20,16(sp)
   1d3b0:	dcc00315 	stw	r19,12(sp)
   1d3b4:	2029883a 	mov	r20,r4
   1d3b8:	2827883a 	mov	r19,r5
   1d3bc:	3809883a 	mov	r4,r7
   1d3c0:	300b883a 	mov	r5,r6
   1d3c4:	ddc00715 	stw	r23,28(sp)
   1d3c8:	dd400515 	stw	r21,20(sp)
   1d3cc:	dc400115 	stw	r17,4(sp)
   1d3d0:	dfc00815 	stw	ra,32(sp)
   1d3d4:	dd800615 	stw	r22,24(sp)
   1d3d8:	dc800215 	stw	r18,8(sp)
   1d3dc:	dc000015 	stw	r16,0(sp)
   1d3e0:	302f883a 	mov	r23,r6
   1d3e4:	382b883a 	mov	r21,r7
   1d3e8:	0025f840 	call	25f84 <__mulsi3>
   1d3ec:	dc400917 	ldw	r17,36(sp)
   1d3f0:	10002726 	beq	r2,zero,1d490 <_sfread_r+0xe8>
   1d3f4:	102d883a 	mov	r22,r2
   1d3f8:	1025883a 	mov	r18,r2
   1d3fc:	00000b06 	br	1d42c <_sfread_r+0x84>
   1d400:	0012fb00 	call	12fb0 <memcpy>
   1d404:	88800017 	ldw	r2,0(r17)
   1d408:	9c27883a 	add	r19,r19,r16
   1d40c:	9425c83a 	sub	r18,r18,r16
   1d410:	1421883a 	add	r16,r2,r16
   1d414:	88000115 	stw	zero,4(r17)
   1d418:	880b883a 	mov	r5,r17
   1d41c:	8c000015 	stw	r16,0(r17)
   1d420:	a009883a 	mov	r4,r20
   1d424:	001d3380 	call	1d338 <__ssrefill_r>
   1d428:	10001b1e 	bne	r2,zero,1d498 <_sfread_r+0xf0>
   1d42c:	8c000117 	ldw	r16,4(r17)
   1d430:	9809883a 	mov	r4,r19
   1d434:	89400017 	ldw	r5,0(r17)
   1d438:	800d883a 	mov	r6,r16
   1d43c:	84bff036 	bltu	r16,r18,1d400 <__alt_data_end+0xfffdec00>
   1d440:	900d883a 	mov	r6,r18
   1d444:	0012fb00 	call	12fb0 <memcpy>
   1d448:	88c00117 	ldw	r3,4(r17)
   1d44c:	89000017 	ldw	r4,0(r17)
   1d450:	a805883a 	mov	r2,r21
   1d454:	1c87c83a 	sub	r3,r3,r18
   1d458:	24a5883a 	add	r18,r4,r18
   1d45c:	88c00115 	stw	r3,4(r17)
   1d460:	8c800015 	stw	r18,0(r17)
   1d464:	dfc00817 	ldw	ra,32(sp)
   1d468:	ddc00717 	ldw	r23,28(sp)
   1d46c:	dd800617 	ldw	r22,24(sp)
   1d470:	dd400517 	ldw	r21,20(sp)
   1d474:	dd000417 	ldw	r20,16(sp)
   1d478:	dcc00317 	ldw	r19,12(sp)
   1d47c:	dc800217 	ldw	r18,8(sp)
   1d480:	dc400117 	ldw	r17,4(sp)
   1d484:	dc000017 	ldw	r16,0(sp)
   1d488:	dec00904 	addi	sp,sp,36
   1d48c:	f800283a 	ret
   1d490:	0005883a 	mov	r2,zero
   1d494:	003ff306 	br	1d464 <__alt_data_end+0xfffdec64>
   1d498:	b80b883a 	mov	r5,r23
   1d49c:	b489c83a 	sub	r4,r22,r18
   1d4a0:	0025ec80 	call	25ec8 <__udivsi3>
   1d4a4:	003fef06 	br	1d464 <__alt_data_end+0xfffdec64>

0001d4a8 <__ssvfiscanf_r>:
   1d4a8:	2880030b 	ldhu	r2,12(r5)
   1d4ac:	deff9b04 	addi	sp,sp,-404
   1d4b0:	dd005f15 	stw	r20,380(sp)
   1d4b4:	dc405c15 	stw	r17,368(sp)
   1d4b8:	dfc06415 	stw	ra,400(sp)
   1d4bc:	df006315 	stw	fp,396(sp)
   1d4c0:	ddc06215 	stw	r23,392(sp)
   1d4c4:	dd806115 	stw	r22,388(sp)
   1d4c8:	dd406015 	stw	r21,384(sp)
   1d4cc:	dcc05e15 	stw	r19,376(sp)
   1d4d0:	dc805d15 	stw	r18,372(sp)
   1d4d4:	dc005b15 	stw	r16,364(sp)
   1d4d8:	10c8000c 	andi	r3,r2,8192
   1d4dc:	d9c04f15 	stw	r7,316(sp)
   1d4e0:	2829883a 	mov	r20,r5
   1d4e4:	2023883a 	mov	r17,r4
   1d4e8:	1800061e 	bne	r3,zero,1d504 <__ssvfiscanf_r+0x5c>
   1d4ec:	29001917 	ldw	r4,100(r5)
   1d4f0:	00f7ffc4 	movi	r3,-8193
   1d4f4:	10880014 	ori	r2,r2,8192
   1d4f8:	20c6703a 	and	r3,r4,r3
   1d4fc:	2880030d 	sth	r2,12(r5)
   1d500:	28c01915 	stw	r3,100(r5)
   1d504:	30800003 	ldbu	r2,0(r6)
   1d508:	dac04104 	addi	r11,sp,260
   1d50c:	0039883a 	mov	fp,zero
   1d510:	048000f4 	movhi	r18,3
   1d514:	d8005215 	stw	zero,328(sp)
   1d518:	d8005015 	stw	zero,320(sp)
   1d51c:	d8005115 	stw	zero,324(sp)
   1d520:	dac04e15 	stw	r11,312(sp)
   1d524:	d8804d15 	stw	r2,308(sp)
   1d528:	e027883a 	mov	r19,fp
   1d52c:	94adc904 	addi	r18,r18,-18652
   1d530:	a039883a 	mov	fp,r20
   1d534:	35000044 	addi	r20,r6,1
   1d538:	10001e26 	beq	r2,zero,1d5b4 <__ssvfiscanf_r+0x10c>
   1d53c:	95800017 	ldw	r22,0(r18)
   1d540:	b087883a 	add	r3,r22,r2
   1d544:	18c00043 	ldbu	r3,1(r3)
   1d548:	18c0020c 	andi	r3,r3,8
   1d54c:	18001b26 	beq	r3,zero,1d5bc <__ssvfiscanf_r+0x114>
   1d550:	e0800117 	ldw	r2,4(fp)
   1d554:	00800e0e 	bge	zero,r2,1d590 <__ssvfiscanf_r+0xe8>
   1d558:	e0c00017 	ldw	r3,0(fp)
   1d55c:	91000017 	ldw	r4,0(r18)
   1d560:	18800003 	ldbu	r2,0(r3)
   1d564:	2085883a 	add	r2,r4,r2
   1d568:	10800043 	ldbu	r2,1(r2)
   1d56c:	1080020c 	andi	r2,r2,8
   1d570:	10000b26 	beq	r2,zero,1d5a0 <__ssvfiscanf_r+0xf8>
   1d574:	e0800117 	ldw	r2,4(fp)
   1d578:	18c00044 	addi	r3,r3,1
   1d57c:	e0c00015 	stw	r3,0(fp)
   1d580:	10bfffc4 	addi	r2,r2,-1
   1d584:	e0800115 	stw	r2,4(fp)
   1d588:	9cc00044 	addi	r19,r19,1
   1d58c:	00bff216 	blt	zero,r2,1d558 <__alt_data_end+0xfffded58>
   1d590:	e00b883a 	mov	r5,fp
   1d594:	8809883a 	mov	r4,r17
   1d598:	001d3380 	call	1d338 <__ssrefill_r>
   1d59c:	103fee26 	beq	r2,zero,1d558 <__alt_data_end+0xfffded58>
   1d5a0:	a00d883a 	mov	r6,r20
   1d5a4:	30800003 	ldbu	r2,0(r6)
   1d5a8:	35000044 	addi	r20,r6,1
   1d5ac:	d8804d15 	stw	r2,308(sp)
   1d5b0:	103fe21e 	bne	r2,zero,1d53c <__alt_data_end+0xfffded3c>
   1d5b4:	d8805117 	ldw	r2,324(sp)
   1d5b8:	00009a06 	br	1d824 <__ssvfiscanf_r+0x37c>
   1d5bc:	00c00944 	movi	r3,37
   1d5c0:	10c0891e 	bne	r2,r3,1d7e8 <__ssvfiscanf_r+0x340>
   1d5c4:	31800043 	ldbu	r6,1(r6)
   1d5c8:	002f883a 	mov	r23,zero
   1d5cc:	b809883a 	mov	r4,r23
   1d5d0:	0021883a 	mov	r16,zero
   1d5d4:	01c01e04 	movi	r7,120
   1d5d8:	00c01b04 	movi	r3,108
   1d5dc:	302f883a 	mov	r23,r6
   1d5e0:	a5400044 	addi	r21,r20,1
   1d5e4:	3dc0e436 	bltu	r7,r23,1d978 <__ssvfiscanf_r+0x4d0>
   1d5e8:	b80490ba 	slli	r2,r23,2
   1d5ec:	014000b4 	movhi	r5,2
   1d5f0:	29758004 	addi	r5,r5,-10752
   1d5f4:	1145883a 	add	r2,r2,r5
   1d5f8:	10800017 	ldw	r2,0(r2)
   1d5fc:	1000683a 	jmp	r2
   1d600:	0001d820 	cmpeqi	zero,zero,1888
   1d604:	0001d978 	rdprs	zero,zero,1893
   1d608:	0001d978 	rdprs	zero,zero,1893
   1d60c:	0001d978 	rdprs	zero,zero,1893
   1d610:	0001d978 	rdprs	zero,zero,1893
   1d614:	0001d978 	rdprs	zero,zero,1893
   1d618:	0001d978 	rdprs	zero,zero,1893
   1d61c:	0001d978 	rdprs	zero,zero,1893
   1d620:	0001d978 	rdprs	zero,zero,1893
   1d624:	0001d978 	rdprs	zero,zero,1893
   1d628:	0001d978 	rdprs	zero,zero,1893
   1d62c:	0001d978 	rdprs	zero,zero,1893
   1d630:	0001d978 	rdprs	zero,zero,1893
   1d634:	0001d978 	rdprs	zero,zero,1893
   1d638:	0001d978 	rdprs	zero,zero,1893
   1d63c:	0001d978 	rdprs	zero,zero,1893
   1d640:	0001d978 	rdprs	zero,zero,1893
   1d644:	0001d978 	rdprs	zero,zero,1893
   1d648:	0001d978 	rdprs	zero,zero,1893
   1d64c:	0001d978 	rdprs	zero,zero,1893
   1d650:	0001d978 	rdprs	zero,zero,1893
   1d654:	0001d978 	rdprs	zero,zero,1893
   1d658:	0001d978 	rdprs	zero,zero,1893
   1d65c:	0001d978 	rdprs	zero,zero,1893
   1d660:	0001d978 	rdprs	zero,zero,1893
   1d664:	0001d978 	rdprs	zero,zero,1893
   1d668:	0001d978 	rdprs	zero,zero,1893
   1d66c:	0001d978 	rdprs	zero,zero,1893
   1d670:	0001d978 	rdprs	zero,zero,1893
   1d674:	0001d978 	rdprs	zero,zero,1893
   1d678:	0001d978 	rdprs	zero,zero,1893
   1d67c:	0001d978 	rdprs	zero,zero,1893
   1d680:	0001d978 	rdprs	zero,zero,1893
   1d684:	0001d978 	rdprs	zero,zero,1893
   1d688:	0001d978 	rdprs	zero,zero,1893
   1d68c:	0001d978 	rdprs	zero,zero,1893
   1d690:	0001d978 	rdprs	zero,zero,1893
   1d694:	0001d7e4 	muli	zero,zero,1887
   1d698:	0001d978 	rdprs	zero,zero,1893
   1d69c:	0001d978 	rdprs	zero,zero,1893
   1d6a0:	0001d978 	rdprs	zero,zero,1893
   1d6a4:	0001d978 	rdprs	zero,zero,1893
   1d6a8:	0001dbbc 	xorhi	zero,zero,1902
   1d6ac:	0001d978 	rdprs	zero,zero,1893
   1d6b0:	0001d978 	rdprs	zero,zero,1893
   1d6b4:	0001d978 	rdprs	zero,zero,1893
   1d6b8:	0001d978 	rdprs	zero,zero,1893
   1d6bc:	0001d978 	rdprs	zero,zero,1893
   1d6c0:	0001db28 	cmpgeui	zero,zero,1900
   1d6c4:	0001db28 	cmpgeui	zero,zero,1900
   1d6c8:	0001db28 	cmpgeui	zero,zero,1900
   1d6cc:	0001db28 	cmpgeui	zero,zero,1900
   1d6d0:	0001db28 	cmpgeui	zero,zero,1900
   1d6d4:	0001db28 	cmpgeui	zero,zero,1900
   1d6d8:	0001db28 	cmpgeui	zero,zero,1900
   1d6dc:	0001db28 	cmpgeui	zero,zero,1900
   1d6e0:	0001db28 	cmpgeui	zero,zero,1900
   1d6e4:	0001db28 	cmpgeui	zero,zero,1900
   1d6e8:	0001d978 	rdprs	zero,zero,1893
   1d6ec:	0001d978 	rdprs	zero,zero,1893
   1d6f0:	0001d978 	rdprs	zero,zero,1893
   1d6f4:	0001d978 	rdprs	zero,zero,1893
   1d6f8:	0001d978 	rdprs	zero,zero,1893
   1d6fc:	0001d978 	rdprs	zero,zero,1893
   1d700:	0001d978 	rdprs	zero,zero,1893
   1d704:	0001d978 	rdprs	zero,zero,1893
   1d708:	0001d978 	rdprs	zero,zero,1893
   1d70c:	0001d978 	rdprs	zero,zero,1893
   1d710:	0001dafc 	xorhi	zero,zero,1899
   1d714:	0001d978 	rdprs	zero,zero,1893
   1d718:	0001d978 	rdprs	zero,zero,1893
   1d71c:	0001d978 	rdprs	zero,zero,1893
   1d720:	0001d978 	rdprs	zero,zero,1893
   1d724:	0001d978 	rdprs	zero,zero,1893
   1d728:	0001d978 	rdprs	zero,zero,1893
   1d72c:	0001d978 	rdprs	zero,zero,1893
   1d730:	0001db80 	call	1db8 <set_addrs_to_default+0x5b4>
   1d734:	0001d978 	rdprs	zero,zero,1893
   1d738:	0001d978 	rdprs	zero,zero,1893
   1d73c:	0001db58 	cmpnei	zero,zero,1901
   1d740:	0001d978 	rdprs	zero,zero,1893
   1d744:	0001d978 	rdprs	zero,zero,1893
   1d748:	0001d978 	rdprs	zero,zero,1893
   1d74c:	0001d978 	rdprs	zero,zero,1893
   1d750:	0001d978 	rdprs	zero,zero,1893
   1d754:	0001d978 	rdprs	zero,zero,1893
   1d758:	0001d978 	rdprs	zero,zero,1893
   1d75c:	0001d978 	rdprs	zero,zero,1893
   1d760:	0001db94 	movui	zero,1902
   1d764:	0001d978 	rdprs	zero,zero,1893
   1d768:	0001d978 	rdprs	zero,zero,1893
   1d76c:	0001da70 	cmpltui	zero,zero,1897
   1d770:	0001d978 	rdprs	zero,zero,1893
   1d774:	0001d978 	rdprs	zero,zero,1893
   1d778:	0001d978 	rdprs	zero,zero,1893
   1d77c:	0001d978 	rdprs	zero,zero,1893
   1d780:	0001d978 	rdprs	zero,zero,1893
   1d784:	0001d978 	rdprs	zero,zero,1893
   1d788:	0001d978 	rdprs	zero,zero,1893
   1d78c:	0001d9f4 	movhi	zero,1895
   1d790:	0001d9cc 	andi	zero,zero,1895
   1d794:	0001d978 	rdprs	zero,zero,1893
   1d798:	0001d978 	rdprs	zero,zero,1893
   1d79c:	0001d978 	rdprs	zero,zero,1893
   1d7a0:	0001d9b8 	rdprs	zero,zero,1894
   1d7a4:	0001dbd0 	cmplti	zero,zero,1903
   1d7a8:	0001d978 	rdprs	zero,zero,1893
   1d7ac:	0001d978 	rdprs	zero,zero,1893
   1d7b0:	0001d960 	cmpeqi	zero,zero,1893
   1d7b4:	0001d978 	rdprs	zero,zero,1893
   1d7b8:	0001d934 	movhi	zero,1892
   1d7bc:	0001d90c 	andi	zero,zero,1892
   1d7c0:	0001d8e0 	cmpeqi	zero,zero,1891
   1d7c4:	0001d978 	rdprs	zero,zero,1893
   1d7c8:	0001d978 	rdprs	zero,zero,1893
   1d7cc:	0001d8cc 	andi	zero,zero,1891
   1d7d0:	0001d978 	rdprs	zero,zero,1893
   1d7d4:	0001d854 	movui	zero,1889
   1d7d8:	0001d978 	rdprs	zero,zero,1893
   1d7dc:	0001d978 	rdprs	zero,zero,1893
   1d7e0:	0001db94 	movui	zero,1902
   1d7e4:	a829883a 	mov	r20,r21
   1d7e8:	e0800117 	ldw	r2,4(fp)
   1d7ec:	0081e40e 	bge	zero,r2,1df80 <__ssvfiscanf_r+0xad8>
   1d7f0:	e0800017 	ldw	r2,0(fp)
   1d7f4:	a0ffffc3 	ldbu	r3,-1(r20)
   1d7f8:	11000003 	ldbu	r4,0(r2)
   1d7fc:	20ff6d1e 	bne	r4,r3,1d5b4 <__alt_data_end+0xfffdedb4>
   1d800:	e0c00117 	ldw	r3,4(fp)
   1d804:	10800044 	addi	r2,r2,1
   1d808:	e0800015 	stw	r2,0(fp)
   1d80c:	18bfffc4 	addi	r2,r3,-1
   1d810:	e0800115 	stw	r2,4(fp)
   1d814:	9cc00044 	addi	r19,r19,1
   1d818:	a00d883a 	mov	r6,r20
   1d81c:	003f6106 	br	1d5a4 <__alt_data_end+0xfffdeda4>
   1d820:	00bfffc4 	movi	r2,-1
   1d824:	dfc06417 	ldw	ra,400(sp)
   1d828:	df006317 	ldw	fp,396(sp)
   1d82c:	ddc06217 	ldw	r23,392(sp)
   1d830:	dd806117 	ldw	r22,388(sp)
   1d834:	dd406017 	ldw	r21,384(sp)
   1d838:	dd005f17 	ldw	r20,380(sp)
   1d83c:	dcc05e17 	ldw	r19,376(sp)
   1d840:	dc805d17 	ldw	r18,372(sp)
   1d844:	dc405c17 	ldw	r17,368(sp)
   1d848:	dc005b17 	ldw	r16,364(sp)
   1d84c:	dec06504 	addi	sp,sp,404
   1d850:	f800283a 	ret
   1d854:	e0800117 	ldw	r2,4(fp)
   1d858:	202f883a 	mov	r23,r4
   1d85c:	0081f20e 	bge	zero,r2,1e028 <__ssvfiscanf_r+0xb80>
   1d860:	008000b4 	movhi	r2,2
   1d864:	10b31f04 	addi	r2,r2,-13188
   1d868:	02c00284 	movi	r11,10
   1d86c:	d8805215 	stw	r2,328(sp)
   1d870:	dac05015 	stw	r11,320(sp)
   1d874:	050000c4 	movi	r20,3
   1d878:	e0800017 	ldw	r2,0(fp)
   1d87c:	00000206 	br	1d888 <__ssvfiscanf_r+0x3e0>
   1d880:	10800044 	addi	r2,r2,1
   1d884:	e0800015 	stw	r2,0(fp)
   1d888:	11000003 	ldbu	r4,0(r2)
   1d88c:	20c03fcc 	andi	r3,r4,255
   1d890:	b0c7883a 	add	r3,r22,r3
   1d894:	18c00043 	ldbu	r3,1(r3)
   1d898:	1940020c 	andi	r5,r3,8
   1d89c:	2801ee26 	beq	r5,zero,1e058 <__ssvfiscanf_r+0xbb0>
   1d8a0:	e0c00117 	ldw	r3,4(fp)
   1d8a4:	9cc00044 	addi	r19,r19,1
   1d8a8:	18ffffc4 	addi	r3,r3,-1
   1d8ac:	e0c00115 	stw	r3,4(fp)
   1d8b0:	00fff316 	blt	zero,r3,1d880 <__alt_data_end+0xfffdf080>
   1d8b4:	e00b883a 	mov	r5,fp
   1d8b8:	8809883a 	mov	r4,r17
   1d8bc:	001d3380 	call	1d338 <__ssrefill_r>
   1d8c0:	10016a1e 	bne	r2,zero,1de6c <__ssvfiscanf_r+0x9c4>
   1d8c4:	95800017 	ldw	r22,0(r18)
   1d8c8:	003feb06 	br	1d878 <__alt_data_end+0xfffdf078>
   1d8cc:	e0800117 	ldw	r2,4(fp)
   1d8d0:	202f883a 	mov	r23,r4
   1d8d4:	0081c80e 	bge	zero,r2,1dff8 <__ssvfiscanf_r+0xb50>
   1d8d8:	05000084 	movi	r20,2
   1d8dc:	003fe606 	br	1d878 <__alt_data_end+0xfffdf078>
   1d8e0:	e0800117 	ldw	r2,4(fp)
   1d8e4:	202f883a 	mov	r23,r4
   1d8e8:	84008814 	ori	r16,r16,544
   1d8ec:	0080ad0e 	bge	zero,r2,1dba4 <__ssvfiscanf_r+0x6fc>
   1d8f0:	008000b4 	movhi	r2,2
   1d8f4:	10b31f04 	addi	r2,r2,-13188
   1d8f8:	02c00404 	movi	r11,16
   1d8fc:	d8805215 	stw	r2,328(sp)
   1d900:	dac05015 	stw	r11,320(sp)
   1d904:	050000c4 	movi	r20,3
   1d908:	003fdb06 	br	1d878 <__alt_data_end+0xfffdf078>
   1d90c:	e0800117 	ldw	r2,4(fp)
   1d910:	202f883a 	mov	r23,r4
   1d914:	0080940e 	bge	zero,r2,1db68 <__ssvfiscanf_r+0x6c0>
   1d918:	008000b4 	movhi	r2,2
   1d91c:	10b31f04 	addi	r2,r2,-13188
   1d920:	02c00204 	movi	r11,8
   1d924:	d8805215 	stw	r2,328(sp)
   1d928:	dac05015 	stw	r11,320(sp)
   1d92c:	050000c4 	movi	r20,3
   1d930:	003fd106 	br	1d878 <__alt_data_end+0xfffdf078>
   1d934:	8080040c 	andi	r2,r16,16
   1d938:	1000e41e 	bne	r2,zero,1dccc <__ssvfiscanf_r+0x824>
   1d93c:	8080010c 	andi	r2,r16,4
   1d940:	10019926 	beq	r2,zero,1dfa8 <__ssvfiscanf_r+0xb00>
   1d944:	dac04f17 	ldw	r11,316(sp)
   1d948:	a829883a 	mov	r20,r21
   1d94c:	58800017 	ldw	r2,0(r11)
   1d950:	5ac00104 	addi	r11,r11,4
   1d954:	dac04f15 	stw	r11,316(sp)
   1d958:	14c0000d 	sth	r19,0(r2)
   1d95c:	003f1006 	br	1d5a0 <__alt_data_end+0xfffdeda0>
   1d960:	a5c00043 	ldbu	r23,1(r20)
   1d964:	b8c18b26 	beq	r23,r3,1df94 <__ssvfiscanf_r+0xaec>
   1d968:	a829883a 	mov	r20,r21
   1d96c:	84000054 	ori	r16,r16,1
   1d970:	a5400044 	addi	r21,r20,1
   1d974:	3dff1c2e 	bgeu	r7,r23,1d5e8 <__alt_data_end+0xfffdede8>
   1d978:	b80d883a 	mov	r6,r23
   1d97c:	b185883a 	add	r2,r22,r6
   1d980:	10800043 	ldbu	r2,1(r2)
   1d984:	00c00044 	movi	r3,1
   1d988:	202f883a 	mov	r23,r4
   1d98c:	108000cc 	andi	r2,r2,3
   1d990:	10c17226 	beq	r2,r3,1df5c <__ssvfiscanf_r+0xab4>
   1d994:	e0800117 	ldw	r2,4(fp)
   1d998:	0081730e 	bge	zero,r2,1df68 <__ssvfiscanf_r+0xac0>
   1d99c:	008000b4 	movhi	r2,2
   1d9a0:	10b1c104 	addi	r2,r2,-14588
   1d9a4:	02c00284 	movi	r11,10
   1d9a8:	d8805215 	stw	r2,328(sp)
   1d9ac:	dac05015 	stw	r11,320(sp)
   1d9b0:	050000c4 	movi	r20,3
   1d9b4:	003fb006 	br	1d878 <__alt_data_end+0xfffdf078>
   1d9b8:	a1400043 	ldbu	r5,1(r20)
   1d9bc:	84000114 	ori	r16,r16,4
   1d9c0:	a829883a 	mov	r20,r21
   1d9c4:	2dc03fcc 	andi	r23,r5,255
   1d9c8:	003f0506 	br	1d5e0 <__alt_data_end+0xfffdede0>
   1d9cc:	e0800117 	ldw	r2,4(fp)
   1d9d0:	202f883a 	mov	r23,r4
   1d9d4:	0081640e 	bge	zero,r2,1df68 <__ssvfiscanf_r+0xac0>
   1d9d8:	02c000b4 	movhi	r11,2
   1d9dc:	5af1c104 	addi	r11,r11,-14588
   1d9e0:	dac05215 	stw	r11,328(sp)
   1d9e4:	02c00284 	movi	r11,10
   1d9e8:	dac05015 	stw	r11,320(sp)
   1d9ec:	050000c4 	movi	r20,3
   1d9f0:	003fa106 	br	1d878 <__alt_data_end+0xfffdf078>
   1d9f4:	e0800117 	ldw	r2,4(fp)
   1d9f8:	202f883a 	mov	r23,r4
   1d9fc:	00812c0e 	bge	zero,r2,1deb0 <__ssvfiscanf_r+0xa08>
   1da00:	b800011e 	bne	r23,zero,1da08 <__ssvfiscanf_r+0x560>
   1da04:	05c00044 	movi	r23,1
   1da08:	8080004c 	andi	r2,r16,1
   1da0c:	1000791e 	bne	r2,zero,1dbf4 <__ssvfiscanf_r+0x74c>
   1da10:	8400040c 	andi	r16,r16,16
   1da14:	80013f26 	beq	r16,zero,1df14 <__ssvfiscanf_r+0xa6c>
   1da18:	0021883a 	mov	r16,zero
   1da1c:	00000806 	br	1da40 <__ssvfiscanf_r+0x598>
   1da20:	1887883a 	add	r3,r3,r2
   1da24:	e00b883a 	mov	r5,fp
   1da28:	8809883a 	mov	r4,r17
   1da2c:	e0c00015 	stw	r3,0(fp)
   1da30:	80a1883a 	add	r16,r16,r2
   1da34:	b8afc83a 	sub	r23,r23,r2
   1da38:	001d3380 	call	1d338 <__ssrefill_r>
   1da3c:	1001331e 	bne	r2,zero,1df0c <__ssvfiscanf_r+0xa64>
   1da40:	e0800117 	ldw	r2,4(fp)
   1da44:	e0c00017 	ldw	r3,0(fp)
   1da48:	15fff516 	blt	r2,r23,1da20 <__alt_data_end+0xfffdf220>
   1da4c:	15c5c83a 	sub	r2,r2,r23
   1da50:	1dd5883a 	add	r10,r3,r23
   1da54:	85e1883a 	add	r16,r16,r23
   1da58:	e0800115 	stw	r2,4(fp)
   1da5c:	e2800015 	stw	r10,0(fp)
   1da60:	a829883a 	mov	r20,r21
   1da64:	9c27883a 	add	r19,r19,r16
   1da68:	a00d883a 	mov	r6,r20
   1da6c:	003ecd06 	br	1d5a4 <__alt_data_end+0xfffdeda4>
   1da70:	202f883a 	mov	r23,r4
   1da74:	a80b883a 	mov	r5,r21
   1da78:	d9000104 	addi	r4,sp,4
   1da7c:	001ae080 	call	1ae08 <__sccl>
   1da80:	1029883a 	mov	r20,r2
   1da84:	e0800117 	ldw	r2,4(fp)
   1da88:	0081620e 	bge	zero,r2,1e014 <__ssvfiscanf_r+0xb6c>
   1da8c:	e1000017 	ldw	r4,0(fp)
   1da90:	20800003 	ldbu	r2,0(r4)
   1da94:	b8009026 	beq	r23,zero,1dcd8 <__ssvfiscanf_r+0x830>
   1da98:	8400040c 	andi	r16,r16,16
   1da9c:	80009126 	beq	r16,zero,1dce4 <__ssvfiscanf_r+0x83c>
   1daa0:	b821883a 	mov	r16,r23
   1daa4:	002b883a 	mov	r21,zero
   1daa8:	00000106 	br	1dab0 <__ssvfiscanf_r+0x608>
   1daac:	20800003 	ldbu	r2,0(r4)
   1dab0:	10803fcc 	andi	r2,r2,255
   1dab4:	d8c00104 	addi	r3,sp,4
   1dab8:	1885883a 	add	r2,r3,r2
   1dabc:	10800007 	ldb	r2,0(r2)
   1dac0:	10011026 	beq	r2,zero,1df04 <__ssvfiscanf_r+0xa5c>
   1dac4:	e0800117 	ldw	r2,4(fp)
   1dac8:	21000044 	addi	r4,r4,1
   1dacc:	ad400044 	addi	r21,r21,1
   1dad0:	10bfffc4 	addi	r2,r2,-1
   1dad4:	e0800115 	stw	r2,4(fp)
   1dad8:	e1000015 	stw	r4,0(fp)
   1dadc:	adc0eb26 	beq	r21,r23,1de8c <__ssvfiscanf_r+0x9e4>
   1dae0:	00bff216 	blt	zero,r2,1daac <__alt_data_end+0xfffdf2ac>
   1dae4:	e00b883a 	mov	r5,fp
   1dae8:	8809883a 	mov	r4,r17
   1daec:	001d3380 	call	1d338 <__ssrefill_r>
   1daf0:	1000e51e 	bne	r2,zero,1de88 <__ssvfiscanf_r+0x9e0>
   1daf4:	e1000017 	ldw	r4,0(fp)
   1daf8:	003fec06 	br	1daac <__alt_data_end+0xfffdf2ac>
   1dafc:	e0800117 	ldw	r2,4(fp)
   1db00:	202f883a 	mov	r23,r4
   1db04:	84000054 	ori	r16,r16,1
   1db08:	0081170e 	bge	zero,r2,1df68 <__ssvfiscanf_r+0xac0>
   1db0c:	00c000b4 	movhi	r3,2
   1db10:	18f1c104 	addi	r3,r3,-14588
   1db14:	02c00284 	movi	r11,10
   1db18:	d8c05215 	stw	r3,328(sp)
   1db1c:	dac05015 	stw	r11,320(sp)
   1db20:	050000c4 	movi	r20,3
   1db24:	003f5406 	br	1d878 <__alt_data_end+0xfffdf078>
   1db28:	01400284 	movi	r5,10
   1db2c:	d8c05a15 	stw	r3,360(sp)
   1db30:	d9c05915 	stw	r7,356(sp)
   1db34:	0025f840 	call	25f84 <__mulsi3>
   1db38:	a1400043 	ldbu	r5,1(r20)
   1db3c:	15c5883a 	add	r2,r2,r23
   1db40:	113ff404 	addi	r4,r2,-48
   1db44:	a829883a 	mov	r20,r21
   1db48:	2dc03fcc 	andi	r23,r5,255
   1db4c:	d8c05a17 	ldw	r3,360(sp)
   1db50:	d9c05917 	ldw	r7,356(sp)
   1db54:	003ea206 	br	1d5e0 <__alt_data_end+0xfffdede0>
   1db58:	e0800117 	ldw	r2,4(fp)
   1db5c:	202f883a 	mov	r23,r4
   1db60:	84000054 	ori	r16,r16,1
   1db64:	00bf6c16 	blt	zero,r2,1d918 <__alt_data_end+0xfffdf118>
   1db68:	e00b883a 	mov	r5,fp
   1db6c:	8809883a 	mov	r4,r17
   1db70:	001d3380 	call	1d338 <__ssrefill_r>
   1db74:	1000bd1e 	bne	r2,zero,1de6c <__ssvfiscanf_r+0x9c4>
   1db78:	95800017 	ldw	r22,0(r18)
   1db7c:	003f6606 	br	1d918 <__alt_data_end+0xfffdf118>
   1db80:	a1400043 	ldbu	r5,1(r20)
   1db84:	84000094 	ori	r16,r16,2
   1db88:	a829883a 	mov	r20,r21
   1db8c:	2dc03fcc 	andi	r23,r5,255
   1db90:	003e9306 	br	1d5e0 <__alt_data_end+0xfffdede0>
   1db94:	e0800117 	ldw	r2,4(fp)
   1db98:	202f883a 	mov	r23,r4
   1db9c:	84008014 	ori	r16,r16,512
   1dba0:	00bf5316 	blt	zero,r2,1d8f0 <__alt_data_end+0xfffdf0f0>
   1dba4:	e00b883a 	mov	r5,fp
   1dba8:	8809883a 	mov	r4,r17
   1dbac:	001d3380 	call	1d338 <__ssrefill_r>
   1dbb0:	1000ae1e 	bne	r2,zero,1de6c <__ssvfiscanf_r+0x9c4>
   1dbb4:	95800017 	ldw	r22,0(r18)
   1dbb8:	003f4d06 	br	1d8f0 <__alt_data_end+0xfffdf0f0>
   1dbbc:	a1400043 	ldbu	r5,1(r20)
   1dbc0:	84000414 	ori	r16,r16,16
   1dbc4:	a829883a 	mov	r20,r21
   1dbc8:	2dc03fcc 	andi	r23,r5,255
   1dbcc:	003e8406 	br	1d5e0 <__alt_data_end+0xfffdede0>
   1dbd0:	e0800117 	ldw	r2,4(fp)
   1dbd4:	202f883a 	mov	r23,r4
   1dbd8:	0081190e 	bge	zero,r2,1e040 <__ssvfiscanf_r+0xb98>
   1dbdc:	008000b4 	movhi	r2,2
   1dbe0:	10b1c104 	addi	r2,r2,-14588
   1dbe4:	d8805215 	stw	r2,328(sp)
   1dbe8:	d8005015 	stw	zero,320(sp)
   1dbec:	050000c4 	movi	r20,3
   1dbf0:	003f2106 	br	1d878 <__alt_data_end+0xfffdf078>
   1dbf4:	d8c04b04 	addi	r3,sp,300
   1dbf8:	8400040c 	andi	r16,r16,16
   1dbfc:	01800204 	movi	r6,8
   1dc00:	000b883a 	mov	r5,zero
   1dc04:	1809883a 	mov	r4,r3
   1dc08:	dc005415 	stw	r16,336(sp)
   1dc0c:	d8c05315 	stw	r3,332(sp)
   1dc10:	00132540 	call	13254 <memset>
   1dc14:	dc005417 	ldw	r16,336(sp)
   1dc18:	8000a026 	beq	r16,zero,1de9c <__ssvfiscanf_r+0x9f4>
   1dc1c:	002d883a 	mov	r22,zero
   1dc20:	0021883a 	mov	r16,zero
   1dc24:	0019a180 	call	19a18 <__locale_mb_cur_max>
   1dc28:	14009026 	beq	r2,r16,1de6c <__ssvfiscanf_r+0x9c4>
   1dc2c:	e0800017 	ldw	r2,0(fp)
   1dc30:	e0c00117 	ldw	r3,4(fp)
   1dc34:	dac05317 	ldw	r11,332(sp)
   1dc38:	12000003 	ldbu	r8,0(r2)
   1dc3c:	18ffffc4 	addi	r3,r3,-1
   1dc40:	10800044 	addi	r2,r2,1
   1dc44:	d9004104 	addi	r4,sp,260
   1dc48:	e0c00115 	stw	r3,4(fp)
   1dc4c:	e0800015 	stw	r2,0(fp)
   1dc50:	85000044 	addi	r20,r16,1
   1dc54:	dac00015 	stw	r11,0(sp)
   1dc58:	2421883a 	add	r16,r4,r16
   1dc5c:	200d883a 	mov	r6,r4
   1dc60:	a00f883a 	mov	r7,r20
   1dc64:	b00b883a 	mov	r5,r22
   1dc68:	8809883a 	mov	r4,r17
   1dc6c:	82000005 	stb	r8,0(r16)
   1dc70:	0019acc0 	call	19acc <_mbrtowc_r>
   1dc74:	00ffffc4 	movi	r3,-1
   1dc78:	10c07c26 	beq	r2,r3,1de6c <__ssvfiscanf_r+0x9c4>
   1dc7c:	1000911e 	bne	r2,zero,1dec4 <__ssvfiscanf_r+0xa1c>
   1dc80:	dac05417 	ldw	r11,336(sp)
   1dc84:	5800951e 	bne	r11,zero,1dedc <__ssvfiscanf_r+0xa34>
   1dc88:	b0000015 	stw	zero,0(r22)
   1dc8c:	9d27883a 	add	r19,r19,r20
   1dc90:	b8ef883a 	add	r23,r23,r3
   1dc94:	b5800104 	addi	r22,r22,4
   1dc98:	e0800117 	ldw	r2,4(fp)
   1dc9c:	0021883a 	mov	r16,zero
   1dca0:	00807c16 	blt	zero,r2,1de94 <__ssvfiscanf_r+0x9ec>
   1dca4:	e00b883a 	mov	r5,fp
   1dca8:	8809883a 	mov	r4,r17
   1dcac:	001d3380 	call	1d338 <__ssrefill_r>
   1dcb0:	10007826 	beq	r2,zero,1de94 <__ssvfiscanf_r+0x9ec>
   1dcb4:	80006d1e 	bne	r16,zero,1de6c <__ssvfiscanf_r+0x9c4>
   1dcb8:	d8c05417 	ldw	r3,336(sp)
   1dcbc:	1800031e 	bne	r3,zero,1dccc <__ssvfiscanf_r+0x824>
   1dcc0:	dac05117 	ldw	r11,324(sp)
   1dcc4:	5ac00044 	addi	r11,r11,1
   1dcc8:	dac05115 	stw	r11,324(sp)
   1dccc:	a829883a 	mov	r20,r21
   1dcd0:	a00d883a 	mov	r6,r20
   1dcd4:	003e3306 	br	1d5a4 <__alt_data_end+0xfffdeda4>
   1dcd8:	8400040c 	andi	r16,r16,16
   1dcdc:	05ffffc4 	movi	r23,-1
   1dce0:	803f6f1e 	bne	r16,zero,1daa0 <__alt_data_end+0xfffdf2a0>
   1dce4:	dac04f17 	ldw	r11,316(sp)
   1dce8:	babfffc4 	addi	r10,r23,-1
   1dcec:	5d400017 	ldw	r21,0(r11)
   1dcf0:	5c000104 	addi	r16,r11,4
   1dcf4:	a807883a 	mov	r3,r21
   1dcf8:	aaaf883a 	add	r23,r21,r10
   1dcfc:	00000306 	br	1dd0c <__ssvfiscanf_r+0x864>
   1dd00:	e1000017 	ldw	r4,0(fp)
   1dd04:	b007883a 	mov	r3,r22
   1dd08:	20800003 	ldbu	r2,0(r4)
   1dd0c:	10803fcc 	andi	r2,r2,255
   1dd10:	d9400104 	addi	r5,sp,4
   1dd14:	2885883a 	add	r2,r5,r2
   1dd18:	10800007 	ldb	r2,0(r2)
   1dd1c:	10007726 	beq	r2,zero,1defc <__ssvfiscanf_r+0xa54>
   1dd20:	e0800117 	ldw	r2,4(fp)
   1dd24:	21400044 	addi	r5,r4,1
   1dd28:	e1400015 	stw	r5,0(fp)
   1dd2c:	10bfffc4 	addi	r2,r2,-1
   1dd30:	e0800115 	stw	r2,4(fp)
   1dd34:	20800003 	ldbu	r2,0(r4)
   1dd38:	1d800044 	addi	r22,r3,1
   1dd3c:	18800005 	stb	r2,0(r3)
   1dd40:	1dc00726 	beq	r3,r23,1dd60 <__ssvfiscanf_r+0x8b8>
   1dd44:	e0800117 	ldw	r2,4(fp)
   1dd48:	00bfed16 	blt	zero,r2,1dd00 <__alt_data_end+0xfffdf500>
   1dd4c:	e00b883a 	mov	r5,fp
   1dd50:	8809883a 	mov	r4,r17
   1dd54:	001d3380 	call	1d338 <__ssrefill_r>
   1dd58:	103fe926 	beq	r2,zero,1dd00 <__alt_data_end+0xfffdf500>
   1dd5c:	ad804326 	beq	r21,r22,1de6c <__ssvfiscanf_r+0x9c4>
   1dd60:	b56bc83a 	sub	r21,r22,r21
   1dd64:	a83e1326 	beq	r21,zero,1d5b4 <__alt_data_end+0xfffdedb4>
   1dd68:	dac05117 	ldw	r11,324(sp)
   1dd6c:	b0000005 	stb	zero,0(r22)
   1dd70:	dc004f15 	stw	r16,316(sp)
   1dd74:	5ac00044 	addi	r11,r11,1
   1dd78:	dac05115 	stw	r11,324(sp)
   1dd7c:	9d67883a 	add	r19,r19,r21
   1dd80:	a00d883a 	mov	r6,r20
   1dd84:	003e0706 	br	1d5a4 <__alt_data_end+0xfffdeda4>
   1dd88:	d8c04b04 	addi	r3,sp,300
   1dd8c:	8400040c 	andi	r16,r16,16
   1dd90:	01800204 	movi	r6,8
   1dd94:	000b883a 	mov	r5,zero
   1dd98:	1809883a 	mov	r4,r3
   1dd9c:	d8c05315 	stw	r3,332(sp)
   1dda0:	00132540 	call	13254 <memset>
   1dda4:	8001eb1e 	bne	r16,zero,1e554 <__ssvfiscanf_r+0x10ac>
   1dda8:	dac04f17 	ldw	r11,316(sp)
   1ddac:	5d800017 	ldw	r22,0(r11)
   1ddb0:	5ac00104 	addi	r11,r11,4
   1ddb4:	dac04f15 	stw	r11,316(sp)
   1ddb8:	000d883a 	mov	r6,zero
   1ddbc:	3029883a 	mov	r20,r6
   1ddc0:	e0800017 	ldw	r2,0(fp)
   1ddc4:	90c00017 	ldw	r3,0(r18)
   1ddc8:	10800003 	ldbu	r2,0(r2)
   1ddcc:	1885883a 	add	r2,r3,r2
   1ddd0:	10800043 	ldbu	r2,1(r2)
   1ddd4:	1080020c 	andi	r2,r2,8
   1ddd8:	1001ce1e 	bne	r2,zero,1e514 <__ssvfiscanf_r+0x106c>
   1dddc:	b801cd26 	beq	r23,zero,1e514 <__ssvfiscanf_r+0x106c>
   1dde0:	0019a180 	call	19a18 <__locale_mb_cur_max>
   1dde4:	a0802126 	beq	r20,r2,1de6c <__ssvfiscanf_r+0x9c4>
   1dde8:	e0800017 	ldw	r2,0(fp)
   1ddec:	e1000117 	ldw	r4,4(fp)
   1ddf0:	dac05317 	ldw	r11,332(sp)
   1ddf4:	12000003 	ldbu	r8,0(r2)
   1ddf8:	213fffc4 	addi	r4,r4,-1
   1ddfc:	10800044 	addi	r2,r2,1
   1de00:	e1000115 	stw	r4,4(fp)
   1de04:	d9404104 	addi	r5,sp,260
   1de08:	e0800015 	stw	r2,0(fp)
   1de0c:	a0c00044 	addi	r3,r20,1
   1de10:	dac00015 	stw	r11,0(sp)
   1de14:	2d29883a 	add	r20,r5,r20
   1de18:	180f883a 	mov	r7,r3
   1de1c:	280d883a 	mov	r6,r5
   1de20:	8809883a 	mov	r4,r17
   1de24:	a2000005 	stb	r8,0(r20)
   1de28:	b00b883a 	mov	r5,r22
   1de2c:	d8c05a15 	stw	r3,360(sp)
   1de30:	0019acc0 	call	19acc <_mbrtowc_r>
   1de34:	013fffc4 	movi	r4,-1
   1de38:	d8c05a17 	ldw	r3,360(sp)
   1de3c:	11000b26 	beq	r2,r4,1de6c <__ssvfiscanf_r+0x9c4>
   1de40:	1001a226 	beq	r2,zero,1e4cc <__ssvfiscanf_r+0x1024>
   1de44:	017fff84 	movi	r5,-2
   1de48:	1829883a 	mov	r20,r3
   1de4c:	1141e51e 	bne	r2,r5,1e5e4 <__ssvfiscanf_r+0x113c>
   1de50:	e0800117 	ldw	r2,4(fp)
   1de54:	00bfda16 	blt	zero,r2,1ddc0 <__alt_data_end+0xfffdf5c0>
   1de58:	e00b883a 	mov	r5,fp
   1de5c:	8809883a 	mov	r4,r17
   1de60:	001d3380 	call	1d338 <__ssrefill_r>
   1de64:	103fd626 	beq	r2,zero,1ddc0 <__alt_data_end+0xfffdf5c0>
   1de68:	a001aa26 	beq	r20,zero,1e514 <__ssvfiscanf_r+0x106c>
   1de6c:	dac05117 	ldw	r11,324(sp)
   1de70:	583e6b26 	beq	r11,zero,1d820 <__alt_data_end+0xfffdf020>
   1de74:	e080030b 	ldhu	r2,12(fp)
   1de78:	1080100c 	andi	r2,r2,64
   1de7c:	103e681e 	bne	r2,zero,1d820 <__alt_data_end+0xfffdf020>
   1de80:	5805883a 	mov	r2,r11
   1de84:	003e6706 	br	1d824 <__alt_data_end+0xfffdf024>
   1de88:	a821883a 	mov	r16,r21
   1de8c:	802b883a 	mov	r21,r16
   1de90:	003fba06 	br	1dd7c <__alt_data_end+0xfffdf57c>
   1de94:	b83f631e 	bne	r23,zero,1dc24 <__alt_data_end+0xfffdf424>
   1de98:	003f8706 	br	1dcb8 <__alt_data_end+0xfffdf4b8>
   1de9c:	dac04f17 	ldw	r11,316(sp)
   1dea0:	5d800017 	ldw	r22,0(r11)
   1dea4:	5ac00104 	addi	r11,r11,4
   1dea8:	dac04f15 	stw	r11,316(sp)
   1deac:	003f5c06 	br	1dc20 <__alt_data_end+0xfffdf420>
   1deb0:	e00b883a 	mov	r5,fp
   1deb4:	8809883a 	mov	r4,r17
   1deb8:	001d3380 	call	1d338 <__ssrefill_r>
   1debc:	103ed026 	beq	r2,zero,1da00 <__alt_data_end+0xfffdf200>
   1dec0:	003fea06 	br	1de6c <__alt_data_end+0xfffdf66c>
   1dec4:	00ffff84 	movi	r3,-2
   1dec8:	10c0071e 	bne	r2,r3,1dee8 <__ssvfiscanf_r+0xa40>
   1decc:	e0800117 	ldw	r2,4(fp)
   1ded0:	a021883a 	mov	r16,r20
   1ded4:	00bf5316 	blt	zero,r2,1dc24 <__alt_data_end+0xfffdf424>
   1ded8:	003f7206 	br	1dca4 <__alt_data_end+0xfffdf4a4>
   1dedc:	9d27883a 	add	r19,r19,r20
   1dee0:	bdffffc4 	addi	r23,r23,-1
   1dee4:	003f6c06 	br	1dc98 <__alt_data_end+0xfffdf498>
   1dee8:	dac05417 	ldw	r11,336(sp)
   1deec:	9d27883a 	add	r19,r19,r20
   1def0:	bdffffc4 	addi	r23,r23,-1
   1def4:	583f6726 	beq	r11,zero,1dc94 <__alt_data_end+0xfffdf494>
   1def8:	003f6706 	br	1dc98 <__alt_data_end+0xfffdf498>
   1defc:	182d883a 	mov	r22,r3
   1df00:	003f9706 	br	1dd60 <__alt_data_end+0xfffdf560>
   1df04:	a83f9d1e 	bne	r21,zero,1dd7c <__alt_data_end+0xfffdf57c>
   1df08:	003daa06 	br	1d5b4 <__alt_data_end+0xfffdedb4>
   1df0c:	803ed41e 	bne	r16,zero,1da60 <__alt_data_end+0xfffdf260>
   1df10:	003fd606 	br	1de6c <__alt_data_end+0xfffdf66c>
   1df14:	dac04f17 	ldw	r11,316(sp)
   1df18:	df000015 	stw	fp,0(sp)
   1df1c:	b80f883a 	mov	r7,r23
   1df20:	59400017 	ldw	r5,0(r11)
   1df24:	01800044 	movi	r6,1
   1df28:	8809883a 	mov	r4,r17
   1df2c:	001d3a80 	call	1d3a8 <_sfread_r>
   1df30:	dac04f17 	ldw	r11,316(sp)
   1df34:	58c00104 	addi	r3,r11,4
   1df38:	103fcc26 	beq	r2,zero,1de6c <__alt_data_end+0xfffdf66c>
   1df3c:	dac05117 	ldw	r11,324(sp)
   1df40:	a829883a 	mov	r20,r21
   1df44:	98a7883a 	add	r19,r19,r2
   1df48:	5ac00044 	addi	r11,r11,1
   1df4c:	dac05115 	stw	r11,324(sp)
   1df50:	d8c04f15 	stw	r3,316(sp)
   1df54:	a00d883a 	mov	r6,r20
   1df58:	003d9206 	br	1d5a4 <__alt_data_end+0xfffdeda4>
   1df5c:	e0800117 	ldw	r2,4(fp)
   1df60:	80e0b03a 	or	r16,r16,r3
   1df64:	00be8d16 	blt	zero,r2,1d99c <__alt_data_end+0xfffdf19c>
   1df68:	e00b883a 	mov	r5,fp
   1df6c:	8809883a 	mov	r4,r17
   1df70:	001d3380 	call	1d338 <__ssrefill_r>
   1df74:	103fbd1e 	bne	r2,zero,1de6c <__alt_data_end+0xfffdf66c>
   1df78:	95800017 	ldw	r22,0(r18)
   1df7c:	003e8706 	br	1d99c <__alt_data_end+0xfffdf19c>
   1df80:	e00b883a 	mov	r5,fp
   1df84:	8809883a 	mov	r4,r17
   1df88:	001d3380 	call	1d338 <__ssrefill_r>
   1df8c:	103e1826 	beq	r2,zero,1d7f0 <__alt_data_end+0xfffdeff0>
   1df90:	003fb606 	br	1de6c <__alt_data_end+0xfffdf66c>
   1df94:	a1400083 	ldbu	r5,2(r20)
   1df98:	84000094 	ori	r16,r16,2
   1df9c:	a5000084 	addi	r20,r20,2
   1dfa0:	2dc03fcc 	andi	r23,r5,255
   1dfa4:	003d8e06 	br	1d5e0 <__alt_data_end+0xfffdede0>
   1dfa8:	8080004c 	andi	r2,r16,1
   1dfac:	10000b1e 	bne	r2,zero,1dfdc <__ssvfiscanf_r+0xb34>
   1dfb0:	8400008c 	andi	r16,r16,2
   1dfb4:	80000926 	beq	r16,zero,1dfdc <__ssvfiscanf_r+0xb34>
   1dfb8:	dac04f17 	ldw	r11,316(sp)
   1dfbc:	9807d7fa 	srai	r3,r19,31
   1dfc0:	a829883a 	mov	r20,r21
   1dfc4:	58800017 	ldw	r2,0(r11)
   1dfc8:	5ac00104 	addi	r11,r11,4
   1dfcc:	dac04f15 	stw	r11,316(sp)
   1dfd0:	14c00015 	stw	r19,0(r2)
   1dfd4:	10c00115 	stw	r3,4(r2)
   1dfd8:	003d7106 	br	1d5a0 <__alt_data_end+0xfffdeda0>
   1dfdc:	dac04f17 	ldw	r11,316(sp)
   1dfe0:	a829883a 	mov	r20,r21
   1dfe4:	58800017 	ldw	r2,0(r11)
   1dfe8:	5ac00104 	addi	r11,r11,4
   1dfec:	dac04f15 	stw	r11,316(sp)
   1dff0:	14c00015 	stw	r19,0(r2)
   1dff4:	003d6a06 	br	1d5a0 <__alt_data_end+0xfffdeda0>
   1dff8:	e00b883a 	mov	r5,fp
   1dffc:	8809883a 	mov	r4,r17
   1e000:	001d3380 	call	1d338 <__ssrefill_r>
   1e004:	103f991e 	bne	r2,zero,1de6c <__alt_data_end+0xfffdf66c>
   1e008:	95800017 	ldw	r22,0(r18)
   1e00c:	05000084 	movi	r20,2
   1e010:	003e1906 	br	1d878 <__alt_data_end+0xfffdf078>
   1e014:	e00b883a 	mov	r5,fp
   1e018:	8809883a 	mov	r4,r17
   1e01c:	001d3380 	call	1d338 <__ssrefill_r>
   1e020:	103e9a26 	beq	r2,zero,1da8c <__alt_data_end+0xfffdf28c>
   1e024:	003f9106 	br	1de6c <__alt_data_end+0xfffdf66c>
   1e028:	e00b883a 	mov	r5,fp
   1e02c:	8809883a 	mov	r4,r17
   1e030:	001d3380 	call	1d338 <__ssrefill_r>
   1e034:	103f8d1e 	bne	r2,zero,1de6c <__alt_data_end+0xfffdf66c>
   1e038:	95800017 	ldw	r22,0(r18)
   1e03c:	003e0806 	br	1d860 <__alt_data_end+0xfffdf060>
   1e040:	e00b883a 	mov	r5,fp
   1e044:	8809883a 	mov	r4,r17
   1e048:	001d3380 	call	1d338 <__ssrefill_r>
   1e04c:	103f871e 	bne	r2,zero,1de6c <__alt_data_end+0xfffdf66c>
   1e050:	95800017 	ldw	r22,0(r18)
   1e054:	003ee106 	br	1dbdc <__alt_data_end+0xfffdf3dc>
   1e058:	014000c4 	movi	r5,3
   1e05c:	a140ae1e 	bne	r20,r5,1e318 <__ssvfiscanf_r+0xe70>
   1e060:	b8ffffc4 	addi	r3,r23,-1
   1e064:	01400984 	movi	r5,38
   1e068:	28c0d82e 	bgeu	r5,r3,1e3cc <__ssvfiscanf_r+0xf24>
   1e06c:	b9bff644 	addi	r6,r23,-39
   1e070:	05c009c4 	movi	r23,39
   1e074:	85836014 	ori	r22,r16,3456
   1e078:	0021883a 	mov	r16,zero
   1e07c:	a815883a 	mov	r10,r21
   1e080:	982b883a 	mov	r21,r19
   1e084:	8027883a 	mov	r19,r16
   1e088:	dc005017 	ldw	r16,320(sp)
   1e08c:	dd004104 	addi	r20,sp,260
   1e090:	02401344 	movi	r9,77
   1e094:	01c08004 	movi	r7,512
   1e098:	00ff7fc4 	movi	r3,-513
   1e09c:	023fdfc4 	movi	r8,-129
   1e0a0:	217ff544 	addi	r5,r4,-43
   1e0a4:	29403fcc 	andi	r5,r5,255
   1e0a8:	49408836 	bltu	r9,r5,1e2cc <__ssvfiscanf_r+0xe24>
   1e0ac:	280a90ba 	slli	r5,r5,2
   1e0b0:	02c000b4 	movhi	r11,2
   1e0b4:	5af83104 	addi	r11,r11,-7996
   1e0b8:	2acb883a 	add	r5,r5,r11
   1e0bc:	29400017 	ldw	r5,0(r5)
   1e0c0:	2800683a 	jmp	r5
   1e0c4:	0001e258 	cmpnei	zero,zero,1929
   1e0c8:	0001e2cc 	andi	zero,zero,1931
   1e0cc:	0001e258 	cmpnei	zero,zero,1929
   1e0d0:	0001e2cc 	andi	zero,zero,1931
   1e0d4:	0001e2cc 	andi	zero,zero,1931
   1e0d8:	0001e288 	cmpgei	zero,zero,1930
   1e0dc:	0001e268 	cmpgeui	zero,zero,1929
   1e0e0:	0001e268 	cmpgeui	zero,zero,1929
   1e0e4:	0001e268 	cmpgeui	zero,zero,1929
   1e0e8:	0001e268 	cmpgeui	zero,zero,1929
   1e0ec:	0001e268 	cmpgeui	zero,zero,1929
   1e0f0:	0001e268 	cmpgeui	zero,zero,1929
   1e0f4:	0001e268 	cmpgeui	zero,zero,1929
   1e0f8:	0001e2b0 	cmpltui	zero,zero,1930
   1e0fc:	0001e2b0 	cmpltui	zero,zero,1930
   1e100:	0001e2cc 	andi	zero,zero,1931
   1e104:	0001e2cc 	andi	zero,zero,1931
   1e108:	0001e2cc 	andi	zero,zero,1931
   1e10c:	0001e2cc 	andi	zero,zero,1931
   1e110:	0001e2cc 	andi	zero,zero,1931
   1e114:	0001e2cc 	andi	zero,zero,1931
   1e118:	0001e2cc 	andi	zero,zero,1931
   1e11c:	0001e244 	movi	zero,1929
   1e120:	0001e244 	movi	zero,1929
   1e124:	0001e244 	movi	zero,1929
   1e128:	0001e244 	movi	zero,1929
   1e12c:	0001e244 	movi	zero,1929
   1e130:	0001e244 	movi	zero,1929
   1e134:	0001e2cc 	andi	zero,zero,1931
   1e138:	0001e2cc 	andi	zero,zero,1931
   1e13c:	0001e2cc 	andi	zero,zero,1931
   1e140:	0001e2cc 	andi	zero,zero,1931
   1e144:	0001e2cc 	andi	zero,zero,1931
   1e148:	0001e2cc 	andi	zero,zero,1931
   1e14c:	0001e2cc 	andi	zero,zero,1931
   1e150:	0001e2cc 	andi	zero,zero,1931
   1e154:	0001e2cc 	andi	zero,zero,1931
   1e158:	0001e2cc 	andi	zero,zero,1931
   1e15c:	0001e2cc 	andi	zero,zero,1931
   1e160:	0001e2cc 	andi	zero,zero,1931
   1e164:	0001e2cc 	andi	zero,zero,1931
   1e168:	0001e2cc 	andi	zero,zero,1931
   1e16c:	0001e2cc 	andi	zero,zero,1931
   1e170:	0001e2cc 	andi	zero,zero,1931
   1e174:	0001e2cc 	andi	zero,zero,1931
   1e178:	0001e1fc 	xorhi	zero,zero,1927
   1e17c:	0001e2cc 	andi	zero,zero,1931
   1e180:	0001e2cc 	andi	zero,zero,1931
   1e184:	0001e2cc 	andi	zero,zero,1931
   1e188:	0001e2cc 	andi	zero,zero,1931
   1e18c:	0001e2cc 	andi	zero,zero,1931
   1e190:	0001e2cc 	andi	zero,zero,1931
   1e194:	0001e2cc 	andi	zero,zero,1931
   1e198:	0001e2cc 	andi	zero,zero,1931
   1e19c:	0001e244 	movi	zero,1929
   1e1a0:	0001e244 	movi	zero,1929
   1e1a4:	0001e244 	movi	zero,1929
   1e1a8:	0001e244 	movi	zero,1929
   1e1ac:	0001e244 	movi	zero,1929
   1e1b0:	0001e244 	movi	zero,1929
   1e1b4:	0001e2cc 	andi	zero,zero,1931
   1e1b8:	0001e2cc 	andi	zero,zero,1931
   1e1bc:	0001e2cc 	andi	zero,zero,1931
   1e1c0:	0001e2cc 	andi	zero,zero,1931
   1e1c4:	0001e2cc 	andi	zero,zero,1931
   1e1c8:	0001e2cc 	andi	zero,zero,1931
   1e1cc:	0001e2cc 	andi	zero,zero,1931
   1e1d0:	0001e2cc 	andi	zero,zero,1931
   1e1d4:	0001e2cc 	andi	zero,zero,1931
   1e1d8:	0001e2cc 	andi	zero,zero,1931
   1e1dc:	0001e2cc 	andi	zero,zero,1931
   1e1e0:	0001e2cc 	andi	zero,zero,1931
   1e1e4:	0001e2cc 	andi	zero,zero,1931
   1e1e8:	0001e2cc 	andi	zero,zero,1931
   1e1ec:	0001e2cc 	andi	zero,zero,1931
   1e1f0:	0001e2cc 	andi	zero,zero,1931
   1e1f4:	0001e2cc 	andi	zero,zero,1931
   1e1f8:	0001e1fc 	xorhi	zero,zero,1927
   1e1fc:	b141800c 	andi	r5,r22,1536
   1e200:	29c0321e 	bne	r5,r7,1e2cc <__ssvfiscanf_r+0xe24>
   1e204:	b0ec703a 	and	r22,r22,r3
   1e208:	b5814014 	ori	r22,r22,1280
   1e20c:	04000404 	movi	r16,16
   1e210:	a1000005 	stb	r4,0(r20)
   1e214:	a5000044 	addi	r20,r20,1
   1e218:	e1000117 	ldw	r4,4(fp)
   1e21c:	213fffc4 	addi	r4,r4,-1
   1e220:	e1000115 	stw	r4,4(fp)
   1e224:	0100580e 	bge	zero,r4,1e388 <__ssvfiscanf_r+0xee0>
   1e228:	10800044 	addi	r2,r2,1
   1e22c:	e0800015 	stw	r2,0(fp)
   1e230:	bdffffc4 	addi	r23,r23,-1
   1e234:	b8002526 	beq	r23,zero,1e2cc <__ssvfiscanf_r+0xe24>
   1e238:	e0800017 	ldw	r2,0(fp)
   1e23c:	11000003 	ldbu	r4,0(r2)
   1e240:	003f9706 	br	1e0a0 <__alt_data_end+0xfffdf8a0>
   1e244:	01400284 	movi	r5,10
   1e248:	2c00200e 	bge	r5,r16,1e2cc <__ssvfiscanf_r+0xe24>
   1e24c:	017d1fc4 	movi	r5,-2945
   1e250:	b16c703a 	and	r22,r22,r5
   1e254:	003fee06 	br	1e210 <__alt_data_end+0xfffdfa10>
   1e258:	b140200c 	andi	r5,r22,128
   1e25c:	28001b26 	beq	r5,zero,1e2cc <__ssvfiscanf_r+0xe24>
   1e260:	b22c703a 	and	r22,r22,r8
   1e264:	003fea06 	br	1e210 <__alt_data_end+0xfffdfa10>
   1e268:	02c000f4 	movhi	r11,3
   1e26c:	8421883a 	add	r16,r16,r16
   1e270:	5ae98604 	addi	r11,r11,-23016
   1e274:	5c0b883a 	add	r5,r11,r16
   1e278:	2c00000f 	ldh	r16,0(r5)
   1e27c:	017d1fc4 	movi	r5,-2945
   1e280:	b16c703a 	and	r22,r22,r5
   1e284:	003fe206 	br	1e210 <__alt_data_end+0xfffdfa10>
   1e288:	b142000c 	andi	r5,r22,2048
   1e28c:	283fe026 	beq	r5,zero,1e210 <__alt_data_end+0xfffdfa10>
   1e290:	8000021e 	bne	r16,zero,1e29c <__ssvfiscanf_r+0xdf4>
   1e294:	b5808014 	ori	r22,r22,512
   1e298:	04000204 	movi	r16,8
   1e29c:	b141000c 	andi	r5,r22,1024
   1e2a0:	28009f26 	beq	r5,zero,1e520 <__ssvfiscanf_r+0x1078>
   1e2a4:	017e9fc4 	movi	r5,-1409
   1e2a8:	b16c703a 	and	r22,r22,r5
   1e2ac:	003fd806 	br	1e210 <__alt_data_end+0xfffdfa10>
   1e2b0:	02c000f4 	movhi	r11,3
   1e2b4:	8421883a 	add	r16,r16,r16
   1e2b8:	5ae98604 	addi	r11,r11,-23016
   1e2bc:	5c0b883a 	add	r5,r11,r16
   1e2c0:	2c00000f 	ldh	r16,0(r5)
   1e2c4:	01400204 	movi	r5,8
   1e2c8:	2c3fe016 	blt	r5,r16,1e24c <__alt_data_end+0xfffdfa4c>
   1e2cc:	dc005015 	stw	r16,320(sp)
   1e2d0:	b080400c 	andi	r2,r22,256
   1e2d4:	9821883a 	mov	r16,r19
   1e2d8:	a827883a 	mov	r19,r21
   1e2dc:	502b883a 	mov	r21,r10
   1e2e0:	10000426 	beq	r2,zero,1e2f4 <__ssvfiscanf_r+0xe4c>
   1e2e4:	dac04e17 	ldw	r11,312(sp)
   1e2e8:	5d009c36 	bltu	r11,r20,1e55c <__ssvfiscanf_r+0x10b4>
   1e2ec:	dac04e17 	ldw	r11,312(sp)
   1e2f0:	a2fcb026 	beq	r20,r11,1d5b4 <__alt_data_end+0xfffdedb4>
   1e2f4:	b080040c 	andi	r2,r22,16
   1e2f8:	10006026 	beq	r2,zero,1e47c <__ssvfiscanf_r+0xfd4>
   1e2fc:	dac04e17 	ldw	r11,312(sp)
   1e300:	a2e9c83a 	sub	r20,r20,r11
   1e304:	a429883a 	add	r20,r20,r16
   1e308:	9d27883a 	add	r19,r19,r20
   1e30c:	a829883a 	mov	r20,r21
   1e310:	a00d883a 	mov	r6,r20
   1e314:	003ca306 	br	1d5a4 <__alt_data_end+0xfffdeda4>
   1e318:	b800011e 	bne	r23,zero,1e320 <__ssvfiscanf_r+0xe78>
   1e31c:	05ffffc4 	movi	r23,-1
   1e320:	8100004c 	andi	r4,r16,1
   1e324:	203e981e 	bne	r4,zero,1dd88 <__alt_data_end+0xfffdf588>
   1e328:	8400040c 	andi	r16,r16,16
   1e32c:	80002926 	beq	r16,zero,1e3d4 <__ssvfiscanf_r+0xf2c>
   1e330:	0021883a 	mov	r16,zero
   1e334:	00000306 	br	1e344 <__ssvfiscanf_r+0xe9c>
   1e338:	10c00003 	ldbu	r3,0(r2)
   1e33c:	b0c7883a 	add	r3,r22,r3
   1e340:	18c00043 	ldbu	r3,1(r3)
   1e344:	18c0020c 	andi	r3,r3,8
   1e348:	183dc51e 	bne	r3,zero,1da60 <__alt_data_end+0xfffdf260>
   1e34c:	e0c00117 	ldw	r3,4(fp)
   1e350:	10800044 	addi	r2,r2,1
   1e354:	84000044 	addi	r16,r16,1
   1e358:	18ffffc4 	addi	r3,r3,-1
   1e35c:	e0c00115 	stw	r3,4(fp)
   1e360:	e0800015 	stw	r2,0(fp)
   1e364:	85fdbe26 	beq	r16,r23,1da60 <__alt_data_end+0xfffdf260>
   1e368:	00fff316 	blt	zero,r3,1e338 <__alt_data_end+0xfffdfb38>
   1e36c:	e00b883a 	mov	r5,fp
   1e370:	8809883a 	mov	r4,r17
   1e374:	001d3380 	call	1d338 <__ssrefill_r>
   1e378:	103db91e 	bne	r2,zero,1da60 <__alt_data_end+0xfffdf260>
   1e37c:	95800017 	ldw	r22,0(r18)
   1e380:	e0800017 	ldw	r2,0(fp)
   1e384:	003fec06 	br	1e338 <__alt_data_end+0xfffdfb38>
   1e388:	e00b883a 	mov	r5,fp
   1e38c:	8809883a 	mov	r4,r17
   1e390:	d8c05a15 	stw	r3,360(sp)
   1e394:	d9805715 	stw	r6,348(sp)
   1e398:	d9c05915 	stw	r7,356(sp)
   1e39c:	da005615 	stw	r8,344(sp)
   1e3a0:	da405515 	stw	r9,340(sp)
   1e3a4:	da805815 	stw	r10,352(sp)
   1e3a8:	001d3380 	call	1d338 <__ssrefill_r>
   1e3ac:	d8c05a17 	ldw	r3,360(sp)
   1e3b0:	d9805717 	ldw	r6,348(sp)
   1e3b4:	d9c05917 	ldw	r7,356(sp)
   1e3b8:	da005617 	ldw	r8,344(sp)
   1e3bc:	da405517 	ldw	r9,340(sp)
   1e3c0:	da805817 	ldw	r10,352(sp)
   1e3c4:	103f9a26 	beq	r2,zero,1e230 <__alt_data_end+0xfffdfa30>
   1e3c8:	003fc006 	br	1e2cc <__alt_data_end+0xfffdfacc>
   1e3cc:	000d883a 	mov	r6,zero
   1e3d0:	003f2806 	br	1e074 <__alt_data_end+0xfffdf874>
   1e3d4:	dac04f17 	ldw	r11,316(sp)
   1e3d8:	babfffc4 	addi	r10,r23,-1
   1e3dc:	5d000017 	ldw	r20,0(r11)
   1e3e0:	5c000104 	addi	r16,r11,4
   1e3e4:	a00b883a 	mov	r5,r20
   1e3e8:	a2ad883a 	add	r22,r20,r10
   1e3ec:	00000606 	br	1e408 <__ssvfiscanf_r+0xf60>
   1e3f0:	e0800017 	ldw	r2,0(fp)
   1e3f4:	91000017 	ldw	r4,0(r18)
   1e3f8:	b80b883a 	mov	r5,r23
   1e3fc:	10c00003 	ldbu	r3,0(r2)
   1e400:	20c7883a 	add	r3,r4,r3
   1e404:	18c00043 	ldbu	r3,1(r3)
   1e408:	18c0020c 	andi	r3,r3,8
   1e40c:	2809883a 	mov	r4,r5
   1e410:	1800101e 	bne	r3,zero,1e454 <__ssvfiscanf_r+0xfac>
   1e414:	e0c00117 	ldw	r3,4(fp)
   1e418:	11800044 	addi	r6,r2,1
   1e41c:	e1800015 	stw	r6,0(fp)
   1e420:	18ffffc4 	addi	r3,r3,-1
   1e424:	e0c00115 	stw	r3,4(fp)
   1e428:	10800003 	ldbu	r2,0(r2)
   1e42c:	25c00044 	addi	r23,r4,1
   1e430:	28800005 	stb	r2,0(r5)
   1e434:	25800626 	beq	r4,r22,1e450 <__ssvfiscanf_r+0xfa8>
   1e438:	e0800117 	ldw	r2,4(fp)
   1e43c:	00bfec16 	blt	zero,r2,1e3f0 <__alt_data_end+0xfffdfbf0>
   1e440:	e00b883a 	mov	r5,fp
   1e444:	8809883a 	mov	r4,r17
   1e448:	001d3380 	call	1d338 <__ssrefill_r>
   1e44c:	103fe826 	beq	r2,zero,1e3f0 <__alt_data_end+0xfffdfbf0>
   1e450:	b809883a 	mov	r4,r23
   1e454:	dac05117 	ldw	r11,324(sp)
   1e458:	2529c83a 	sub	r20,r4,r20
   1e45c:	9d27883a 	add	r19,r19,r20
   1e460:	5ac00044 	addi	r11,r11,1
   1e464:	a829883a 	mov	r20,r21
   1e468:	20000005 	stb	zero,0(r4)
   1e46c:	dac05115 	stw	r11,324(sp)
   1e470:	dc004f15 	stw	r16,316(sp)
   1e474:	a00d883a 	mov	r6,r20
   1e478:	003c4a06 	br	1d5a4 <__alt_data_end+0xfffdeda4>
   1e47c:	d9c05017 	ldw	r7,320(sp)
   1e480:	dac05217 	ldw	r11,328(sp)
   1e484:	000d883a 	mov	r6,zero
   1e488:	d9404104 	addi	r5,sp,260
   1e48c:	8809883a 	mov	r4,r17
   1e490:	a0000005 	stb	zero,0(r20)
   1e494:	583ee83a 	callr	r11
   1e498:	b0c0080c 	andi	r3,r22,32
   1e49c:	1800271e 	bne	r3,zero,1e53c <__ssvfiscanf_r+0x1094>
   1e4a0:	b0c0010c 	andi	r3,r22,4
   1e4a4:	18003326 	beq	r3,zero,1e574 <__ssvfiscanf_r+0x10cc>
   1e4a8:	dac04f17 	ldw	r11,316(sp)
   1e4ac:	58c00017 	ldw	r3,0(r11)
   1e4b0:	5ac00104 	addi	r11,r11,4
   1e4b4:	dac04f15 	stw	r11,316(sp)
   1e4b8:	1880000d 	sth	r2,0(r3)
   1e4bc:	dac05117 	ldw	r11,324(sp)
   1e4c0:	5ac00044 	addi	r11,r11,1
   1e4c4:	dac05115 	stw	r11,324(sp)
   1e4c8:	003f8c06 	br	1e2fc <__alt_data_end+0xfffdfafc>
   1e4cc:	b0000015 	stw	zero,0(r22)
   1e4d0:	0009883a 	mov	r4,zero
   1e4d4:	d8c05a15 	stw	r3,360(sp)
   1e4d8:	00199600 	call	19960 <iswspace>
   1e4dc:	d8c05a17 	ldw	r3,360(sp)
   1e4e0:	10003826 	beq	r2,zero,1e5c4 <__ssvfiscanf_r+0x111c>
   1e4e4:	18000b26 	beq	r3,zero,1e514 <__ssvfiscanf_r+0x106c>
   1e4e8:	1d3fffc4 	addi	r20,r3,-1
   1e4ec:	dac04104 	addi	r11,sp,260
   1e4f0:	5d2f883a 	add	r23,r11,r20
   1e4f4:	00000106 	br	1e4fc <__ssvfiscanf_r+0x1054>
   1e4f8:	a53fffc4 	addi	r20,r20,-1
   1e4fc:	b9400003 	ldbu	r5,0(r23)
   1e500:	e00d883a 	mov	r6,fp
   1e504:	8809883a 	mov	r4,r17
   1e508:	001d2300 	call	1d230 <_sungetc_r>
   1e50c:	bdffffc4 	addi	r23,r23,-1
   1e510:	a03ff91e 	bne	r20,zero,1e4f8 <__alt_data_end+0xfffdfcf8>
   1e514:	803ded1e 	bne	r16,zero,1dccc <__alt_data_end+0xfffdf4cc>
   1e518:	b0000015 	stw	zero,0(r22)
   1e51c:	003de806 	br	1dcc0 <__alt_data_end+0xfffdf4c0>
   1e520:	013f1fc4 	movi	r4,-897
   1e524:	b12c703a 	and	r22,r22,r4
   1e528:	30000226 	beq	r6,zero,1e534 <__ssvfiscanf_r+0x108c>
   1e52c:	31bfffc4 	addi	r6,r6,-1
   1e530:	bdc00044 	addi	r23,r23,1
   1e534:	9cc00044 	addi	r19,r19,1
   1e538:	003f3706 	br	1e218 <__alt_data_end+0xfffdfa18>
   1e53c:	dac04f17 	ldw	r11,316(sp)
   1e540:	58c00017 	ldw	r3,0(r11)
   1e544:	5ac00104 	addi	r11,r11,4
   1e548:	dac04f15 	stw	r11,316(sp)
   1e54c:	18800015 	stw	r2,0(r3)
   1e550:	003fda06 	br	1e4bc <__alt_data_end+0xfffdfcbc>
   1e554:	dd804d04 	addi	r22,sp,308
   1e558:	003e1706 	br	1ddb8 <__alt_data_end+0xfffdf5b8>
   1e55c:	a17fffc7 	ldb	r5,-1(r20)
   1e560:	e00d883a 	mov	r6,fp
   1e564:	8809883a 	mov	r4,r17
   1e568:	a53fffc4 	addi	r20,r20,-1
   1e56c:	001d2300 	call	1d230 <_sungetc_r>
   1e570:	003f5e06 	br	1e2ec <__alt_data_end+0xfffdfaec>
   1e574:	b0c0004c 	andi	r3,r22,1
   1e578:	183ff01e 	bne	r3,zero,1e53c <__alt_data_end+0xfffdfd3c>
   1e57c:	b580008c 	andi	r22,r22,2
   1e580:	b03fee26 	beq	r22,zero,1e53c <__alt_data_end+0xfffdfd3c>
   1e584:	dac05217 	ldw	r11,328(sp)
   1e588:	008000b4 	movhi	r2,2
   1e58c:	10b31f04 	addi	r2,r2,-13188
   1e590:	d9c05017 	ldw	r7,320(sp)
   1e594:	000d883a 	mov	r6,zero
   1e598:	d9404104 	addi	r5,sp,260
   1e59c:	8809883a 	mov	r4,r17
   1e5a0:	58801226 	beq	r11,r2,1e5ec <__ssvfiscanf_r+0x1144>
   1e5a4:	001c9780 	call	1c978 <_strtoll_r>
   1e5a8:	dac04f17 	ldw	r11,316(sp)
   1e5ac:	59000017 	ldw	r4,0(r11)
   1e5b0:	5ac00104 	addi	r11,r11,4
   1e5b4:	dac04f15 	stw	r11,316(sp)
   1e5b8:	20800015 	stw	r2,0(r4)
   1e5bc:	20c00115 	stw	r3,4(r4)
   1e5c0:	003fbe06 	br	1e4bc <__alt_data_end+0xfffdfcbc>
   1e5c4:	98e7883a 	add	r19,r19,r3
   1e5c8:	bdffffc4 	addi	r23,r23,-1
   1e5cc:	8000031e 	bne	r16,zero,1e5dc <__ssvfiscanf_r+0x1134>
   1e5d0:	b5800104 	addi	r22,r22,4
   1e5d4:	0029883a 	mov	r20,zero
   1e5d8:	003e1d06 	br	1de50 <__alt_data_end+0xfffdf650>
   1e5dc:	0029883a 	mov	r20,zero
   1e5e0:	003e1b06 	br	1de50 <__alt_data_end+0xfffdf650>
   1e5e4:	b1000017 	ldw	r4,0(r22)
   1e5e8:	003fba06 	br	1e4d4 <__alt_data_end+0xfffdfcd4>
   1e5ec:	001cf100 	call	1cf10 <_strtoull_r>
   1e5f0:	003fed06 	br	1e5a8 <__alt_data_end+0xfffdfda8>

0001e5f4 <___svfprintf_internal_r>:
   1e5f4:	deffb704 	addi	sp,sp,-292
   1e5f8:	dfc04815 	stw	ra,288(sp)
   1e5fc:	ddc04615 	stw	r23,280(sp)
   1e600:	d9402d15 	stw	r5,180(sp)
   1e604:	d9003915 	stw	r4,228(sp)
   1e608:	302f883a 	mov	r23,r6
   1e60c:	d9c02e15 	stw	r7,184(sp)
   1e610:	df004715 	stw	fp,284(sp)
   1e614:	dd804515 	stw	r22,276(sp)
   1e618:	dd404415 	stw	r21,272(sp)
   1e61c:	dd004315 	stw	r20,268(sp)
   1e620:	dcc04215 	stw	r19,264(sp)
   1e624:	dc804115 	stw	r18,260(sp)
   1e628:	dc404015 	stw	r17,256(sp)
   1e62c:	dc003f15 	stw	r16,252(sp)
   1e630:	0019a3c0 	call	19a3c <_localeconv_r>
   1e634:	10800017 	ldw	r2,0(r2)
   1e638:	1009883a 	mov	r4,r2
   1e63c:	d8803415 	stw	r2,208(sp)
   1e640:	0013fd00 	call	13fd0 <strlen>
   1e644:	d8c02d17 	ldw	r3,180(sp)
   1e648:	d8803815 	stw	r2,224(sp)
   1e64c:	1880030b 	ldhu	r2,12(r3)
   1e650:	1080200c 	andi	r2,r2,128
   1e654:	10000226 	beq	r2,zero,1e660 <___svfprintf_internal_r+0x6c>
   1e658:	18800417 	ldw	r2,16(r3)
   1e65c:	1006b126 	beq	r2,zero,20124 <___svfprintf_internal_r+0x1b30>
   1e660:	dcc03917 	ldw	r19,228(sp)
   1e664:	d8c00404 	addi	r3,sp,16
   1e668:	054000f4 	movhi	r21,3
   1e66c:	d9001e04 	addi	r4,sp,120
   1e670:	ad698e84 	addi	r21,r21,-22982
   1e674:	d8c01e15 	stw	r3,120(sp)
   1e678:	d8002015 	stw	zero,128(sp)
   1e67c:	d8001f15 	stw	zero,124(sp)
   1e680:	d8003315 	stw	zero,204(sp)
   1e684:	d8003615 	stw	zero,216(sp)
   1e688:	d8003715 	stw	zero,220(sp)
   1e68c:	1811883a 	mov	r8,r3
   1e690:	d8003a15 	stw	zero,232(sp)
   1e694:	d8003b15 	stw	zero,236(sp)
   1e698:	d8002f15 	stw	zero,188(sp)
   1e69c:	d9002815 	stw	r4,160(sp)
   1e6a0:	b8800007 	ldb	r2,0(r23)
   1e6a4:	10027726 	beq	r2,zero,1f084 <___svfprintf_internal_r+0xa90>
   1e6a8:	00c00944 	movi	r3,37
   1e6ac:	b823883a 	mov	r17,r23
   1e6b0:	10c0021e 	bne	r2,r3,1e6bc <___svfprintf_internal_r+0xc8>
   1e6b4:	00001406 	br	1e708 <___svfprintf_internal_r+0x114>
   1e6b8:	10c00326 	beq	r2,r3,1e6c8 <___svfprintf_internal_r+0xd4>
   1e6bc:	8c400044 	addi	r17,r17,1
   1e6c0:	88800007 	ldb	r2,0(r17)
   1e6c4:	103ffc1e 	bne	r2,zero,1e6b8 <__alt_data_end+0xfffdfeb8>
   1e6c8:	8de1c83a 	sub	r16,r17,r23
   1e6cc:	80000e26 	beq	r16,zero,1e708 <___svfprintf_internal_r+0x114>
   1e6d0:	d8c02017 	ldw	r3,128(sp)
   1e6d4:	d8801f17 	ldw	r2,124(sp)
   1e6d8:	45c00015 	stw	r23,0(r8)
   1e6dc:	1c07883a 	add	r3,r3,r16
   1e6e0:	10800044 	addi	r2,r2,1
   1e6e4:	d8c02015 	stw	r3,128(sp)
   1e6e8:	44000115 	stw	r16,4(r8)
   1e6ec:	d8801f15 	stw	r2,124(sp)
   1e6f0:	00c001c4 	movi	r3,7
   1e6f4:	18809916 	blt	r3,r2,1e95c <___svfprintf_internal_r+0x368>
   1e6f8:	42000204 	addi	r8,r8,8
   1e6fc:	d9402f17 	ldw	r5,188(sp)
   1e700:	2c0b883a 	add	r5,r5,r16
   1e704:	d9402f15 	stw	r5,188(sp)
   1e708:	88800007 	ldb	r2,0(r17)
   1e70c:	10009a26 	beq	r2,zero,1e978 <___svfprintf_internal_r+0x384>
   1e710:	8dc00044 	addi	r23,r17,1
   1e714:	8c400047 	ldb	r17,1(r17)
   1e718:	0021883a 	mov	r16,zero
   1e71c:	00bfffc4 	movi	r2,-1
   1e720:	0025883a 	mov	r18,zero
   1e724:	dc002905 	stb	r16,164(sp)
   1e728:	d8002785 	stb	zero,158(sp)
   1e72c:	d8002b05 	stb	zero,172(sp)
   1e730:	d8802a15 	stw	r2,168(sp)
   1e734:	d8003115 	stw	zero,196(sp)
   1e738:	05001604 	movi	r20,88
   1e73c:	05800244 	movi	r22,9
   1e740:	4039883a 	mov	fp,r8
   1e744:	9021883a 	mov	r16,r18
   1e748:	bdc00044 	addi	r23,r23,1
   1e74c:	88bff804 	addi	r2,r17,-32
   1e750:	a0831e36 	bltu	r20,r2,1f3cc <___svfprintf_internal_r+0xdd8>
   1e754:	100490ba 	slli	r2,r2,2
   1e758:	00c000b4 	movhi	r3,2
   1e75c:	18f9db04 	addi	r3,r3,-6292
   1e760:	10c5883a 	add	r2,r2,r3
   1e764:	10800017 	ldw	r2,0(r2)
   1e768:	1000683a 	jmp	r2
   1e76c:	0001f314 	movui	zero,1996
   1e770:	0001f3cc 	andi	zero,zero,1999
   1e774:	0001f3cc 	andi	zero,zero,1999
   1e778:	0001f308 	cmpgei	zero,zero,1996
   1e77c:	0001f3cc 	andi	zero,zero,1999
   1e780:	0001f3cc 	andi	zero,zero,1999
   1e784:	0001f3cc 	andi	zero,zero,1999
   1e788:	0001f3cc 	andi	zero,zero,1999
   1e78c:	0001f3cc 	andi	zero,zero,1999
   1e790:	0001f3cc 	andi	zero,zero,1999
   1e794:	0001e9d4 	movui	zero,1959
   1e798:	0001f218 	cmpnei	zero,zero,1992
   1e79c:	0001f3cc 	andi	zero,zero,1999
   1e7a0:	0001e8e0 	cmpeqi	zero,zero,1955
   1e7a4:	0001e9f8 	rdprs	zero,zero,1959
   1e7a8:	0001f3cc 	andi	zero,zero,1999
   1e7ac:	0001ea84 	movi	zero,1962
   1e7b0:	0001ea48 	cmpgei	zero,zero,1961
   1e7b4:	0001ea48 	cmpgei	zero,zero,1961
   1e7b8:	0001ea48 	cmpgei	zero,zero,1961
   1e7bc:	0001ea48 	cmpgei	zero,zero,1961
   1e7c0:	0001ea48 	cmpgei	zero,zero,1961
   1e7c4:	0001ea48 	cmpgei	zero,zero,1961
   1e7c8:	0001ea48 	cmpgei	zero,zero,1961
   1e7cc:	0001ea48 	cmpgei	zero,zero,1961
   1e7d0:	0001ea48 	cmpgei	zero,zero,1961
   1e7d4:	0001f3cc 	andi	zero,zero,1999
   1e7d8:	0001f3cc 	andi	zero,zero,1999
   1e7dc:	0001f3cc 	andi	zero,zero,1999
   1e7e0:	0001f3cc 	andi	zero,zero,1999
   1e7e4:	0001f3cc 	andi	zero,zero,1999
   1e7e8:	0001f3cc 	andi	zero,zero,1999
   1e7ec:	0001f3cc 	andi	zero,zero,1999
   1e7f0:	0001f3cc 	andi	zero,zero,1999
   1e7f4:	0001f3cc 	andi	zero,zero,1999
   1e7f8:	0001f3cc 	andi	zero,zero,1999
   1e7fc:	0001eb48 	cmpgei	zero,zero,1965
   1e800:	0001ea90 	cmplti	zero,zero,1962
   1e804:	0001f3cc 	andi	zero,zero,1999
   1e808:	0001ea90 	cmplti	zero,zero,1962
   1e80c:	0001f3cc 	andi	zero,zero,1999
   1e810:	0001f3cc 	andi	zero,zero,1999
   1e814:	0001f3cc 	andi	zero,zero,1999
   1e818:	0001f3cc 	andi	zero,zero,1999
   1e81c:	0001eb3c 	xorhi	zero,zero,1964
   1e820:	0001f3cc 	andi	zero,zero,1999
   1e824:	0001f3cc 	andi	zero,zero,1999
   1e828:	0001ec10 	cmplti	zero,zero,1968
   1e82c:	0001f3cc 	andi	zero,zero,1999
   1e830:	0001f3cc 	andi	zero,zero,1999
   1e834:	0001f3cc 	andi	zero,zero,1999
   1e838:	0001f3cc 	andi	zero,zero,1999
   1e83c:	0001f3cc 	andi	zero,zero,1999
   1e840:	0001f08c 	andi	zero,zero,1986
   1e844:	0001f3cc 	andi	zero,zero,1999
   1e848:	0001f3cc 	andi	zero,zero,1999
   1e84c:	0001f0f8 	rdprs	zero,zero,1987
   1e850:	0001f3cc 	andi	zero,zero,1999
   1e854:	0001f3cc 	andi	zero,zero,1999
   1e858:	0001f3cc 	andi	zero,zero,1999
   1e85c:	0001f3cc 	andi	zero,zero,1999
   1e860:	0001f3cc 	andi	zero,zero,1999
   1e864:	0001f3cc 	andi	zero,zero,1999
   1e868:	0001f3cc 	andi	zero,zero,1999
   1e86c:	0001f3cc 	andi	zero,zero,1999
   1e870:	0001f3cc 	andi	zero,zero,1999
   1e874:	0001f3cc 	andi	zero,zero,1999
   1e878:	0001f1b4 	movhi	zero,1990
   1e87c:	0001f334 	movhi	zero,1996
   1e880:	0001ea90 	cmplti	zero,zero,1962
   1e884:	0001ea90 	cmplti	zero,zero,1962
   1e888:	0001ea90 	cmplti	zero,zero,1962
   1e88c:	0001f3a8 	cmpgeui	zero,zero,1998
   1e890:	0001f334 	movhi	zero,1996
   1e894:	0001f3cc 	andi	zero,zero,1999
   1e898:	0001f3cc 	andi	zero,zero,1999
   1e89c:	0001f354 	movui	zero,1997
   1e8a0:	0001f3cc 	andi	zero,zero,1999
   1e8a4:	0001f368 	cmpgeui	zero,zero,1997
   1e8a8:	0001f1f8 	rdprs	zero,zero,1991
   1e8ac:	0001e8ec 	andhi	zero,zero,1955
   1e8b0:	0001f230 	cmpltui	zero,zero,1992
   1e8b4:	0001f3cc 	andi	zero,zero,1999
   1e8b8:	0001f23c 	xorhi	zero,zero,1992
   1e8bc:	0001f3cc 	andi	zero,zero,1999
   1e8c0:	0001f2a0 	cmpeqi	zero,zero,1994
   1e8c4:	0001f3cc 	andi	zero,zero,1999
   1e8c8:	0001f3cc 	andi	zero,zero,1999
   1e8cc:	0001f2c0 	call	1f2c <set_addrs_to_default+0x728>
   1e8d0:	d8c03117 	ldw	r3,196(sp)
   1e8d4:	d8802e15 	stw	r2,184(sp)
   1e8d8:	00c7c83a 	sub	r3,zero,r3
   1e8dc:	d8c03115 	stw	r3,196(sp)
   1e8e0:	84000114 	ori	r16,r16,4
   1e8e4:	bc400007 	ldb	r17,0(r23)
   1e8e8:	003f9706 	br	1e748 <__alt_data_end+0xfffdff48>
   1e8ec:	00800c04 	movi	r2,48
   1e8f0:	d8802705 	stb	r2,156(sp)
   1e8f4:	00801e04 	movi	r2,120
   1e8f8:	d8802745 	stb	r2,157(sp)
   1e8fc:	d9002a17 	ldw	r4,168(sp)
   1e900:	d8802e17 	ldw	r2,184(sp)
   1e904:	d8002785 	stb	zero,158(sp)
   1e908:	e011883a 	mov	r8,fp
   1e90c:	10c00104 	addi	r3,r2,4
   1e910:	15000017 	ldw	r20,0(r2)
   1e914:	002d883a 	mov	r22,zero
   1e918:	80800094 	ori	r2,r16,2
   1e91c:	2002b616 	blt	r4,zero,1f3f8 <___svfprintf_internal_r+0xe04>
   1e920:	00bfdfc4 	movi	r2,-129
   1e924:	80a4703a 	and	r18,r16,r2
   1e928:	d8c02e15 	stw	r3,184(sp)
   1e92c:	94800094 	ori	r18,r18,2
   1e930:	a002a01e 	bne	r20,zero,1f3b4 <___svfprintf_internal_r+0xdc0>
   1e934:	014000f4 	movhi	r5,3
   1e938:	29686e04 	addi	r5,r5,-24136
   1e93c:	d9403a15 	stw	r5,232(sp)
   1e940:	04401e04 	movi	r17,120
   1e944:	d8c02a17 	ldw	r3,168(sp)
   1e948:	0039883a 	mov	fp,zero
   1e94c:	1801e626 	beq	r3,zero,1f0e8 <___svfprintf_internal_r+0xaf4>
   1e950:	0029883a 	mov	r20,zero
   1e954:	002d883a 	mov	r22,zero
   1e958:	00020506 	br	1f170 <___svfprintf_internal_r+0xb7c>
   1e95c:	d9402d17 	ldw	r5,180(sp)
   1e960:	d9801e04 	addi	r6,sp,120
   1e964:	9809883a 	mov	r4,r19
   1e968:	00231880 	call	23188 <__ssprint_r>
   1e96c:	1000081e 	bne	r2,zero,1e990 <___svfprintf_internal_r+0x39c>
   1e970:	da000404 	addi	r8,sp,16
   1e974:	003f6106 	br	1e6fc <__alt_data_end+0xfffdfefc>
   1e978:	d8802017 	ldw	r2,128(sp)
   1e97c:	10000426 	beq	r2,zero,1e990 <___svfprintf_internal_r+0x39c>
   1e980:	d9402d17 	ldw	r5,180(sp)
   1e984:	d9003917 	ldw	r4,228(sp)
   1e988:	d9801e04 	addi	r6,sp,120
   1e98c:	00231880 	call	23188 <__ssprint_r>
   1e990:	d8802d17 	ldw	r2,180(sp)
   1e994:	10c0030b 	ldhu	r3,12(r2)
   1e998:	d8802f17 	ldw	r2,188(sp)
   1e99c:	18c0100c 	andi	r3,r3,64
   1e9a0:	1806251e 	bne	r3,zero,20238 <___svfprintf_internal_r+0x1c44>
   1e9a4:	dfc04817 	ldw	ra,288(sp)
   1e9a8:	df004717 	ldw	fp,284(sp)
   1e9ac:	ddc04617 	ldw	r23,280(sp)
   1e9b0:	dd804517 	ldw	r22,276(sp)
   1e9b4:	dd404417 	ldw	r21,272(sp)
   1e9b8:	dd004317 	ldw	r20,268(sp)
   1e9bc:	dcc04217 	ldw	r19,264(sp)
   1e9c0:	dc804117 	ldw	r18,260(sp)
   1e9c4:	dc404017 	ldw	r17,256(sp)
   1e9c8:	dc003f17 	ldw	r16,252(sp)
   1e9cc:	dec04904 	addi	sp,sp,292
   1e9d0:	f800283a 	ret
   1e9d4:	d9002e17 	ldw	r4,184(sp)
   1e9d8:	d9402e17 	ldw	r5,184(sp)
   1e9dc:	21000017 	ldw	r4,0(r4)
   1e9e0:	28800104 	addi	r2,r5,4
   1e9e4:	d9003115 	stw	r4,196(sp)
   1e9e8:	203fb916 	blt	r4,zero,1e8d0 <__alt_data_end+0xfffe00d0>
   1e9ec:	d8802e15 	stw	r2,184(sp)
   1e9f0:	bc400007 	ldb	r17,0(r23)
   1e9f4:	003f5406 	br	1e748 <__alt_data_end+0xfffdff48>
   1e9f8:	bc400007 	ldb	r17,0(r23)
   1e9fc:	01000a84 	movi	r4,42
   1ea00:	b8c00044 	addi	r3,r23,1
   1ea04:	89076926 	beq	r17,r4,207ac <___svfprintf_internal_r+0x21b8>
   1ea08:	8cbff404 	addi	r18,r17,-48
   1ea0c:	b486b936 	bltu	r22,r18,204f4 <___svfprintf_internal_r+0x1f00>
   1ea10:	0009883a 	mov	r4,zero
   1ea14:	1823883a 	mov	r17,r3
   1ea18:	01400284 	movi	r5,10
   1ea1c:	0025f840 	call	25f84 <__mulsi3>
   1ea20:	88c00007 	ldb	r3,0(r17)
   1ea24:	1489883a 	add	r4,r2,r18
   1ea28:	8dc00044 	addi	r23,r17,1
   1ea2c:	1cbff404 	addi	r18,r3,-48
   1ea30:	b823883a 	mov	r17,r23
   1ea34:	b4bff82e 	bgeu	r22,r18,1ea18 <__alt_data_end+0xfffe0218>
   1ea38:	1823883a 	mov	r17,r3
   1ea3c:	20060416 	blt	r4,zero,20250 <___svfprintf_internal_r+0x1c5c>
   1ea40:	d9002a15 	stw	r4,168(sp)
   1ea44:	003f4106 	br	1e74c <__alt_data_end+0xfffdff4c>
   1ea48:	8cbff404 	addi	r18,r17,-48
   1ea4c:	d8003115 	stw	zero,196(sp)
   1ea50:	0009883a 	mov	r4,zero
   1ea54:	b823883a 	mov	r17,r23
   1ea58:	01400284 	movi	r5,10
   1ea5c:	0025f840 	call	25f84 <__mulsi3>
   1ea60:	88c00007 	ldb	r3,0(r17)
   1ea64:	9089883a 	add	r4,r18,r2
   1ea68:	bdc00044 	addi	r23,r23,1
   1ea6c:	1cbff404 	addi	r18,r3,-48
   1ea70:	b823883a 	mov	r17,r23
   1ea74:	b4bff82e 	bgeu	r22,r18,1ea58 <__alt_data_end+0xfffe0258>
   1ea78:	1823883a 	mov	r17,r3
   1ea7c:	d9003115 	stw	r4,196(sp)
   1ea80:	003f3206 	br	1e74c <__alt_data_end+0xfffdff4c>
   1ea84:	84002014 	ori	r16,r16,128
   1ea88:	bc400007 	ldb	r17,0(r23)
   1ea8c:	003f2e06 	br	1e748 <__alt_data_end+0xfffdff48>
   1ea90:	8025883a 	mov	r18,r16
   1ea94:	dc002903 	ldbu	r16,164(sp)
   1ea98:	e011883a 	mov	r8,fp
   1ea9c:	84003fcc 	andi	r16,r16,255
   1eaa0:	8007721e 	bne	r16,zero,2086c <___svfprintf_internal_r+0x2278>
   1eaa4:	9080020c 	andi	r2,r18,8
   1eaa8:	1004a526 	beq	r2,zero,1fd40 <___svfprintf_internal_r+0x174c>
   1eaac:	d9002e17 	ldw	r4,184(sp)
   1eab0:	d9402e17 	ldw	r5,184(sp)
   1eab4:	d8802e17 	ldw	r2,184(sp)
   1eab8:	21000017 	ldw	r4,0(r4)
   1eabc:	29400117 	ldw	r5,4(r5)
   1eac0:	10800204 	addi	r2,r2,8
   1eac4:	d9003615 	stw	r4,216(sp)
   1eac8:	d9403715 	stw	r5,220(sp)
   1eacc:	d8802e15 	stw	r2,184(sp)
   1ead0:	d9003617 	ldw	r4,216(sp)
   1ead4:	d9403717 	ldw	r5,220(sp)
   1ead8:	da003e15 	stw	r8,248(sp)
   1eadc:	04000044 	movi	r16,1
   1eae0:	00107d80 	call	107d8 <__fpclassifyd>
   1eae4:	da003e17 	ldw	r8,248(sp)
   1eae8:	1404731e 	bne	r2,r16,1fcb8 <___svfprintf_internal_r+0x16c4>
   1eaec:	d9003617 	ldw	r4,216(sp)
   1eaf0:	d9403717 	ldw	r5,220(sp)
   1eaf4:	000d883a 	mov	r6,zero
   1eaf8:	000f883a 	mov	r7,zero
   1eafc:	00275880 	call	27588 <__ledf2>
   1eb00:	da003e17 	ldw	r8,248(sp)
   1eb04:	10061b16 	blt	r2,zero,20374 <___svfprintf_internal_r+0x1d80>
   1eb08:	df002783 	ldbu	fp,158(sp)
   1eb0c:	008011c4 	movi	r2,71
   1eb10:	1445810e 	bge	r2,r17,20118 <___svfprintf_internal_r+0x1b24>
   1eb14:	040000f4 	movhi	r16,3
   1eb18:	84286604 	addi	r16,r16,-24168
   1eb1c:	00c000c4 	movi	r3,3
   1eb20:	00bfdfc4 	movi	r2,-129
   1eb24:	d8c02915 	stw	r3,164(sp)
   1eb28:	90a4703a 	and	r18,r18,r2
   1eb2c:	d8c02b15 	stw	r3,172(sp)
   1eb30:	d8002a15 	stw	zero,168(sp)
   1eb34:	d8003215 	stw	zero,200(sp)
   1eb38:	00006c06 	br	1ecec <___svfprintf_internal_r+0x6f8>
   1eb3c:	84000214 	ori	r16,r16,8
   1eb40:	bc400007 	ldb	r17,0(r23)
   1eb44:	003f0006 	br	1e748 <__alt_data_end+0xfffdff48>
   1eb48:	8025883a 	mov	r18,r16
   1eb4c:	dc002903 	ldbu	r16,164(sp)
   1eb50:	e011883a 	mov	r8,fp
   1eb54:	84003fcc 	andi	r16,r16,255
   1eb58:	80073f1e 	bne	r16,zero,20858 <___svfprintf_internal_r+0x2264>
   1eb5c:	94800414 	ori	r18,r18,16
   1eb60:	9080080c 	andi	r2,r18,32
   1eb64:	1003bb26 	beq	r2,zero,1fa54 <___svfprintf_internal_r+0x1460>
   1eb68:	d9002e17 	ldw	r4,184(sp)
   1eb6c:	20800117 	ldw	r2,4(r4)
   1eb70:	25000017 	ldw	r20,0(r4)
   1eb74:	21000204 	addi	r4,r4,8
   1eb78:	d9002e15 	stw	r4,184(sp)
   1eb7c:	102d883a 	mov	r22,r2
   1eb80:	1003bd16 	blt	r2,zero,1fa78 <___svfprintf_internal_r+0x1484>
   1eb84:	d9002a17 	ldw	r4,168(sp)
   1eb88:	df002783 	ldbu	fp,158(sp)
   1eb8c:	2003d016 	blt	r4,zero,1fad0 <___svfprintf_internal_r+0x14dc>
   1eb90:	00ffdfc4 	movi	r3,-129
   1eb94:	a584b03a 	or	r2,r20,r22
   1eb98:	90e4703a 	and	r18,r18,r3
   1eb9c:	10015026 	beq	r2,zero,1f0e0 <___svfprintf_internal_r+0xaec>
   1eba0:	b0037026 	beq	r22,zero,1f964 <___svfprintf_internal_r+0x1370>
   1eba4:	dc402915 	stw	r17,164(sp)
   1eba8:	dc001e04 	addi	r16,sp,120
   1ebac:	b023883a 	mov	r17,r22
   1ebb0:	402d883a 	mov	r22,r8
   1ebb4:	a009883a 	mov	r4,r20
   1ebb8:	880b883a 	mov	r5,r17
   1ebbc:	01800284 	movi	r6,10
   1ebc0:	000f883a 	mov	r7,zero
   1ebc4:	002580c0 	call	2580c <__umoddi3>
   1ebc8:	10800c04 	addi	r2,r2,48
   1ebcc:	843fffc4 	addi	r16,r16,-1
   1ebd0:	a009883a 	mov	r4,r20
   1ebd4:	880b883a 	mov	r5,r17
   1ebd8:	80800005 	stb	r2,0(r16)
   1ebdc:	01800284 	movi	r6,10
   1ebe0:	000f883a 	mov	r7,zero
   1ebe4:	00252100 	call	25210 <__udivdi3>
   1ebe8:	1029883a 	mov	r20,r2
   1ebec:	10c4b03a 	or	r2,r2,r3
   1ebf0:	1823883a 	mov	r17,r3
   1ebf4:	103fef1e 	bne	r2,zero,1ebb4 <__alt_data_end+0xfffe03b4>
   1ebf8:	d8c02817 	ldw	r3,160(sp)
   1ebfc:	dc402917 	ldw	r17,164(sp)
   1ec00:	b011883a 	mov	r8,r22
   1ec04:	1c07c83a 	sub	r3,r3,r16
   1ec08:	d8c02b15 	stw	r3,172(sp)
   1ec0c:	00003106 	br	1ecd4 <___svfprintf_internal_r+0x6e0>
   1ec10:	8025883a 	mov	r18,r16
   1ec14:	dc002903 	ldbu	r16,164(sp)
   1ec18:	e011883a 	mov	r8,fp
   1ec1c:	84003fcc 	andi	r16,r16,255
   1ec20:	80070a1e 	bne	r16,zero,2084c <___svfprintf_internal_r+0x2258>
   1ec24:	94800414 	ori	r18,r18,16
   1ec28:	9080080c 	andi	r2,r18,32
   1ec2c:	1002f626 	beq	r2,zero,1f808 <___svfprintf_internal_r+0x1214>
   1ec30:	d9002e17 	ldw	r4,184(sp)
   1ec34:	d9402a17 	ldw	r5,168(sp)
   1ec38:	d8002785 	stb	zero,158(sp)
   1ec3c:	20800204 	addi	r2,r4,8
   1ec40:	25000017 	ldw	r20,0(r4)
   1ec44:	25800117 	ldw	r22,4(r4)
   1ec48:	28043716 	blt	r5,zero,1fd28 <___svfprintf_internal_r+0x1734>
   1ec4c:	013fdfc4 	movi	r4,-129
   1ec50:	a586b03a 	or	r3,r20,r22
   1ec54:	d8802e15 	stw	r2,184(sp)
   1ec58:	9124703a 	and	r18,r18,r4
   1ec5c:	1802f71e 	bne	r3,zero,1f83c <___svfprintf_internal_r+0x1248>
   1ec60:	d9402a17 	ldw	r5,168(sp)
   1ec64:	0039883a 	mov	fp,zero
   1ec68:	2806df26 	beq	r5,zero,207e8 <___svfprintf_internal_r+0x21f4>
   1ec6c:	0029883a 	mov	r20,zero
   1ec70:	002d883a 	mov	r22,zero
   1ec74:	dc001e04 	addi	r16,sp,120
   1ec78:	a006d0fa 	srli	r3,r20,3
   1ec7c:	b008977a 	slli	r4,r22,29
   1ec80:	b02cd0fa 	srli	r22,r22,3
   1ec84:	a50001cc 	andi	r20,r20,7
   1ec88:	a0800c04 	addi	r2,r20,48
   1ec8c:	843fffc4 	addi	r16,r16,-1
   1ec90:	20e8b03a 	or	r20,r4,r3
   1ec94:	80800005 	stb	r2,0(r16)
   1ec98:	a586b03a 	or	r3,r20,r22
   1ec9c:	183ff61e 	bne	r3,zero,1ec78 <__alt_data_end+0xfffe0478>
   1eca0:	90c0004c 	andi	r3,r18,1
   1eca4:	18013f26 	beq	r3,zero,1f1a4 <___svfprintf_internal_r+0xbb0>
   1eca8:	10803fcc 	andi	r2,r2,255
   1ecac:	1080201c 	xori	r2,r2,128
   1ecb0:	10bfe004 	addi	r2,r2,-128
   1ecb4:	00c00c04 	movi	r3,48
   1ecb8:	10c13a26 	beq	r2,r3,1f1a4 <___svfprintf_internal_r+0xbb0>
   1ecbc:	80ffffc5 	stb	r3,-1(r16)
   1ecc0:	d8c02817 	ldw	r3,160(sp)
   1ecc4:	80bfffc4 	addi	r2,r16,-1
   1ecc8:	1021883a 	mov	r16,r2
   1eccc:	1887c83a 	sub	r3,r3,r2
   1ecd0:	d8c02b15 	stw	r3,172(sp)
   1ecd4:	d8802b17 	ldw	r2,172(sp)
   1ecd8:	d9002a17 	ldw	r4,168(sp)
   1ecdc:	1100010e 	bge	r2,r4,1ece4 <___svfprintf_internal_r+0x6f0>
   1ece0:	2005883a 	mov	r2,r4
   1ece4:	d8802915 	stw	r2,164(sp)
   1ece8:	d8003215 	stw	zero,200(sp)
   1ecec:	e7003fcc 	andi	fp,fp,255
   1ecf0:	e700201c 	xori	fp,fp,128
   1ecf4:	e73fe004 	addi	fp,fp,-128
   1ecf8:	e0000326 	beq	fp,zero,1ed08 <___svfprintf_internal_r+0x714>
   1ecfc:	d8c02917 	ldw	r3,164(sp)
   1ed00:	18c00044 	addi	r3,r3,1
   1ed04:	d8c02915 	stw	r3,164(sp)
   1ed08:	90c0008c 	andi	r3,r18,2
   1ed0c:	d8c02c15 	stw	r3,176(sp)
   1ed10:	18000326 	beq	r3,zero,1ed20 <___svfprintf_internal_r+0x72c>
   1ed14:	d8c02917 	ldw	r3,164(sp)
   1ed18:	18c00084 	addi	r3,r3,2
   1ed1c:	d8c02915 	stw	r3,164(sp)
   1ed20:	90c0210c 	andi	r3,r18,132
   1ed24:	d8c03015 	stw	r3,192(sp)
   1ed28:	1801c31e 	bne	r3,zero,1f438 <___svfprintf_internal_r+0xe44>
   1ed2c:	d9003117 	ldw	r4,196(sp)
   1ed30:	d8c02917 	ldw	r3,164(sp)
   1ed34:	20e9c83a 	sub	r20,r4,r3
   1ed38:	0501bf0e 	bge	zero,r20,1f438 <___svfprintf_internal_r+0xe44>
   1ed3c:	02400404 	movi	r9,16
   1ed40:	d8c02017 	ldw	r3,128(sp)
   1ed44:	d8801f17 	ldw	r2,124(sp)
   1ed48:	4d053d0e 	bge	r9,r20,20240 <___svfprintf_internal_r+0x1c4c>
   1ed4c:	014000f4 	movhi	r5,3
   1ed50:	29699284 	addi	r5,r5,-22966
   1ed54:	dc403c15 	stw	r17,240(sp)
   1ed58:	d9403515 	stw	r5,212(sp)
   1ed5c:	a023883a 	mov	r17,r20
   1ed60:	482d883a 	mov	r22,r9
   1ed64:	9029883a 	mov	r20,r18
   1ed68:	070001c4 	movi	fp,7
   1ed6c:	8025883a 	mov	r18,r16
   1ed70:	dc002d17 	ldw	r16,180(sp)
   1ed74:	00000306 	br	1ed84 <___svfprintf_internal_r+0x790>
   1ed78:	8c7ffc04 	addi	r17,r17,-16
   1ed7c:	42000204 	addi	r8,r8,8
   1ed80:	b440130e 	bge	r22,r17,1edd0 <___svfprintf_internal_r+0x7dc>
   1ed84:	010000f4 	movhi	r4,3
   1ed88:	18c00404 	addi	r3,r3,16
   1ed8c:	10800044 	addi	r2,r2,1
   1ed90:	21299284 	addi	r4,r4,-22966
   1ed94:	41000015 	stw	r4,0(r8)
   1ed98:	45800115 	stw	r22,4(r8)
   1ed9c:	d8c02015 	stw	r3,128(sp)
   1eda0:	d8801f15 	stw	r2,124(sp)
   1eda4:	e0bff40e 	bge	fp,r2,1ed78 <__alt_data_end+0xfffe0578>
   1eda8:	d9801e04 	addi	r6,sp,120
   1edac:	800b883a 	mov	r5,r16
   1edb0:	9809883a 	mov	r4,r19
   1edb4:	00231880 	call	23188 <__ssprint_r>
   1edb8:	103ef51e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1edbc:	8c7ffc04 	addi	r17,r17,-16
   1edc0:	d8c02017 	ldw	r3,128(sp)
   1edc4:	d8801f17 	ldw	r2,124(sp)
   1edc8:	da000404 	addi	r8,sp,16
   1edcc:	b47fed16 	blt	r22,r17,1ed84 <__alt_data_end+0xfffe0584>
   1edd0:	9021883a 	mov	r16,r18
   1edd4:	a025883a 	mov	r18,r20
   1edd8:	8829883a 	mov	r20,r17
   1eddc:	dc403c17 	ldw	r17,240(sp)
   1ede0:	d9403517 	ldw	r5,212(sp)
   1ede4:	a0c7883a 	add	r3,r20,r3
   1ede8:	10800044 	addi	r2,r2,1
   1edec:	41400015 	stw	r5,0(r8)
   1edf0:	45000115 	stw	r20,4(r8)
   1edf4:	d8c02015 	stw	r3,128(sp)
   1edf8:	d8801f15 	stw	r2,124(sp)
   1edfc:	010001c4 	movi	r4,7
   1ee00:	2082c116 	blt	r4,r2,1f908 <___svfprintf_internal_r+0x1314>
   1ee04:	df002787 	ldb	fp,158(sp)
   1ee08:	42000204 	addi	r8,r8,8
   1ee0c:	e0000c26 	beq	fp,zero,1ee40 <___svfprintf_internal_r+0x84c>
   1ee10:	d8801f17 	ldw	r2,124(sp)
   1ee14:	d9002784 	addi	r4,sp,158
   1ee18:	18c00044 	addi	r3,r3,1
   1ee1c:	10800044 	addi	r2,r2,1
   1ee20:	41000015 	stw	r4,0(r8)
   1ee24:	01000044 	movi	r4,1
   1ee28:	41000115 	stw	r4,4(r8)
   1ee2c:	d8c02015 	stw	r3,128(sp)
   1ee30:	d8801f15 	stw	r2,124(sp)
   1ee34:	010001c4 	movi	r4,7
   1ee38:	20825a16 	blt	r4,r2,1f7a4 <___svfprintf_internal_r+0x11b0>
   1ee3c:	42000204 	addi	r8,r8,8
   1ee40:	d8802c17 	ldw	r2,176(sp)
   1ee44:	10000c26 	beq	r2,zero,1ee78 <___svfprintf_internal_r+0x884>
   1ee48:	d8801f17 	ldw	r2,124(sp)
   1ee4c:	d9002704 	addi	r4,sp,156
   1ee50:	18c00084 	addi	r3,r3,2
   1ee54:	10800044 	addi	r2,r2,1
   1ee58:	41000015 	stw	r4,0(r8)
   1ee5c:	01000084 	movi	r4,2
   1ee60:	41000115 	stw	r4,4(r8)
   1ee64:	d8c02015 	stw	r3,128(sp)
   1ee68:	d8801f15 	stw	r2,124(sp)
   1ee6c:	010001c4 	movi	r4,7
   1ee70:	20825416 	blt	r4,r2,1f7c4 <___svfprintf_internal_r+0x11d0>
   1ee74:	42000204 	addi	r8,r8,8
   1ee78:	d9003017 	ldw	r4,192(sp)
   1ee7c:	00802004 	movi	r2,128
   1ee80:	2081b926 	beq	r4,r2,1f568 <___svfprintf_internal_r+0xf74>
   1ee84:	d9402a17 	ldw	r5,168(sp)
   1ee88:	d8802b17 	ldw	r2,172(sp)
   1ee8c:	28adc83a 	sub	r22,r5,r2
   1ee90:	05802f0e 	bge	zero,r22,1ef50 <___svfprintf_internal_r+0x95c>
   1ee94:	07000404 	movi	fp,16
   1ee98:	d8801f17 	ldw	r2,124(sp)
   1ee9c:	e583e20e 	bge	fp,r22,1fe28 <___svfprintf_internal_r+0x1834>
   1eea0:	014000f4 	movhi	r5,3
   1eea4:	29698e84 	addi	r5,r5,-22982
   1eea8:	dc402a15 	stw	r17,168(sp)
   1eeac:	d9402c15 	stw	r5,176(sp)
   1eeb0:	b023883a 	mov	r17,r22
   1eeb4:	050001c4 	movi	r20,7
   1eeb8:	902d883a 	mov	r22,r18
   1eebc:	8025883a 	mov	r18,r16
   1eec0:	dc002d17 	ldw	r16,180(sp)
   1eec4:	00000306 	br	1eed4 <___svfprintf_internal_r+0x8e0>
   1eec8:	8c7ffc04 	addi	r17,r17,-16
   1eecc:	42000204 	addi	r8,r8,8
   1eed0:	e440110e 	bge	fp,r17,1ef18 <___svfprintf_internal_r+0x924>
   1eed4:	18c00404 	addi	r3,r3,16
   1eed8:	10800044 	addi	r2,r2,1
   1eedc:	45400015 	stw	r21,0(r8)
   1eee0:	47000115 	stw	fp,4(r8)
   1eee4:	d8c02015 	stw	r3,128(sp)
   1eee8:	d8801f15 	stw	r2,124(sp)
   1eeec:	a0bff60e 	bge	r20,r2,1eec8 <__alt_data_end+0xfffe06c8>
   1eef0:	d9801e04 	addi	r6,sp,120
   1eef4:	800b883a 	mov	r5,r16
   1eef8:	9809883a 	mov	r4,r19
   1eefc:	00231880 	call	23188 <__ssprint_r>
   1ef00:	103ea31e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1ef04:	8c7ffc04 	addi	r17,r17,-16
   1ef08:	d8c02017 	ldw	r3,128(sp)
   1ef0c:	d8801f17 	ldw	r2,124(sp)
   1ef10:	da000404 	addi	r8,sp,16
   1ef14:	e47fef16 	blt	fp,r17,1eed4 <__alt_data_end+0xfffe06d4>
   1ef18:	9021883a 	mov	r16,r18
   1ef1c:	b025883a 	mov	r18,r22
   1ef20:	882d883a 	mov	r22,r17
   1ef24:	dc402a17 	ldw	r17,168(sp)
   1ef28:	d9002c17 	ldw	r4,176(sp)
   1ef2c:	1d87883a 	add	r3,r3,r22
   1ef30:	10800044 	addi	r2,r2,1
   1ef34:	41000015 	stw	r4,0(r8)
   1ef38:	45800115 	stw	r22,4(r8)
   1ef3c:	d8c02015 	stw	r3,128(sp)
   1ef40:	d8801f15 	stw	r2,124(sp)
   1ef44:	010001c4 	movi	r4,7
   1ef48:	20820e16 	blt	r4,r2,1f784 <___svfprintf_internal_r+0x1190>
   1ef4c:	42000204 	addi	r8,r8,8
   1ef50:	9080400c 	andi	r2,r18,256
   1ef54:	10013a1e 	bne	r2,zero,1f440 <___svfprintf_internal_r+0xe4c>
   1ef58:	d9402b17 	ldw	r5,172(sp)
   1ef5c:	d8801f17 	ldw	r2,124(sp)
   1ef60:	44000015 	stw	r16,0(r8)
   1ef64:	1947883a 	add	r3,r3,r5
   1ef68:	10800044 	addi	r2,r2,1
   1ef6c:	41400115 	stw	r5,4(r8)
   1ef70:	d8c02015 	stw	r3,128(sp)
   1ef74:	d8801f15 	stw	r2,124(sp)
   1ef78:	010001c4 	movi	r4,7
   1ef7c:	2081f316 	blt	r4,r2,1f74c <___svfprintf_internal_r+0x1158>
   1ef80:	42000204 	addi	r8,r8,8
   1ef84:	9480010c 	andi	r18,r18,4
   1ef88:	90003226 	beq	r18,zero,1f054 <___svfprintf_internal_r+0xa60>
   1ef8c:	d9403117 	ldw	r5,196(sp)
   1ef90:	d8802917 	ldw	r2,164(sp)
   1ef94:	28a1c83a 	sub	r16,r5,r2
   1ef98:	04002e0e 	bge	zero,r16,1f054 <___svfprintf_internal_r+0xa60>
   1ef9c:	04400404 	movi	r17,16
   1efa0:	d8801f17 	ldw	r2,124(sp)
   1efa4:	8c04db0e 	bge	r17,r16,20314 <___svfprintf_internal_r+0x1d20>
   1efa8:	014000f4 	movhi	r5,3
   1efac:	29699284 	addi	r5,r5,-22966
   1efb0:	d9403515 	stw	r5,212(sp)
   1efb4:	048001c4 	movi	r18,7
   1efb8:	dd002d17 	ldw	r20,180(sp)
   1efbc:	00000306 	br	1efcc <___svfprintf_internal_r+0x9d8>
   1efc0:	843ffc04 	addi	r16,r16,-16
   1efc4:	42000204 	addi	r8,r8,8
   1efc8:	8c00130e 	bge	r17,r16,1f018 <___svfprintf_internal_r+0xa24>
   1efcc:	010000f4 	movhi	r4,3
   1efd0:	18c00404 	addi	r3,r3,16
   1efd4:	10800044 	addi	r2,r2,1
   1efd8:	21299284 	addi	r4,r4,-22966
   1efdc:	41000015 	stw	r4,0(r8)
   1efe0:	44400115 	stw	r17,4(r8)
   1efe4:	d8c02015 	stw	r3,128(sp)
   1efe8:	d8801f15 	stw	r2,124(sp)
   1efec:	90bff40e 	bge	r18,r2,1efc0 <__alt_data_end+0xfffe07c0>
   1eff0:	d9801e04 	addi	r6,sp,120
   1eff4:	a00b883a 	mov	r5,r20
   1eff8:	9809883a 	mov	r4,r19
   1effc:	00231880 	call	23188 <__ssprint_r>
   1f000:	103e631e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1f004:	843ffc04 	addi	r16,r16,-16
   1f008:	d8c02017 	ldw	r3,128(sp)
   1f00c:	d8801f17 	ldw	r2,124(sp)
   1f010:	da000404 	addi	r8,sp,16
   1f014:	8c3fed16 	blt	r17,r16,1efcc <__alt_data_end+0xfffe07cc>
   1f018:	d9403517 	ldw	r5,212(sp)
   1f01c:	1c07883a 	add	r3,r3,r16
   1f020:	10800044 	addi	r2,r2,1
   1f024:	41400015 	stw	r5,0(r8)
   1f028:	44000115 	stw	r16,4(r8)
   1f02c:	d8c02015 	stw	r3,128(sp)
   1f030:	d8801f15 	stw	r2,124(sp)
   1f034:	010001c4 	movi	r4,7
   1f038:	2080060e 	bge	r4,r2,1f054 <___svfprintf_internal_r+0xa60>
   1f03c:	d9402d17 	ldw	r5,180(sp)
   1f040:	d9801e04 	addi	r6,sp,120
   1f044:	9809883a 	mov	r4,r19
   1f048:	00231880 	call	23188 <__ssprint_r>
   1f04c:	103e501e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1f050:	d8c02017 	ldw	r3,128(sp)
   1f054:	d8803117 	ldw	r2,196(sp)
   1f058:	d9002917 	ldw	r4,164(sp)
   1f05c:	1100010e 	bge	r2,r4,1f064 <___svfprintf_internal_r+0xa70>
   1f060:	2005883a 	mov	r2,r4
   1f064:	d9402f17 	ldw	r5,188(sp)
   1f068:	288b883a 	add	r5,r5,r2
   1f06c:	d9402f15 	stw	r5,188(sp)
   1f070:	1801be1e 	bne	r3,zero,1f76c <___svfprintf_internal_r+0x1178>
   1f074:	b8800007 	ldb	r2,0(r23)
   1f078:	d8001f15 	stw	zero,124(sp)
   1f07c:	da000404 	addi	r8,sp,16
   1f080:	103d891e 	bne	r2,zero,1e6a8 <__alt_data_end+0xfffdfea8>
   1f084:	b823883a 	mov	r17,r23
   1f088:	003d9f06 	br	1e708 <__alt_data_end+0xfffdff08>
   1f08c:	8025883a 	mov	r18,r16
   1f090:	dc002903 	ldbu	r16,164(sp)
   1f094:	e011883a 	mov	r8,fp
   1f098:	84003fcc 	andi	r16,r16,255
   1f09c:	8005e61e 	bne	r16,zero,20838 <___svfprintf_internal_r+0x2244>
   1f0a0:	94800414 	ori	r18,r18,16
   1f0a4:	9080080c 	andi	r2,r18,32
   1f0a8:	10022026 	beq	r2,zero,1f92c <___svfprintf_internal_r+0x1338>
   1f0ac:	d9002e17 	ldw	r4,184(sp)
   1f0b0:	d9402a17 	ldw	r5,168(sp)
   1f0b4:	d8002785 	stb	zero,158(sp)
   1f0b8:	20c00204 	addi	r3,r4,8
   1f0bc:	25000017 	ldw	r20,0(r4)
   1f0c0:	25800117 	ldw	r22,4(r4)
   1f0c4:	2803ad16 	blt	r5,zero,1ff7c <___svfprintf_internal_r+0x1988>
   1f0c8:	013fdfc4 	movi	r4,-129
   1f0cc:	a584b03a 	or	r2,r20,r22
   1f0d0:	d8c02e15 	stw	r3,184(sp)
   1f0d4:	9124703a 	and	r18,r18,r4
   1f0d8:	0039883a 	mov	fp,zero
   1f0dc:	103eb01e 	bne	r2,zero,1eba0 <__alt_data_end+0xfffe03a0>
   1f0e0:	d8802a17 	ldw	r2,168(sp)
   1f0e4:	1002e71e 	bne	r2,zero,1fc84 <___svfprintf_internal_r+0x1690>
   1f0e8:	d8002a15 	stw	zero,168(sp)
   1f0ec:	d8002b15 	stw	zero,172(sp)
   1f0f0:	dc001e04 	addi	r16,sp,120
   1f0f4:	003ef706 	br	1ecd4 <__alt_data_end+0xfffe04d4>
   1f0f8:	8025883a 	mov	r18,r16
   1f0fc:	dc002903 	ldbu	r16,164(sp)
   1f100:	e011883a 	mov	r8,fp
   1f104:	84003fcc 	andi	r16,r16,255
   1f108:	8005c81e 	bne	r16,zero,2082c <___svfprintf_internal_r+0x2238>
   1f10c:	010000f4 	movhi	r4,3
   1f110:	21286904 	addi	r4,r4,-24156
   1f114:	d9003a15 	stw	r4,232(sp)
   1f118:	9080080c 	andi	r2,r18,32
   1f11c:	10007226 	beq	r2,zero,1f2e8 <___svfprintf_internal_r+0xcf4>
   1f120:	d9402e17 	ldw	r5,184(sp)
   1f124:	2d000017 	ldw	r20,0(r5)
   1f128:	2d800117 	ldw	r22,4(r5)
   1f12c:	29400204 	addi	r5,r5,8
   1f130:	d9402e15 	stw	r5,184(sp)
   1f134:	9080004c 	andi	r2,r18,1
   1f138:	1001aa26 	beq	r2,zero,1f7e4 <___svfprintf_internal_r+0x11f0>
   1f13c:	a584b03a 	or	r2,r20,r22
   1f140:	10032526 	beq	r2,zero,1fdd8 <___svfprintf_internal_r+0x17e4>
   1f144:	d8c02a17 	ldw	r3,168(sp)
   1f148:	00800c04 	movi	r2,48
   1f14c:	d8802705 	stb	r2,156(sp)
   1f150:	dc402745 	stb	r17,157(sp)
   1f154:	d8002785 	stb	zero,158(sp)
   1f158:	90800094 	ori	r2,r18,2
   1f15c:	1804a316 	blt	r3,zero,203ec <___svfprintf_internal_r+0x1df8>
   1f160:	00bfdfc4 	movi	r2,-129
   1f164:	90a4703a 	and	r18,r18,r2
   1f168:	94800094 	ori	r18,r18,2
   1f16c:	0039883a 	mov	fp,zero
   1f170:	d9003a17 	ldw	r4,232(sp)
   1f174:	dc001e04 	addi	r16,sp,120
   1f178:	a08003cc 	andi	r2,r20,15
   1f17c:	b006973a 	slli	r3,r22,28
   1f180:	2085883a 	add	r2,r4,r2
   1f184:	a028d13a 	srli	r20,r20,4
   1f188:	10800003 	ldbu	r2,0(r2)
   1f18c:	b02cd13a 	srli	r22,r22,4
   1f190:	843fffc4 	addi	r16,r16,-1
   1f194:	1d28b03a 	or	r20,r3,r20
   1f198:	80800005 	stb	r2,0(r16)
   1f19c:	a584b03a 	or	r2,r20,r22
   1f1a0:	103ff51e 	bne	r2,zero,1f178 <__alt_data_end+0xfffe0978>
   1f1a4:	d8c02817 	ldw	r3,160(sp)
   1f1a8:	1c07c83a 	sub	r3,r3,r16
   1f1ac:	d8c02b15 	stw	r3,172(sp)
   1f1b0:	003ec806 	br	1ecd4 <__alt_data_end+0xfffe04d4>
   1f1b4:	d8c02e17 	ldw	r3,184(sp)
   1f1b8:	d9002e17 	ldw	r4,184(sp)
   1f1bc:	8025883a 	mov	r18,r16
   1f1c0:	18800017 	ldw	r2,0(r3)
   1f1c4:	21000104 	addi	r4,r4,4
   1f1c8:	00c00044 	movi	r3,1
   1f1cc:	e011883a 	mov	r8,fp
   1f1d0:	d8c02915 	stw	r3,164(sp)
   1f1d4:	d8002785 	stb	zero,158(sp)
   1f1d8:	d8801405 	stb	r2,80(sp)
   1f1dc:	d9002e15 	stw	r4,184(sp)
   1f1e0:	d8c02b15 	stw	r3,172(sp)
   1f1e4:	d8002a15 	stw	zero,168(sp)
   1f1e8:	d8003215 	stw	zero,200(sp)
   1f1ec:	dc001404 	addi	r16,sp,80
   1f1f0:	0039883a 	mov	fp,zero
   1f1f4:	003ec406 	br	1ed08 <__alt_data_end+0xfffe0508>
   1f1f8:	8025883a 	mov	r18,r16
   1f1fc:	dc002903 	ldbu	r16,164(sp)
   1f200:	e011883a 	mov	r8,fp
   1f204:	84003fcc 	andi	r16,r16,255
   1f208:	803e8726 	beq	r16,zero,1ec28 <__alt_data_end+0xfffe0428>
   1f20c:	d8c02b03 	ldbu	r3,172(sp)
   1f210:	d8c02785 	stb	r3,158(sp)
   1f214:	003e8406 	br	1ec28 <__alt_data_end+0xfffe0428>
   1f218:	00c00044 	movi	r3,1
   1f21c:	d8c02905 	stb	r3,164(sp)
   1f220:	00c00ac4 	movi	r3,43
   1f224:	d8c02b05 	stb	r3,172(sp)
   1f228:	bc400007 	ldb	r17,0(r23)
   1f22c:	003d4606 	br	1e748 <__alt_data_end+0xfffdff48>
   1f230:	84000814 	ori	r16,r16,32
   1f234:	bc400007 	ldb	r17,0(r23)
   1f238:	003d4306 	br	1e748 <__alt_data_end+0xfffdff48>
   1f23c:	d8802e17 	ldw	r2,184(sp)
   1f240:	8025883a 	mov	r18,r16
   1f244:	d8002785 	stb	zero,158(sp)
   1f248:	14000017 	ldw	r16,0(r2)
   1f24c:	e011883a 	mov	r8,fp
   1f250:	15000104 	addi	r20,r2,4
   1f254:	80042126 	beq	r16,zero,202dc <___svfprintf_internal_r+0x1ce8>
   1f258:	d8c02a17 	ldw	r3,168(sp)
   1f25c:	1803ee16 	blt	r3,zero,20218 <___svfprintf_internal_r+0x1c24>
   1f260:	180d883a 	mov	r6,r3
   1f264:	000b883a 	mov	r5,zero
   1f268:	8009883a 	mov	r4,r16
   1f26c:	df003e15 	stw	fp,248(sp)
   1f270:	0012ecc0 	call	12ecc <memchr>
   1f274:	da003e17 	ldw	r8,248(sp)
   1f278:	10046a26 	beq	r2,zero,20424 <___svfprintf_internal_r+0x1e30>
   1f27c:	1405c83a 	sub	r2,r2,r16
   1f280:	d8802b15 	stw	r2,172(sp)
   1f284:	1003ea16 	blt	r2,zero,20230 <___svfprintf_internal_r+0x1c3c>
   1f288:	df002783 	ldbu	fp,158(sp)
   1f28c:	d8802915 	stw	r2,164(sp)
   1f290:	dd002e15 	stw	r20,184(sp)
   1f294:	d8002a15 	stw	zero,168(sp)
   1f298:	d8003215 	stw	zero,200(sp)
   1f29c:	003e9306 	br	1ecec <__alt_data_end+0xfffe04ec>
   1f2a0:	8025883a 	mov	r18,r16
   1f2a4:	dc002903 	ldbu	r16,164(sp)
   1f2a8:	e011883a 	mov	r8,fp
   1f2ac:	84003fcc 	andi	r16,r16,255
   1f2b0:	803f7c26 	beq	r16,zero,1f0a4 <__alt_data_end+0xfffe08a4>
   1f2b4:	d8c02b03 	ldbu	r3,172(sp)
   1f2b8:	d8c02785 	stb	r3,158(sp)
   1f2bc:	003f7906 	br	1f0a4 <__alt_data_end+0xfffe08a4>
   1f2c0:	8025883a 	mov	r18,r16
   1f2c4:	dc002903 	ldbu	r16,164(sp)
   1f2c8:	e011883a 	mov	r8,fp
   1f2cc:	84003fcc 	andi	r16,r16,255
   1f2d0:	8005741e 	bne	r16,zero,208a4 <___svfprintf_internal_r+0x22b0>
   1f2d4:	010000f4 	movhi	r4,3
   1f2d8:	21286e04 	addi	r4,r4,-24136
   1f2dc:	d9003a15 	stw	r4,232(sp)
   1f2e0:	9080080c 	andi	r2,r18,32
   1f2e4:	103f8e1e 	bne	r2,zero,1f120 <__alt_data_end+0xfffe0920>
   1f2e8:	9080040c 	andi	r2,r18,16
   1f2ec:	1002a726 	beq	r2,zero,1fd8c <___svfprintf_internal_r+0x1798>
   1f2f0:	d8802e17 	ldw	r2,184(sp)
   1f2f4:	002d883a 	mov	r22,zero
   1f2f8:	15000017 	ldw	r20,0(r2)
   1f2fc:	10800104 	addi	r2,r2,4
   1f300:	d8802e15 	stw	r2,184(sp)
   1f304:	003f8b06 	br	1f134 <__alt_data_end+0xfffe0934>
   1f308:	84000054 	ori	r16,r16,1
   1f30c:	bc400007 	ldb	r17,0(r23)
   1f310:	003d0d06 	br	1e748 <__alt_data_end+0xfffdff48>
   1f314:	d8802b07 	ldb	r2,172(sp)
   1f318:	1002a41e 	bne	r2,zero,1fdac <___svfprintf_internal_r+0x17b8>
   1f31c:	00c00044 	movi	r3,1
   1f320:	d8c02905 	stb	r3,164(sp)
   1f324:	00c00804 	movi	r3,32
   1f328:	d8c02b05 	stb	r3,172(sp)
   1f32c:	bc400007 	ldb	r17,0(r23)
   1f330:	003d0506 	br	1e748 <__alt_data_end+0xfffdff48>
   1f334:	8025883a 	mov	r18,r16
   1f338:	dc002903 	ldbu	r16,164(sp)
   1f33c:	e011883a 	mov	r8,fp
   1f340:	84003fcc 	andi	r16,r16,255
   1f344:	803e0626 	beq	r16,zero,1eb60 <__alt_data_end+0xfffe0360>
   1f348:	d8c02b03 	ldbu	r3,172(sp)
   1f34c:	d8c02785 	stb	r3,158(sp)
   1f350:	003e0306 	br	1eb60 <__alt_data_end+0xfffe0360>
   1f354:	bc400007 	ldb	r17,0(r23)
   1f358:	00801b04 	movi	r2,108
   1f35c:	88830a26 	beq	r17,r2,1ff88 <___svfprintf_internal_r+0x1994>
   1f360:	84000414 	ori	r16,r16,16
   1f364:	003cf806 	br	1e748 <__alt_data_end+0xfffdff48>
   1f368:	8025883a 	mov	r18,r16
   1f36c:	dc002903 	ldbu	r16,164(sp)
   1f370:	e011883a 	mov	r8,fp
   1f374:	84003fcc 	andi	r16,r16,255
   1f378:	8005471e 	bne	r16,zero,20898 <___svfprintf_internal_r+0x22a4>
   1f37c:	9080080c 	andi	r2,r18,32
   1f380:	10028c26 	beq	r2,zero,1fdb4 <___svfprintf_internal_r+0x17c0>
   1f384:	d9002e17 	ldw	r4,184(sp)
   1f388:	d9402f17 	ldw	r5,188(sp)
   1f38c:	20800017 	ldw	r2,0(r4)
   1f390:	2807d7fa 	srai	r3,r5,31
   1f394:	21000104 	addi	r4,r4,4
   1f398:	d9002e15 	stw	r4,184(sp)
   1f39c:	11400015 	stw	r5,0(r2)
   1f3a0:	10c00115 	stw	r3,4(r2)
   1f3a4:	003cbe06 	br	1e6a0 <__alt_data_end+0xfffdfea0>
   1f3a8:	84001014 	ori	r16,r16,64
   1f3ac:	bc400007 	ldb	r17,0(r23)
   1f3b0:	003ce506 	br	1e748 <__alt_data_end+0xfffdff48>
   1f3b4:	010000f4 	movhi	r4,3
   1f3b8:	21286e04 	addi	r4,r4,-24136
   1f3bc:	0039883a 	mov	fp,zero
   1f3c0:	d9003a15 	stw	r4,232(sp)
   1f3c4:	04401e04 	movi	r17,120
   1f3c8:	003f6906 	br	1f170 <__alt_data_end+0xfffe0970>
   1f3cc:	8025883a 	mov	r18,r16
   1f3d0:	dc002903 	ldbu	r16,164(sp)
   1f3d4:	e011883a 	mov	r8,fp
   1f3d8:	84003fcc 	andi	r16,r16,255
   1f3dc:	8005261e 	bne	r16,zero,20878 <___svfprintf_internal_r+0x2284>
   1f3e0:	883d6526 	beq	r17,zero,1e978 <__alt_data_end+0xfffe0178>
   1f3e4:	00c00044 	movi	r3,1
   1f3e8:	d8c02915 	stw	r3,164(sp)
   1f3ec:	dc401405 	stb	r17,80(sp)
   1f3f0:	d8002785 	stb	zero,158(sp)
   1f3f4:	003f7a06 	br	1f1e0 <__alt_data_end+0xfffe09e0>
   1f3f8:	010000f4 	movhi	r4,3
   1f3fc:	21286e04 	addi	r4,r4,-24136
   1f400:	d9003a15 	stw	r4,232(sp)
   1f404:	d8c02e15 	stw	r3,184(sp)
   1f408:	1025883a 	mov	r18,r2
   1f40c:	04401e04 	movi	r17,120
   1f410:	a584b03a 	or	r2,r20,r22
   1f414:	1000fa1e 	bne	r2,zero,1f800 <___svfprintf_internal_r+0x120c>
   1f418:	0039883a 	mov	fp,zero
   1f41c:	00800084 	movi	r2,2
   1f420:	10803fcc 	andi	r2,r2,255
   1f424:	00c00044 	movi	r3,1
   1f428:	10c21626 	beq	r2,r3,1fc84 <___svfprintf_internal_r+0x1690>
   1f42c:	00c00084 	movi	r3,2
   1f430:	10fe0e1e 	bne	r2,r3,1ec6c <__alt_data_end+0xfffe046c>
   1f434:	003d4606 	br	1e950 <__alt_data_end+0xfffe0150>
   1f438:	d8c02017 	ldw	r3,128(sp)
   1f43c:	003e7306 	br	1ee0c <__alt_data_end+0xfffe060c>
   1f440:	00801944 	movi	r2,101
   1f444:	14407c0e 	bge	r2,r17,1f638 <___svfprintf_internal_r+0x1044>
   1f448:	d9003617 	ldw	r4,216(sp)
   1f44c:	d9403717 	ldw	r5,220(sp)
   1f450:	000d883a 	mov	r6,zero
   1f454:	000f883a 	mov	r7,zero
   1f458:	d8c03d15 	stw	r3,244(sp)
   1f45c:	da003e15 	stw	r8,248(sp)
   1f460:	00274240 	call	27424 <__eqdf2>
   1f464:	d8c03d17 	ldw	r3,244(sp)
   1f468:	da003e17 	ldw	r8,248(sp)
   1f46c:	1000f51e 	bne	r2,zero,1f844 <___svfprintf_internal_r+0x1250>
   1f470:	d8801f17 	ldw	r2,124(sp)
   1f474:	010000f4 	movhi	r4,3
   1f478:	21287504 	addi	r4,r4,-24108
   1f47c:	18c00044 	addi	r3,r3,1
   1f480:	10800044 	addi	r2,r2,1
   1f484:	41000015 	stw	r4,0(r8)
   1f488:	01000044 	movi	r4,1
   1f48c:	41000115 	stw	r4,4(r8)
   1f490:	d8c02015 	stw	r3,128(sp)
   1f494:	d8801f15 	stw	r2,124(sp)
   1f498:	010001c4 	movi	r4,7
   1f49c:	20826616 	blt	r4,r2,1fe38 <___svfprintf_internal_r+0x1844>
   1f4a0:	42000204 	addi	r8,r8,8
   1f4a4:	d8802617 	ldw	r2,152(sp)
   1f4a8:	d9403317 	ldw	r5,204(sp)
   1f4ac:	11400216 	blt	r2,r5,1f4b8 <___svfprintf_internal_r+0xec4>
   1f4b0:	9080004c 	andi	r2,r18,1
   1f4b4:	103eb326 	beq	r2,zero,1ef84 <__alt_data_end+0xfffe0784>
   1f4b8:	d8803817 	ldw	r2,224(sp)
   1f4bc:	d9003417 	ldw	r4,208(sp)
   1f4c0:	d9403817 	ldw	r5,224(sp)
   1f4c4:	1887883a 	add	r3,r3,r2
   1f4c8:	d8801f17 	ldw	r2,124(sp)
   1f4cc:	41000015 	stw	r4,0(r8)
   1f4d0:	41400115 	stw	r5,4(r8)
   1f4d4:	10800044 	addi	r2,r2,1
   1f4d8:	d8c02015 	stw	r3,128(sp)
   1f4dc:	d8801f15 	stw	r2,124(sp)
   1f4e0:	010001c4 	movi	r4,7
   1f4e4:	2082af16 	blt	r4,r2,1ffa4 <___svfprintf_internal_r+0x19b0>
   1f4e8:	42000204 	addi	r8,r8,8
   1f4ec:	d8803317 	ldw	r2,204(sp)
   1f4f0:	143fffc4 	addi	r16,r2,-1
   1f4f4:	043ea30e 	bge	zero,r16,1ef84 <__alt_data_end+0xfffe0784>
   1f4f8:	04400404 	movi	r17,16
   1f4fc:	d8801f17 	ldw	r2,124(sp)
   1f500:	8c00860e 	bge	r17,r16,1f71c <___svfprintf_internal_r+0x1128>
   1f504:	014000f4 	movhi	r5,3
   1f508:	29698e84 	addi	r5,r5,-22982
   1f50c:	d9402c15 	stw	r5,176(sp)
   1f510:	058001c4 	movi	r22,7
   1f514:	dd002d17 	ldw	r20,180(sp)
   1f518:	00000306 	br	1f528 <___svfprintf_internal_r+0xf34>
   1f51c:	42000204 	addi	r8,r8,8
   1f520:	843ffc04 	addi	r16,r16,-16
   1f524:	8c00800e 	bge	r17,r16,1f728 <___svfprintf_internal_r+0x1134>
   1f528:	18c00404 	addi	r3,r3,16
   1f52c:	10800044 	addi	r2,r2,1
   1f530:	45400015 	stw	r21,0(r8)
   1f534:	44400115 	stw	r17,4(r8)
   1f538:	d8c02015 	stw	r3,128(sp)
   1f53c:	d8801f15 	stw	r2,124(sp)
   1f540:	b0bff60e 	bge	r22,r2,1f51c <__alt_data_end+0xfffe0d1c>
   1f544:	d9801e04 	addi	r6,sp,120
   1f548:	a00b883a 	mov	r5,r20
   1f54c:	9809883a 	mov	r4,r19
   1f550:	00231880 	call	23188 <__ssprint_r>
   1f554:	103d0e1e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1f558:	d8c02017 	ldw	r3,128(sp)
   1f55c:	d8801f17 	ldw	r2,124(sp)
   1f560:	da000404 	addi	r8,sp,16
   1f564:	003fee06 	br	1f520 <__alt_data_end+0xfffe0d20>
   1f568:	d9403117 	ldw	r5,196(sp)
   1f56c:	d8802917 	ldw	r2,164(sp)
   1f570:	28adc83a 	sub	r22,r5,r2
   1f574:	05be430e 	bge	zero,r22,1ee84 <__alt_data_end+0xfffe0684>
   1f578:	07000404 	movi	fp,16
   1f57c:	d8801f17 	ldw	r2,124(sp)
   1f580:	e583a20e 	bge	fp,r22,2040c <___svfprintf_internal_r+0x1e18>
   1f584:	014000f4 	movhi	r5,3
   1f588:	29698e84 	addi	r5,r5,-22982
   1f58c:	dc403015 	stw	r17,192(sp)
   1f590:	d9402c15 	stw	r5,176(sp)
   1f594:	b023883a 	mov	r17,r22
   1f598:	050001c4 	movi	r20,7
   1f59c:	902d883a 	mov	r22,r18
   1f5a0:	8025883a 	mov	r18,r16
   1f5a4:	dc002d17 	ldw	r16,180(sp)
   1f5a8:	00000306 	br	1f5b8 <___svfprintf_internal_r+0xfc4>
   1f5ac:	8c7ffc04 	addi	r17,r17,-16
   1f5b0:	42000204 	addi	r8,r8,8
   1f5b4:	e440110e 	bge	fp,r17,1f5fc <___svfprintf_internal_r+0x1008>
   1f5b8:	18c00404 	addi	r3,r3,16
   1f5bc:	10800044 	addi	r2,r2,1
   1f5c0:	45400015 	stw	r21,0(r8)
   1f5c4:	47000115 	stw	fp,4(r8)
   1f5c8:	d8c02015 	stw	r3,128(sp)
   1f5cc:	d8801f15 	stw	r2,124(sp)
   1f5d0:	a0bff60e 	bge	r20,r2,1f5ac <__alt_data_end+0xfffe0dac>
   1f5d4:	d9801e04 	addi	r6,sp,120
   1f5d8:	800b883a 	mov	r5,r16
   1f5dc:	9809883a 	mov	r4,r19
   1f5e0:	00231880 	call	23188 <__ssprint_r>
   1f5e4:	103cea1e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1f5e8:	8c7ffc04 	addi	r17,r17,-16
   1f5ec:	d8c02017 	ldw	r3,128(sp)
   1f5f0:	d8801f17 	ldw	r2,124(sp)
   1f5f4:	da000404 	addi	r8,sp,16
   1f5f8:	e47fef16 	blt	fp,r17,1f5b8 <__alt_data_end+0xfffe0db8>
   1f5fc:	9021883a 	mov	r16,r18
   1f600:	b025883a 	mov	r18,r22
   1f604:	882d883a 	mov	r22,r17
   1f608:	dc403017 	ldw	r17,192(sp)
   1f60c:	d9002c17 	ldw	r4,176(sp)
   1f610:	1d87883a 	add	r3,r3,r22
   1f614:	10800044 	addi	r2,r2,1
   1f618:	41000015 	stw	r4,0(r8)
   1f61c:	45800115 	stw	r22,4(r8)
   1f620:	d8c02015 	stw	r3,128(sp)
   1f624:	d8801f15 	stw	r2,124(sp)
   1f628:	010001c4 	movi	r4,7
   1f62c:	20819a16 	blt	r4,r2,1fc98 <___svfprintf_internal_r+0x16a4>
   1f630:	42000204 	addi	r8,r8,8
   1f634:	003e1306 	br	1ee84 <__alt_data_end+0xfffe0684>
   1f638:	d9403317 	ldw	r5,204(sp)
   1f63c:	00800044 	movi	r2,1
   1f640:	18c00044 	addi	r3,r3,1
   1f644:	1141710e 	bge	r2,r5,1fc0c <___svfprintf_internal_r+0x1618>
   1f648:	dc401f17 	ldw	r17,124(sp)
   1f64c:	00800044 	movi	r2,1
   1f650:	40800115 	stw	r2,4(r8)
   1f654:	8c400044 	addi	r17,r17,1
   1f658:	44000015 	stw	r16,0(r8)
   1f65c:	d8c02015 	stw	r3,128(sp)
   1f660:	dc401f15 	stw	r17,124(sp)
   1f664:	008001c4 	movi	r2,7
   1f668:	14417416 	blt	r2,r17,1fc3c <___svfprintf_internal_r+0x1648>
   1f66c:	42000204 	addi	r8,r8,8
   1f670:	d8803817 	ldw	r2,224(sp)
   1f674:	d9003417 	ldw	r4,208(sp)
   1f678:	8c400044 	addi	r17,r17,1
   1f67c:	10c7883a 	add	r3,r2,r3
   1f680:	40800115 	stw	r2,4(r8)
   1f684:	41000015 	stw	r4,0(r8)
   1f688:	d8c02015 	stw	r3,128(sp)
   1f68c:	dc401f15 	stw	r17,124(sp)
   1f690:	008001c4 	movi	r2,7
   1f694:	14417216 	blt	r2,r17,1fc60 <___svfprintf_internal_r+0x166c>
   1f698:	45800204 	addi	r22,r8,8
   1f69c:	d9003617 	ldw	r4,216(sp)
   1f6a0:	d9403717 	ldw	r5,220(sp)
   1f6a4:	000d883a 	mov	r6,zero
   1f6a8:	000f883a 	mov	r7,zero
   1f6ac:	d8c03d15 	stw	r3,244(sp)
   1f6b0:	00274240 	call	27424 <__eqdf2>
   1f6b4:	d8c03d17 	ldw	r3,244(sp)
   1f6b8:	1000b326 	beq	r2,zero,1f988 <___svfprintf_internal_r+0x1394>
   1f6bc:	d9403317 	ldw	r5,204(sp)
   1f6c0:	84000044 	addi	r16,r16,1
   1f6c4:	8c400044 	addi	r17,r17,1
   1f6c8:	28bfffc4 	addi	r2,r5,-1
   1f6cc:	1887883a 	add	r3,r3,r2
   1f6d0:	b0800115 	stw	r2,4(r22)
   1f6d4:	b4000015 	stw	r16,0(r22)
   1f6d8:	d8c02015 	stw	r3,128(sp)
   1f6dc:	dc401f15 	stw	r17,124(sp)
   1f6e0:	008001c4 	movi	r2,7
   1f6e4:	1440d216 	blt	r2,r17,1fa30 <___svfprintf_internal_r+0x143c>
   1f6e8:	b5800204 	addi	r22,r22,8
   1f6ec:	d9003b17 	ldw	r4,236(sp)
   1f6f0:	df0022c4 	addi	fp,sp,139
   1f6f4:	8c400044 	addi	r17,r17,1
   1f6f8:	20c7883a 	add	r3,r4,r3
   1f6fc:	b7000015 	stw	fp,0(r22)
   1f700:	b1000115 	stw	r4,4(r22)
   1f704:	d8c02015 	stw	r3,128(sp)
   1f708:	dc401f15 	stw	r17,124(sp)
   1f70c:	008001c4 	movi	r2,7
   1f710:	14400e16 	blt	r2,r17,1f74c <___svfprintf_internal_r+0x1158>
   1f714:	b2000204 	addi	r8,r22,8
   1f718:	003e1a06 	br	1ef84 <__alt_data_end+0xfffe0784>
   1f71c:	010000f4 	movhi	r4,3
   1f720:	21298e84 	addi	r4,r4,-22982
   1f724:	d9002c15 	stw	r4,176(sp)
   1f728:	d9002c17 	ldw	r4,176(sp)
   1f72c:	1c07883a 	add	r3,r3,r16
   1f730:	44000115 	stw	r16,4(r8)
   1f734:	41000015 	stw	r4,0(r8)
   1f738:	10800044 	addi	r2,r2,1
   1f73c:	d8c02015 	stw	r3,128(sp)
   1f740:	d8801f15 	stw	r2,124(sp)
   1f744:	010001c4 	movi	r4,7
   1f748:	20be0d0e 	bge	r4,r2,1ef80 <__alt_data_end+0xfffe0780>
   1f74c:	d9402d17 	ldw	r5,180(sp)
   1f750:	d9801e04 	addi	r6,sp,120
   1f754:	9809883a 	mov	r4,r19
   1f758:	00231880 	call	23188 <__ssprint_r>
   1f75c:	103c8c1e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1f760:	d8c02017 	ldw	r3,128(sp)
   1f764:	da000404 	addi	r8,sp,16
   1f768:	003e0606 	br	1ef84 <__alt_data_end+0xfffe0784>
   1f76c:	d9402d17 	ldw	r5,180(sp)
   1f770:	d9801e04 	addi	r6,sp,120
   1f774:	9809883a 	mov	r4,r19
   1f778:	00231880 	call	23188 <__ssprint_r>
   1f77c:	103e3d26 	beq	r2,zero,1f074 <__alt_data_end+0xfffe0874>
   1f780:	003c8306 	br	1e990 <__alt_data_end+0xfffe0190>
   1f784:	d9402d17 	ldw	r5,180(sp)
   1f788:	d9801e04 	addi	r6,sp,120
   1f78c:	9809883a 	mov	r4,r19
   1f790:	00231880 	call	23188 <__ssprint_r>
   1f794:	103c7e1e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1f798:	d8c02017 	ldw	r3,128(sp)
   1f79c:	da000404 	addi	r8,sp,16
   1f7a0:	003deb06 	br	1ef50 <__alt_data_end+0xfffe0750>
   1f7a4:	d9402d17 	ldw	r5,180(sp)
   1f7a8:	d9801e04 	addi	r6,sp,120
   1f7ac:	9809883a 	mov	r4,r19
   1f7b0:	00231880 	call	23188 <__ssprint_r>
   1f7b4:	103c761e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1f7b8:	d8c02017 	ldw	r3,128(sp)
   1f7bc:	da000404 	addi	r8,sp,16
   1f7c0:	003d9f06 	br	1ee40 <__alt_data_end+0xfffe0640>
   1f7c4:	d9402d17 	ldw	r5,180(sp)
   1f7c8:	d9801e04 	addi	r6,sp,120
   1f7cc:	9809883a 	mov	r4,r19
   1f7d0:	00231880 	call	23188 <__ssprint_r>
   1f7d4:	103c6e1e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1f7d8:	d8c02017 	ldw	r3,128(sp)
   1f7dc:	da000404 	addi	r8,sp,16
   1f7e0:	003da506 	br	1ee78 <__alt_data_end+0xfffe0678>
   1f7e4:	d9402a17 	ldw	r5,168(sp)
   1f7e8:	d8002785 	stb	zero,158(sp)
   1f7ec:	283f0816 	blt	r5,zero,1f410 <__alt_data_end+0xfffe0c10>
   1f7f0:	00ffdfc4 	movi	r3,-129
   1f7f4:	a584b03a 	or	r2,r20,r22
   1f7f8:	90e4703a 	and	r18,r18,r3
   1f7fc:	103c5126 	beq	r2,zero,1e944 <__alt_data_end+0xfffe0144>
   1f800:	0039883a 	mov	fp,zero
   1f804:	003e5a06 	br	1f170 <__alt_data_end+0xfffe0970>
   1f808:	9080040c 	andi	r2,r18,16
   1f80c:	10013d26 	beq	r2,zero,1fd04 <___svfprintf_internal_r+0x1710>
   1f810:	d8c02e17 	ldw	r3,184(sp)
   1f814:	d9002a17 	ldw	r4,168(sp)
   1f818:	d8002785 	stb	zero,158(sp)
   1f81c:	18800104 	addi	r2,r3,4
   1f820:	1d000017 	ldw	r20,0(r3)
   1f824:	002d883a 	mov	r22,zero
   1f828:	20013f16 	blt	r4,zero,1fd28 <___svfprintf_internal_r+0x1734>
   1f82c:	00ffdfc4 	movi	r3,-129
   1f830:	d8802e15 	stw	r2,184(sp)
   1f834:	90e4703a 	and	r18,r18,r3
   1f838:	a03d0926 	beq	r20,zero,1ec60 <__alt_data_end+0xfffe0460>
   1f83c:	0039883a 	mov	fp,zero
   1f840:	003d0c06 	br	1ec74 <__alt_data_end+0xfffe0474>
   1f844:	dc402617 	ldw	r17,152(sp)
   1f848:	0441830e 	bge	zero,r17,1fe58 <___svfprintf_internal_r+0x1864>
   1f84c:	dc403217 	ldw	r17,200(sp)
   1f850:	d8803317 	ldw	r2,204(sp)
   1f854:	1440010e 	bge	r2,r17,1f85c <___svfprintf_internal_r+0x1268>
   1f858:	1023883a 	mov	r17,r2
   1f85c:	04400a0e 	bge	zero,r17,1f888 <___svfprintf_internal_r+0x1294>
   1f860:	d8801f17 	ldw	r2,124(sp)
   1f864:	1c47883a 	add	r3,r3,r17
   1f868:	44000015 	stw	r16,0(r8)
   1f86c:	10800044 	addi	r2,r2,1
   1f870:	44400115 	stw	r17,4(r8)
   1f874:	d8c02015 	stw	r3,128(sp)
   1f878:	d8801f15 	stw	r2,124(sp)
   1f87c:	010001c4 	movi	r4,7
   1f880:	20827516 	blt	r4,r2,20258 <___svfprintf_internal_r+0x1c64>
   1f884:	42000204 	addi	r8,r8,8
   1f888:	88027b16 	blt	r17,zero,20278 <___svfprintf_internal_r+0x1c84>
   1f88c:	d9003217 	ldw	r4,200(sp)
   1f890:	2463c83a 	sub	r17,r4,r17
   1f894:	0440990e 	bge	zero,r17,1fafc <___svfprintf_internal_r+0x1508>
   1f898:	05800404 	movi	r22,16
   1f89c:	d8801f17 	ldw	r2,124(sp)
   1f8a0:	b441530e 	bge	r22,r17,1fdf0 <___svfprintf_internal_r+0x17fc>
   1f8a4:	010000f4 	movhi	r4,3
   1f8a8:	21298e84 	addi	r4,r4,-22982
   1f8ac:	d9002c15 	stw	r4,176(sp)
   1f8b0:	070001c4 	movi	fp,7
   1f8b4:	dd002d17 	ldw	r20,180(sp)
   1f8b8:	00000306 	br	1f8c8 <___svfprintf_internal_r+0x12d4>
   1f8bc:	42000204 	addi	r8,r8,8
   1f8c0:	8c7ffc04 	addi	r17,r17,-16
   1f8c4:	b4414d0e 	bge	r22,r17,1fdfc <___svfprintf_internal_r+0x1808>
   1f8c8:	18c00404 	addi	r3,r3,16
   1f8cc:	10800044 	addi	r2,r2,1
   1f8d0:	45400015 	stw	r21,0(r8)
   1f8d4:	45800115 	stw	r22,4(r8)
   1f8d8:	d8c02015 	stw	r3,128(sp)
   1f8dc:	d8801f15 	stw	r2,124(sp)
   1f8e0:	e0bff60e 	bge	fp,r2,1f8bc <__alt_data_end+0xfffe10bc>
   1f8e4:	d9801e04 	addi	r6,sp,120
   1f8e8:	a00b883a 	mov	r5,r20
   1f8ec:	9809883a 	mov	r4,r19
   1f8f0:	00231880 	call	23188 <__ssprint_r>
   1f8f4:	103c261e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1f8f8:	d8c02017 	ldw	r3,128(sp)
   1f8fc:	d8801f17 	ldw	r2,124(sp)
   1f900:	da000404 	addi	r8,sp,16
   1f904:	003fee06 	br	1f8c0 <__alt_data_end+0xfffe10c0>
   1f908:	d9402d17 	ldw	r5,180(sp)
   1f90c:	d9801e04 	addi	r6,sp,120
   1f910:	9809883a 	mov	r4,r19
   1f914:	00231880 	call	23188 <__ssprint_r>
   1f918:	103c1d1e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1f91c:	d8c02017 	ldw	r3,128(sp)
   1f920:	df002787 	ldb	fp,158(sp)
   1f924:	da000404 	addi	r8,sp,16
   1f928:	003d3806 	br	1ee0c <__alt_data_end+0xfffe060c>
   1f92c:	9080040c 	andi	r2,r18,16
   1f930:	10005c26 	beq	r2,zero,1faa4 <___svfprintf_internal_r+0x14b0>
   1f934:	d8c02e17 	ldw	r3,184(sp)
   1f938:	d9002a17 	ldw	r4,168(sp)
   1f93c:	d8002785 	stb	zero,158(sp)
   1f940:	18800104 	addi	r2,r3,4
   1f944:	1d000017 	ldw	r20,0(r3)
   1f948:	002d883a 	mov	r22,zero
   1f94c:	20005e16 	blt	r4,zero,1fac8 <___svfprintf_internal_r+0x14d4>
   1f950:	00ffdfc4 	movi	r3,-129
   1f954:	d8802e15 	stw	r2,184(sp)
   1f958:	90e4703a 	and	r18,r18,r3
   1f95c:	0039883a 	mov	fp,zero
   1f960:	a03ddf26 	beq	r20,zero,1f0e0 <__alt_data_end+0xfffe08e0>
   1f964:	00800244 	movi	r2,9
   1f968:	153c8e36 	bltu	r2,r20,1eba4 <__alt_data_end+0xfffe03a4>
   1f96c:	a5000c04 	addi	r20,r20,48
   1f970:	dc001dc4 	addi	r16,sp,119
   1f974:	dd001dc5 	stb	r20,119(sp)
   1f978:	d8c02817 	ldw	r3,160(sp)
   1f97c:	1c07c83a 	sub	r3,r3,r16
   1f980:	d8c02b15 	stw	r3,172(sp)
   1f984:	003cd306 	br	1ecd4 <__alt_data_end+0xfffe04d4>
   1f988:	d8803317 	ldw	r2,204(sp)
   1f98c:	143fffc4 	addi	r16,r2,-1
   1f990:	043f560e 	bge	zero,r16,1f6ec <__alt_data_end+0xfffe0eec>
   1f994:	07000404 	movi	fp,16
   1f998:	e403530e 	bge	fp,r16,206e8 <___svfprintf_internal_r+0x20f4>
   1f99c:	014000f4 	movhi	r5,3
   1f9a0:	29698e84 	addi	r5,r5,-22982
   1f9a4:	d9402c15 	stw	r5,176(sp)
   1f9a8:	01c001c4 	movi	r7,7
   1f9ac:	dd002d17 	ldw	r20,180(sp)
   1f9b0:	00000306 	br	1f9c0 <___svfprintf_internal_r+0x13cc>
   1f9b4:	843ffc04 	addi	r16,r16,-16
   1f9b8:	b5800204 	addi	r22,r22,8
   1f9bc:	e400130e 	bge	fp,r16,1fa0c <___svfprintf_internal_r+0x1418>
   1f9c0:	18c00404 	addi	r3,r3,16
   1f9c4:	8c400044 	addi	r17,r17,1
   1f9c8:	b5400015 	stw	r21,0(r22)
   1f9cc:	b7000115 	stw	fp,4(r22)
   1f9d0:	d8c02015 	stw	r3,128(sp)
   1f9d4:	dc401f15 	stw	r17,124(sp)
   1f9d8:	3c7ff60e 	bge	r7,r17,1f9b4 <__alt_data_end+0xfffe11b4>
   1f9dc:	d9801e04 	addi	r6,sp,120
   1f9e0:	a00b883a 	mov	r5,r20
   1f9e4:	9809883a 	mov	r4,r19
   1f9e8:	d9c03d15 	stw	r7,244(sp)
   1f9ec:	00231880 	call	23188 <__ssprint_r>
   1f9f0:	d9c03d17 	ldw	r7,244(sp)
   1f9f4:	103be61e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1f9f8:	843ffc04 	addi	r16,r16,-16
   1f9fc:	d8c02017 	ldw	r3,128(sp)
   1fa00:	dc401f17 	ldw	r17,124(sp)
   1fa04:	dd800404 	addi	r22,sp,16
   1fa08:	e43fed16 	blt	fp,r16,1f9c0 <__alt_data_end+0xfffe11c0>
   1fa0c:	d8802c17 	ldw	r2,176(sp)
   1fa10:	1c07883a 	add	r3,r3,r16
   1fa14:	8c400044 	addi	r17,r17,1
   1fa18:	b0800015 	stw	r2,0(r22)
   1fa1c:	b4000115 	stw	r16,4(r22)
   1fa20:	d8c02015 	stw	r3,128(sp)
   1fa24:	dc401f15 	stw	r17,124(sp)
   1fa28:	008001c4 	movi	r2,7
   1fa2c:	147f2e0e 	bge	r2,r17,1f6e8 <__alt_data_end+0xfffe0ee8>
   1fa30:	d9402d17 	ldw	r5,180(sp)
   1fa34:	d9801e04 	addi	r6,sp,120
   1fa38:	9809883a 	mov	r4,r19
   1fa3c:	00231880 	call	23188 <__ssprint_r>
   1fa40:	103bd31e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1fa44:	d8c02017 	ldw	r3,128(sp)
   1fa48:	dc401f17 	ldw	r17,124(sp)
   1fa4c:	dd800404 	addi	r22,sp,16
   1fa50:	003f2606 	br	1f6ec <__alt_data_end+0xfffe0eec>
   1fa54:	9080040c 	andi	r2,r18,16
   1fa58:	1000c326 	beq	r2,zero,1fd68 <___svfprintf_internal_r+0x1774>
   1fa5c:	d9402e17 	ldw	r5,184(sp)
   1fa60:	2d000017 	ldw	r20,0(r5)
   1fa64:	29400104 	addi	r5,r5,4
   1fa68:	d9402e15 	stw	r5,184(sp)
   1fa6c:	a02dd7fa 	srai	r22,r20,31
   1fa70:	b005883a 	mov	r2,r22
   1fa74:	103c430e 	bge	r2,zero,1eb84 <__alt_data_end+0xfffe0384>
   1fa78:	d9402a17 	ldw	r5,168(sp)
   1fa7c:	0529c83a 	sub	r20,zero,r20
   1fa80:	07000b44 	movi	fp,45
   1fa84:	a004c03a 	cmpne	r2,r20,zero
   1fa88:	05adc83a 	sub	r22,zero,r22
   1fa8c:	df002785 	stb	fp,158(sp)
   1fa90:	b0adc83a 	sub	r22,r22,r2
   1fa94:	28022e16 	blt	r5,zero,20350 <___svfprintf_internal_r+0x1d5c>
   1fa98:	00bfdfc4 	movi	r2,-129
   1fa9c:	90a4703a 	and	r18,r18,r2
   1faa0:	003c3f06 	br	1eba0 <__alt_data_end+0xfffe03a0>
   1faa4:	9080100c 	andi	r2,r18,64
   1faa8:	d8002785 	stb	zero,158(sp)
   1faac:	10012526 	beq	r2,zero,1ff44 <___svfprintf_internal_r+0x1950>
   1fab0:	d9402e17 	ldw	r5,184(sp)
   1fab4:	d8c02a17 	ldw	r3,168(sp)
   1fab8:	002d883a 	mov	r22,zero
   1fabc:	28800104 	addi	r2,r5,4
   1fac0:	2d00000b 	ldhu	r20,0(r5)
   1fac4:	183fa20e 	bge	r3,zero,1f950 <__alt_data_end+0xfffe1150>
   1fac8:	d8802e15 	stw	r2,184(sp)
   1facc:	0039883a 	mov	fp,zero
   1fad0:	a584b03a 	or	r2,r20,r22
   1fad4:	103c321e 	bne	r2,zero,1eba0 <__alt_data_end+0xfffe03a0>
   1fad8:	00800044 	movi	r2,1
   1fadc:	003e5006 	br	1f420 <__alt_data_end+0xfffe0c20>
   1fae0:	d9402d17 	ldw	r5,180(sp)
   1fae4:	d9801e04 	addi	r6,sp,120
   1fae8:	9809883a 	mov	r4,r19
   1faec:	00231880 	call	23188 <__ssprint_r>
   1faf0:	103ba71e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1faf4:	d8c02017 	ldw	r3,128(sp)
   1faf8:	da000404 	addi	r8,sp,16
   1fafc:	d9003217 	ldw	r4,200(sp)
   1fb00:	d8802617 	ldw	r2,152(sp)
   1fb04:	d9403317 	ldw	r5,204(sp)
   1fb08:	8123883a 	add	r17,r16,r4
   1fb0c:	11400216 	blt	r2,r5,1fb18 <___svfprintf_internal_r+0x1524>
   1fb10:	9100004c 	andi	r4,r18,1
   1fb14:	20000d26 	beq	r4,zero,1fb4c <___svfprintf_internal_r+0x1558>
   1fb18:	d9003817 	ldw	r4,224(sp)
   1fb1c:	d9403417 	ldw	r5,208(sp)
   1fb20:	1907883a 	add	r3,r3,r4
   1fb24:	d9001f17 	ldw	r4,124(sp)
   1fb28:	41400015 	stw	r5,0(r8)
   1fb2c:	d9403817 	ldw	r5,224(sp)
   1fb30:	21000044 	addi	r4,r4,1
   1fb34:	d8c02015 	stw	r3,128(sp)
   1fb38:	41400115 	stw	r5,4(r8)
   1fb3c:	d9001f15 	stw	r4,124(sp)
   1fb40:	014001c4 	movi	r5,7
   1fb44:	2901dc16 	blt	r5,r4,202b8 <___svfprintf_internal_r+0x1cc4>
   1fb48:	42000204 	addi	r8,r8,8
   1fb4c:	d9003317 	ldw	r4,204(sp)
   1fb50:	8121883a 	add	r16,r16,r4
   1fb54:	2085c83a 	sub	r2,r4,r2
   1fb58:	8461c83a 	sub	r16,r16,r17
   1fb5c:	1400010e 	bge	r2,r16,1fb64 <___svfprintf_internal_r+0x1570>
   1fb60:	1021883a 	mov	r16,r2
   1fb64:	04000a0e 	bge	zero,r16,1fb90 <___svfprintf_internal_r+0x159c>
   1fb68:	d9001f17 	ldw	r4,124(sp)
   1fb6c:	1c07883a 	add	r3,r3,r16
   1fb70:	44400015 	stw	r17,0(r8)
   1fb74:	21000044 	addi	r4,r4,1
   1fb78:	44000115 	stw	r16,4(r8)
   1fb7c:	d8c02015 	stw	r3,128(sp)
   1fb80:	d9001f15 	stw	r4,124(sp)
   1fb84:	014001c4 	movi	r5,7
   1fb88:	2901e616 	blt	r5,r4,20324 <___svfprintf_internal_r+0x1d30>
   1fb8c:	42000204 	addi	r8,r8,8
   1fb90:	8001f616 	blt	r16,zero,2036c <___svfprintf_internal_r+0x1d78>
   1fb94:	1421c83a 	sub	r16,r2,r16
   1fb98:	043cfa0e 	bge	zero,r16,1ef84 <__alt_data_end+0xfffe0784>
   1fb9c:	04400404 	movi	r17,16
   1fba0:	d8801f17 	ldw	r2,124(sp)
   1fba4:	8c3edd0e 	bge	r17,r16,1f71c <__alt_data_end+0xfffe0f1c>
   1fba8:	014000f4 	movhi	r5,3
   1fbac:	29698e84 	addi	r5,r5,-22982
   1fbb0:	d9402c15 	stw	r5,176(sp)
   1fbb4:	058001c4 	movi	r22,7
   1fbb8:	dd002d17 	ldw	r20,180(sp)
   1fbbc:	00000306 	br	1fbcc <___svfprintf_internal_r+0x15d8>
   1fbc0:	42000204 	addi	r8,r8,8
   1fbc4:	843ffc04 	addi	r16,r16,-16
   1fbc8:	8c3ed70e 	bge	r17,r16,1f728 <__alt_data_end+0xfffe0f28>
   1fbcc:	18c00404 	addi	r3,r3,16
   1fbd0:	10800044 	addi	r2,r2,1
   1fbd4:	45400015 	stw	r21,0(r8)
   1fbd8:	44400115 	stw	r17,4(r8)
   1fbdc:	d8c02015 	stw	r3,128(sp)
   1fbe0:	d8801f15 	stw	r2,124(sp)
   1fbe4:	b0bff60e 	bge	r22,r2,1fbc0 <__alt_data_end+0xfffe13c0>
   1fbe8:	d9801e04 	addi	r6,sp,120
   1fbec:	a00b883a 	mov	r5,r20
   1fbf0:	9809883a 	mov	r4,r19
   1fbf4:	00231880 	call	23188 <__ssprint_r>
   1fbf8:	103b651e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1fbfc:	d8c02017 	ldw	r3,128(sp)
   1fc00:	d8801f17 	ldw	r2,124(sp)
   1fc04:	da000404 	addi	r8,sp,16
   1fc08:	003fee06 	br	1fbc4 <__alt_data_end+0xfffe13c4>
   1fc0c:	9088703a 	and	r4,r18,r2
   1fc10:	203e8d1e 	bne	r4,zero,1f648 <__alt_data_end+0xfffe0e48>
   1fc14:	dc401f17 	ldw	r17,124(sp)
   1fc18:	40800115 	stw	r2,4(r8)
   1fc1c:	44000015 	stw	r16,0(r8)
   1fc20:	8c400044 	addi	r17,r17,1
   1fc24:	d8c02015 	stw	r3,128(sp)
   1fc28:	dc401f15 	stw	r17,124(sp)
   1fc2c:	008001c4 	movi	r2,7
   1fc30:	147f7f16 	blt	r2,r17,1fa30 <__alt_data_end+0xfffe1230>
   1fc34:	45800204 	addi	r22,r8,8
   1fc38:	003eac06 	br	1f6ec <__alt_data_end+0xfffe0eec>
   1fc3c:	d9402d17 	ldw	r5,180(sp)
   1fc40:	d9801e04 	addi	r6,sp,120
   1fc44:	9809883a 	mov	r4,r19
   1fc48:	00231880 	call	23188 <__ssprint_r>
   1fc4c:	103b501e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1fc50:	d8c02017 	ldw	r3,128(sp)
   1fc54:	dc401f17 	ldw	r17,124(sp)
   1fc58:	da000404 	addi	r8,sp,16
   1fc5c:	003e8406 	br	1f670 <__alt_data_end+0xfffe0e70>
   1fc60:	d9402d17 	ldw	r5,180(sp)
   1fc64:	d9801e04 	addi	r6,sp,120
   1fc68:	9809883a 	mov	r4,r19
   1fc6c:	00231880 	call	23188 <__ssprint_r>
   1fc70:	103b471e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1fc74:	d8c02017 	ldw	r3,128(sp)
   1fc78:	dc401f17 	ldw	r17,124(sp)
   1fc7c:	dd800404 	addi	r22,sp,16
   1fc80:	003e8606 	br	1f69c <__alt_data_end+0xfffe0e9c>
   1fc84:	0029883a 	mov	r20,zero
   1fc88:	a5000c04 	addi	r20,r20,48
   1fc8c:	dc001dc4 	addi	r16,sp,119
   1fc90:	dd001dc5 	stb	r20,119(sp)
   1fc94:	003f3806 	br	1f978 <__alt_data_end+0xfffe1178>
   1fc98:	d9402d17 	ldw	r5,180(sp)
   1fc9c:	d9801e04 	addi	r6,sp,120
   1fca0:	9809883a 	mov	r4,r19
   1fca4:	00231880 	call	23188 <__ssprint_r>
   1fca8:	103b391e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1fcac:	d8c02017 	ldw	r3,128(sp)
   1fcb0:	da000404 	addi	r8,sp,16
   1fcb4:	003c7306 	br	1ee84 <__alt_data_end+0xfffe0684>
   1fcb8:	d9003617 	ldw	r4,216(sp)
   1fcbc:	d9403717 	ldw	r5,220(sp)
   1fcc0:	da003e15 	stw	r8,248(sp)
   1fcc4:	00107d80 	call	107d8 <__fpclassifyd>
   1fcc8:	da003e17 	ldw	r8,248(sp)
   1fccc:	1000bd1e 	bne	r2,zero,1ffc4 <___svfprintf_internal_r+0x19d0>
   1fcd0:	008011c4 	movi	r2,71
   1fcd4:	14411e0e 	bge	r2,r17,20150 <___svfprintf_internal_r+0x1b5c>
   1fcd8:	040000f4 	movhi	r16,3
   1fcdc:	84286804 	addi	r16,r16,-24160
   1fce0:	00c000c4 	movi	r3,3
   1fce4:	00bfdfc4 	movi	r2,-129
   1fce8:	d8c02915 	stw	r3,164(sp)
   1fcec:	90a4703a 	and	r18,r18,r2
   1fcf0:	df002783 	ldbu	fp,158(sp)
   1fcf4:	d8c02b15 	stw	r3,172(sp)
   1fcf8:	d8002a15 	stw	zero,168(sp)
   1fcfc:	d8003215 	stw	zero,200(sp)
   1fd00:	003bfa06 	br	1ecec <__alt_data_end+0xfffe04ec>
   1fd04:	9080100c 	andi	r2,r18,64
   1fd08:	d8002785 	stb	zero,158(sp)
   1fd0c:	10009426 	beq	r2,zero,1ff60 <___svfprintf_internal_r+0x196c>
   1fd10:	d9402e17 	ldw	r5,184(sp)
   1fd14:	d8c02a17 	ldw	r3,168(sp)
   1fd18:	002d883a 	mov	r22,zero
   1fd1c:	28800104 	addi	r2,r5,4
   1fd20:	2d00000b 	ldhu	r20,0(r5)
   1fd24:	183ec10e 	bge	r3,zero,1f82c <__alt_data_end+0xfffe102c>
   1fd28:	a586b03a 	or	r3,r20,r22
   1fd2c:	d8802e15 	stw	r2,184(sp)
   1fd30:	183ec21e 	bne	r3,zero,1f83c <__alt_data_end+0xfffe103c>
   1fd34:	0039883a 	mov	fp,zero
   1fd38:	0005883a 	mov	r2,zero
   1fd3c:	003db806 	br	1f420 <__alt_data_end+0xfffe0c20>
   1fd40:	d8c02e17 	ldw	r3,184(sp)
   1fd44:	d9002e17 	ldw	r4,184(sp)
   1fd48:	d9402e17 	ldw	r5,184(sp)
   1fd4c:	18c00017 	ldw	r3,0(r3)
   1fd50:	21000117 	ldw	r4,4(r4)
   1fd54:	29400204 	addi	r5,r5,8
   1fd58:	d8c03615 	stw	r3,216(sp)
   1fd5c:	d9003715 	stw	r4,220(sp)
   1fd60:	d9402e15 	stw	r5,184(sp)
   1fd64:	003b5a06 	br	1ead0 <__alt_data_end+0xfffe02d0>
   1fd68:	9080100c 	andi	r2,r18,64
   1fd6c:	10010726 	beq	r2,zero,2018c <___svfprintf_internal_r+0x1b98>
   1fd70:	d8802e17 	ldw	r2,184(sp)
   1fd74:	1500000f 	ldh	r20,0(r2)
   1fd78:	10800104 	addi	r2,r2,4
   1fd7c:	d8802e15 	stw	r2,184(sp)
   1fd80:	a02dd7fa 	srai	r22,r20,31
   1fd84:	b005883a 	mov	r2,r22
   1fd88:	003b7d06 	br	1eb80 <__alt_data_end+0xfffe0380>
   1fd8c:	9080100c 	andi	r2,r18,64
   1fd90:	10010526 	beq	r2,zero,201a8 <___svfprintf_internal_r+0x1bb4>
   1fd94:	d8c02e17 	ldw	r3,184(sp)
   1fd98:	002d883a 	mov	r22,zero
   1fd9c:	1d00000b 	ldhu	r20,0(r3)
   1fda0:	18c00104 	addi	r3,r3,4
   1fda4:	d8c02e15 	stw	r3,184(sp)
   1fda8:	003ce206 	br	1f134 <__alt_data_end+0xfffe0934>
   1fdac:	bc400007 	ldb	r17,0(r23)
   1fdb0:	003a6506 	br	1e748 <__alt_data_end+0xfffdff48>
   1fdb4:	9080040c 	andi	r2,r18,16
   1fdb8:	10010126 	beq	r2,zero,201c0 <___svfprintf_internal_r+0x1bcc>
   1fdbc:	d8c02e17 	ldw	r3,184(sp)
   1fdc0:	d9002f17 	ldw	r4,188(sp)
   1fdc4:	18800017 	ldw	r2,0(r3)
   1fdc8:	18c00104 	addi	r3,r3,4
   1fdcc:	d8c02e15 	stw	r3,184(sp)
   1fdd0:	11000015 	stw	r4,0(r2)
   1fdd4:	003a3206 	br	1e6a0 <__alt_data_end+0xfffdfea0>
   1fdd8:	d9002a17 	ldw	r4,168(sp)
   1fddc:	d8002785 	stb	zero,158(sp)
   1fde0:	203d8d16 	blt	r4,zero,1f418 <__alt_data_end+0xfffe0c18>
   1fde4:	00bfdfc4 	movi	r2,-129
   1fde8:	90a4703a 	and	r18,r18,r2
   1fdec:	003ad506 	br	1e944 <__alt_data_end+0xfffe0144>
   1fdf0:	014000f4 	movhi	r5,3
   1fdf4:	29698e84 	addi	r5,r5,-22982
   1fdf8:	d9402c15 	stw	r5,176(sp)
   1fdfc:	d9402c17 	ldw	r5,176(sp)
   1fe00:	1c47883a 	add	r3,r3,r17
   1fe04:	10800044 	addi	r2,r2,1
   1fe08:	41400015 	stw	r5,0(r8)
   1fe0c:	44400115 	stw	r17,4(r8)
   1fe10:	d8c02015 	stw	r3,128(sp)
   1fe14:	d8801f15 	stw	r2,124(sp)
   1fe18:	010001c4 	movi	r4,7
   1fe1c:	20bf3016 	blt	r4,r2,1fae0 <__alt_data_end+0xfffe12e0>
   1fe20:	42000204 	addi	r8,r8,8
   1fe24:	003f3506 	br	1fafc <__alt_data_end+0xfffe12fc>
   1fe28:	010000f4 	movhi	r4,3
   1fe2c:	21298e84 	addi	r4,r4,-22982
   1fe30:	d9002c15 	stw	r4,176(sp)
   1fe34:	003c3c06 	br	1ef28 <__alt_data_end+0xfffe0728>
   1fe38:	d9402d17 	ldw	r5,180(sp)
   1fe3c:	d9801e04 	addi	r6,sp,120
   1fe40:	9809883a 	mov	r4,r19
   1fe44:	00231880 	call	23188 <__ssprint_r>
   1fe48:	103ad11e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1fe4c:	d8c02017 	ldw	r3,128(sp)
   1fe50:	da000404 	addi	r8,sp,16
   1fe54:	003d9306 	br	1f4a4 <__alt_data_end+0xfffe0ca4>
   1fe58:	d8801f17 	ldw	r2,124(sp)
   1fe5c:	014000f4 	movhi	r5,3
   1fe60:	01000044 	movi	r4,1
   1fe64:	18c00044 	addi	r3,r3,1
   1fe68:	10800044 	addi	r2,r2,1
   1fe6c:	29687504 	addi	r5,r5,-24108
   1fe70:	41000115 	stw	r4,4(r8)
   1fe74:	41400015 	stw	r5,0(r8)
   1fe78:	d8c02015 	stw	r3,128(sp)
   1fe7c:	d8801f15 	stw	r2,124(sp)
   1fe80:	010001c4 	movi	r4,7
   1fe84:	2080b516 	blt	r4,r2,2015c <___svfprintf_internal_r+0x1b68>
   1fe88:	42000204 	addi	r8,r8,8
   1fe8c:	8800041e 	bne	r17,zero,1fea0 <___svfprintf_internal_r+0x18ac>
   1fe90:	d8803317 	ldw	r2,204(sp)
   1fe94:	1000021e 	bne	r2,zero,1fea0 <___svfprintf_internal_r+0x18ac>
   1fe98:	9080004c 	andi	r2,r18,1
   1fe9c:	103c3926 	beq	r2,zero,1ef84 <__alt_data_end+0xfffe0784>
   1fea0:	d9003817 	ldw	r4,224(sp)
   1fea4:	d8801f17 	ldw	r2,124(sp)
   1fea8:	d9403417 	ldw	r5,208(sp)
   1feac:	20c7883a 	add	r3,r4,r3
   1feb0:	10800044 	addi	r2,r2,1
   1feb4:	41000115 	stw	r4,4(r8)
   1feb8:	41400015 	stw	r5,0(r8)
   1febc:	d8c02015 	stw	r3,128(sp)
   1fec0:	d8801f15 	stw	r2,124(sp)
   1fec4:	010001c4 	movi	r4,7
   1fec8:	20818016 	blt	r4,r2,204cc <___svfprintf_internal_r+0x1ed8>
   1fecc:	42000204 	addi	r8,r8,8
   1fed0:	0463c83a 	sub	r17,zero,r17
   1fed4:	0440cb0e 	bge	zero,r17,20204 <___svfprintf_internal_r+0x1c10>
   1fed8:	05800404 	movi	r22,16
   1fedc:	b440e80e 	bge	r22,r17,20280 <___svfprintf_internal_r+0x1c8c>
   1fee0:	014000f4 	movhi	r5,3
   1fee4:	29698e84 	addi	r5,r5,-22982
   1fee8:	d9402c15 	stw	r5,176(sp)
   1feec:	070001c4 	movi	fp,7
   1fef0:	dd002d17 	ldw	r20,180(sp)
   1fef4:	00000306 	br	1ff04 <___svfprintf_internal_r+0x1910>
   1fef8:	42000204 	addi	r8,r8,8
   1fefc:	8c7ffc04 	addi	r17,r17,-16
   1ff00:	b440e20e 	bge	r22,r17,2028c <___svfprintf_internal_r+0x1c98>
   1ff04:	18c00404 	addi	r3,r3,16
   1ff08:	10800044 	addi	r2,r2,1
   1ff0c:	45400015 	stw	r21,0(r8)
   1ff10:	45800115 	stw	r22,4(r8)
   1ff14:	d8c02015 	stw	r3,128(sp)
   1ff18:	d8801f15 	stw	r2,124(sp)
   1ff1c:	e0bff60e 	bge	fp,r2,1fef8 <__alt_data_end+0xfffe16f8>
   1ff20:	d9801e04 	addi	r6,sp,120
   1ff24:	a00b883a 	mov	r5,r20
   1ff28:	9809883a 	mov	r4,r19
   1ff2c:	00231880 	call	23188 <__ssprint_r>
   1ff30:	103a971e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1ff34:	d8c02017 	ldw	r3,128(sp)
   1ff38:	d8801f17 	ldw	r2,124(sp)
   1ff3c:	da000404 	addi	r8,sp,16
   1ff40:	003fee06 	br	1fefc <__alt_data_end+0xfffe16fc>
   1ff44:	d9002e17 	ldw	r4,184(sp)
   1ff48:	d9402a17 	ldw	r5,168(sp)
   1ff4c:	002d883a 	mov	r22,zero
   1ff50:	20800104 	addi	r2,r4,4
   1ff54:	25000017 	ldw	r20,0(r4)
   1ff58:	283e7d0e 	bge	r5,zero,1f950 <__alt_data_end+0xfffe1150>
   1ff5c:	003eda06 	br	1fac8 <__alt_data_end+0xfffe12c8>
   1ff60:	d9002e17 	ldw	r4,184(sp)
   1ff64:	d9402a17 	ldw	r5,168(sp)
   1ff68:	002d883a 	mov	r22,zero
   1ff6c:	20800104 	addi	r2,r4,4
   1ff70:	25000017 	ldw	r20,0(r4)
   1ff74:	283e2d0e 	bge	r5,zero,1f82c <__alt_data_end+0xfffe102c>
   1ff78:	003f6b06 	br	1fd28 <__alt_data_end+0xfffe1528>
   1ff7c:	d8c02e15 	stw	r3,184(sp)
   1ff80:	0039883a 	mov	fp,zero
   1ff84:	003ed206 	br	1fad0 <__alt_data_end+0xfffe12d0>
   1ff88:	bc400043 	ldbu	r17,1(r23)
   1ff8c:	84000814 	ori	r16,r16,32
   1ff90:	bdc00044 	addi	r23,r23,1
   1ff94:	8c403fcc 	andi	r17,r17,255
   1ff98:	8c40201c 	xori	r17,r17,128
   1ff9c:	8c7fe004 	addi	r17,r17,-128
   1ffa0:	0039e906 	br	1e748 <__alt_data_end+0xfffdff48>
   1ffa4:	d9402d17 	ldw	r5,180(sp)
   1ffa8:	d9801e04 	addi	r6,sp,120
   1ffac:	9809883a 	mov	r4,r19
   1ffb0:	00231880 	call	23188 <__ssprint_r>
   1ffb4:	103a761e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   1ffb8:	d8c02017 	ldw	r3,128(sp)
   1ffbc:	da000404 	addi	r8,sp,16
   1ffc0:	003d4a06 	br	1f4ec <__alt_data_end+0xfffe0cec>
   1ffc4:	d9002a17 	ldw	r4,168(sp)
   1ffc8:	05bff7c4 	movi	r22,-33
   1ffcc:	00bfffc4 	movi	r2,-1
   1ffd0:	8dac703a 	and	r22,r17,r22
   1ffd4:	20806a26 	beq	r4,r2,20180 <___svfprintf_internal_r+0x1b8c>
   1ffd8:	008011c4 	movi	r2,71
   1ffdc:	b0813726 	beq	r22,r2,204bc <___svfprintf_internal_r+0x1ec8>
   1ffe0:	d9003717 	ldw	r4,220(sp)
   1ffe4:	90c04014 	ori	r3,r18,256
   1ffe8:	d8c02c15 	stw	r3,176(sp)
   1ffec:	20015d16 	blt	r4,zero,20564 <___svfprintf_internal_r+0x1f70>
   1fff0:	dd003717 	ldw	r20,220(sp)
   1fff4:	d8002905 	stb	zero,164(sp)
   1fff8:	00801984 	movi	r2,102
   1fffc:	88814026 	beq	r17,r2,20500 <___svfprintf_internal_r+0x1f0c>
   20000:	00801184 	movi	r2,70
   20004:	88817126 	beq	r17,r2,205cc <___svfprintf_internal_r+0x1fd8>
   20008:	00801144 	movi	r2,69
   2000c:	b0816226 	beq	r22,r2,20598 <___svfprintf_internal_r+0x1fa4>
   20010:	d8c02a17 	ldw	r3,168(sp)
   20014:	d8802104 	addi	r2,sp,132
   20018:	d8800315 	stw	r2,12(sp)
   2001c:	d9403617 	ldw	r5,216(sp)
   20020:	d8802504 	addi	r2,sp,148
   20024:	d8800215 	stw	r2,8(sp)
   20028:	d8802604 	addi	r2,sp,152
   2002c:	d8c00015 	stw	r3,0(sp)
   20030:	d8800115 	stw	r2,4(sp)
   20034:	01c00084 	movi	r7,2
   20038:	a00d883a 	mov	r6,r20
   2003c:	9809883a 	mov	r4,r19
   20040:	d8c03d15 	stw	r3,244(sp)
   20044:	da003e15 	stw	r8,248(sp)
   20048:	00181d80 	call	181d8 <_dtoa_r>
   2004c:	1021883a 	mov	r16,r2
   20050:	008019c4 	movi	r2,103
   20054:	d8c03d17 	ldw	r3,244(sp)
   20058:	da003e17 	ldw	r8,248(sp)
   2005c:	8880e726 	beq	r17,r2,203fc <___svfprintf_internal_r+0x1e08>
   20060:	008011c4 	movi	r2,71
   20064:	8880d426 	beq	r17,r2,203b8 <___svfprintf_internal_r+0x1dc4>
   20068:	80f9883a 	add	fp,r16,r3
   2006c:	d9003617 	ldw	r4,216(sp)
   20070:	000d883a 	mov	r6,zero
   20074:	000f883a 	mov	r7,zero
   20078:	a00b883a 	mov	r5,r20
   2007c:	da003e15 	stw	r8,248(sp)
   20080:	00274240 	call	27424 <__eqdf2>
   20084:	da003e17 	ldw	r8,248(sp)
   20088:	1000e426 	beq	r2,zero,2041c <___svfprintf_internal_r+0x1e28>
   2008c:	d8802117 	ldw	r2,132(sp)
   20090:	1700062e 	bgeu	r2,fp,200ac <___svfprintf_internal_r+0x1ab8>
   20094:	01000c04 	movi	r4,48
   20098:	10c00044 	addi	r3,r2,1
   2009c:	d8c02115 	stw	r3,132(sp)
   200a0:	11000005 	stb	r4,0(r2)
   200a4:	d8802117 	ldw	r2,132(sp)
   200a8:	173ffb36 	bltu	r2,fp,20098 <__alt_data_end+0xfffe1898>
   200ac:	1405c83a 	sub	r2,r2,r16
   200b0:	d8803315 	stw	r2,204(sp)
   200b4:	008011c4 	movi	r2,71
   200b8:	b080c526 	beq	r22,r2,203d0 <___svfprintf_internal_r+0x1ddc>
   200bc:	00801944 	movi	r2,101
   200c0:	1441d80e 	bge	r2,r17,20824 <___svfprintf_internal_r+0x2230>
   200c4:	d8c02617 	ldw	r3,152(sp)
   200c8:	00801984 	movi	r2,102
   200cc:	d8c03215 	stw	r3,200(sp)
   200d0:	88813426 	beq	r17,r2,205a4 <___svfprintf_internal_r+0x1fb0>
   200d4:	d8c03217 	ldw	r3,200(sp)
   200d8:	d9003317 	ldw	r4,204(sp)
   200dc:	19012516 	blt	r3,r4,20574 <___svfprintf_internal_r+0x1f80>
   200e0:	9480004c 	andi	r18,r18,1
   200e4:	9001841e 	bne	r18,zero,206f8 <___svfprintf_internal_r+0x2104>
   200e8:	1805883a 	mov	r2,r3
   200ec:	1801cb16 	blt	r3,zero,2081c <___svfprintf_internal_r+0x2228>
   200f0:	d8c03217 	ldw	r3,200(sp)
   200f4:	044019c4 	movi	r17,103
   200f8:	d8c02b15 	stw	r3,172(sp)
   200fc:	df002907 	ldb	fp,164(sp)
   20100:	e000a61e 	bne	fp,zero,2039c <___svfprintf_internal_r+0x1da8>
   20104:	df002783 	ldbu	fp,158(sp)
   20108:	d8802915 	stw	r2,164(sp)
   2010c:	dc802c17 	ldw	r18,176(sp)
   20110:	d8002a15 	stw	zero,168(sp)
   20114:	003af506 	br	1ecec <__alt_data_end+0xfffe04ec>
   20118:	040000f4 	movhi	r16,3
   2011c:	84286504 	addi	r16,r16,-24172
   20120:	003a7e06 	br	1eb1c <__alt_data_end+0xfffe031c>
   20124:	d9003917 	ldw	r4,228(sp)
   20128:	04001004 	movi	r16,64
   2012c:	800b883a 	mov	r5,r16
   20130:	00126c00 	call	126c0 <_malloc_r>
   20134:	d9002d17 	ldw	r4,180(sp)
   20138:	20800015 	stw	r2,0(r4)
   2013c:	20800415 	stw	r2,16(r4)
   20140:	1001d026 	beq	r2,zero,20884 <___svfprintf_internal_r+0x2290>
   20144:	d8802d17 	ldw	r2,180(sp)
   20148:	14000515 	stw	r16,20(r2)
   2014c:	00394406 	br	1e660 <__alt_data_end+0xfffdfe60>
   20150:	040000f4 	movhi	r16,3
   20154:	84286704 	addi	r16,r16,-24164
   20158:	003ee106 	br	1fce0 <__alt_data_end+0xfffe14e0>
   2015c:	d9402d17 	ldw	r5,180(sp)
   20160:	d9801e04 	addi	r6,sp,120
   20164:	9809883a 	mov	r4,r19
   20168:	00231880 	call	23188 <__ssprint_r>
   2016c:	103a081e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   20170:	dc402617 	ldw	r17,152(sp)
   20174:	d8c02017 	ldw	r3,128(sp)
   20178:	da000404 	addi	r8,sp,16
   2017c:	003f4306 	br	1fe8c <__alt_data_end+0xfffe168c>
   20180:	01400184 	movi	r5,6
   20184:	d9402a15 	stw	r5,168(sp)
   20188:	003f9506 	br	1ffe0 <__alt_data_end+0xfffe17e0>
   2018c:	d8c02e17 	ldw	r3,184(sp)
   20190:	1d000017 	ldw	r20,0(r3)
   20194:	18c00104 	addi	r3,r3,4
   20198:	d8c02e15 	stw	r3,184(sp)
   2019c:	a02dd7fa 	srai	r22,r20,31
   201a0:	b005883a 	mov	r2,r22
   201a4:	003a7606 	br	1eb80 <__alt_data_end+0xfffe0380>
   201a8:	d9002e17 	ldw	r4,184(sp)
   201ac:	002d883a 	mov	r22,zero
   201b0:	25000017 	ldw	r20,0(r4)
   201b4:	21000104 	addi	r4,r4,4
   201b8:	d9002e15 	stw	r4,184(sp)
   201bc:	003bdd06 	br	1f134 <__alt_data_end+0xfffe0934>
   201c0:	9480100c 	andi	r18,r18,64
   201c4:	90006e26 	beq	r18,zero,20380 <___svfprintf_internal_r+0x1d8c>
   201c8:	d9402e17 	ldw	r5,184(sp)
   201cc:	d8c02f17 	ldw	r3,188(sp)
   201d0:	28800017 	ldw	r2,0(r5)
   201d4:	29400104 	addi	r5,r5,4
   201d8:	d9402e15 	stw	r5,184(sp)
   201dc:	10c0000d 	sth	r3,0(r2)
   201e0:	00392f06 	br	1e6a0 <__alt_data_end+0xfffdfea0>
   201e4:	d9402d17 	ldw	r5,180(sp)
   201e8:	d9801e04 	addi	r6,sp,120
   201ec:	9809883a 	mov	r4,r19
   201f0:	00231880 	call	23188 <__ssprint_r>
   201f4:	1039e61e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   201f8:	d8c02017 	ldw	r3,128(sp)
   201fc:	d8801f17 	ldw	r2,124(sp)
   20200:	da000404 	addi	r8,sp,16
   20204:	d9403317 	ldw	r5,204(sp)
   20208:	10800044 	addi	r2,r2,1
   2020c:	44000015 	stw	r16,0(r8)
   20210:	28c7883a 	add	r3,r5,r3
   20214:	003b5506 	br	1ef6c <__alt_data_end+0xfffe076c>
   20218:	8009883a 	mov	r4,r16
   2021c:	df003e15 	stw	fp,248(sp)
   20220:	0013fd00 	call	13fd0 <strlen>
   20224:	d8802b15 	stw	r2,172(sp)
   20228:	da003e17 	ldw	r8,248(sp)
   2022c:	103c160e 	bge	r2,zero,1f288 <__alt_data_end+0xfffe0a88>
   20230:	0005883a 	mov	r2,zero
   20234:	003c1406 	br	1f288 <__alt_data_end+0xfffe0a88>
   20238:	00bfffc4 	movi	r2,-1
   2023c:	0039d906 	br	1e9a4 <__alt_data_end+0xfffe01a4>
   20240:	010000f4 	movhi	r4,3
   20244:	21299284 	addi	r4,r4,-22966
   20248:	d9003515 	stw	r4,212(sp)
   2024c:	003ae406 	br	1ede0 <__alt_data_end+0xfffe05e0>
   20250:	013fffc4 	movi	r4,-1
   20254:	0039fa06 	br	1ea40 <__alt_data_end+0xfffe0240>
   20258:	d9402d17 	ldw	r5,180(sp)
   2025c:	d9801e04 	addi	r6,sp,120
   20260:	9809883a 	mov	r4,r19
   20264:	00231880 	call	23188 <__ssprint_r>
   20268:	1039c91e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   2026c:	d8c02017 	ldw	r3,128(sp)
   20270:	da000404 	addi	r8,sp,16
   20274:	003d8406 	br	1f888 <__alt_data_end+0xfffe1088>
   20278:	0023883a 	mov	r17,zero
   2027c:	003d8306 	br	1f88c <__alt_data_end+0xfffe108c>
   20280:	010000f4 	movhi	r4,3
   20284:	21298e84 	addi	r4,r4,-22982
   20288:	d9002c15 	stw	r4,176(sp)
   2028c:	d9002c17 	ldw	r4,176(sp)
   20290:	1c47883a 	add	r3,r3,r17
   20294:	10800044 	addi	r2,r2,1
   20298:	41000015 	stw	r4,0(r8)
   2029c:	44400115 	stw	r17,4(r8)
   202a0:	d8c02015 	stw	r3,128(sp)
   202a4:	d8801f15 	stw	r2,124(sp)
   202a8:	010001c4 	movi	r4,7
   202ac:	20bfcd16 	blt	r4,r2,201e4 <__alt_data_end+0xfffe19e4>
   202b0:	42000204 	addi	r8,r8,8
   202b4:	003fd306 	br	20204 <__alt_data_end+0xfffe1a04>
   202b8:	d9402d17 	ldw	r5,180(sp)
   202bc:	d9801e04 	addi	r6,sp,120
   202c0:	9809883a 	mov	r4,r19
   202c4:	00231880 	call	23188 <__ssprint_r>
   202c8:	1039b11e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   202cc:	d8802617 	ldw	r2,152(sp)
   202d0:	d8c02017 	ldw	r3,128(sp)
   202d4:	da000404 	addi	r8,sp,16
   202d8:	003e1c06 	br	1fb4c <__alt_data_end+0xfffe134c>
   202dc:	d8802a17 	ldw	r2,168(sp)
   202e0:	00c00184 	movi	r3,6
   202e4:	1880012e 	bgeu	r3,r2,202ec <___svfprintf_internal_r+0x1cf8>
   202e8:	1805883a 	mov	r2,r3
   202ec:	d8802b15 	stw	r2,172(sp)
   202f0:	1000f316 	blt	r2,zero,206c0 <___svfprintf_internal_r+0x20cc>
   202f4:	040000f4 	movhi	r16,3
   202f8:	d8802915 	stw	r2,164(sp)
   202fc:	dd002e15 	stw	r20,184(sp)
   20300:	d8002a15 	stw	zero,168(sp)
   20304:	d8003215 	stw	zero,200(sp)
   20308:	84287304 	addi	r16,r16,-24116
   2030c:	0039883a 	mov	fp,zero
   20310:	003a7d06 	br	1ed08 <__alt_data_end+0xfffe0508>
   20314:	010000f4 	movhi	r4,3
   20318:	21299284 	addi	r4,r4,-22966
   2031c:	d9003515 	stw	r4,212(sp)
   20320:	003b3d06 	br	1f018 <__alt_data_end+0xfffe0818>
   20324:	d9402d17 	ldw	r5,180(sp)
   20328:	d9801e04 	addi	r6,sp,120
   2032c:	9809883a 	mov	r4,r19
   20330:	00231880 	call	23188 <__ssprint_r>
   20334:	1039961e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   20338:	d8802617 	ldw	r2,152(sp)
   2033c:	d9403317 	ldw	r5,204(sp)
   20340:	d8c02017 	ldw	r3,128(sp)
   20344:	da000404 	addi	r8,sp,16
   20348:	2885c83a 	sub	r2,r5,r2
   2034c:	003e1006 	br	1fb90 <__alt_data_end+0xfffe1390>
   20350:	00800044 	movi	r2,1
   20354:	10803fcc 	andi	r2,r2,255
   20358:	00c00044 	movi	r3,1
   2035c:	10fa1026 	beq	r2,r3,1eba0 <__alt_data_end+0xfffe03a0>
   20360:	00c00084 	movi	r3,2
   20364:	10fb8226 	beq	r2,r3,1f170 <__alt_data_end+0xfffe0970>
   20368:	003a4206 	br	1ec74 <__alt_data_end+0xfffe0474>
   2036c:	0021883a 	mov	r16,zero
   20370:	003e0806 	br	1fb94 <__alt_data_end+0xfffe1394>
   20374:	07000b44 	movi	fp,45
   20378:	df002785 	stb	fp,158(sp)
   2037c:	0039e306 	br	1eb0c <__alt_data_end+0xfffe030c>
   20380:	d9002e17 	ldw	r4,184(sp)
   20384:	d9402f17 	ldw	r5,188(sp)
   20388:	20800017 	ldw	r2,0(r4)
   2038c:	21000104 	addi	r4,r4,4
   20390:	d9002e15 	stw	r4,184(sp)
   20394:	11400015 	stw	r5,0(r2)
   20398:	0038c106 	br	1e6a0 <__alt_data_end+0xfffdfea0>
   2039c:	00c00b44 	movi	r3,45
   203a0:	d8c02785 	stb	r3,158(sp)
   203a4:	d8802915 	stw	r2,164(sp)
   203a8:	dc802c17 	ldw	r18,176(sp)
   203ac:	d8002a15 	stw	zero,168(sp)
   203b0:	07000b44 	movi	fp,45
   203b4:	003a5106 	br	1ecfc <__alt_data_end+0xfffe04fc>
   203b8:	9080004c 	andi	r2,r18,1
   203bc:	1000941e 	bne	r2,zero,20610 <___svfprintf_internal_r+0x201c>
   203c0:	d8802117 	ldw	r2,132(sp)
   203c4:	1405c83a 	sub	r2,r2,r16
   203c8:	d8803315 	stw	r2,204(sp)
   203cc:	b441151e 	bne	r22,r17,20824 <___svfprintf_internal_r+0x2230>
   203d0:	dd802617 	ldw	r22,152(sp)
   203d4:	00bfff44 	movi	r2,-3
   203d8:	b0801a16 	blt	r22,r2,20444 <___svfprintf_internal_r+0x1e50>
   203dc:	d9402a17 	ldw	r5,168(sp)
   203e0:	2d801816 	blt	r5,r22,20444 <___svfprintf_internal_r+0x1e50>
   203e4:	dd803215 	stw	r22,200(sp)
   203e8:	003f3a06 	br	200d4 <__alt_data_end+0xfffe18d4>
   203ec:	1025883a 	mov	r18,r2
   203f0:	0039883a 	mov	fp,zero
   203f4:	00800084 	movi	r2,2
   203f8:	003fd606 	br	20354 <__alt_data_end+0xfffe1b54>
   203fc:	9080004c 	andi	r2,r18,1
   20400:	103f191e 	bne	r2,zero,20068 <__alt_data_end+0xfffe1868>
   20404:	d8802117 	ldw	r2,132(sp)
   20408:	003f2806 	br	200ac <__alt_data_end+0xfffe18ac>
   2040c:	010000f4 	movhi	r4,3
   20410:	21298e84 	addi	r4,r4,-22982
   20414:	d9002c15 	stw	r4,176(sp)
   20418:	003c7c06 	br	1f60c <__alt_data_end+0xfffe0e0c>
   2041c:	e005883a 	mov	r2,fp
   20420:	003f2206 	br	200ac <__alt_data_end+0xfffe18ac>
   20424:	d9002a17 	ldw	r4,168(sp)
   20428:	df002783 	ldbu	fp,158(sp)
   2042c:	dd002e15 	stw	r20,184(sp)
   20430:	d9002915 	stw	r4,164(sp)
   20434:	d9002b15 	stw	r4,172(sp)
   20438:	d8002a15 	stw	zero,168(sp)
   2043c:	d8003215 	stw	zero,200(sp)
   20440:	003a2a06 	br	1ecec <__alt_data_end+0xfffe04ec>
   20444:	8c7fff84 	addi	r17,r17,-2
   20448:	b5bfffc4 	addi	r22,r22,-1
   2044c:	dd802615 	stw	r22,152(sp)
   20450:	dc4022c5 	stb	r17,139(sp)
   20454:	b000c316 	blt	r22,zero,20764 <___svfprintf_internal_r+0x2170>
   20458:	00800ac4 	movi	r2,43
   2045c:	d8802305 	stb	r2,140(sp)
   20460:	00800244 	movi	r2,9
   20464:	15806e16 	blt	r2,r22,20620 <___svfprintf_internal_r+0x202c>
   20468:	00800c04 	movi	r2,48
   2046c:	b5800c04 	addi	r22,r22,48
   20470:	d8802345 	stb	r2,141(sp)
   20474:	dd802385 	stb	r22,142(sp)
   20478:	d88023c4 	addi	r2,sp,143
   2047c:	df0022c4 	addi	fp,sp,139
   20480:	d8c03317 	ldw	r3,204(sp)
   20484:	1739c83a 	sub	fp,r2,fp
   20488:	d9003317 	ldw	r4,204(sp)
   2048c:	e0c7883a 	add	r3,fp,r3
   20490:	df003b15 	stw	fp,236(sp)
   20494:	d8c02b15 	stw	r3,172(sp)
   20498:	00800044 	movi	r2,1
   2049c:	1100b70e 	bge	r2,r4,2077c <___svfprintf_internal_r+0x2188>
   204a0:	d8c02b17 	ldw	r3,172(sp)
   204a4:	18c00044 	addi	r3,r3,1
   204a8:	d8c02b15 	stw	r3,172(sp)
   204ac:	1805883a 	mov	r2,r3
   204b0:	1800b016 	blt	r3,zero,20774 <___svfprintf_internal_r+0x2180>
   204b4:	d8003215 	stw	zero,200(sp)
   204b8:	003f1006 	br	200fc <__alt_data_end+0xfffe18fc>
   204bc:	d8802a17 	ldw	r2,168(sp)
   204c0:	103ec71e 	bne	r2,zero,1ffe0 <__alt_data_end+0xfffe17e0>
   204c4:	dc002a15 	stw	r16,168(sp)
   204c8:	003ec506 	br	1ffe0 <__alt_data_end+0xfffe17e0>
   204cc:	d9402d17 	ldw	r5,180(sp)
   204d0:	d9801e04 	addi	r6,sp,120
   204d4:	9809883a 	mov	r4,r19
   204d8:	00231880 	call	23188 <__ssprint_r>
   204dc:	10392c1e 	bne	r2,zero,1e990 <__alt_data_end+0xfffe0190>
   204e0:	dc402617 	ldw	r17,152(sp)
   204e4:	d8c02017 	ldw	r3,128(sp)
   204e8:	d8801f17 	ldw	r2,124(sp)
   204ec:	da000404 	addi	r8,sp,16
   204f0:	003e7706 	br	1fed0 <__alt_data_end+0xfffe16d0>
   204f4:	182f883a 	mov	r23,r3
   204f8:	d8002a15 	stw	zero,168(sp)
   204fc:	00389306 	br	1e74c <__alt_data_end+0xfffdff4c>
   20500:	d8c02a17 	ldw	r3,168(sp)
   20504:	d8802104 	addi	r2,sp,132
   20508:	d8800315 	stw	r2,12(sp)
   2050c:	d9403617 	ldw	r5,216(sp)
   20510:	d8802504 	addi	r2,sp,148
   20514:	d8800215 	stw	r2,8(sp)
   20518:	d8802604 	addi	r2,sp,152
   2051c:	d8c00015 	stw	r3,0(sp)
   20520:	9809883a 	mov	r4,r19
   20524:	d8800115 	stw	r2,4(sp)
   20528:	01c000c4 	movi	r7,3
   2052c:	a00d883a 	mov	r6,r20
   20530:	da003e15 	stw	r8,248(sp)
   20534:	00181d80 	call	181d8 <_dtoa_r>
   20538:	d9002a17 	ldw	r4,168(sp)
   2053c:	da003e17 	ldw	r8,248(sp)
   20540:	1021883a 	mov	r16,r2
   20544:	1139883a 	add	fp,r2,r4
   20548:	2007883a 	mov	r3,r4
   2054c:	81000007 	ldb	r4,0(r16)
   20550:	00800c04 	movi	r2,48
   20554:	20806f26 	beq	r4,r2,20714 <___svfprintf_internal_r+0x2120>
   20558:	d8c02617 	ldw	r3,152(sp)
   2055c:	e0f9883a 	add	fp,fp,r3
   20560:	003ec206 	br	2006c <__alt_data_end+0xfffe186c>
   20564:	00c00b44 	movi	r3,45
   20568:	2520003c 	xorhi	r20,r4,32768
   2056c:	d8c02905 	stb	r3,164(sp)
   20570:	003ea106 	br	1fff8 <__alt_data_end+0xfffe17f8>
   20574:	d8c03217 	ldw	r3,200(sp)
   20578:	00c0890e 	bge	zero,r3,207a0 <___svfprintf_internal_r+0x21ac>
   2057c:	00800044 	movi	r2,1
   20580:	d9003317 	ldw	r4,204(sp)
   20584:	1105883a 	add	r2,r2,r4
   20588:	d8802b15 	stw	r2,172(sp)
   2058c:	10005f16 	blt	r2,zero,2070c <___svfprintf_internal_r+0x2118>
   20590:	044019c4 	movi	r17,103
   20594:	003ed906 	br	200fc <__alt_data_end+0xfffe18fc>
   20598:	d9002a17 	ldw	r4,168(sp)
   2059c:	20c00044 	addi	r3,r4,1
   205a0:	003e9c06 	br	20014 <__alt_data_end+0xfffe1814>
   205a4:	d9002a17 	ldw	r4,168(sp)
   205a8:	00c0680e 	bge	zero,r3,2074c <___svfprintf_internal_r+0x2158>
   205ac:	2000461e 	bne	r4,zero,206c8 <___svfprintf_internal_r+0x20d4>
   205b0:	9480004c 	andi	r18,r18,1
   205b4:	9000441e 	bne	r18,zero,206c8 <___svfprintf_internal_r+0x20d4>
   205b8:	1805883a 	mov	r2,r3
   205bc:	1800a116 	blt	r3,zero,20844 <___svfprintf_internal_r+0x2250>
   205c0:	d8c03217 	ldw	r3,200(sp)
   205c4:	d8c02b15 	stw	r3,172(sp)
   205c8:	003ecc06 	br	200fc <__alt_data_end+0xfffe18fc>
   205cc:	d9402a17 	ldw	r5,168(sp)
   205d0:	d8802104 	addi	r2,sp,132
   205d4:	d8800315 	stw	r2,12(sp)
   205d8:	d9400015 	stw	r5,0(sp)
   205dc:	d8802504 	addi	r2,sp,148
   205e0:	d9403617 	ldw	r5,216(sp)
   205e4:	d8800215 	stw	r2,8(sp)
   205e8:	d8802604 	addi	r2,sp,152
   205ec:	d8800115 	stw	r2,4(sp)
   205f0:	01c000c4 	movi	r7,3
   205f4:	a00d883a 	mov	r6,r20
   205f8:	9809883a 	mov	r4,r19
   205fc:	da003e15 	stw	r8,248(sp)
   20600:	00181d80 	call	181d8 <_dtoa_r>
   20604:	d8c02a17 	ldw	r3,168(sp)
   20608:	da003e17 	ldw	r8,248(sp)
   2060c:	1021883a 	mov	r16,r2
   20610:	00801184 	movi	r2,70
   20614:	80f9883a 	add	fp,r16,r3
   20618:	88bfcc26 	beq	r17,r2,2054c <__alt_data_end+0xfffe1d4c>
   2061c:	003e9306 	br	2006c <__alt_data_end+0xfffe186c>
   20620:	df0022c4 	addi	fp,sp,139
   20624:	dc002a15 	stw	r16,168(sp)
   20628:	9829883a 	mov	r20,r19
   2062c:	e021883a 	mov	r16,fp
   20630:	4027883a 	mov	r19,r8
   20634:	b009883a 	mov	r4,r22
   20638:	01400284 	movi	r5,10
   2063c:	0025e540 	call	25e54 <__modsi3>
   20640:	10800c04 	addi	r2,r2,48
   20644:	843fffc4 	addi	r16,r16,-1
   20648:	b009883a 	mov	r4,r22
   2064c:	01400284 	movi	r5,10
   20650:	80800005 	stb	r2,0(r16)
   20654:	0025dd00 	call	25dd0 <__divsi3>
   20658:	102d883a 	mov	r22,r2
   2065c:	00800244 	movi	r2,9
   20660:	15bff416 	blt	r2,r22,20634 <__alt_data_end+0xfffe1e34>
   20664:	9811883a 	mov	r8,r19
   20668:	b0800c04 	addi	r2,r22,48
   2066c:	a027883a 	mov	r19,r20
   20670:	8029883a 	mov	r20,r16
   20674:	a17fffc4 	addi	r5,r20,-1
   20678:	a0bfffc5 	stb	r2,-1(r20)
   2067c:	dc002a17 	ldw	r16,168(sp)
   20680:	2f00782e 	bgeu	r5,fp,20864 <___svfprintf_internal_r+0x2270>
   20684:	d9c02384 	addi	r7,sp,142
   20688:	3d0fc83a 	sub	r7,r7,r20
   2068c:	d9002344 	addi	r4,sp,141
   20690:	e1cf883a 	add	r7,fp,r7
   20694:	00000106 	br	2069c <___svfprintf_internal_r+0x20a8>
   20698:	28800003 	ldbu	r2,0(r5)
   2069c:	20800005 	stb	r2,0(r4)
   206a0:	21000044 	addi	r4,r4,1
   206a4:	29400044 	addi	r5,r5,1
   206a8:	21fffb1e 	bne	r4,r7,20698 <__alt_data_end+0xfffe1e98>
   206ac:	d8802304 	addi	r2,sp,140
   206b0:	1505c83a 	sub	r2,r2,r20
   206b4:	d8c02344 	addi	r3,sp,141
   206b8:	1885883a 	add	r2,r3,r2
   206bc:	003f7006 	br	20480 <__alt_data_end+0xfffe1c80>
   206c0:	0005883a 	mov	r2,zero
   206c4:	003f0b06 	br	202f4 <__alt_data_end+0xfffe1af4>
   206c8:	d9002a17 	ldw	r4,168(sp)
   206cc:	d8c03217 	ldw	r3,200(sp)
   206d0:	20800044 	addi	r2,r4,1
   206d4:	1885883a 	add	r2,r3,r2
   206d8:	d8802b15 	stw	r2,172(sp)
   206dc:	103e870e 	bge	r2,zero,200fc <__alt_data_end+0xfffe18fc>
   206e0:	0005883a 	mov	r2,zero
   206e4:	003e8506 	br	200fc <__alt_data_end+0xfffe18fc>
   206e8:	010000f4 	movhi	r4,3
   206ec:	21298e84 	addi	r4,r4,-22982
   206f0:	d9002c15 	stw	r4,176(sp)
   206f4:	003cc506 	br	1fa0c <__alt_data_end+0xfffe120c>
   206f8:	d8c03217 	ldw	r3,200(sp)
   206fc:	18c00044 	addi	r3,r3,1
   20700:	d8c02b15 	stw	r3,172(sp)
   20704:	1805883a 	mov	r2,r3
   20708:	183fa10e 	bge	r3,zero,20590 <__alt_data_end+0xfffe1d90>
   2070c:	0005883a 	mov	r2,zero
   20710:	003f9f06 	br	20590 <__alt_data_end+0xfffe1d90>
   20714:	d9003617 	ldw	r4,216(sp)
   20718:	000d883a 	mov	r6,zero
   2071c:	000f883a 	mov	r7,zero
   20720:	a00b883a 	mov	r5,r20
   20724:	d8c03d15 	stw	r3,244(sp)
   20728:	da003e15 	stw	r8,248(sp)
   2072c:	00274240 	call	27424 <__eqdf2>
   20730:	d8c03d17 	ldw	r3,244(sp)
   20734:	da003e17 	ldw	r8,248(sp)
   20738:	103f8726 	beq	r2,zero,20558 <__alt_data_end+0xfffe1d58>
   2073c:	00800044 	movi	r2,1
   20740:	10c7c83a 	sub	r3,r2,r3
   20744:	d8c02615 	stw	r3,152(sp)
   20748:	003f8406 	br	2055c <__alt_data_end+0xfffe1d5c>
   2074c:	20000e1e 	bne	r4,zero,20788 <___svfprintf_internal_r+0x2194>
   20750:	9480004c 	andi	r18,r18,1
   20754:	90000c1e 	bne	r18,zero,20788 <___svfprintf_internal_r+0x2194>
   20758:	00800044 	movi	r2,1
   2075c:	d8802b15 	stw	r2,172(sp)
   20760:	003e6606 	br	200fc <__alt_data_end+0xfffe18fc>
   20764:	00800b44 	movi	r2,45
   20768:	05adc83a 	sub	r22,zero,r22
   2076c:	d8802305 	stb	r2,140(sp)
   20770:	003f3b06 	br	20460 <__alt_data_end+0xfffe1c60>
   20774:	0005883a 	mov	r2,zero
   20778:	003f4e06 	br	204b4 <__alt_data_end+0xfffe1cb4>
   2077c:	90a4703a 	and	r18,r18,r2
   20780:	903f4a26 	beq	r18,zero,204ac <__alt_data_end+0xfffe1cac>
   20784:	003f4606 	br	204a0 <__alt_data_end+0xfffe1ca0>
   20788:	d8c02a17 	ldw	r3,168(sp)
   2078c:	18c00084 	addi	r3,r3,2
   20790:	d8c02b15 	stw	r3,172(sp)
   20794:	1805883a 	mov	r2,r3
   20798:	183e580e 	bge	r3,zero,200fc <__alt_data_end+0xfffe18fc>
   2079c:	003fd006 	br	206e0 <__alt_data_end+0xfffe1ee0>
   207a0:	00800084 	movi	r2,2
   207a4:	10c5c83a 	sub	r2,r2,r3
   207a8:	003f7506 	br	20580 <__alt_data_end+0xfffe1d80>
   207ac:	d9402e17 	ldw	r5,184(sp)
   207b0:	d9002e17 	ldw	r4,184(sp)
   207b4:	bc400043 	ldbu	r17,1(r23)
   207b8:	29400017 	ldw	r5,0(r5)
   207bc:	20800104 	addi	r2,r4,4
   207c0:	d8802e15 	stw	r2,184(sp)
   207c4:	d9402a15 	stw	r5,168(sp)
   207c8:	182f883a 	mov	r23,r3
   207cc:	283df10e 	bge	r5,zero,1ff94 <__alt_data_end+0xfffe1794>
   207d0:	8c403fcc 	andi	r17,r17,255
   207d4:	017fffc4 	movi	r5,-1
   207d8:	8c40201c 	xori	r17,r17,128
   207dc:	d9402a15 	stw	r5,168(sp)
   207e0:	8c7fe004 	addi	r17,r17,-128
   207e4:	0037d806 	br	1e748 <__alt_data_end+0xfffdff48>
   207e8:	9080004c 	andi	r2,r18,1
   207ec:	0039883a 	mov	fp,zero
   207f0:	10000726 	beq	r2,zero,20810 <___svfprintf_internal_r+0x221c>
   207f4:	d8c02817 	ldw	r3,160(sp)
   207f8:	dc001dc4 	addi	r16,sp,119
   207fc:	00800c04 	movi	r2,48
   20800:	1c07c83a 	sub	r3,r3,r16
   20804:	d8801dc5 	stb	r2,119(sp)
   20808:	d8c02b15 	stw	r3,172(sp)
   2080c:	00393106 	br	1ecd4 <__alt_data_end+0xfffe04d4>
   20810:	d8002b15 	stw	zero,172(sp)
   20814:	dc001e04 	addi	r16,sp,120
   20818:	00392e06 	br	1ecd4 <__alt_data_end+0xfffe04d4>
   2081c:	0005883a 	mov	r2,zero
   20820:	003e3306 	br	200f0 <__alt_data_end+0xfffe18f0>
   20824:	dd802617 	ldw	r22,152(sp)
   20828:	003f0706 	br	20448 <__alt_data_end+0xfffe1c48>
   2082c:	d8c02b03 	ldbu	r3,172(sp)
   20830:	d8c02785 	stb	r3,158(sp)
   20834:	003a3506 	br	1f10c <__alt_data_end+0xfffe090c>
   20838:	d8c02b03 	ldbu	r3,172(sp)
   2083c:	d8c02785 	stb	r3,158(sp)
   20840:	003a1706 	br	1f0a0 <__alt_data_end+0xfffe08a0>
   20844:	0005883a 	mov	r2,zero
   20848:	003f5d06 	br	205c0 <__alt_data_end+0xfffe1dc0>
   2084c:	d8c02b03 	ldbu	r3,172(sp)
   20850:	d8c02785 	stb	r3,158(sp)
   20854:	0038f306 	br	1ec24 <__alt_data_end+0xfffe0424>
   20858:	d8c02b03 	ldbu	r3,172(sp)
   2085c:	d8c02785 	stb	r3,158(sp)
   20860:	0038be06 	br	1eb5c <__alt_data_end+0xfffe035c>
   20864:	d8802344 	addi	r2,sp,141
   20868:	003f0506 	br	20480 <__alt_data_end+0xfffe1c80>
   2086c:	d8c02b03 	ldbu	r3,172(sp)
   20870:	d8c02785 	stb	r3,158(sp)
   20874:	00388b06 	br	1eaa4 <__alt_data_end+0xfffe02a4>
   20878:	d8c02b03 	ldbu	r3,172(sp)
   2087c:	d8c02785 	stb	r3,158(sp)
   20880:	003ad706 	br	1f3e0 <__alt_data_end+0xfffe0be0>
   20884:	d9403917 	ldw	r5,228(sp)
   20888:	00800304 	movi	r2,12
   2088c:	28800015 	stw	r2,0(r5)
   20890:	00bfffc4 	movi	r2,-1
   20894:	00384306 	br	1e9a4 <__alt_data_end+0xfffe01a4>
   20898:	d8c02b03 	ldbu	r3,172(sp)
   2089c:	d8c02785 	stb	r3,158(sp)
   208a0:	003ab606 	br	1f37c <__alt_data_end+0xfffe0b7c>
   208a4:	d8c02b03 	ldbu	r3,172(sp)
   208a8:	d8c02785 	stb	r3,158(sp)
   208ac:	003a8906 	br	1f2d4 <__alt_data_end+0xfffe0ad4>

000208b0 <__submore>:
   208b0:	defffa04 	addi	sp,sp,-24
   208b4:	dc000015 	stw	r16,0(sp)
   208b8:	2821883a 	mov	r16,r5
   208bc:	29400c17 	ldw	r5,48(r5)
   208c0:	dfc00515 	stw	ra,20(sp)
   208c4:	dd000415 	stw	r20,16(sp)
   208c8:	dcc00315 	stw	r19,12(sp)
   208cc:	dc800215 	stw	r18,8(sp)
   208d0:	dc400115 	stw	r17,4(sp)
   208d4:	80801004 	addi	r2,r16,64
   208d8:	28801726 	beq	r5,r2,20938 <__submore+0x88>
   208dc:	84400d17 	ldw	r17,52(r16)
   208e0:	8c67883a 	add	r19,r17,r17
   208e4:	980d883a 	mov	r6,r19
   208e8:	001351c0 	call	1351c <_realloc_r>
   208ec:	1025883a 	mov	r18,r2
   208f0:	10002226 	beq	r2,zero,2097c <__submore+0xcc>
   208f4:	1469883a 	add	r20,r2,r17
   208f8:	880d883a 	mov	r6,r17
   208fc:	100b883a 	mov	r5,r2
   20900:	a009883a 	mov	r4,r20
   20904:	0012fb00 	call	12fb0 <memcpy>
   20908:	0005883a 	mov	r2,zero
   2090c:	85000015 	stw	r20,0(r16)
   20910:	84800c15 	stw	r18,48(r16)
   20914:	84c00d15 	stw	r19,52(r16)
   20918:	dfc00517 	ldw	ra,20(sp)
   2091c:	dd000417 	ldw	r20,16(sp)
   20920:	dcc00317 	ldw	r19,12(sp)
   20924:	dc800217 	ldw	r18,8(sp)
   20928:	dc400117 	ldw	r17,4(sp)
   2092c:	dc000017 	ldw	r16,0(sp)
   20930:	dec00604 	addi	sp,sp,24
   20934:	f800283a 	ret
   20938:	04410004 	movi	r17,1024
   2093c:	880b883a 	mov	r5,r17
   20940:	00126c00 	call	126c0 <_malloc_r>
   20944:	1007883a 	mov	r3,r2
   20948:	10000c26 	beq	r2,zero,2097c <__submore+0xcc>
   2094c:	80801083 	ldbu	r2,66(r16)
   20950:	80c00c15 	stw	r3,48(r16)
   20954:	84400d15 	stw	r17,52(r16)
   20958:	1880ffc5 	stb	r2,1023(r3)
   2095c:	81401043 	ldbu	r5,65(r16)
   20960:	1900ff44 	addi	r4,r3,1021
   20964:	0005883a 	mov	r2,zero
   20968:	1940ff85 	stb	r5,1022(r3)
   2096c:	81401003 	ldbu	r5,64(r16)
   20970:	1940ff45 	stb	r5,1021(r3)
   20974:	81000015 	stw	r4,0(r16)
   20978:	003fe706 	br	20918 <__alt_data_end+0xfffe2118>
   2097c:	00bfffc4 	movi	r2,-1
   20980:	003fe506 	br	20918 <__alt_data_end+0xfffe2118>

00020984 <_ungetc_r>:
   20984:	00bfffc4 	movi	r2,-1
   20988:	28806126 	beq	r5,r2,20b10 <_ungetc_r+0x18c>
   2098c:	defffb04 	addi	sp,sp,-20
   20990:	dcc00315 	stw	r19,12(sp)
   20994:	dc400115 	stw	r17,4(sp)
   20998:	dc000015 	stw	r16,0(sp)
   2099c:	dfc00415 	stw	ra,16(sp)
   209a0:	dc800215 	stw	r18,8(sp)
   209a4:	2023883a 	mov	r17,r4
   209a8:	3021883a 	mov	r16,r6
   209ac:	2827883a 	mov	r19,r5
   209b0:	20000226 	beq	r4,zero,209bc <_ungetc_r+0x38>
   209b4:	20800e17 	ldw	r2,56(r4)
   209b8:	10002e26 	beq	r2,zero,20a74 <_ungetc_r+0xf0>
   209bc:	80c0030b 	ldhu	r3,12(r16)
   209c0:	1888000c 	andi	r2,r3,8192
   209c4:	1000051e 	bne	r2,zero,209dc <_ungetc_r+0x58>
   209c8:	81001917 	ldw	r4,100(r16)
   209cc:	00b7ffc4 	movi	r2,-8193
   209d0:	18c80014 	ori	r3,r3,8192
   209d4:	2084703a 	and	r2,r4,r2
   209d8:	80801915 	stw	r2,100(r16)
   209dc:	00bff7c4 	movi	r2,-33
   209e0:	1884703a 	and	r2,r3,r2
   209e4:	8080030d 	sth	r2,12(r16)
   209e8:	1900010c 	andi	r4,r3,4
   209ec:	2000061e 	bne	r4,zero,20a08 <_ungetc_r+0x84>
   209f0:	1900040c 	andi	r4,r3,16
   209f4:	20001d26 	beq	r4,zero,20a6c <_ungetc_r+0xe8>
   209f8:	18c0020c 	andi	r3,r3,8
   209fc:	1800331e 	bne	r3,zero,20acc <_ungetc_r+0x148>
   20a00:	10800114 	ori	r2,r2,4
   20a04:	8080030d 	sth	r2,12(r16)
   20a08:	80800c17 	ldw	r2,48(r16)
   20a0c:	9c803fcc 	andi	r18,r19,255
   20a10:	10001a26 	beq	r2,zero,20a7c <_ungetc_r+0xf8>
   20a14:	80c00117 	ldw	r3,4(r16)
   20a18:	80800d17 	ldw	r2,52(r16)
   20a1c:	18800f0e 	bge	r3,r2,20a5c <_ungetc_r+0xd8>
   20a20:	80c00017 	ldw	r3,0(r16)
   20a24:	9005883a 	mov	r2,r18
   20a28:	193fffc4 	addi	r4,r3,-1
   20a2c:	81000015 	stw	r4,0(r16)
   20a30:	1cffffc5 	stb	r19,-1(r3)
   20a34:	80c00117 	ldw	r3,4(r16)
   20a38:	18c00044 	addi	r3,r3,1
   20a3c:	80c00115 	stw	r3,4(r16)
   20a40:	dfc00417 	ldw	ra,16(sp)
   20a44:	dcc00317 	ldw	r19,12(sp)
   20a48:	dc800217 	ldw	r18,8(sp)
   20a4c:	dc400117 	ldw	r17,4(sp)
   20a50:	dc000017 	ldw	r16,0(sp)
   20a54:	dec00504 	addi	sp,sp,20
   20a58:	f800283a 	ret
   20a5c:	800b883a 	mov	r5,r16
   20a60:	8809883a 	mov	r4,r17
   20a64:	00208b00 	call	208b0 <__submore>
   20a68:	103fed26 	beq	r2,zero,20a20 <__alt_data_end+0xfffe2220>
   20a6c:	00bfffc4 	movi	r2,-1
   20a70:	003ff306 	br	20a40 <__alt_data_end+0xfffe2240>
   20a74:	00113200 	call	11320 <__sinit>
   20a78:	003fd006 	br	209bc <__alt_data_end+0xfffe21bc>
   20a7c:	80c00417 	ldw	r3,16(r16)
   20a80:	80800017 	ldw	r2,0(r16)
   20a84:	18000326 	beq	r3,zero,20a94 <_ungetc_r+0x110>
   20a88:	1880022e 	bgeu	r3,r2,20a94 <_ungetc_r+0x110>
   20a8c:	10ffffc3 	ldbu	r3,-1(r2)
   20a90:	90c01826 	beq	r18,r3,20af4 <_ungetc_r+0x170>
   20a94:	81400117 	ldw	r5,4(r16)
   20a98:	80800e15 	stw	r2,56(r16)
   20a9c:	008000c4 	movi	r2,3
   20aa0:	81001004 	addi	r4,r16,64
   20aa4:	80c01084 	addi	r3,r16,66
   20aa8:	80800d15 	stw	r2,52(r16)
   20aac:	00800044 	movi	r2,1
   20ab0:	80800115 	stw	r2,4(r16)
   20ab4:	81400f15 	stw	r5,60(r16)
   20ab8:	81000c15 	stw	r4,48(r16)
   20abc:	84c01085 	stb	r19,66(r16)
   20ac0:	80c00015 	stw	r3,0(r16)
   20ac4:	9005883a 	mov	r2,r18
   20ac8:	003fdd06 	br	20a40 <__alt_data_end+0xfffe2240>
   20acc:	800b883a 	mov	r5,r16
   20ad0:	8809883a 	mov	r4,r17
   20ad4:	0010f340 	call	10f34 <_fflush_r>
   20ad8:	103fe41e 	bne	r2,zero,20a6c <__alt_data_end+0xfffe226c>
   20adc:	8080030b 	ldhu	r2,12(r16)
   20ae0:	00fffdc4 	movi	r3,-9
   20ae4:	80000215 	stw	zero,8(r16)
   20ae8:	1884703a 	and	r2,r3,r2
   20aec:	80000615 	stw	zero,24(r16)
   20af0:	003fc306 	br	20a00 <__alt_data_end+0xfffe2200>
   20af4:	80c00117 	ldw	r3,4(r16)
   20af8:	10bfffc4 	addi	r2,r2,-1
   20afc:	80800015 	stw	r2,0(r16)
   20b00:	18800044 	addi	r2,r3,1
   20b04:	80800115 	stw	r2,4(r16)
   20b08:	9005883a 	mov	r2,r18
   20b0c:	003fcc06 	br	20a40 <__alt_data_end+0xfffe2240>
   20b10:	00bfffc4 	movi	r2,-1
   20b14:	f800283a 	ret

00020b18 <ungetc>:
   20b18:	008000f4 	movhi	r2,3
   20b1c:	10adc604 	addi	r2,r2,-18664
   20b20:	280d883a 	mov	r6,r5
   20b24:	200b883a 	mov	r5,r4
   20b28:	11000017 	ldw	r4,0(r2)
   20b2c:	00209841 	jmpi	20984 <_ungetc_r>

00020b30 <__sprint_r.part.0>:
   20b30:	28801917 	ldw	r2,100(r5)
   20b34:	defff604 	addi	sp,sp,-40
   20b38:	dd400515 	stw	r21,20(sp)
   20b3c:	dfc00915 	stw	ra,36(sp)
   20b40:	df000815 	stw	fp,32(sp)
   20b44:	ddc00715 	stw	r23,28(sp)
   20b48:	dd800615 	stw	r22,24(sp)
   20b4c:	dd000415 	stw	r20,16(sp)
   20b50:	dcc00315 	stw	r19,12(sp)
   20b54:	dc800215 	stw	r18,8(sp)
   20b58:	dc400115 	stw	r17,4(sp)
   20b5c:	dc000015 	stw	r16,0(sp)
   20b60:	1088000c 	andi	r2,r2,8192
   20b64:	302b883a 	mov	r21,r6
   20b68:	10002e26 	beq	r2,zero,20c24 <__sprint_r.part.0+0xf4>
   20b6c:	30800217 	ldw	r2,8(r6)
   20b70:	35800017 	ldw	r22,0(r6)
   20b74:	10002926 	beq	r2,zero,20c1c <__sprint_r.part.0+0xec>
   20b78:	2827883a 	mov	r19,r5
   20b7c:	2029883a 	mov	r20,r4
   20b80:	b5c00104 	addi	r23,r22,4
   20b84:	04bfffc4 	movi	r18,-1
   20b88:	bc400017 	ldw	r17,0(r23)
   20b8c:	b4000017 	ldw	r16,0(r22)
   20b90:	0039883a 	mov	fp,zero
   20b94:	8822d0ba 	srli	r17,r17,2
   20b98:	8800031e 	bne	r17,zero,20ba8 <__sprint_r.part.0+0x78>
   20b9c:	00001806 	br	20c00 <__sprint_r.part.0+0xd0>
   20ba0:	84000104 	addi	r16,r16,4
   20ba4:	8f001526 	beq	r17,fp,20bfc <__sprint_r.part.0+0xcc>
   20ba8:	81400017 	ldw	r5,0(r16)
   20bac:	980d883a 	mov	r6,r19
   20bb0:	a009883a 	mov	r4,r20
   20bb4:	00224680 	call	22468 <_fputwc_r>
   20bb8:	e7000044 	addi	fp,fp,1
   20bbc:	14bff81e 	bne	r2,r18,20ba0 <__alt_data_end+0xfffe23a0>
   20bc0:	9005883a 	mov	r2,r18
   20bc4:	a8000215 	stw	zero,8(r21)
   20bc8:	a8000115 	stw	zero,4(r21)
   20bcc:	dfc00917 	ldw	ra,36(sp)
   20bd0:	df000817 	ldw	fp,32(sp)
   20bd4:	ddc00717 	ldw	r23,28(sp)
   20bd8:	dd800617 	ldw	r22,24(sp)
   20bdc:	dd400517 	ldw	r21,20(sp)
   20be0:	dd000417 	ldw	r20,16(sp)
   20be4:	dcc00317 	ldw	r19,12(sp)
   20be8:	dc800217 	ldw	r18,8(sp)
   20bec:	dc400117 	ldw	r17,4(sp)
   20bf0:	dc000017 	ldw	r16,0(sp)
   20bf4:	dec00a04 	addi	sp,sp,40
   20bf8:	f800283a 	ret
   20bfc:	a8800217 	ldw	r2,8(r21)
   20c00:	8c63883a 	add	r17,r17,r17
   20c04:	8c63883a 	add	r17,r17,r17
   20c08:	1445c83a 	sub	r2,r2,r17
   20c0c:	a8800215 	stw	r2,8(r21)
   20c10:	b5800204 	addi	r22,r22,8
   20c14:	bdc00204 	addi	r23,r23,8
   20c18:	103fdb1e 	bne	r2,zero,20b88 <__alt_data_end+0xfffe2388>
   20c1c:	0005883a 	mov	r2,zero
   20c20:	003fe806 	br	20bc4 <__alt_data_end+0xfffe23c4>
   20c24:	0011e8c0 	call	11e8c <__sfvwrite_r>
   20c28:	003fe606 	br	20bc4 <__alt_data_end+0xfffe23c4>

00020c2c <__sprint_r>:
   20c2c:	30c00217 	ldw	r3,8(r6)
   20c30:	18000126 	beq	r3,zero,20c38 <__sprint_r+0xc>
   20c34:	0020b301 	jmpi	20b30 <__sprint_r.part.0>
   20c38:	30000115 	stw	zero,4(r6)
   20c3c:	0005883a 	mov	r2,zero
   20c40:	f800283a 	ret

00020c44 <___vfiprintf_internal_r>:
   20c44:	deffca04 	addi	sp,sp,-216
   20c48:	dd403115 	stw	r21,196(sp)
   20c4c:	dfc03515 	stw	ra,212(sp)
   20c50:	df003415 	stw	fp,208(sp)
   20c54:	ddc03315 	stw	r23,204(sp)
   20c58:	dd803215 	stw	r22,200(sp)
   20c5c:	dd003015 	stw	r20,192(sp)
   20c60:	dcc02f15 	stw	r19,188(sp)
   20c64:	dc802e15 	stw	r18,184(sp)
   20c68:	dc402d15 	stw	r17,180(sp)
   20c6c:	dc002c15 	stw	r16,176(sp)
   20c70:	d9002115 	stw	r4,132(sp)
   20c74:	d9402015 	stw	r5,128(sp)
   20c78:	d9c02215 	stw	r7,136(sp)
   20c7c:	302b883a 	mov	r21,r6
   20c80:	20000226 	beq	r4,zero,20c8c <___vfiprintf_internal_r+0x48>
   20c84:	20800e17 	ldw	r2,56(r4)
   20c88:	1000cf26 	beq	r2,zero,20fc8 <___vfiprintf_internal_r+0x384>
   20c8c:	d8c02017 	ldw	r3,128(sp)
   20c90:	1880030b 	ldhu	r2,12(r3)
   20c94:	10c8000c 	andi	r3,r2,8192
   20c98:	1800071e 	bne	r3,zero,20cb8 <___vfiprintf_internal_r+0x74>
   20c9c:	d9402017 	ldw	r5,128(sp)
   20ca0:	00f7ffc4 	movi	r3,-8193
   20ca4:	10880014 	ori	r2,r2,8192
   20ca8:	29001917 	ldw	r4,100(r5)
   20cac:	2880030d 	sth	r2,12(r5)
   20cb0:	20c6703a 	and	r3,r4,r3
   20cb4:	28c01915 	stw	r3,100(r5)
   20cb8:	10c0020c 	andi	r3,r2,8
   20cbc:	1800a526 	beq	r3,zero,20f54 <___vfiprintf_internal_r+0x310>
   20cc0:	d9002017 	ldw	r4,128(sp)
   20cc4:	20c00417 	ldw	r3,16(r4)
   20cc8:	1800a226 	beq	r3,zero,20f54 <___vfiprintf_internal_r+0x310>
   20ccc:	1080068c 	andi	r2,r2,26
   20cd0:	00c00284 	movi	r3,10
   20cd4:	10c0a826 	beq	r2,r3,20f78 <___vfiprintf_internal_r+0x334>
   20cd8:	d9001a04 	addi	r4,sp,104
   20cdc:	d94019c4 	addi	r5,sp,103
   20ce0:	048000f4 	movhi	r18,3
   20ce4:	2145c83a 	sub	r2,r4,r5
   20ce8:	94a99684 	addi	r18,r18,-22950
   20cec:	d9001e15 	stw	r4,120(sp)
   20cf0:	d9401f15 	stw	r5,124(sp)
   20cf4:	dec01a15 	stw	sp,104(sp)
   20cf8:	d8001c15 	stw	zero,112(sp)
   20cfc:	d8001b15 	stw	zero,108(sp)
   20d00:	d811883a 	mov	r8,sp
   20d04:	d8002615 	stw	zero,152(sp)
   20d08:	d8002415 	stw	zero,144(sp)
   20d0c:	d8802815 	stw	r2,160(sp)
   20d10:	a82d883a 	mov	r22,r21
   20d14:	b0800007 	ldb	r2,0(r22)
   20d18:	10040d26 	beq	r2,zero,21d50 <___vfiprintf_internal_r+0x110c>
   20d1c:	00c00944 	movi	r3,37
   20d20:	b029883a 	mov	r20,r22
   20d24:	10c0021e 	bne	r2,r3,20d30 <___vfiprintf_internal_r+0xec>
   20d28:	00001606 	br	20d84 <___vfiprintf_internal_r+0x140>
   20d2c:	10c00326 	beq	r2,r3,20d3c <___vfiprintf_internal_r+0xf8>
   20d30:	a5000044 	addi	r20,r20,1
   20d34:	a0800007 	ldb	r2,0(r20)
   20d38:	103ffc1e 	bne	r2,zero,20d2c <__alt_data_end+0xfffe252c>
   20d3c:	a5a1c83a 	sub	r16,r20,r22
   20d40:	80001026 	beq	r16,zero,20d84 <___vfiprintf_internal_r+0x140>
   20d44:	d8c01c17 	ldw	r3,112(sp)
   20d48:	d8801b17 	ldw	r2,108(sp)
   20d4c:	45800015 	stw	r22,0(r8)
   20d50:	80c7883a 	add	r3,r16,r3
   20d54:	10800044 	addi	r2,r2,1
   20d58:	44000115 	stw	r16,4(r8)
   20d5c:	d8c01c15 	stw	r3,112(sp)
   20d60:	d8801b15 	stw	r2,108(sp)
   20d64:	010001c4 	movi	r4,7
   20d68:	2080750e 	bge	r4,r2,20f40 <___vfiprintf_internal_r+0x2fc>
   20d6c:	1803951e 	bne	r3,zero,21bc4 <___vfiprintf_internal_r+0xf80>
   20d70:	d8c02417 	ldw	r3,144(sp)
   20d74:	d8001b15 	stw	zero,108(sp)
   20d78:	d811883a 	mov	r8,sp
   20d7c:	1c07883a 	add	r3,r3,r16
   20d80:	d8c02415 	stw	r3,144(sp)
   20d84:	a0800007 	ldb	r2,0(r20)
   20d88:	1002e026 	beq	r2,zero,2190c <___vfiprintf_internal_r+0xcc8>
   20d8c:	a5800044 	addi	r22,r20,1
   20d90:	a0c00047 	ldb	r3,1(r20)
   20d94:	d8001d85 	stb	zero,118(sp)
   20d98:	0027883a 	mov	r19,zero
   20d9c:	d8002305 	stb	zero,140(sp)
   20da0:	043fffc4 	movi	r16,-1
   20da4:	d8002515 	stw	zero,148(sp)
   20da8:	0023883a 	mov	r17,zero
   20dac:	05001604 	movi	r20,88
   20db0:	05400244 	movi	r21,9
   20db4:	402f883a 	mov	r23,r8
   20db8:	b5800044 	addi	r22,r22,1
   20dbc:	18bff804 	addi	r2,r3,-32
   20dc0:	a0827736 	bltu	r20,r2,217a0 <___vfiprintf_internal_r+0xb5c>
   20dc4:	100490ba 	slli	r2,r2,2
   20dc8:	010000b4 	movhi	r4,2
   20dcc:	21037704 	addi	r4,r4,3548
   20dd0:	1105883a 	add	r2,r2,r4
   20dd4:	10800017 	ldw	r2,0(r2)
   20dd8:	1000683a 	jmp	r2
   20ddc:	000214a0 	cmpeqi	zero,zero,2130
   20de0:	000217a0 	cmpeqi	zero,zero,2142
   20de4:	000217a0 	cmpeqi	zero,zero,2142
   20de8:	000214bc 	xorhi	zero,zero,2130
   20dec:	000217a0 	cmpeqi	zero,zero,2142
   20df0:	000217a0 	cmpeqi	zero,zero,2142
   20df4:	000217a0 	cmpeqi	zero,zero,2142
   20df8:	000217a0 	cmpeqi	zero,zero,2142
   20dfc:	000217a0 	cmpeqi	zero,zero,2142
   20e00:	000217a0 	cmpeqi	zero,zero,2142
   20e04:	000216c4 	movi	zero,2139
   20e08:	000216e8 	cmpgeui	zero,zero,2139
   20e0c:	000217a0 	cmpeqi	zero,zero,2142
   20e10:	00020fe0 	cmpeqi	zero,zero,2111
   20e14:	000216fc 	xorhi	zero,zero,2139
   20e18:	000217a0 	cmpeqi	zero,zero,2142
   20e1c:	000214c8 	cmpgei	zero,zero,2131
   20e20:	000214d4 	movui	zero,2131
   20e24:	000214d4 	movui	zero,2131
   20e28:	000214d4 	movui	zero,2131
   20e2c:	000214d4 	movui	zero,2131
   20e30:	000214d4 	movui	zero,2131
   20e34:	000214d4 	movui	zero,2131
   20e38:	000214d4 	movui	zero,2131
   20e3c:	000214d4 	movui	zero,2131
   20e40:	000214d4 	movui	zero,2131
   20e44:	000217a0 	cmpeqi	zero,zero,2142
   20e48:	000217a0 	cmpeqi	zero,zero,2142
   20e4c:	000217a0 	cmpeqi	zero,zero,2142
   20e50:	000217a0 	cmpeqi	zero,zero,2142
   20e54:	000217a0 	cmpeqi	zero,zero,2142
   20e58:	000217a0 	cmpeqi	zero,zero,2142
   20e5c:	000217a0 	cmpeqi	zero,zero,2142
   20e60:	000217a0 	cmpeqi	zero,zero,2142
   20e64:	000217a0 	cmpeqi	zero,zero,2142
   20e68:	000217a0 	cmpeqi	zero,zero,2142
   20e6c:	00021514 	movui	zero,2132
   20e70:	000217a0 	cmpeqi	zero,zero,2142
   20e74:	000217a0 	cmpeqi	zero,zero,2142
   20e78:	000217a0 	cmpeqi	zero,zero,2142
   20e7c:	000217a0 	cmpeqi	zero,zero,2142
   20e80:	000217a0 	cmpeqi	zero,zero,2142
   20e84:	000217a0 	cmpeqi	zero,zero,2142
   20e88:	000217a0 	cmpeqi	zero,zero,2142
   20e8c:	000217a0 	cmpeqi	zero,zero,2142
   20e90:	000217a0 	cmpeqi	zero,zero,2142
   20e94:	000217a0 	cmpeqi	zero,zero,2142
   20e98:	00021550 	cmplti	zero,zero,2133
   20e9c:	000217a0 	cmpeqi	zero,zero,2142
   20ea0:	000217a0 	cmpeqi	zero,zero,2142
   20ea4:	000217a0 	cmpeqi	zero,zero,2142
   20ea8:	000217a0 	cmpeqi	zero,zero,2142
   20eac:	000217a0 	cmpeqi	zero,zero,2142
   20eb0:	000215ac 	andhi	zero,zero,2134
   20eb4:	000217a0 	cmpeqi	zero,zero,2142
   20eb8:	000217a0 	cmpeqi	zero,zero,2142
   20ebc:	00021620 	cmpeqi	zero,zero,2136
   20ec0:	000217a0 	cmpeqi	zero,zero,2142
   20ec4:	000217a0 	cmpeqi	zero,zero,2142
   20ec8:	000217a0 	cmpeqi	zero,zero,2142
   20ecc:	000217a0 	cmpeqi	zero,zero,2142
   20ed0:	000217a0 	cmpeqi	zero,zero,2142
   20ed4:	000217a0 	cmpeqi	zero,zero,2142
   20ed8:	000217a0 	cmpeqi	zero,zero,2142
   20edc:	000217a0 	cmpeqi	zero,zero,2142
   20ee0:	000217a0 	cmpeqi	zero,zero,2142
   20ee4:	000217a0 	cmpeqi	zero,zero,2142
   20ee8:	000213c8 	cmpgei	zero,zero,2127
   20eec:	000213f8 	rdprs	zero,zero,2127
   20ef0:	000217a0 	cmpeqi	zero,zero,2142
   20ef4:	000217a0 	cmpeqi	zero,zero,2142
   20ef8:	000217a0 	cmpeqi	zero,zero,2142
   20efc:	00021748 	cmpgei	zero,zero,2141
   20f00:	000213f8 	rdprs	zero,zero,2127
   20f04:	000217a0 	cmpeqi	zero,zero,2142
   20f08:	000217a0 	cmpeqi	zero,zero,2142
   20f0c:	000212a0 	cmpeqi	zero,zero,2122
   20f10:	000217a0 	cmpeqi	zero,zero,2142
   20f14:	000212b4 	movhi	zero,2122
   20f18:	000212ec 	andhi	zero,zero,2123
   20f1c:	00020fec 	andhi	zero,zero,2111
   20f20:	00021294 	movui	zero,2122
   20f24:	000217a0 	cmpeqi	zero,zero,2142
   20f28:	00021660 	cmpeqi	zero,zero,2137
   20f2c:	000217a0 	cmpeqi	zero,zero,2142
   20f30:	000216ac 	andhi	zero,zero,2138
   20f34:	000217a0 	cmpeqi	zero,zero,2142
   20f38:	000217a0 	cmpeqi	zero,zero,2142
   20f3c:	00021370 	cmpltui	zero,zero,2125
   20f40:	42000204 	addi	r8,r8,8
   20f44:	d8c02417 	ldw	r3,144(sp)
   20f48:	1c07883a 	add	r3,r3,r16
   20f4c:	d8c02415 	stw	r3,144(sp)
   20f50:	003f8c06 	br	20d84 <__alt_data_end+0xfffe2584>
   20f54:	d9402017 	ldw	r5,128(sp)
   20f58:	d9002117 	ldw	r4,132(sp)
   20f5c:	0017e080 	call	17e08 <__swsetup_r>
   20f60:	1003c11e 	bne	r2,zero,21e68 <___vfiprintf_internal_r+0x1224>
   20f64:	d9402017 	ldw	r5,128(sp)
   20f68:	00c00284 	movi	r3,10
   20f6c:	2880030b 	ldhu	r2,12(r5)
   20f70:	1080068c 	andi	r2,r2,26
   20f74:	10ff581e 	bne	r2,r3,20cd8 <__alt_data_end+0xfffe24d8>
   20f78:	d8c02017 	ldw	r3,128(sp)
   20f7c:	1880038f 	ldh	r2,14(r3)
   20f80:	103f5516 	blt	r2,zero,20cd8 <__alt_data_end+0xfffe24d8>
   20f84:	d9c02217 	ldw	r7,136(sp)
   20f88:	d9002117 	ldw	r4,132(sp)
   20f8c:	a80d883a 	mov	r6,r21
   20f90:	180b883a 	mov	r5,r3
   20f94:	002216c0 	call	2216c <__sbprintf>
   20f98:	dfc03517 	ldw	ra,212(sp)
   20f9c:	df003417 	ldw	fp,208(sp)
   20fa0:	ddc03317 	ldw	r23,204(sp)
   20fa4:	dd803217 	ldw	r22,200(sp)
   20fa8:	dd403117 	ldw	r21,196(sp)
   20fac:	dd003017 	ldw	r20,192(sp)
   20fb0:	dcc02f17 	ldw	r19,188(sp)
   20fb4:	dc802e17 	ldw	r18,184(sp)
   20fb8:	dc402d17 	ldw	r17,180(sp)
   20fbc:	dc002c17 	ldw	r16,176(sp)
   20fc0:	dec03604 	addi	sp,sp,216
   20fc4:	f800283a 	ret
   20fc8:	00113200 	call	11320 <__sinit>
   20fcc:	003f2f06 	br	20c8c <__alt_data_end+0xfffe248c>
   20fd0:	d8c02517 	ldw	r3,148(sp)
   20fd4:	d8802215 	stw	r2,136(sp)
   20fd8:	00c7c83a 	sub	r3,zero,r3
   20fdc:	d8c02515 	stw	r3,148(sp)
   20fe0:	8c400114 	ori	r17,r17,4
   20fe4:	b0c00007 	ldb	r3,0(r22)
   20fe8:	003f7306 	br	20db8 <__alt_data_end+0xfffe25b8>
   20fec:	00800c04 	movi	r2,48
   20ff0:	d9402217 	ldw	r5,136(sp)
   20ff4:	d8801d05 	stb	r2,116(sp)
   20ff8:	00801e04 	movi	r2,120
   20ffc:	d8801d45 	stb	r2,117(sp)
   21000:	d8001d85 	stb	zero,118(sp)
   21004:	b811883a 	mov	r8,r23
   21008:	28c00104 	addi	r3,r5,4
   2100c:	2cc00017 	ldw	r19,0(r5)
   21010:	0029883a 	mov	r20,zero
   21014:	88800094 	ori	r2,r17,2
   21018:	80032516 	blt	r16,zero,21cb0 <___vfiprintf_internal_r+0x106c>
   2101c:	00bfdfc4 	movi	r2,-129
   21020:	88a2703a 	and	r17,r17,r2
   21024:	d8c02215 	stw	r3,136(sp)
   21028:	8c400094 	ori	r17,r17,2
   2102c:	98032a1e 	bne	r19,zero,21cd8 <___vfiprintf_internal_r+0x1094>
   21030:	008000f4 	movhi	r2,3
   21034:	10a86e04 	addi	r2,r2,-24136
   21038:	d8802615 	stw	r2,152(sp)
   2103c:	002b883a 	mov	r21,zero
   21040:	8001741e 	bne	r16,zero,21614 <___vfiprintf_internal_r+0x9d0>
   21044:	0021883a 	mov	r16,zero
   21048:	0029883a 	mov	r20,zero
   2104c:	ddc01a04 	addi	r23,sp,104
   21050:	8027883a 	mov	r19,r16
   21054:	8500010e 	bge	r16,r20,2105c <___vfiprintf_internal_r+0x418>
   21058:	a027883a 	mov	r19,r20
   2105c:	ad403fcc 	andi	r21,r21,255
   21060:	ad40201c 	xori	r21,r21,128
   21064:	ad7fe004 	addi	r21,r21,-128
   21068:	a8000126 	beq	r21,zero,21070 <___vfiprintf_internal_r+0x42c>
   2106c:	9cc00044 	addi	r19,r19,1
   21070:	89c0008c 	andi	r7,r17,2
   21074:	38000126 	beq	r7,zero,2107c <___vfiprintf_internal_r+0x438>
   21078:	9cc00084 	addi	r19,r19,2
   2107c:	88c0210c 	andi	r3,r17,132
   21080:	1801dd1e 	bne	r3,zero,217f8 <___vfiprintf_internal_r+0xbb4>
   21084:	d9402517 	ldw	r5,148(sp)
   21088:	2cebc83a 	sub	r21,r5,r19
   2108c:	0541da0e 	bge	zero,r21,217f8 <___vfiprintf_internal_r+0xbb4>
   21090:	07000404 	movi	fp,16
   21094:	d8801c17 	ldw	r2,112(sp)
   21098:	e543be0e 	bge	fp,r21,21f94 <___vfiprintf_internal_r+0x1350>
   2109c:	014000f4 	movhi	r5,3
   210a0:	29699a84 	addi	r5,r5,-22934
   210a4:	dc002715 	stw	r16,156(sp)
   210a8:	d9801b17 	ldw	r6,108(sp)
   210ac:	a821883a 	mov	r16,r21
   210b0:	d9402315 	stw	r5,140(sp)
   210b4:	028001c4 	movi	r10,7
   210b8:	d9c02915 	stw	r7,164(sp)
   210bc:	182b883a 	mov	r21,r3
   210c0:	00000506 	br	210d8 <___vfiprintf_internal_r+0x494>
   210c4:	31000084 	addi	r4,r6,2
   210c8:	42000204 	addi	r8,r8,8
   210cc:	180d883a 	mov	r6,r3
   210d0:	843ffc04 	addi	r16,r16,-16
   210d4:	e4000f0e 	bge	fp,r16,21114 <___vfiprintf_internal_r+0x4d0>
   210d8:	010000f4 	movhi	r4,3
   210dc:	10800404 	addi	r2,r2,16
   210e0:	30c00044 	addi	r3,r6,1
   210e4:	21299a84 	addi	r4,r4,-22934
   210e8:	41000015 	stw	r4,0(r8)
   210ec:	47000115 	stw	fp,4(r8)
   210f0:	d8801c15 	stw	r2,112(sp)
   210f4:	d8c01b15 	stw	r3,108(sp)
   210f8:	50fff20e 	bge	r10,r3,210c4 <__alt_data_end+0xfffe28c4>
   210fc:	1001b21e 	bne	r2,zero,217c8 <___vfiprintf_internal_r+0xb84>
   21100:	843ffc04 	addi	r16,r16,-16
   21104:	000d883a 	mov	r6,zero
   21108:	01000044 	movi	r4,1
   2110c:	d811883a 	mov	r8,sp
   21110:	e43ff116 	blt	fp,r16,210d8 <__alt_data_end+0xfffe28d8>
   21114:	a807883a 	mov	r3,r21
   21118:	d9c02917 	ldw	r7,164(sp)
   2111c:	802b883a 	mov	r21,r16
   21120:	dc002717 	ldw	r16,156(sp)
   21124:	d9402317 	ldw	r5,140(sp)
   21128:	a885883a 	add	r2,r21,r2
   2112c:	45400115 	stw	r21,4(r8)
   21130:	41400015 	stw	r5,0(r8)
   21134:	d8801c15 	stw	r2,112(sp)
   21138:	d9001b15 	stw	r4,108(sp)
   2113c:	014001c4 	movi	r5,7
   21140:	29026216 	blt	r5,r4,21acc <___vfiprintf_internal_r+0xe88>
   21144:	d9801d87 	ldb	r6,118(sp)
   21148:	42000204 	addi	r8,r8,8
   2114c:	21400044 	addi	r5,r4,1
   21150:	3001ae1e 	bne	r6,zero,2180c <___vfiprintf_internal_r+0xbc8>
   21154:	3801bb26 	beq	r7,zero,21844 <___vfiprintf_internal_r+0xc00>
   21158:	d9001d04 	addi	r4,sp,116
   2115c:	10800084 	addi	r2,r2,2
   21160:	41000015 	stw	r4,0(r8)
   21164:	01000084 	movi	r4,2
   21168:	41000115 	stw	r4,4(r8)
   2116c:	d8801c15 	stw	r2,112(sp)
   21170:	d9401b15 	stw	r5,108(sp)
   21174:	010001c4 	movi	r4,7
   21178:	2142680e 	bge	r4,r5,21b1c <___vfiprintf_internal_r+0xed8>
   2117c:	1002b11e 	bne	r2,zero,21c44 <___vfiprintf_internal_r+0x1000>
   21180:	01802004 	movi	r6,128
   21184:	01400044 	movi	r5,1
   21188:	0009883a 	mov	r4,zero
   2118c:	d811883a 	mov	r8,sp
   21190:	1981ae1e 	bne	r3,r6,2184c <___vfiprintf_internal_r+0xc08>
   21194:	d8c02517 	ldw	r3,148(sp)
   21198:	1cf9c83a 	sub	fp,r3,r19
   2119c:	0701ab0e 	bge	zero,fp,2184c <___vfiprintf_internal_r+0xc08>
   211a0:	05400404 	movi	r21,16
   211a4:	af03a90e 	bge	r21,fp,2204c <___vfiprintf_internal_r+0x1408>
   211a8:	014000f4 	movhi	r5,3
   211ac:	29699684 	addi	r5,r5,-22950
   211b0:	d9402315 	stw	r5,140(sp)
   211b4:	01c001c4 	movi	r7,7
   211b8:	00000506 	br	211d0 <___vfiprintf_internal_r+0x58c>
   211bc:	21800084 	addi	r6,r4,2
   211c0:	42000204 	addi	r8,r8,8
   211c4:	1809883a 	mov	r4,r3
   211c8:	e73ffc04 	addi	fp,fp,-16
   211cc:	af000d0e 	bge	r21,fp,21204 <___vfiprintf_internal_r+0x5c0>
   211d0:	10800404 	addi	r2,r2,16
   211d4:	20c00044 	addi	r3,r4,1
   211d8:	44800015 	stw	r18,0(r8)
   211dc:	45400115 	stw	r21,4(r8)
   211e0:	d8801c15 	stw	r2,112(sp)
   211e4:	d8c01b15 	stw	r3,108(sp)
   211e8:	38fff40e 	bge	r7,r3,211bc <__alt_data_end+0xfffe29bc>
   211ec:	10022b1e 	bne	r2,zero,21a9c <___vfiprintf_internal_r+0xe58>
   211f0:	e73ffc04 	addi	fp,fp,-16
   211f4:	01800044 	movi	r6,1
   211f8:	0009883a 	mov	r4,zero
   211fc:	d811883a 	mov	r8,sp
   21200:	af3ff316 	blt	r21,fp,211d0 <__alt_data_end+0xfffe29d0>
   21204:	d8c02317 	ldw	r3,140(sp)
   21208:	1705883a 	add	r2,r2,fp
   2120c:	47000115 	stw	fp,4(r8)
   21210:	40c00015 	stw	r3,0(r8)
   21214:	d8801c15 	stw	r2,112(sp)
   21218:	d9801b15 	stw	r6,108(sp)
   2121c:	00c001c4 	movi	r3,7
   21220:	19829416 	blt	r3,r6,21c74 <___vfiprintf_internal_r+0x1030>
   21224:	8521c83a 	sub	r16,r16,r20
   21228:	42000204 	addi	r8,r8,8
   2122c:	31400044 	addi	r5,r6,1
   21230:	3009883a 	mov	r4,r6
   21234:	04018716 	blt	zero,r16,21854 <___vfiprintf_internal_r+0xc10>
   21238:	a085883a 	add	r2,r20,r2
   2123c:	45c00015 	stw	r23,0(r8)
   21240:	45000115 	stw	r20,4(r8)
   21244:	d8801c15 	stw	r2,112(sp)
   21248:	d9401b15 	stw	r5,108(sp)
   2124c:	00c001c4 	movi	r3,7
   21250:	1941c20e 	bge	r3,r5,2195c <___vfiprintf_internal_r+0xd18>
   21254:	1002531e 	bne	r2,zero,21ba4 <___vfiprintf_internal_r+0xf60>
   21258:	d8001b15 	stw	zero,108(sp)
   2125c:	8c40010c 	andi	r17,r17,4
   21260:	88023226 	beq	r17,zero,21b2c <___vfiprintf_internal_r+0xee8>
   21264:	d9002517 	ldw	r4,148(sp)
   21268:	24e3c83a 	sub	r17,r4,r19
   2126c:	04432916 	blt	zero,r17,21f14 <___vfiprintf_internal_r+0x12d0>
   21270:	d8802517 	ldw	r2,148(sp)
   21274:	14c0010e 	bge	r2,r19,2127c <___vfiprintf_internal_r+0x638>
   21278:	9805883a 	mov	r2,r19
   2127c:	d8c02417 	ldw	r3,144(sp)
   21280:	1887883a 	add	r3,r3,r2
   21284:	d8c02415 	stw	r3,144(sp)
   21288:	d8001b15 	stw	zero,108(sp)
   2128c:	d811883a 	mov	r8,sp
   21290:	003ea006 	br	20d14 <__alt_data_end+0xfffe2514>
   21294:	8c400814 	ori	r17,r17,32
   21298:	b0c00007 	ldb	r3,0(r22)
   2129c:	003ec606 	br	20db8 <__alt_data_end+0xfffe25b8>
   212a0:	b0c00007 	ldb	r3,0(r22)
   212a4:	00801b04 	movi	r2,108
   212a8:	18832026 	beq	r3,r2,21f2c <___vfiprintf_internal_r+0x12e8>
   212ac:	8c400414 	ori	r17,r17,16
   212b0:	003ec106 	br	20db8 <__alt_data_end+0xfffe25b8>
   212b4:	9cc03fcc 	andi	r19,r19,255
   212b8:	b811883a 	mov	r8,r23
   212bc:	9803981e 	bne	r19,zero,22120 <___vfiprintf_internal_r+0x14dc>
   212c0:	8880080c 	andi	r2,r17,32
   212c4:	1002be26 	beq	r2,zero,21dc0 <___vfiprintf_internal_r+0x117c>
   212c8:	d9002217 	ldw	r4,136(sp)
   212cc:	d9402417 	ldw	r5,144(sp)
   212d0:	20800017 	ldw	r2,0(r4)
   212d4:	2807d7fa 	srai	r3,r5,31
   212d8:	21000104 	addi	r4,r4,4
   212dc:	d9002215 	stw	r4,136(sp)
   212e0:	11400015 	stw	r5,0(r2)
   212e4:	10c00115 	stw	r3,4(r2)
   212e8:	003e8a06 	br	20d14 <__alt_data_end+0xfffe2514>
   212ec:	9cc03fcc 	andi	r19,r19,255
   212f0:	b811883a 	mov	r8,r23
   212f4:	9803871e 	bne	r19,zero,22114 <___vfiprintf_internal_r+0x14d0>
   212f8:	8880080c 	andi	r2,r17,32
   212fc:	10009a26 	beq	r2,zero,21568 <___vfiprintf_internal_r+0x924>
   21300:	d9002217 	ldw	r4,136(sp)
   21304:	d8001d85 	stb	zero,118(sp)
   21308:	20800204 	addi	r2,r4,8
   2130c:	24c00017 	ldw	r19,0(r4)
   21310:	25000117 	ldw	r20,4(r4)
   21314:	8002a416 	blt	r16,zero,21da8 <___vfiprintf_internal_r+0x1164>
   21318:	013fdfc4 	movi	r4,-129
   2131c:	9d06b03a 	or	r3,r19,r20
   21320:	d8802215 	stw	r2,136(sp)
   21324:	8922703a 	and	r17,r17,r4
   21328:	18009b26 	beq	r3,zero,21598 <___vfiprintf_internal_r+0x954>
   2132c:	002b883a 	mov	r21,zero
   21330:	ddc01a04 	addi	r23,sp,104
   21334:	9806d0fa 	srli	r3,r19,3
   21338:	a008977a 	slli	r4,r20,29
   2133c:	a028d0fa 	srli	r20,r20,3
   21340:	9cc001cc 	andi	r19,r19,7
   21344:	98800c04 	addi	r2,r19,48
   21348:	bdffffc4 	addi	r23,r23,-1
   2134c:	20e6b03a 	or	r19,r4,r3
   21350:	b8800005 	stb	r2,0(r23)
   21354:	9d06b03a 	or	r3,r19,r20
   21358:	183ff61e 	bne	r3,zero,21334 <__alt_data_end+0xfffe2b34>
   2135c:	88c0004c 	andi	r3,r17,1
   21360:	18021f1e 	bne	r3,zero,21be0 <___vfiprintf_internal_r+0xf9c>
   21364:	d9401e17 	ldw	r5,120(sp)
   21368:	2de9c83a 	sub	r20,r5,r23
   2136c:	003f3806 	br	21050 <__alt_data_end+0xfffe2850>
   21370:	9cc03fcc 	andi	r19,r19,255
   21374:	b811883a 	mov	r8,r23
   21378:	98034f1e 	bne	r19,zero,220b8 <___vfiprintf_internal_r+0x1474>
   2137c:	008000f4 	movhi	r2,3
   21380:	10a86e04 	addi	r2,r2,-24136
   21384:	d8802615 	stw	r2,152(sp)
   21388:	8880080c 	andi	r2,r17,32
   2138c:	1000ac26 	beq	r2,zero,21640 <___vfiprintf_internal_r+0x9fc>
   21390:	d9002217 	ldw	r4,136(sp)
   21394:	24c00017 	ldw	r19,0(r4)
   21398:	25000117 	ldw	r20,4(r4)
   2139c:	21000204 	addi	r4,r4,8
   213a0:	d9002215 	stw	r4,136(sp)
   213a4:	8880004c 	andi	r2,r17,1
   213a8:	1001e726 	beq	r2,zero,21b48 <___vfiprintf_internal_r+0xf04>
   213ac:	9d04b03a 	or	r2,r19,r20
   213b0:	10025c1e 	bne	r2,zero,21d24 <___vfiprintf_internal_r+0x10e0>
   213b4:	d8001d85 	stb	zero,118(sp)
   213b8:	80024416 	blt	r16,zero,21ccc <___vfiprintf_internal_r+0x1088>
   213bc:	00bfdfc4 	movi	r2,-129
   213c0:	88a2703a 	and	r17,r17,r2
   213c4:	003f1d06 	br	2103c <__alt_data_end+0xfffe283c>
   213c8:	d8c02217 	ldw	r3,136(sp)
   213cc:	04c00044 	movi	r19,1
   213d0:	b811883a 	mov	r8,r23
   213d4:	18800017 	ldw	r2,0(r3)
   213d8:	18c00104 	addi	r3,r3,4
   213dc:	d8001d85 	stb	zero,118(sp)
   213e0:	d8801005 	stb	r2,64(sp)
   213e4:	d8c02215 	stw	r3,136(sp)
   213e8:	9829883a 	mov	r20,r19
   213ec:	ddc01004 	addi	r23,sp,64
   213f0:	0021883a 	mov	r16,zero
   213f4:	003f1e06 	br	21070 <__alt_data_end+0xfffe2870>
   213f8:	9cc03fcc 	andi	r19,r19,255
   213fc:	b811883a 	mov	r8,r23
   21400:	9803331e 	bne	r19,zero,220d0 <___vfiprintf_internal_r+0x148c>
   21404:	8880080c 	andi	r2,r17,32
   21408:	10004826 	beq	r2,zero,2152c <___vfiprintf_internal_r+0x8e8>
   2140c:	d9002217 	ldw	r4,136(sp)
   21410:	20800117 	ldw	r2,4(r4)
   21414:	24c00017 	ldw	r19,0(r4)
   21418:	21000204 	addi	r4,r4,8
   2141c:	d9002215 	stw	r4,136(sp)
   21420:	1029883a 	mov	r20,r2
   21424:	10024c16 	blt	r2,zero,21d58 <___vfiprintf_internal_r+0x1114>
   21428:	dd401d83 	ldbu	r21,118(sp)
   2142c:	80007116 	blt	r16,zero,215f4 <___vfiprintf_internal_r+0x9b0>
   21430:	00ffdfc4 	movi	r3,-129
   21434:	9d04b03a 	or	r2,r19,r20
   21438:	88e2703a 	and	r17,r17,r3
   2143c:	1000d126 	beq	r2,zero,21784 <___vfiprintf_internal_r+0xb40>
   21440:	a0023526 	beq	r20,zero,21d18 <___vfiprintf_internal_r+0x10d4>
   21444:	ddc01a04 	addi	r23,sp,104
   21448:	4039883a 	mov	fp,r8
   2144c:	9809883a 	mov	r4,r19
   21450:	a00b883a 	mov	r5,r20
   21454:	01800284 	movi	r6,10
   21458:	000f883a 	mov	r7,zero
   2145c:	002580c0 	call	2580c <__umoddi3>
   21460:	10800c04 	addi	r2,r2,48
   21464:	bdffffc4 	addi	r23,r23,-1
   21468:	9809883a 	mov	r4,r19
   2146c:	a00b883a 	mov	r5,r20
   21470:	b8800005 	stb	r2,0(r23)
   21474:	01800284 	movi	r6,10
   21478:	000f883a 	mov	r7,zero
   2147c:	00252100 	call	25210 <__udivdi3>
   21480:	1027883a 	mov	r19,r2
   21484:	10c4b03a 	or	r2,r2,r3
   21488:	1829883a 	mov	r20,r3
   2148c:	103fef1e 	bne	r2,zero,2144c <__alt_data_end+0xfffe2c4c>
   21490:	d9001e17 	ldw	r4,120(sp)
   21494:	e011883a 	mov	r8,fp
   21498:	25e9c83a 	sub	r20,r4,r23
   2149c:	003eec06 	br	21050 <__alt_data_end+0xfffe2850>
   214a0:	d8802307 	ldb	r2,140(sp)
   214a4:	1002361e 	bne	r2,zero,21d80 <___vfiprintf_internal_r+0x113c>
   214a8:	00c00804 	movi	r3,32
   214ac:	d8c02305 	stb	r3,140(sp)
   214b0:	04c00044 	movi	r19,1
   214b4:	b0c00007 	ldb	r3,0(r22)
   214b8:	003e3f06 	br	20db8 <__alt_data_end+0xfffe25b8>
   214bc:	8c400054 	ori	r17,r17,1
   214c0:	b0c00007 	ldb	r3,0(r22)
   214c4:	003e3c06 	br	20db8 <__alt_data_end+0xfffe25b8>
   214c8:	8c402014 	ori	r17,r17,128
   214cc:	b0c00007 	ldb	r3,0(r22)
   214d0:	003e3906 	br	20db8 <__alt_data_end+0xfffe25b8>
   214d4:	dc002715 	stw	r16,156(sp)
   214d8:	d8002515 	stw	zero,148(sp)
   214dc:	1f3ff404 	addi	fp,r3,-48
   214e0:	0009883a 	mov	r4,zero
   214e4:	b021883a 	mov	r16,r22
   214e8:	01400284 	movi	r5,10
   214ec:	0025f840 	call	25f84 <__mulsi3>
   214f0:	80c00007 	ldb	r3,0(r16)
   214f4:	e089883a 	add	r4,fp,r2
   214f8:	b5800044 	addi	r22,r22,1
   214fc:	1f3ff404 	addi	fp,r3,-48
   21500:	b021883a 	mov	r16,r22
   21504:	af3ff82e 	bgeu	r21,fp,214e8 <__alt_data_end+0xfffe2ce8>
   21508:	d9002515 	stw	r4,148(sp)
   2150c:	dc002717 	ldw	r16,156(sp)
   21510:	003e2a06 	br	20dbc <__alt_data_end+0xfffe25bc>
   21514:	9cc03fcc 	andi	r19,r19,255
   21518:	b811883a 	mov	r8,r23
   2151c:	9802e91e 	bne	r19,zero,220c4 <___vfiprintf_internal_r+0x1480>
   21520:	8c400414 	ori	r17,r17,16
   21524:	8880080c 	andi	r2,r17,32
   21528:	103fb81e 	bne	r2,zero,2140c <__alt_data_end+0xfffe2c0c>
   2152c:	8880040c 	andi	r2,r17,16
   21530:	10022e26 	beq	r2,zero,21dec <___vfiprintf_internal_r+0x11a8>
   21534:	d9402217 	ldw	r5,136(sp)
   21538:	2cc00017 	ldw	r19,0(r5)
   2153c:	29400104 	addi	r5,r5,4
   21540:	d9402215 	stw	r5,136(sp)
   21544:	9829d7fa 	srai	r20,r19,31
   21548:	a005883a 	mov	r2,r20
   2154c:	003fb506 	br	21424 <__alt_data_end+0xfffe2c24>
   21550:	9cc03fcc 	andi	r19,r19,255
   21554:	b811883a 	mov	r8,r23
   21558:	9802fa1e 	bne	r19,zero,22144 <___vfiprintf_internal_r+0x1500>
   2155c:	8c400414 	ori	r17,r17,16
   21560:	8880080c 	andi	r2,r17,32
   21564:	103f661e 	bne	r2,zero,21300 <__alt_data_end+0xfffe2b00>
   21568:	8880040c 	andi	r2,r17,16
   2156c:	10020626 	beq	r2,zero,21d88 <___vfiprintf_internal_r+0x1144>
   21570:	d9402217 	ldw	r5,136(sp)
   21574:	d8001d85 	stb	zero,118(sp)
   21578:	0029883a 	mov	r20,zero
   2157c:	28800104 	addi	r2,r5,4
   21580:	2cc00017 	ldw	r19,0(r5)
   21584:	80020816 	blt	r16,zero,21da8 <___vfiprintf_internal_r+0x1164>
   21588:	00ffdfc4 	movi	r3,-129
   2158c:	d8802215 	stw	r2,136(sp)
   21590:	88e2703a 	and	r17,r17,r3
   21594:	983f651e 	bne	r19,zero,2132c <__alt_data_end+0xfffe2b2c>
   21598:	002b883a 	mov	r21,zero
   2159c:	8002cf26 	beq	r16,zero,220dc <___vfiprintf_internal_r+0x1498>
   215a0:	0027883a 	mov	r19,zero
   215a4:	0029883a 	mov	r20,zero
   215a8:	003f6106 	br	21330 <__alt_data_end+0xfffe2b30>
   215ac:	9cc03fcc 	andi	r19,r19,255
   215b0:	b811883a 	mov	r8,r23
   215b4:	9802e01e 	bne	r19,zero,22138 <___vfiprintf_internal_r+0x14f4>
   215b8:	8c400414 	ori	r17,r17,16
   215bc:	8880080c 	andi	r2,r17,32
   215c0:	1000641e 	bne	r2,zero,21754 <___vfiprintf_internal_r+0xb10>
   215c4:	8880040c 	andi	r2,r17,16
   215c8:	1001c81e 	bne	r2,zero,21cec <___vfiprintf_internal_r+0x10a8>
   215cc:	8880100c 	andi	r2,r17,64
   215d0:	d8001d85 	stb	zero,118(sp)
   215d4:	1002281e 	bne	r2,zero,21e78 <___vfiprintf_internal_r+0x1234>
   215d8:	d9002217 	ldw	r4,136(sp)
   215dc:	0029883a 	mov	r20,zero
   215e0:	20800104 	addi	r2,r4,4
   215e4:	24c00017 	ldw	r19,0(r4)
   215e8:	8001c60e 	bge	r16,zero,21d04 <___vfiprintf_internal_r+0x10c0>
   215ec:	d8802215 	stw	r2,136(sp)
   215f0:	002b883a 	mov	r21,zero
   215f4:	9d04b03a 	or	r2,r19,r20
   215f8:	103f911e 	bne	r2,zero,21440 <__alt_data_end+0xfffe2c40>
   215fc:	00800044 	movi	r2,1
   21600:	10803fcc 	andi	r2,r2,255
   21604:	00c00044 	movi	r3,1
   21608:	10c05f26 	beq	r2,r3,21788 <___vfiprintf_internal_r+0xb44>
   2160c:	00c00084 	movi	r3,2
   21610:	10ffe31e 	bne	r2,r3,215a0 <__alt_data_end+0xfffe2da0>
   21614:	0027883a 	mov	r19,zero
   21618:	0029883a 	mov	r20,zero
   2161c:	00015106 	br	21b64 <___vfiprintf_internal_r+0xf20>
   21620:	9cc03fcc 	andi	r19,r19,255
   21624:	b811883a 	mov	r8,r23
   21628:	9802c01e 	bne	r19,zero,2212c <___vfiprintf_internal_r+0x14e8>
   2162c:	014000f4 	movhi	r5,3
   21630:	29686904 	addi	r5,r5,-24156
   21634:	d9402615 	stw	r5,152(sp)
   21638:	8880080c 	andi	r2,r17,32
   2163c:	103f541e 	bne	r2,zero,21390 <__alt_data_end+0xfffe2b90>
   21640:	8880040c 	andi	r2,r17,16
   21644:	1001f226 	beq	r2,zero,21e10 <___vfiprintf_internal_r+0x11cc>
   21648:	d9402217 	ldw	r5,136(sp)
   2164c:	0029883a 	mov	r20,zero
   21650:	2cc00017 	ldw	r19,0(r5)
   21654:	29400104 	addi	r5,r5,4
   21658:	d9402215 	stw	r5,136(sp)
   2165c:	003f5106 	br	213a4 <__alt_data_end+0xfffe2ba4>
   21660:	d8c02217 	ldw	r3,136(sp)
   21664:	b811883a 	mov	r8,r23
   21668:	d8001d85 	stb	zero,118(sp)
   2166c:	1dc00017 	ldw	r23,0(r3)
   21670:	1f000104 	addi	fp,r3,4
   21674:	b8025926 	beq	r23,zero,21fdc <___vfiprintf_internal_r+0x1398>
   21678:	80023316 	blt	r16,zero,21f48 <___vfiprintf_internal_r+0x1304>
   2167c:	800d883a 	mov	r6,r16
   21680:	000b883a 	mov	r5,zero
   21684:	b809883a 	mov	r4,r23
   21688:	da002a15 	stw	r8,168(sp)
   2168c:	0012ecc0 	call	12ecc <memchr>
   21690:	da002a17 	ldw	r8,168(sp)
   21694:	10026826 	beq	r2,zero,22038 <___vfiprintf_internal_r+0x13f4>
   21698:	15e9c83a 	sub	r20,r2,r23
   2169c:	dd401d83 	ldbu	r21,118(sp)
   216a0:	df002215 	stw	fp,136(sp)
   216a4:	0021883a 	mov	r16,zero
   216a8:	003e6906 	br	21050 <__alt_data_end+0xfffe2850>
   216ac:	9cc03fcc 	andi	r19,r19,255
   216b0:	b811883a 	mov	r8,r23
   216b4:	983fc126 	beq	r19,zero,215bc <__alt_data_end+0xfffe2dbc>
   216b8:	d8c02303 	ldbu	r3,140(sp)
   216bc:	d8c01d85 	stb	r3,118(sp)
   216c0:	003fbe06 	br	215bc <__alt_data_end+0xfffe2dbc>
   216c4:	d9002217 	ldw	r4,136(sp)
   216c8:	d9402217 	ldw	r5,136(sp)
   216cc:	21000017 	ldw	r4,0(r4)
   216d0:	28800104 	addi	r2,r5,4
   216d4:	d9002515 	stw	r4,148(sp)
   216d8:	203e3d16 	blt	r4,zero,20fd0 <__alt_data_end+0xfffe27d0>
   216dc:	d8802215 	stw	r2,136(sp)
   216e0:	b0c00007 	ldb	r3,0(r22)
   216e4:	003db406 	br	20db8 <__alt_data_end+0xfffe25b8>
   216e8:	00c00ac4 	movi	r3,43
   216ec:	d8c02305 	stb	r3,140(sp)
   216f0:	04c00044 	movi	r19,1
   216f4:	b0c00007 	ldb	r3,0(r22)
   216f8:	003daf06 	br	20db8 <__alt_data_end+0xfffe25b8>
   216fc:	b0c00007 	ldb	r3,0(r22)
   21700:	01000a84 	movi	r4,42
   21704:	b4000044 	addi	r16,r22,1
   21708:	19025e26 	beq	r3,r4,22084 <___vfiprintf_internal_r+0x1440>
   2170c:	1f3ff404 	addi	fp,r3,-48
   21710:	0009883a 	mov	r4,zero
   21714:	af025236 	bltu	r21,fp,22060 <___vfiprintf_internal_r+0x141c>
   21718:	01400284 	movi	r5,10
   2171c:	0025f840 	call	25f84 <__mulsi3>
   21720:	80c00007 	ldb	r3,0(r16)
   21724:	1709883a 	add	r4,r2,fp
   21728:	85800044 	addi	r22,r16,1
   2172c:	1f3ff404 	addi	fp,r3,-48
   21730:	b021883a 	mov	r16,r22
   21734:	af3ff82e 	bgeu	r21,fp,21718 <__alt_data_end+0xfffe2f18>
   21738:	2021883a 	mov	r16,r4
   2173c:	203d9f0e 	bge	r4,zero,20dbc <__alt_data_end+0xfffe25bc>
   21740:	043fffc4 	movi	r16,-1
   21744:	003d9d06 	br	20dbc <__alt_data_end+0xfffe25bc>
   21748:	8c401014 	ori	r17,r17,64
   2174c:	b0c00007 	ldb	r3,0(r22)
   21750:	003d9906 	br	20db8 <__alt_data_end+0xfffe25b8>
   21754:	d9002217 	ldw	r4,136(sp)
   21758:	d8001d85 	stb	zero,118(sp)
   2175c:	20c00204 	addi	r3,r4,8
   21760:	24c00017 	ldw	r19,0(r4)
   21764:	25000117 	ldw	r20,4(r4)
   21768:	8001e716 	blt	r16,zero,21f08 <___vfiprintf_internal_r+0x12c4>
   2176c:	013fdfc4 	movi	r4,-129
   21770:	9d04b03a 	or	r2,r19,r20
   21774:	d8c02215 	stw	r3,136(sp)
   21778:	8922703a 	and	r17,r17,r4
   2177c:	002b883a 	mov	r21,zero
   21780:	103f2f1e 	bne	r2,zero,21440 <__alt_data_end+0xfffe2c40>
   21784:	803e2f26 	beq	r16,zero,21044 <__alt_data_end+0xfffe2844>
   21788:	0027883a 	mov	r19,zero
   2178c:	9cc00c04 	addi	r19,r19,48
   21790:	dcc019c5 	stb	r19,103(sp)
   21794:	dd002817 	ldw	r20,160(sp)
   21798:	ddc019c4 	addi	r23,sp,103
   2179c:	003e2c06 	br	21050 <__alt_data_end+0xfffe2850>
   217a0:	9cc03fcc 	andi	r19,r19,255
   217a4:	b811883a 	mov	r8,r23
   217a8:	9802571e 	bne	r19,zero,22108 <___vfiprintf_internal_r+0x14c4>
   217ac:	18005726 	beq	r3,zero,2190c <___vfiprintf_internal_r+0xcc8>
   217b0:	04c00044 	movi	r19,1
   217b4:	d8c01005 	stb	r3,64(sp)
   217b8:	d8001d85 	stb	zero,118(sp)
   217bc:	9829883a 	mov	r20,r19
   217c0:	ddc01004 	addi	r23,sp,64
   217c4:	003f0a06 	br	213f0 <__alt_data_end+0xfffe2bf0>
   217c8:	d9402017 	ldw	r5,128(sp)
   217cc:	d9002117 	ldw	r4,132(sp)
   217d0:	d9801a04 	addi	r6,sp,104
   217d4:	da802a15 	stw	r10,168(sp)
   217d8:	0020b300 	call	20b30 <__sprint_r.part.0>
   217dc:	da802a17 	ldw	r10,168(sp)
   217e0:	1000501e 	bne	r2,zero,21924 <___vfiprintf_internal_r+0xce0>
   217e4:	d9801b17 	ldw	r6,108(sp)
   217e8:	d8801c17 	ldw	r2,112(sp)
   217ec:	d811883a 	mov	r8,sp
   217f0:	31000044 	addi	r4,r6,1
   217f4:	003e3606 	br	210d0 <__alt_data_end+0xfffe28d0>
   217f8:	d9001b17 	ldw	r4,108(sp)
   217fc:	d8801c17 	ldw	r2,112(sp)
   21800:	21400044 	addi	r5,r4,1
   21804:	d9801d87 	ldb	r6,118(sp)
   21808:	303e5226 	beq	r6,zero,21154 <__alt_data_end+0xfffe2954>
   2180c:	01800044 	movi	r6,1
   21810:	d9001d84 	addi	r4,sp,118
   21814:	1185883a 	add	r2,r2,r6
   21818:	41000015 	stw	r4,0(r8)
   2181c:	41800115 	stw	r6,4(r8)
   21820:	d8801c15 	stw	r2,112(sp)
   21824:	d9401b15 	stw	r5,108(sp)
   21828:	010001c4 	movi	r4,7
   2182c:	2140b00e 	bge	r4,r5,21af0 <___vfiprintf_internal_r+0xeac>
   21830:	1000f61e 	bne	r2,zero,21c0c <___vfiprintf_internal_r+0xfc8>
   21834:	3800b31e 	bne	r7,zero,21b04 <___vfiprintf_internal_r+0xec0>
   21838:	0009883a 	mov	r4,zero
   2183c:	300b883a 	mov	r5,r6
   21840:	d811883a 	mov	r8,sp
   21844:	01802004 	movi	r6,128
   21848:	19be5226 	beq	r3,r6,21194 <__alt_data_end+0xfffe2994>
   2184c:	8521c83a 	sub	r16,r16,r20
   21850:	043e790e 	bge	zero,r16,21238 <__alt_data_end+0xfffe2a38>
   21854:	05400404 	movi	r21,16
   21858:	ac01b00e 	bge	r21,r16,21f1c <___vfiprintf_internal_r+0x12d8>
   2185c:	014000f4 	movhi	r5,3
   21860:	29699684 	addi	r5,r5,-22950
   21864:	d9402315 	stw	r5,140(sp)
   21868:	070001c4 	movi	fp,7
   2186c:	00000506 	br	21884 <___vfiprintf_internal_r+0xc40>
   21870:	21400084 	addi	r5,r4,2
   21874:	42000204 	addi	r8,r8,8
   21878:	1809883a 	mov	r4,r3
   2187c:	843ffc04 	addi	r16,r16,-16
   21880:	ac000d0e 	bge	r21,r16,218b8 <___vfiprintf_internal_r+0xc74>
   21884:	10800404 	addi	r2,r2,16
   21888:	20c00044 	addi	r3,r4,1
   2188c:	44800015 	stw	r18,0(r8)
   21890:	45400115 	stw	r21,4(r8)
   21894:	d8801c15 	stw	r2,112(sp)
   21898:	d8c01b15 	stw	r3,108(sp)
   2189c:	e0fff40e 	bge	fp,r3,21870 <__alt_data_end+0xfffe3070>
   218a0:	1000101e 	bne	r2,zero,218e4 <___vfiprintf_internal_r+0xca0>
   218a4:	843ffc04 	addi	r16,r16,-16
   218a8:	01400044 	movi	r5,1
   218ac:	0009883a 	mov	r4,zero
   218b0:	d811883a 	mov	r8,sp
   218b4:	ac3ff316 	blt	r21,r16,21884 <__alt_data_end+0xfffe3084>
   218b8:	d8c02317 	ldw	r3,140(sp)
   218bc:	1405883a 	add	r2,r2,r16
   218c0:	44000115 	stw	r16,4(r8)
   218c4:	40c00015 	stw	r3,0(r8)
   218c8:	d8801c15 	stw	r2,112(sp)
   218cc:	d9401b15 	stw	r5,108(sp)
   218d0:	00c001c4 	movi	r3,7
   218d4:	19401916 	blt	r3,r5,2193c <___vfiprintf_internal_r+0xcf8>
   218d8:	42000204 	addi	r8,r8,8
   218dc:	29400044 	addi	r5,r5,1
   218e0:	003e5506 	br	21238 <__alt_data_end+0xfffe2a38>
   218e4:	d9402017 	ldw	r5,128(sp)
   218e8:	d9002117 	ldw	r4,132(sp)
   218ec:	d9801a04 	addi	r6,sp,104
   218f0:	0020b300 	call	20b30 <__sprint_r.part.0>
   218f4:	10000b1e 	bne	r2,zero,21924 <___vfiprintf_internal_r+0xce0>
   218f8:	d9001b17 	ldw	r4,108(sp)
   218fc:	d8801c17 	ldw	r2,112(sp)
   21900:	d811883a 	mov	r8,sp
   21904:	21400044 	addi	r5,r4,1
   21908:	003fdc06 	br	2187c <__alt_data_end+0xfffe307c>
   2190c:	d8801c17 	ldw	r2,112(sp)
   21910:	10000426 	beq	r2,zero,21924 <___vfiprintf_internal_r+0xce0>
   21914:	d9402017 	ldw	r5,128(sp)
   21918:	d9002117 	ldw	r4,132(sp)
   2191c:	d9801a04 	addi	r6,sp,104
   21920:	0020b300 	call	20b30 <__sprint_r.part.0>
   21924:	d9402017 	ldw	r5,128(sp)
   21928:	2880030b 	ldhu	r2,12(r5)
   2192c:	1080100c 	andi	r2,r2,64
   21930:	10014d1e 	bne	r2,zero,21e68 <___vfiprintf_internal_r+0x1224>
   21934:	d8802417 	ldw	r2,144(sp)
   21938:	003d9706 	br	20f98 <__alt_data_end+0xfffe2798>
   2193c:	1000d21e 	bne	r2,zero,21c88 <___vfiprintf_internal_r+0x1044>
   21940:	00c00044 	movi	r3,1
   21944:	a005883a 	mov	r2,r20
   21948:	ddc00015 	stw	r23,0(sp)
   2194c:	dd000115 	stw	r20,4(sp)
   21950:	dd001c15 	stw	r20,112(sp)
   21954:	d8c01b15 	stw	r3,108(sp)
   21958:	d811883a 	mov	r8,sp
   2195c:	42000204 	addi	r8,r8,8
   21960:	8c40010c 	andi	r17,r17,4
   21964:	88004026 	beq	r17,zero,21a68 <___vfiprintf_internal_r+0xe24>
   21968:	d9002517 	ldw	r4,148(sp)
   2196c:	24e3c83a 	sub	r17,r4,r19
   21970:	04403d0e 	bge	zero,r17,21a68 <___vfiprintf_internal_r+0xe24>
   21974:	04000404 	movi	r16,16
   21978:	8441a90e 	bge	r16,r17,22020 <___vfiprintf_internal_r+0x13dc>
   2197c:	00c000f4 	movhi	r3,3
   21980:	18e99a84 	addi	r3,r3,-22934
   21984:	d9001b17 	ldw	r4,108(sp)
   21988:	d8c02315 	stw	r3,140(sp)
   2198c:	050001c4 	movi	r20,7
   21990:	dd402117 	ldw	r21,132(sp)
   21994:	ddc02017 	ldw	r23,128(sp)
   21998:	00000506 	br	219b0 <___vfiprintf_internal_r+0xd6c>
   2199c:	21400084 	addi	r5,r4,2
   219a0:	42000204 	addi	r8,r8,8
   219a4:	1809883a 	mov	r4,r3
   219a8:	8c7ffc04 	addi	r17,r17,-16
   219ac:	84400f0e 	bge	r16,r17,219ec <___vfiprintf_internal_r+0xda8>
   219b0:	014000f4 	movhi	r5,3
   219b4:	10800404 	addi	r2,r2,16
   219b8:	20c00044 	addi	r3,r4,1
   219bc:	29699a84 	addi	r5,r5,-22934
   219c0:	41400015 	stw	r5,0(r8)
   219c4:	44000115 	stw	r16,4(r8)
   219c8:	d8801c15 	stw	r2,112(sp)
   219cc:	d8c01b15 	stw	r3,108(sp)
   219d0:	a0fff20e 	bge	r20,r3,2199c <__alt_data_end+0xfffe319c>
   219d4:	1000141e 	bne	r2,zero,21a28 <___vfiprintf_internal_r+0xde4>
   219d8:	8c7ffc04 	addi	r17,r17,-16
   219dc:	01400044 	movi	r5,1
   219e0:	0009883a 	mov	r4,zero
   219e4:	d811883a 	mov	r8,sp
   219e8:	847ff116 	blt	r16,r17,219b0 <__alt_data_end+0xfffe31b0>
   219ec:	d8c02317 	ldw	r3,140(sp)
   219f0:	1445883a 	add	r2,r2,r17
   219f4:	44400115 	stw	r17,4(r8)
   219f8:	40c00015 	stw	r3,0(r8)
   219fc:	d8801c15 	stw	r2,112(sp)
   21a00:	d9401b15 	stw	r5,108(sp)
   21a04:	00c001c4 	movi	r3,7
   21a08:	1940170e 	bge	r3,r5,21a68 <___vfiprintf_internal_r+0xe24>
   21a0c:	1000101e 	bne	r2,zero,21a50 <___vfiprintf_internal_r+0xe0c>
   21a10:	d8802517 	ldw	r2,148(sp)
   21a14:	14c11616 	blt	r2,r19,21e70 <___vfiprintf_internal_r+0x122c>
   21a18:	d9002417 	ldw	r4,144(sp)
   21a1c:	2089883a 	add	r4,r4,r2
   21a20:	d9002415 	stw	r4,144(sp)
   21a24:	003e1806 	br	21288 <__alt_data_end+0xfffe2a88>
   21a28:	d9801a04 	addi	r6,sp,104
   21a2c:	b80b883a 	mov	r5,r23
   21a30:	a809883a 	mov	r4,r21
   21a34:	0020b300 	call	20b30 <__sprint_r.part.0>
   21a38:	103fba1e 	bne	r2,zero,21924 <__alt_data_end+0xfffe3124>
   21a3c:	d9001b17 	ldw	r4,108(sp)
   21a40:	d8801c17 	ldw	r2,112(sp)
   21a44:	d811883a 	mov	r8,sp
   21a48:	21400044 	addi	r5,r4,1
   21a4c:	003fd606 	br	219a8 <__alt_data_end+0xfffe31a8>
   21a50:	d9402017 	ldw	r5,128(sp)
   21a54:	d9002117 	ldw	r4,132(sp)
   21a58:	d9801a04 	addi	r6,sp,104
   21a5c:	0020b300 	call	20b30 <__sprint_r.part.0>
   21a60:	103fb01e 	bne	r2,zero,21924 <__alt_data_end+0xfffe3124>
   21a64:	d8801c17 	ldw	r2,112(sp)
   21a68:	d8c02517 	ldw	r3,148(sp)
   21a6c:	1cc0010e 	bge	r3,r19,21a74 <___vfiprintf_internal_r+0xe30>
   21a70:	9807883a 	mov	r3,r19
   21a74:	d9002417 	ldw	r4,144(sp)
   21a78:	20c9883a 	add	r4,r4,r3
   21a7c:	d9002415 	stw	r4,144(sp)
   21a80:	103e0126 	beq	r2,zero,21288 <__alt_data_end+0xfffe2a88>
   21a84:	d9402017 	ldw	r5,128(sp)
   21a88:	d9002117 	ldw	r4,132(sp)
   21a8c:	d9801a04 	addi	r6,sp,104
   21a90:	0020b300 	call	20b30 <__sprint_r.part.0>
   21a94:	103dfc26 	beq	r2,zero,21288 <__alt_data_end+0xfffe2a88>
   21a98:	003fa206 	br	21924 <__alt_data_end+0xfffe3124>
   21a9c:	d9402017 	ldw	r5,128(sp)
   21aa0:	d9002117 	ldw	r4,132(sp)
   21aa4:	d9801a04 	addi	r6,sp,104
   21aa8:	d9c02b15 	stw	r7,172(sp)
   21aac:	0020b300 	call	20b30 <__sprint_r.part.0>
   21ab0:	d9c02b17 	ldw	r7,172(sp)
   21ab4:	103f9b1e 	bne	r2,zero,21924 <__alt_data_end+0xfffe3124>
   21ab8:	d9001b17 	ldw	r4,108(sp)
   21abc:	d8801c17 	ldw	r2,112(sp)
   21ac0:	d811883a 	mov	r8,sp
   21ac4:	21800044 	addi	r6,r4,1
   21ac8:	003dbf06 	br	211c8 <__alt_data_end+0xfffe29c8>
   21acc:	1000d81e 	bne	r2,zero,21e30 <___vfiprintf_internal_r+0x11ec>
   21ad0:	d9001d87 	ldb	r4,118(sp)
   21ad4:	20000a26 	beq	r4,zero,21b00 <___vfiprintf_internal_r+0xebc>
   21ad8:	00800044 	movi	r2,1
   21adc:	d9001d84 	addi	r4,sp,118
   21ae0:	100b883a 	mov	r5,r2
   21ae4:	d9000015 	stw	r4,0(sp)
   21ae8:	d8800115 	stw	r2,4(sp)
   21aec:	d811883a 	mov	r8,sp
   21af0:	2809883a 	mov	r4,r5
   21af4:	42000204 	addi	r8,r8,8
   21af8:	29400044 	addi	r5,r5,1
   21afc:	003d9506 	br	21154 <__alt_data_end+0xfffe2954>
   21b00:	3800fd26 	beq	r7,zero,21ef8 <___vfiprintf_internal_r+0x12b4>
   21b04:	00800084 	movi	r2,2
   21b08:	d9001d04 	addi	r4,sp,116
   21b0c:	d9000015 	stw	r4,0(sp)
   21b10:	d8800115 	stw	r2,4(sp)
   21b14:	01400044 	movi	r5,1
   21b18:	d811883a 	mov	r8,sp
   21b1c:	2809883a 	mov	r4,r5
   21b20:	42000204 	addi	r8,r8,8
   21b24:	29400044 	addi	r5,r5,1
   21b28:	003f4606 	br	21844 <__alt_data_end+0xfffe3044>
   21b2c:	d8802517 	ldw	r2,148(sp)
   21b30:	14c0010e 	bge	r2,r19,21b38 <___vfiprintf_internal_r+0xef4>
   21b34:	9805883a 	mov	r2,r19
   21b38:	d9402417 	ldw	r5,144(sp)
   21b3c:	288b883a 	add	r5,r5,r2
   21b40:	d9402415 	stw	r5,144(sp)
   21b44:	003dd006 	br	21288 <__alt_data_end+0xfffe2a88>
   21b48:	d8001d85 	stb	zero,118(sp)
   21b4c:	80005d16 	blt	r16,zero,21cc4 <___vfiprintf_internal_r+0x1080>
   21b50:	00ffdfc4 	movi	r3,-129
   21b54:	9d04b03a 	or	r2,r19,r20
   21b58:	88e2703a 	and	r17,r17,r3
   21b5c:	103d3726 	beq	r2,zero,2103c <__alt_data_end+0xfffe283c>
   21b60:	002b883a 	mov	r21,zero
   21b64:	d9002617 	ldw	r4,152(sp)
   21b68:	ddc01a04 	addi	r23,sp,104
   21b6c:	988003cc 	andi	r2,r19,15
   21b70:	a006973a 	slli	r3,r20,28
   21b74:	2085883a 	add	r2,r4,r2
   21b78:	9826d13a 	srli	r19,r19,4
   21b7c:	10800003 	ldbu	r2,0(r2)
   21b80:	a028d13a 	srli	r20,r20,4
   21b84:	bdffffc4 	addi	r23,r23,-1
   21b88:	1ce6b03a 	or	r19,r3,r19
   21b8c:	b8800005 	stb	r2,0(r23)
   21b90:	9d04b03a 	or	r2,r19,r20
   21b94:	103ff51e 	bne	r2,zero,21b6c <__alt_data_end+0xfffe336c>
   21b98:	d8801e17 	ldw	r2,120(sp)
   21b9c:	15e9c83a 	sub	r20,r2,r23
   21ba0:	003d2b06 	br	21050 <__alt_data_end+0xfffe2850>
   21ba4:	d9402017 	ldw	r5,128(sp)
   21ba8:	d9002117 	ldw	r4,132(sp)
   21bac:	d9801a04 	addi	r6,sp,104
   21bb0:	0020b300 	call	20b30 <__sprint_r.part.0>
   21bb4:	103f5b1e 	bne	r2,zero,21924 <__alt_data_end+0xfffe3124>
   21bb8:	d8801c17 	ldw	r2,112(sp)
   21bbc:	d811883a 	mov	r8,sp
   21bc0:	003f6706 	br	21960 <__alt_data_end+0xfffe3160>
   21bc4:	d9402017 	ldw	r5,128(sp)
   21bc8:	d9002117 	ldw	r4,132(sp)
   21bcc:	d9801a04 	addi	r6,sp,104
   21bd0:	0020b300 	call	20b30 <__sprint_r.part.0>
   21bd4:	103f531e 	bne	r2,zero,21924 <__alt_data_end+0xfffe3124>
   21bd8:	d811883a 	mov	r8,sp
   21bdc:	003cd906 	br	20f44 <__alt_data_end+0xfffe2744>
   21be0:	10803fcc 	andi	r2,r2,255
   21be4:	1080201c 	xori	r2,r2,128
   21be8:	10bfe004 	addi	r2,r2,-128
   21bec:	00c00c04 	movi	r3,48
   21bf0:	10ffe926 	beq	r2,r3,21b98 <__alt_data_end+0xfffe3398>
   21bf4:	b8ffffc5 	stb	r3,-1(r23)
   21bf8:	d8c01e17 	ldw	r3,120(sp)
   21bfc:	b8bfffc4 	addi	r2,r23,-1
   21c00:	102f883a 	mov	r23,r2
   21c04:	18a9c83a 	sub	r20,r3,r2
   21c08:	003d1106 	br	21050 <__alt_data_end+0xfffe2850>
   21c0c:	d9402017 	ldw	r5,128(sp)
   21c10:	d9002117 	ldw	r4,132(sp)
   21c14:	d9801a04 	addi	r6,sp,104
   21c18:	d8c02a15 	stw	r3,168(sp)
   21c1c:	d9c02b15 	stw	r7,172(sp)
   21c20:	0020b300 	call	20b30 <__sprint_r.part.0>
   21c24:	d8c02a17 	ldw	r3,168(sp)
   21c28:	d9c02b17 	ldw	r7,172(sp)
   21c2c:	103f3d1e 	bne	r2,zero,21924 <__alt_data_end+0xfffe3124>
   21c30:	d9001b17 	ldw	r4,108(sp)
   21c34:	d8801c17 	ldw	r2,112(sp)
   21c38:	d811883a 	mov	r8,sp
   21c3c:	21400044 	addi	r5,r4,1
   21c40:	003d4406 	br	21154 <__alt_data_end+0xfffe2954>
   21c44:	d9402017 	ldw	r5,128(sp)
   21c48:	d9002117 	ldw	r4,132(sp)
   21c4c:	d9801a04 	addi	r6,sp,104
   21c50:	d8c02a15 	stw	r3,168(sp)
   21c54:	0020b300 	call	20b30 <__sprint_r.part.0>
   21c58:	d8c02a17 	ldw	r3,168(sp)
   21c5c:	103f311e 	bne	r2,zero,21924 <__alt_data_end+0xfffe3124>
   21c60:	d9001b17 	ldw	r4,108(sp)
   21c64:	d8801c17 	ldw	r2,112(sp)
   21c68:	d811883a 	mov	r8,sp
   21c6c:	21400044 	addi	r5,r4,1
   21c70:	003ef406 	br	21844 <__alt_data_end+0xfffe3044>
   21c74:	1000bd1e 	bne	r2,zero,21f6c <___vfiprintf_internal_r+0x1328>
   21c78:	01400044 	movi	r5,1
   21c7c:	0009883a 	mov	r4,zero
   21c80:	d811883a 	mov	r8,sp
   21c84:	003ef106 	br	2184c <__alt_data_end+0xfffe304c>
   21c88:	d9402017 	ldw	r5,128(sp)
   21c8c:	d9002117 	ldw	r4,132(sp)
   21c90:	d9801a04 	addi	r6,sp,104
   21c94:	0020b300 	call	20b30 <__sprint_r.part.0>
   21c98:	103f221e 	bne	r2,zero,21924 <__alt_data_end+0xfffe3124>
   21c9c:	d9401b17 	ldw	r5,108(sp)
   21ca0:	d8801c17 	ldw	r2,112(sp)
   21ca4:	d811883a 	mov	r8,sp
   21ca8:	29400044 	addi	r5,r5,1
   21cac:	003d6206 	br	21238 <__alt_data_end+0xfffe2a38>
   21cb0:	014000f4 	movhi	r5,3
   21cb4:	29686e04 	addi	r5,r5,-24136
   21cb8:	d9402615 	stw	r5,152(sp)
   21cbc:	d8c02215 	stw	r3,136(sp)
   21cc0:	1023883a 	mov	r17,r2
   21cc4:	9d04b03a 	or	r2,r19,r20
   21cc8:	103fa51e 	bne	r2,zero,21b60 <__alt_data_end+0xfffe3360>
   21ccc:	002b883a 	mov	r21,zero
   21cd0:	00800084 	movi	r2,2
   21cd4:	003e4a06 	br	21600 <__alt_data_end+0xfffe2e00>
   21cd8:	014000f4 	movhi	r5,3
   21cdc:	29686e04 	addi	r5,r5,-24136
   21ce0:	002b883a 	mov	r21,zero
   21ce4:	d9402615 	stw	r5,152(sp)
   21ce8:	003f9e06 	br	21b64 <__alt_data_end+0xfffe3364>
   21cec:	d9402217 	ldw	r5,136(sp)
   21cf0:	d8001d85 	stb	zero,118(sp)
   21cf4:	0029883a 	mov	r20,zero
   21cf8:	28800104 	addi	r2,r5,4
   21cfc:	2cc00017 	ldw	r19,0(r5)
   21d00:	803e3a16 	blt	r16,zero,215ec <__alt_data_end+0xfffe2dec>
   21d04:	00ffdfc4 	movi	r3,-129
   21d08:	d8802215 	stw	r2,136(sp)
   21d0c:	88e2703a 	and	r17,r17,r3
   21d10:	002b883a 	mov	r21,zero
   21d14:	983e9b26 	beq	r19,zero,21784 <__alt_data_end+0xfffe2f84>
   21d18:	00800244 	movi	r2,9
   21d1c:	14fdc936 	bltu	r2,r19,21444 <__alt_data_end+0xfffe2c44>
   21d20:	003e9a06 	br	2178c <__alt_data_end+0xfffe2f8c>
   21d24:	00800c04 	movi	r2,48
   21d28:	d8c01d45 	stb	r3,117(sp)
   21d2c:	d8801d05 	stb	r2,116(sp)
   21d30:	d8001d85 	stb	zero,118(sp)
   21d34:	88c00094 	ori	r3,r17,2
   21d38:	80009c16 	blt	r16,zero,21fac <___vfiprintf_internal_r+0x1368>
   21d3c:	00bfdfc4 	movi	r2,-129
   21d40:	88a2703a 	and	r17,r17,r2
   21d44:	8c400094 	ori	r17,r17,2
   21d48:	002b883a 	mov	r21,zero
   21d4c:	003f8506 	br	21b64 <__alt_data_end+0xfffe3364>
   21d50:	b029883a 	mov	r20,r22
   21d54:	003c0b06 	br	20d84 <__alt_data_end+0xfffe2584>
   21d58:	04e7c83a 	sub	r19,zero,r19
   21d5c:	05400b44 	movi	r21,45
   21d60:	9804c03a 	cmpne	r2,r19,zero
   21d64:	0529c83a 	sub	r20,zero,r20
   21d68:	dd401d85 	stb	r21,118(sp)
   21d6c:	a0a9c83a 	sub	r20,r20,r2
   21d70:	80009716 	blt	r16,zero,21fd0 <___vfiprintf_internal_r+0x138c>
   21d74:	00bfdfc4 	movi	r2,-129
   21d78:	88a2703a 	and	r17,r17,r2
   21d7c:	003db006 	br	21440 <__alt_data_end+0xfffe2c40>
   21d80:	b0c00007 	ldb	r3,0(r22)
   21d84:	003c0c06 	br	20db8 <__alt_data_end+0xfffe25b8>
   21d88:	8880100c 	andi	r2,r17,64
   21d8c:	d8001d85 	stb	zero,118(sp)
   21d90:	1000461e 	bne	r2,zero,21eac <___vfiprintf_internal_r+0x1268>
   21d94:	d9002217 	ldw	r4,136(sp)
   21d98:	0029883a 	mov	r20,zero
   21d9c:	20800104 	addi	r2,r4,4
   21da0:	24c00017 	ldw	r19,0(r4)
   21da4:	803df80e 	bge	r16,zero,21588 <__alt_data_end+0xfffe2d88>
   21da8:	9d06b03a 	or	r3,r19,r20
   21dac:	d8802215 	stw	r2,136(sp)
   21db0:	183d5e1e 	bne	r3,zero,2132c <__alt_data_end+0xfffe2b2c>
   21db4:	002b883a 	mov	r21,zero
   21db8:	0005883a 	mov	r2,zero
   21dbc:	003e1006 	br	21600 <__alt_data_end+0xfffe2e00>
   21dc0:	8880040c 	andi	r2,r17,16
   21dc4:	1000321e 	bne	r2,zero,21e90 <___vfiprintf_internal_r+0x124c>
   21dc8:	8c40100c 	andi	r17,r17,64
   21dcc:	88008d26 	beq	r17,zero,22004 <___vfiprintf_internal_r+0x13c0>
   21dd0:	d9402217 	ldw	r5,136(sp)
   21dd4:	d8c02417 	ldw	r3,144(sp)
   21dd8:	28800017 	ldw	r2,0(r5)
   21ddc:	29400104 	addi	r5,r5,4
   21de0:	d9402215 	stw	r5,136(sp)
   21de4:	10c0000d 	sth	r3,0(r2)
   21de8:	003bca06 	br	20d14 <__alt_data_end+0xfffe2514>
   21dec:	8880100c 	andi	r2,r17,64
   21df0:	10003a26 	beq	r2,zero,21edc <___vfiprintf_internal_r+0x1298>
   21df4:	d8802217 	ldw	r2,136(sp)
   21df8:	14c0000f 	ldh	r19,0(r2)
   21dfc:	10800104 	addi	r2,r2,4
   21e00:	d8802215 	stw	r2,136(sp)
   21e04:	9829d7fa 	srai	r20,r19,31
   21e08:	a005883a 	mov	r2,r20
   21e0c:	003d8506 	br	21424 <__alt_data_end+0xfffe2c24>
   21e10:	8880100c 	andi	r2,r17,64
   21e14:	10002b26 	beq	r2,zero,21ec4 <___vfiprintf_internal_r+0x1280>
   21e18:	d8802217 	ldw	r2,136(sp)
   21e1c:	0029883a 	mov	r20,zero
   21e20:	14c0000b 	ldhu	r19,0(r2)
   21e24:	10800104 	addi	r2,r2,4
   21e28:	d8802215 	stw	r2,136(sp)
   21e2c:	003d5d06 	br	213a4 <__alt_data_end+0xfffe2ba4>
   21e30:	d9402017 	ldw	r5,128(sp)
   21e34:	d9002117 	ldw	r4,132(sp)
   21e38:	d9801a04 	addi	r6,sp,104
   21e3c:	d8c02a15 	stw	r3,168(sp)
   21e40:	d9c02b15 	stw	r7,172(sp)
   21e44:	0020b300 	call	20b30 <__sprint_r.part.0>
   21e48:	d8c02a17 	ldw	r3,168(sp)
   21e4c:	d9c02b17 	ldw	r7,172(sp)
   21e50:	103eb41e 	bne	r2,zero,21924 <__alt_data_end+0xfffe3124>
   21e54:	d9001b17 	ldw	r4,108(sp)
   21e58:	d8801c17 	ldw	r2,112(sp)
   21e5c:	d811883a 	mov	r8,sp
   21e60:	21400044 	addi	r5,r4,1
   21e64:	003e6706 	br	21804 <__alt_data_end+0xfffe3004>
   21e68:	00bfffc4 	movi	r2,-1
   21e6c:	003c4a06 	br	20f98 <__alt_data_end+0xfffe2798>
   21e70:	9805883a 	mov	r2,r19
   21e74:	003ee806 	br	21a18 <__alt_data_end+0xfffe3218>
   21e78:	d8c02217 	ldw	r3,136(sp)
   21e7c:	0029883a 	mov	r20,zero
   21e80:	18800104 	addi	r2,r3,4
   21e84:	1cc0000b 	ldhu	r19,0(r3)
   21e88:	803f9e0e 	bge	r16,zero,21d04 <__alt_data_end+0xfffe3504>
   21e8c:	003dd706 	br	215ec <__alt_data_end+0xfffe2dec>
   21e90:	d8c02217 	ldw	r3,136(sp)
   21e94:	d9002417 	ldw	r4,144(sp)
   21e98:	18800017 	ldw	r2,0(r3)
   21e9c:	18c00104 	addi	r3,r3,4
   21ea0:	d8c02215 	stw	r3,136(sp)
   21ea4:	11000015 	stw	r4,0(r2)
   21ea8:	003b9a06 	br	20d14 <__alt_data_end+0xfffe2514>
   21eac:	d8c02217 	ldw	r3,136(sp)
   21eb0:	0029883a 	mov	r20,zero
   21eb4:	18800104 	addi	r2,r3,4
   21eb8:	1cc0000b 	ldhu	r19,0(r3)
   21ebc:	803db20e 	bge	r16,zero,21588 <__alt_data_end+0xfffe2d88>
   21ec0:	003fb906 	br	21da8 <__alt_data_end+0xfffe35a8>
   21ec4:	d9002217 	ldw	r4,136(sp)
   21ec8:	0029883a 	mov	r20,zero
   21ecc:	24c00017 	ldw	r19,0(r4)
   21ed0:	21000104 	addi	r4,r4,4
   21ed4:	d9002215 	stw	r4,136(sp)
   21ed8:	003d3206 	br	213a4 <__alt_data_end+0xfffe2ba4>
   21edc:	d8c02217 	ldw	r3,136(sp)
   21ee0:	1cc00017 	ldw	r19,0(r3)
   21ee4:	18c00104 	addi	r3,r3,4
   21ee8:	d8c02215 	stw	r3,136(sp)
   21eec:	9829d7fa 	srai	r20,r19,31
   21ef0:	a005883a 	mov	r2,r20
   21ef4:	003d4b06 	br	21424 <__alt_data_end+0xfffe2c24>
   21ef8:	0009883a 	mov	r4,zero
   21efc:	01400044 	movi	r5,1
   21f00:	d811883a 	mov	r8,sp
   21f04:	003e4f06 	br	21844 <__alt_data_end+0xfffe3044>
   21f08:	d8c02215 	stw	r3,136(sp)
   21f0c:	002b883a 	mov	r21,zero
   21f10:	003db806 	br	215f4 <__alt_data_end+0xfffe2df4>
   21f14:	d811883a 	mov	r8,sp
   21f18:	003e9606 	br	21974 <__alt_data_end+0xfffe3174>
   21f1c:	010000f4 	movhi	r4,3
   21f20:	21299684 	addi	r4,r4,-22950
   21f24:	d9002315 	stw	r4,140(sp)
   21f28:	003e6306 	br	218b8 <__alt_data_end+0xfffe30b8>
   21f2c:	b0c00043 	ldbu	r3,1(r22)
   21f30:	8c400814 	ori	r17,r17,32
   21f34:	b5800044 	addi	r22,r22,1
   21f38:	18c03fcc 	andi	r3,r3,255
   21f3c:	18c0201c 	xori	r3,r3,128
   21f40:	18ffe004 	addi	r3,r3,-128
   21f44:	003b9c06 	br	20db8 <__alt_data_end+0xfffe25b8>
   21f48:	b809883a 	mov	r4,r23
   21f4c:	da002a15 	stw	r8,168(sp)
   21f50:	0013fd00 	call	13fd0 <strlen>
   21f54:	1029883a 	mov	r20,r2
   21f58:	dd401d83 	ldbu	r21,118(sp)
   21f5c:	df002215 	stw	fp,136(sp)
   21f60:	0021883a 	mov	r16,zero
   21f64:	da002a17 	ldw	r8,168(sp)
   21f68:	003c3906 	br	21050 <__alt_data_end+0xfffe2850>
   21f6c:	d9402017 	ldw	r5,128(sp)
   21f70:	d9002117 	ldw	r4,132(sp)
   21f74:	d9801a04 	addi	r6,sp,104
   21f78:	0020b300 	call	20b30 <__sprint_r.part.0>
   21f7c:	103e691e 	bne	r2,zero,21924 <__alt_data_end+0xfffe3124>
   21f80:	d9001b17 	ldw	r4,108(sp)
   21f84:	d8801c17 	ldw	r2,112(sp)
   21f88:	d811883a 	mov	r8,sp
   21f8c:	21400044 	addi	r5,r4,1
   21f90:	003e2e06 	br	2184c <__alt_data_end+0xfffe304c>
   21f94:	010000f4 	movhi	r4,3
   21f98:	21299a84 	addi	r4,r4,-22934
   21f9c:	d9002315 	stw	r4,140(sp)
   21fa0:	d9001b17 	ldw	r4,108(sp)
   21fa4:	21000044 	addi	r4,r4,1
   21fa8:	003c5e06 	br	21124 <__alt_data_end+0xfffe2924>
   21fac:	002b883a 	mov	r21,zero
   21fb0:	00800084 	movi	r2,2
   21fb4:	10803fcc 	andi	r2,r2,255
   21fb8:	01000044 	movi	r4,1
   21fbc:	11002b26 	beq	r2,r4,2206c <___vfiprintf_internal_r+0x1428>
   21fc0:	01000084 	movi	r4,2
   21fc4:	11002b1e 	bne	r2,r4,22074 <___vfiprintf_internal_r+0x1430>
   21fc8:	1823883a 	mov	r17,r3
   21fcc:	003ee506 	br	21b64 <__alt_data_end+0xfffe3364>
   21fd0:	8807883a 	mov	r3,r17
   21fd4:	00800044 	movi	r2,1
   21fd8:	003ff606 	br	21fb4 <__alt_data_end+0xfffe37b4>
   21fdc:	00800184 	movi	r2,6
   21fe0:	1400012e 	bgeu	r2,r16,21fe8 <___vfiprintf_internal_r+0x13a4>
   21fe4:	1021883a 	mov	r16,r2
   21fe8:	8029883a 	mov	r20,r16
   21fec:	8027883a 	mov	r19,r16
   21ff0:	80002216 	blt	r16,zero,2207c <___vfiprintf_internal_r+0x1438>
   21ff4:	05c000f4 	movhi	r23,3
   21ff8:	df002215 	stw	fp,136(sp)
   21ffc:	bde87304 	addi	r23,r23,-24116
   22000:	003cfb06 	br	213f0 <__alt_data_end+0xfffe2bf0>
   22004:	d9002217 	ldw	r4,136(sp)
   22008:	d9402417 	ldw	r5,144(sp)
   2200c:	20800017 	ldw	r2,0(r4)
   22010:	21000104 	addi	r4,r4,4
   22014:	d9002215 	stw	r4,136(sp)
   22018:	11400015 	stw	r5,0(r2)
   2201c:	003b3d06 	br	20d14 <__alt_data_end+0xfffe2514>
   22020:	014000f4 	movhi	r5,3
   22024:	29699a84 	addi	r5,r5,-22934
   22028:	d9402315 	stw	r5,140(sp)
   2202c:	d9401b17 	ldw	r5,108(sp)
   22030:	29400044 	addi	r5,r5,1
   22034:	003e6d06 	br	219ec <__alt_data_end+0xfffe31ec>
   22038:	8029883a 	mov	r20,r16
   2203c:	dd401d83 	ldbu	r21,118(sp)
   22040:	df002215 	stw	fp,136(sp)
   22044:	0021883a 	mov	r16,zero
   22048:	003c0106 	br	21050 <__alt_data_end+0xfffe2850>
   2204c:	00c000f4 	movhi	r3,3
   22050:	18e99684 	addi	r3,r3,-22950
   22054:	d8c02315 	stw	r3,140(sp)
   22058:	280d883a 	mov	r6,r5
   2205c:	003c6906 	br	21204 <__alt_data_end+0xfffe2a04>
   22060:	802d883a 	mov	r22,r16
   22064:	0021883a 	mov	r16,zero
   22068:	003b5406 	br	20dbc <__alt_data_end+0xfffe25bc>
   2206c:	1823883a 	mov	r17,r3
   22070:	003cf306 	br	21440 <__alt_data_end+0xfffe2c40>
   22074:	1823883a 	mov	r17,r3
   22078:	003cad06 	br	21330 <__alt_data_end+0xfffe2b30>
   2207c:	0027883a 	mov	r19,zero
   22080:	003fdc06 	br	21ff4 <__alt_data_end+0xfffe37f4>
   22084:	d9402217 	ldw	r5,136(sp)
   22088:	8005883a 	mov	r2,r16
   2208c:	b0c00043 	ldbu	r3,1(r22)
   22090:	2c000017 	ldw	r16,0(r5)
   22094:	29000104 	addi	r4,r5,4
   22098:	d9002215 	stw	r4,136(sp)
   2209c:	102d883a 	mov	r22,r2
   220a0:	803fa50e 	bge	r16,zero,21f38 <__alt_data_end+0xfffe3738>
   220a4:	18c03fcc 	andi	r3,r3,255
   220a8:	18c0201c 	xori	r3,r3,128
   220ac:	043fffc4 	movi	r16,-1
   220b0:	18ffe004 	addi	r3,r3,-128
   220b4:	003b4006 	br	20db8 <__alt_data_end+0xfffe25b8>
   220b8:	d9402303 	ldbu	r5,140(sp)
   220bc:	d9401d85 	stb	r5,118(sp)
   220c0:	003cae06 	br	2137c <__alt_data_end+0xfffe2b7c>
   220c4:	d8c02303 	ldbu	r3,140(sp)
   220c8:	d8c01d85 	stb	r3,118(sp)
   220cc:	003d1406 	br	21520 <__alt_data_end+0xfffe2d20>
   220d0:	d8c02303 	ldbu	r3,140(sp)
   220d4:	d8c01d85 	stb	r3,118(sp)
   220d8:	003cca06 	br	21404 <__alt_data_end+0xfffe2c04>
   220dc:	8880004c 	andi	r2,r17,1
   220e0:	002b883a 	mov	r21,zero
   220e4:	10000526 	beq	r2,zero,220fc <___vfiprintf_internal_r+0x14b8>
   220e8:	00800c04 	movi	r2,48
   220ec:	d88019c5 	stb	r2,103(sp)
   220f0:	dd002817 	ldw	r20,160(sp)
   220f4:	ddc019c4 	addi	r23,sp,103
   220f8:	003bd506 	br	21050 <__alt_data_end+0xfffe2850>
   220fc:	0029883a 	mov	r20,zero
   22100:	ddc01a04 	addi	r23,sp,104
   22104:	003bd206 	br	21050 <__alt_data_end+0xfffe2850>
   22108:	d9002303 	ldbu	r4,140(sp)
   2210c:	d9001d85 	stb	r4,118(sp)
   22110:	003da606 	br	217ac <__alt_data_end+0xfffe2fac>
   22114:	d8c02303 	ldbu	r3,140(sp)
   22118:	d8c01d85 	stb	r3,118(sp)
   2211c:	003c7606 	br	212f8 <__alt_data_end+0xfffe2af8>
   22120:	d8c02303 	ldbu	r3,140(sp)
   22124:	d8c01d85 	stb	r3,118(sp)
   22128:	003c6506 	br	212c0 <__alt_data_end+0xfffe2ac0>
   2212c:	d9002303 	ldbu	r4,140(sp)
   22130:	d9001d85 	stb	r4,118(sp)
   22134:	003d3d06 	br	2162c <__alt_data_end+0xfffe2e2c>
   22138:	d8c02303 	ldbu	r3,140(sp)
   2213c:	d8c01d85 	stb	r3,118(sp)
   22140:	003d1d06 	br	215b8 <__alt_data_end+0xfffe2db8>
   22144:	d8c02303 	ldbu	r3,140(sp)
   22148:	d8c01d85 	stb	r3,118(sp)
   2214c:	003d0306 	br	2155c <__alt_data_end+0xfffe2d5c>

00022150 <__vfiprintf_internal>:
   22150:	008000f4 	movhi	r2,3
   22154:	10adc604 	addi	r2,r2,-18664
   22158:	300f883a 	mov	r7,r6
   2215c:	280d883a 	mov	r6,r5
   22160:	200b883a 	mov	r5,r4
   22164:	11000017 	ldw	r4,0(r2)
   22168:	0020c441 	jmpi	20c44 <___vfiprintf_internal_r>

0002216c <__sbprintf>:
   2216c:	2880030b 	ldhu	r2,12(r5)
   22170:	2ac01917 	ldw	r11,100(r5)
   22174:	2a80038b 	ldhu	r10,14(r5)
   22178:	2a400717 	ldw	r9,28(r5)
   2217c:	2a000917 	ldw	r8,36(r5)
   22180:	defee204 	addi	sp,sp,-1144
   22184:	00c10004 	movi	r3,1024
   22188:	dc011a15 	stw	r16,1128(sp)
   2218c:	10bfff4c 	andi	r2,r2,65533
   22190:	2821883a 	mov	r16,r5
   22194:	d8cb883a 	add	r5,sp,r3
   22198:	dc811c15 	stw	r18,1136(sp)
   2219c:	dc411b15 	stw	r17,1132(sp)
   221a0:	dfc11d15 	stw	ra,1140(sp)
   221a4:	2025883a 	mov	r18,r4
   221a8:	d881030d 	sth	r2,1036(sp)
   221ac:	dac11915 	stw	r11,1124(sp)
   221b0:	da81038d 	sth	r10,1038(sp)
   221b4:	da410715 	stw	r9,1052(sp)
   221b8:	da010915 	stw	r8,1060(sp)
   221bc:	dec10015 	stw	sp,1024(sp)
   221c0:	dec10415 	stw	sp,1040(sp)
   221c4:	d8c10215 	stw	r3,1032(sp)
   221c8:	d8c10515 	stw	r3,1044(sp)
   221cc:	d8010615 	stw	zero,1048(sp)
   221d0:	0020c440 	call	20c44 <___vfiprintf_internal_r>
   221d4:	1023883a 	mov	r17,r2
   221d8:	10000416 	blt	r2,zero,221ec <__sbprintf+0x80>
   221dc:	d9410004 	addi	r5,sp,1024
   221e0:	9009883a 	mov	r4,r18
   221e4:	0010f340 	call	10f34 <_fflush_r>
   221e8:	10000d1e 	bne	r2,zero,22220 <__sbprintf+0xb4>
   221ec:	d881030b 	ldhu	r2,1036(sp)
   221f0:	1080100c 	andi	r2,r2,64
   221f4:	10000326 	beq	r2,zero,22204 <__sbprintf+0x98>
   221f8:	8080030b 	ldhu	r2,12(r16)
   221fc:	10801014 	ori	r2,r2,64
   22200:	8080030d 	sth	r2,12(r16)
   22204:	8805883a 	mov	r2,r17
   22208:	dfc11d17 	ldw	ra,1140(sp)
   2220c:	dc811c17 	ldw	r18,1136(sp)
   22210:	dc411b17 	ldw	r17,1132(sp)
   22214:	dc011a17 	ldw	r16,1128(sp)
   22218:	dec11e04 	addi	sp,sp,1144
   2221c:	f800283a 	ret
   22220:	047fffc4 	movi	r17,-1
   22224:	003ff106 	br	221ec <__alt_data_end+0xfffe39ec>

00022228 <_calloc_r>:
   22228:	defffe04 	addi	sp,sp,-8
   2222c:	2805883a 	mov	r2,r5
   22230:	dc000015 	stw	r16,0(sp)
   22234:	300b883a 	mov	r5,r6
   22238:	2021883a 	mov	r16,r4
   2223c:	1009883a 	mov	r4,r2
   22240:	dfc00115 	stw	ra,4(sp)
   22244:	0025f840 	call	25f84 <__mulsi3>
   22248:	100b883a 	mov	r5,r2
   2224c:	8009883a 	mov	r4,r16
   22250:	00126c00 	call	126c0 <_malloc_r>
   22254:	10002926 	beq	r2,zero,222fc <_calloc_r+0xd4>
   22258:	11bfff17 	ldw	r6,-4(r2)
   2225c:	1021883a 	mov	r16,r2
   22260:	00bfff04 	movi	r2,-4
   22264:	308c703a 	and	r6,r6,r2
   22268:	00c00904 	movi	r3,36
   2226c:	308d883a 	add	r6,r6,r2
   22270:	19801636 	bltu	r3,r6,222cc <_calloc_r+0xa4>
   22274:	008004c4 	movi	r2,19
   22278:	11800b2e 	bgeu	r2,r6,222a8 <_calloc_r+0x80>
   2227c:	80000015 	stw	zero,0(r16)
   22280:	80000115 	stw	zero,4(r16)
   22284:	008006c4 	movi	r2,27
   22288:	11801a2e 	bgeu	r2,r6,222f4 <_calloc_r+0xcc>
   2228c:	80000215 	stw	zero,8(r16)
   22290:	80000315 	stw	zero,12(r16)
   22294:	30c0151e 	bne	r6,r3,222ec <_calloc_r+0xc4>
   22298:	80000415 	stw	zero,16(r16)
   2229c:	80800604 	addi	r2,r16,24
   222a0:	80000515 	stw	zero,20(r16)
   222a4:	00000106 	br	222ac <_calloc_r+0x84>
   222a8:	8005883a 	mov	r2,r16
   222ac:	10000015 	stw	zero,0(r2)
   222b0:	10000115 	stw	zero,4(r2)
   222b4:	10000215 	stw	zero,8(r2)
   222b8:	8005883a 	mov	r2,r16
   222bc:	dfc00117 	ldw	ra,4(sp)
   222c0:	dc000017 	ldw	r16,0(sp)
   222c4:	dec00204 	addi	sp,sp,8
   222c8:	f800283a 	ret
   222cc:	000b883a 	mov	r5,zero
   222d0:	8009883a 	mov	r4,r16
   222d4:	00132540 	call	13254 <memset>
   222d8:	8005883a 	mov	r2,r16
   222dc:	dfc00117 	ldw	ra,4(sp)
   222e0:	dc000017 	ldw	r16,0(sp)
   222e4:	dec00204 	addi	sp,sp,8
   222e8:	f800283a 	ret
   222ec:	80800404 	addi	r2,r16,16
   222f0:	003fee06 	br	222ac <__alt_data_end+0xfffe3aac>
   222f4:	80800204 	addi	r2,r16,8
   222f8:	003fec06 	br	222ac <__alt_data_end+0xfffe3aac>
   222fc:	0005883a 	mov	r2,zero
   22300:	003fee06 	br	222bc <__alt_data_end+0xfffe3abc>

00022304 <__fputwc>:
   22304:	defff804 	addi	sp,sp,-32
   22308:	dcc00415 	stw	r19,16(sp)
   2230c:	dc800315 	stw	r18,12(sp)
   22310:	dc000115 	stw	r16,4(sp)
   22314:	dfc00715 	stw	ra,28(sp)
   22318:	dd400615 	stw	r21,24(sp)
   2231c:	dd000515 	stw	r20,20(sp)
   22320:	dc400215 	stw	r17,8(sp)
   22324:	2027883a 	mov	r19,r4
   22328:	2825883a 	mov	r18,r5
   2232c:	3021883a 	mov	r16,r6
   22330:	0019a180 	call	19a18 <__locale_mb_cur_max>
   22334:	00c00044 	movi	r3,1
   22338:	10c03e26 	beq	r2,r3,22434 <__fputwc+0x130>
   2233c:	81c01704 	addi	r7,r16,92
   22340:	900d883a 	mov	r6,r18
   22344:	d80b883a 	mov	r5,sp
   22348:	9809883a 	mov	r4,r19
   2234c:	00248500 	call	24850 <_wcrtomb_r>
   22350:	1029883a 	mov	r20,r2
   22354:	00bfffc4 	movi	r2,-1
   22358:	a0802026 	beq	r20,r2,223dc <__fputwc+0xd8>
   2235c:	d9400003 	ldbu	r5,0(sp)
   22360:	a0001c26 	beq	r20,zero,223d4 <__fputwc+0xd0>
   22364:	0023883a 	mov	r17,zero
   22368:	05400284 	movi	r21,10
   2236c:	00000906 	br	22394 <__fputwc+0x90>
   22370:	80800017 	ldw	r2,0(r16)
   22374:	11400005 	stb	r5,0(r2)
   22378:	80c00017 	ldw	r3,0(r16)
   2237c:	18c00044 	addi	r3,r3,1
   22380:	80c00015 	stw	r3,0(r16)
   22384:	8c400044 	addi	r17,r17,1
   22388:	dc45883a 	add	r2,sp,r17
   2238c:	8d00112e 	bgeu	r17,r20,223d4 <__fputwc+0xd0>
   22390:	11400003 	ldbu	r5,0(r2)
   22394:	80c00217 	ldw	r3,8(r16)
   22398:	18ffffc4 	addi	r3,r3,-1
   2239c:	80c00215 	stw	r3,8(r16)
   223a0:	183ff30e 	bge	r3,zero,22370 <__alt_data_end+0xfffe3b70>
   223a4:	80800617 	ldw	r2,24(r16)
   223a8:	18801916 	blt	r3,r2,22410 <__fputwc+0x10c>
   223ac:	80800017 	ldw	r2,0(r16)
   223b0:	11400005 	stb	r5,0(r2)
   223b4:	80800017 	ldw	r2,0(r16)
   223b8:	10c00003 	ldbu	r3,0(r2)
   223bc:	10800044 	addi	r2,r2,1
   223c0:	1d402326 	beq	r3,r21,22450 <__fputwc+0x14c>
   223c4:	80800015 	stw	r2,0(r16)
   223c8:	8c400044 	addi	r17,r17,1
   223cc:	dc45883a 	add	r2,sp,r17
   223d0:	8d3fef36 	bltu	r17,r20,22390 <__alt_data_end+0xfffe3b90>
   223d4:	9005883a 	mov	r2,r18
   223d8:	00000406 	br	223ec <__fputwc+0xe8>
   223dc:	80c0030b 	ldhu	r3,12(r16)
   223e0:	a005883a 	mov	r2,r20
   223e4:	18c01014 	ori	r3,r3,64
   223e8:	80c0030d 	sth	r3,12(r16)
   223ec:	dfc00717 	ldw	ra,28(sp)
   223f0:	dd400617 	ldw	r21,24(sp)
   223f4:	dd000517 	ldw	r20,20(sp)
   223f8:	dcc00417 	ldw	r19,16(sp)
   223fc:	dc800317 	ldw	r18,12(sp)
   22400:	dc400217 	ldw	r17,8(sp)
   22404:	dc000117 	ldw	r16,4(sp)
   22408:	dec00804 	addi	sp,sp,32
   2240c:	f800283a 	ret
   22410:	800d883a 	mov	r6,r16
   22414:	29403fcc 	andi	r5,r5,255
   22418:	9809883a 	mov	r4,r19
   2241c:	00246f80 	call	246f8 <__swbuf_r>
   22420:	10bfffe0 	cmpeqi	r2,r2,-1
   22424:	10803fcc 	andi	r2,r2,255
   22428:	103fd626 	beq	r2,zero,22384 <__alt_data_end+0xfffe3b84>
   2242c:	00bfffc4 	movi	r2,-1
   22430:	003fee06 	br	223ec <__alt_data_end+0xfffe3bec>
   22434:	90ffffc4 	addi	r3,r18,-1
   22438:	01003f84 	movi	r4,254
   2243c:	20ffbf36 	bltu	r4,r3,2233c <__alt_data_end+0xfffe3b3c>
   22440:	900b883a 	mov	r5,r18
   22444:	dc800005 	stb	r18,0(sp)
   22448:	1029883a 	mov	r20,r2
   2244c:	003fc506 	br	22364 <__alt_data_end+0xfffe3b64>
   22450:	800d883a 	mov	r6,r16
   22454:	a80b883a 	mov	r5,r21
   22458:	9809883a 	mov	r4,r19
   2245c:	00246f80 	call	246f8 <__swbuf_r>
   22460:	10bfffe0 	cmpeqi	r2,r2,-1
   22464:	003fef06 	br	22424 <__alt_data_end+0xfffe3c24>

00022468 <_fputwc_r>:
   22468:	3080030b 	ldhu	r2,12(r6)
   2246c:	10c8000c 	andi	r3,r2,8192
   22470:	1800051e 	bne	r3,zero,22488 <_fputwc_r+0x20>
   22474:	30c01917 	ldw	r3,100(r6)
   22478:	10880014 	ori	r2,r2,8192
   2247c:	3080030d 	sth	r2,12(r6)
   22480:	18880014 	ori	r2,r3,8192
   22484:	30801915 	stw	r2,100(r6)
   22488:	00223041 	jmpi	22304 <__fputwc>

0002248c <fputwc>:
   2248c:	008000f4 	movhi	r2,3
   22490:	defffc04 	addi	sp,sp,-16
   22494:	10adc604 	addi	r2,r2,-18664
   22498:	dc000115 	stw	r16,4(sp)
   2249c:	14000017 	ldw	r16,0(r2)
   224a0:	dc400215 	stw	r17,8(sp)
   224a4:	dfc00315 	stw	ra,12(sp)
   224a8:	2023883a 	mov	r17,r4
   224ac:	80000226 	beq	r16,zero,224b8 <fputwc+0x2c>
   224b0:	80800e17 	ldw	r2,56(r16)
   224b4:	10001026 	beq	r2,zero,224f8 <fputwc+0x6c>
   224b8:	2880030b 	ldhu	r2,12(r5)
   224bc:	10c8000c 	andi	r3,r2,8192
   224c0:	1800051e 	bne	r3,zero,224d8 <fputwc+0x4c>
   224c4:	28c01917 	ldw	r3,100(r5)
   224c8:	10880014 	ori	r2,r2,8192
   224cc:	2880030d 	sth	r2,12(r5)
   224d0:	18880014 	ori	r2,r3,8192
   224d4:	28801915 	stw	r2,100(r5)
   224d8:	280d883a 	mov	r6,r5
   224dc:	8009883a 	mov	r4,r16
   224e0:	880b883a 	mov	r5,r17
   224e4:	dfc00317 	ldw	ra,12(sp)
   224e8:	dc400217 	ldw	r17,8(sp)
   224ec:	dc000117 	ldw	r16,4(sp)
   224f0:	dec00404 	addi	sp,sp,16
   224f4:	00223041 	jmpi	22304 <__fputwc>
   224f8:	8009883a 	mov	r4,r16
   224fc:	d9400015 	stw	r5,0(sp)
   22500:	00113200 	call	11320 <__sinit>
   22504:	d9400017 	ldw	r5,0(sp)
   22508:	003feb06 	br	224b8 <__alt_data_end+0xfffe3cb8>

0002250c <rshift>:
   2250c:	2807d17a 	srai	r3,r5,5
   22510:	20800417 	ldw	r2,16(r4)
   22514:	22000504 	addi	r8,r4,20
   22518:	1880250e 	bge	r3,r2,225b0 <rshift+0xa4>
   2251c:	1085883a 	add	r2,r2,r2
   22520:	18c7883a 	add	r3,r3,r3
   22524:	1085883a 	add	r2,r2,r2
   22528:	18c7883a 	add	r3,r3,r3
   2252c:	294007cc 	andi	r5,r5,31
   22530:	4085883a 	add	r2,r8,r2
   22534:	40c7883a 	add	r3,r8,r3
   22538:	28002026 	beq	r5,zero,225bc <rshift+0xb0>
   2253c:	19800017 	ldw	r6,0(r3)
   22540:	02c00804 	movi	r11,32
   22544:	19c00104 	addi	r7,r3,4
   22548:	5957c83a 	sub	r11,r11,r5
   2254c:	314cd83a 	srl	r6,r6,r5
   22550:	38802c2e 	bgeu	r7,r2,22604 <rshift+0xf8>
   22554:	4015883a 	mov	r10,r8
   22558:	3a400017 	ldw	r9,0(r7)
   2255c:	52800104 	addi	r10,r10,4
   22560:	39c00104 	addi	r7,r7,4
   22564:	4ad2983a 	sll	r9,r9,r11
   22568:	498cb03a 	or	r6,r9,r6
   2256c:	51bfff15 	stw	r6,-4(r10)
   22570:	39bfff17 	ldw	r6,-4(r7)
   22574:	314cd83a 	srl	r6,r6,r5
   22578:	38bff736 	bltu	r7,r2,22558 <__alt_data_end+0xfffe3d58>
   2257c:	10c7c83a 	sub	r3,r2,r3
   22580:	18fffec4 	addi	r3,r3,-5
   22584:	1806d0ba 	srli	r3,r3,2
   22588:	18c00044 	addi	r3,r3,1
   2258c:	18c7883a 	add	r3,r3,r3
   22590:	18c7883a 	add	r3,r3,r3
   22594:	40c7883a 	add	r3,r8,r3
   22598:	19800015 	stw	r6,0(r3)
   2259c:	30000126 	beq	r6,zero,225a4 <rshift+0x98>
   225a0:	18c00104 	addi	r3,r3,4
   225a4:	1a05c83a 	sub	r2,r3,r8
   225a8:	1005d0ba 	srai	r2,r2,2
   225ac:	00001206 	br	225f8 <rshift+0xec>
   225b0:	20000415 	stw	zero,16(r4)
   225b4:	20000515 	stw	zero,20(r4)
   225b8:	f800283a 	ret
   225bc:	18bffc2e 	bgeu	r3,r2,225b0 <__alt_data_end+0xfffe3db0>
   225c0:	180d883a 	mov	r6,r3
   225c4:	400b883a 	mov	r5,r8
   225c8:	31c00017 	ldw	r7,0(r6)
   225cc:	29400104 	addi	r5,r5,4
   225d0:	31800104 	addi	r6,r6,4
   225d4:	29ffff15 	stw	r7,-4(r5)
   225d8:	30bffb36 	bltu	r6,r2,225c8 <__alt_data_end+0xfffe3dc8>
   225dc:	00c6303a 	nor	r3,zero,r3
   225e0:	1885883a 	add	r2,r3,r2
   225e4:	1004d0ba 	srli	r2,r2,2
   225e8:	10800044 	addi	r2,r2,1
   225ec:	1085883a 	add	r2,r2,r2
   225f0:	1085883a 	add	r2,r2,r2
   225f4:	1005d0ba 	srai	r2,r2,2
   225f8:	20800415 	stw	r2,16(r4)
   225fc:	103fed26 	beq	r2,zero,225b4 <__alt_data_end+0xfffe3db4>
   22600:	f800283a 	ret
   22604:	4007883a 	mov	r3,r8
   22608:	003fe306 	br	22598 <__alt_data_end+0xfffe3d98>

0002260c <__gethex>:
   2260c:	deffea04 	addi	sp,sp,-88
   22610:	d9c00415 	stw	r7,16(sp)
   22614:	dfc01515 	stw	ra,84(sp)
   22618:	dd001015 	stw	r20,64(sp)
   2261c:	dcc00f15 	stw	r19,60(sp)
   22620:	2829883a 	mov	r20,r5
   22624:	dc800e15 	stw	r18,56(sp)
   22628:	d9000215 	stw	r4,8(sp)
   2262c:	d9800115 	stw	r6,4(sp)
   22630:	df001415 	stw	fp,80(sp)
   22634:	ddc01315 	stw	r23,76(sp)
   22638:	dd801215 	stw	r22,72(sp)
   2263c:	dd401115 	stw	r21,68(sp)
   22640:	dc400d15 	stw	r17,52(sp)
   22644:	dc000c15 	stw	r16,48(sp)
   22648:	0019a3c0 	call	19a3c <_localeconv_r>
   2264c:	14800017 	ldw	r18,0(r2)
   22650:	9009883a 	mov	r4,r18
   22654:	0013fd00 	call	13fd0 <strlen>
   22658:	a1c00017 	ldw	r7,0(r20)
   2265c:	1027883a 	mov	r19,r2
   22660:	9085883a 	add	r2,r18,r2
   22664:	10bfffc3 	ldbu	r2,-1(r2)
   22668:	38c00083 	ldbu	r3,2(r7)
   2266c:	d8800305 	stb	r2,12(sp)
   22670:	00800c04 	movi	r2,48
   22674:	18815a1e 	bne	r3,r2,22be0 <__gethex+0x5d4>
   22678:	013fff84 	movi	r4,-2
   2267c:	388000c4 	addi	r2,r7,3
   22680:	21c9c83a 	sub	r4,r4,r7
   22684:	180b883a 	mov	r5,r3
   22688:	20b9883a 	add	fp,r4,r2
   2268c:	102f883a 	mov	r23,r2
   22690:	10800044 	addi	r2,r2,1
   22694:	10ffffc3 	ldbu	r3,-1(r2)
   22698:	197ffb26 	beq	r3,r5,22688 <__alt_data_end+0xfffe3e88>
   2269c:	058000f4 	movhi	r22,3
   226a0:	b5a99e84 	addi	r22,r22,-22918
   226a4:	b0c7883a 	add	r3,r22,r3
   226a8:	18800003 	ldbu	r2,0(r3)
   226ac:	10008726 	beq	r2,zero,228cc <__gethex+0x2c0>
   226b0:	b8800003 	ldbu	r2,0(r23)
   226b4:	d8000015 	stw	zero,0(sp)
   226b8:	0021883a 	mov	r16,zero
   226bc:	b085883a 	add	r2,r22,r2
   226c0:	10800003 	ldbu	r2,0(r2)
   226c4:	b823883a 	mov	r17,r23
   226c8:	10000526 	beq	r2,zero,226e0 <__gethex+0xd4>
   226cc:	8c400044 	addi	r17,r17,1
   226d0:	88800003 	ldbu	r2,0(r17)
   226d4:	b085883a 	add	r2,r22,r2
   226d8:	10800003 	ldbu	r2,0(r2)
   226dc:	103ffb1e 	bne	r2,zero,226cc <__alt_data_end+0xfffe3ecc>
   226e0:	980d883a 	mov	r6,r19
   226e4:	900b883a 	mov	r5,r18
   226e8:	8809883a 	mov	r4,r17
   226ec:	00230b80 	call	230b8 <strncmp>
   226f0:	1000031e 	bne	r2,zero,22700 <__gethex+0xf4>
   226f4:	80015c26 	beq	r16,zero,22c68 <__gethex+0x65c>
   226f8:	88800003 	ldbu	r2,0(r17)
   226fc:	00000206 	br	22708 <__gethex+0xfc>
   22700:	88800003 	ldbu	r2,0(r17)
   22704:	80012926 	beq	r16,zero,22bac <__gethex+0x5a0>
   22708:	8c21c83a 	sub	r16,r17,r16
   2270c:	8421883a 	add	r16,r16,r16
   22710:	8421883a 	add	r16,r16,r16
   22714:	0421c83a 	sub	r16,zero,r16
   22718:	10803fcc 	andi	r2,r2,255
   2271c:	01001404 	movi	r4,80
   22720:	11008826 	beq	r2,r4,22944 <__gethex+0x338>
   22724:	01001c04 	movi	r4,112
   22728:	11008626 	beq	r2,r4,22944 <__gethex+0x338>
   2272c:	882b883a 	mov	r21,r17
   22730:	d8c00017 	ldw	r3,0(sp)
   22734:	a4400015 	stw	r17,0(r20)
   22738:	1800711e 	bne	r3,zero,22900 <__gethex+0x2f4>
   2273c:	adc5c83a 	sub	r2,r21,r23
   22740:	10bfffc4 	addi	r2,r2,-1
   22744:	00c001c4 	movi	r3,7
   22748:	000b883a 	mov	r5,zero
   2274c:	1880030e 	bge	r3,r2,2275c <__gethex+0x150>
   22750:	1005d07a 	srai	r2,r2,1
   22754:	29400044 	addi	r5,r5,1
   22758:	18bffd16 	blt	r3,r2,22750 <__alt_data_end+0xfffe3f50>
   2275c:	d9000217 	ldw	r4,8(sp)
   22760:	0019cf00 	call	19cf0 <_Balloc>
   22764:	10c00504 	addi	r3,r2,20
   22768:	d8c00015 	stw	r3,0(sp)
   2276c:	1029883a 	mov	r20,r2
   22770:	bd417c2e 	bgeu	r23,r21,22d64 <__gethex+0x758>
   22774:	dc400303 	ldbu	r17,12(sp)
   22778:	03000044 	movi	r12,1
   2277c:	1813883a 	mov	r9,r3
   22780:	0039883a 	mov	fp,zero
   22784:	0007883a 	mov	r3,zero
   22788:	64d9c83a 	sub	r12,r12,r19
   2278c:	02800804 	movi	r10,32
   22790:	a8bfffc3 	ldbu	r2,-1(r21)
   22794:	ab7fffc4 	addi	r13,r21,-1
   22798:	88803026 	beq	r17,r2,2285c <__gethex+0x250>
   2279c:	e2804526 	beq	fp,r10,228b4 <__gethex+0x2a8>
   227a0:	e00b883a 	mov	r5,fp
   227a4:	e7000104 	addi	fp,fp,4
   227a8:	a93fffc3 	ldbu	r4,-1(r21)
   227ac:	682b883a 	mov	r21,r13
   227b0:	b109883a 	add	r4,r22,r4
   227b4:	20800003 	ldbu	r2,0(r4)
   227b8:	108003cc 	andi	r2,r2,15
   227bc:	1144983a 	sll	r2,r2,r5
   227c0:	1886b03a 	or	r3,r3,r2
   227c4:	bd7ff236 	bltu	r23,r21,22790 <__alt_data_end+0xfffe3f90>
   227c8:	d9000017 	ldw	r4,0(sp)
   227cc:	48800104 	addi	r2,r9,4
   227d0:	48c00015 	stw	r3,0(r9)
   227d4:	1105c83a 	sub	r2,r2,r4
   227d8:	1005d0ba 	srai	r2,r2,2
   227dc:	1809883a 	mov	r4,r3
   227e0:	a0800415 	stw	r2,16(r20)
   227e4:	1022917a 	slli	r17,r2,5
   227e8:	001a00c0 	call	1a00c <__hi0bits>
   227ec:	d8c00117 	ldw	r3,4(sp)
   227f0:	8885c83a 	sub	r2,r17,r2
   227f4:	1c800017 	ldw	r18,0(r3)
   227f8:	9080d016 	blt	r18,r2,22b3c <__gethex+0x530>
   227fc:	1480ed16 	blt	r2,r18,22bb4 <__gethex+0x5a8>
   22800:	0027883a 	mov	r19,zero
   22804:	d8c00117 	ldw	r3,4(sp)
   22808:	18800217 	ldw	r2,8(r3)
   2280c:	14009416 	blt	r2,r16,22a60 <__gethex+0x454>
   22810:	d8c00117 	ldw	r3,4(sp)
   22814:	18800117 	ldw	r2,4(r3)
   22818:	8080b30e 	bge	r16,r2,22ae8 <__gethex+0x4dc>
   2281c:	1421c83a 	sub	r16,r2,r16
   22820:	8480f616 	blt	r16,r18,22bfc <__gethex+0x5f0>
   22824:	18c00317 	ldw	r3,12(r3)
   22828:	01000084 	movi	r4,2
   2282c:	19015226 	beq	r3,r4,22d78 <__gethex+0x76c>
   22830:	010000c4 	movi	r4,3
   22834:	19013726 	beq	r3,r4,22d14 <__gethex+0x708>
   22838:	01000044 	movi	r4,1
   2283c:	19015126 	beq	r3,r4,22d84 <__gethex+0x778>
   22840:	d9000217 	ldw	r4,8(sp)
   22844:	a00b883a 	mov	r5,r20
   22848:	0019d980 	call	19d98 <_Bfree>
   2284c:	d8801617 	ldw	r2,88(sp)
   22850:	10000015 	stw	zero,0(r2)
   22854:	00801404 	movi	r2,80
   22858:	00002b06 	br	22908 <__gethex+0x2fc>
   2285c:	6b1d883a 	add	r14,r13,r12
   22860:	75ffce36 	bltu	r14,r23,2279c <__alt_data_end+0xfffe3f9c>
   22864:	7009883a 	mov	r4,r14
   22868:	980d883a 	mov	r6,r19
   2286c:	900b883a 	mov	r5,r18
   22870:	d8c00715 	stw	r3,28(sp)
   22874:	da400615 	stw	r9,24(sp)
   22878:	da800b15 	stw	r10,44(sp)
   2287c:	db000a15 	stw	r12,40(sp)
   22880:	db400815 	stw	r13,32(sp)
   22884:	db800915 	stw	r14,36(sp)
   22888:	00230b80 	call	230b8 <strncmp>
   2288c:	d8c00717 	ldw	r3,28(sp)
   22890:	da400617 	ldw	r9,24(sp)
   22894:	da800b17 	ldw	r10,44(sp)
   22898:	db000a17 	ldw	r12,40(sp)
   2289c:	db400817 	ldw	r13,32(sp)
   228a0:	db800917 	ldw	r14,36(sp)
   228a4:	103fbd1e 	bne	r2,zero,2279c <__alt_data_end+0xfffe3f9c>
   228a8:	702b883a 	mov	r21,r14
   228ac:	bd7fb836 	bltu	r23,r21,22790 <__alt_data_end+0xfffe3f90>
   228b0:	003fc506 	br	227c8 <__alt_data_end+0xfffe3fc8>
   228b4:	07000104 	movi	fp,4
   228b8:	48c00015 	stw	r3,0(r9)
   228bc:	000b883a 	mov	r5,zero
   228c0:	4f13883a 	add	r9,r9,fp
   228c4:	0007883a 	mov	r3,zero
   228c8:	003fb706 	br	227a8 <__alt_data_end+0xfffe3fa8>
   228cc:	980d883a 	mov	r6,r19
   228d0:	900b883a 	mov	r5,r18
   228d4:	b809883a 	mov	r4,r23
   228d8:	00230b80 	call	230b8 <strncmp>
   228dc:	10006c26 	beq	r2,zero,22a90 <__gethex+0x484>
   228e0:	b8800003 	ldbu	r2,0(r23)
   228e4:	b823883a 	mov	r17,r23
   228e8:	10803fcc 	andi	r2,r2,255
   228ec:	01001404 	movi	r4,80
   228f0:	11001126 	beq	r2,r4,22938 <__gethex+0x32c>
   228f4:	01001c04 	movi	r4,112
   228f8:	11000f26 	beq	r2,r4,22938 <__gethex+0x32c>
   228fc:	a4400015 	stw	r17,0(r20)
   22900:	e0008c1e 	bne	fp,zero,22b34 <__gethex+0x528>
   22904:	00800184 	movi	r2,6
   22908:	dfc01517 	ldw	ra,84(sp)
   2290c:	df001417 	ldw	fp,80(sp)
   22910:	ddc01317 	ldw	r23,76(sp)
   22914:	dd801217 	ldw	r22,72(sp)
   22918:	dd401117 	ldw	r21,68(sp)
   2291c:	dd001017 	ldw	r20,64(sp)
   22920:	dcc00f17 	ldw	r19,60(sp)
   22924:	dc800e17 	ldw	r18,56(sp)
   22928:	dc400d17 	ldw	r17,52(sp)
   2292c:	dc000c17 	ldw	r16,48(sp)
   22930:	dec01604 	addi	sp,sp,88
   22934:	f800283a 	ret
   22938:	00c00044 	movi	r3,1
   2293c:	0021883a 	mov	r16,zero
   22940:	d8c00015 	stw	r3,0(sp)
   22944:	88800043 	ldbu	r2,1(r17)
   22948:	01400ac4 	movi	r5,43
   2294c:	11003fcc 	andi	r4,r2,255
   22950:	21407626 	beq	r4,r5,22b2c <__gethex+0x520>
   22954:	01400b44 	movi	r5,45
   22958:	21404826 	beq	r4,r5,22a7c <__gethex+0x470>
   2295c:	8ac00044 	addi	r11,r17,1
   22960:	d8000515 	stw	zero,20(sp)
   22964:	10803fcc 	andi	r2,r2,255
   22968:	b085883a 	add	r2,r22,r2
   2296c:	11000003 	ldbu	r4,0(r2)
   22970:	05400604 	movi	r21,24
   22974:	20bfffc4 	addi	r2,r4,-1
   22978:	10803fcc 	andi	r2,r2,255
   2297c:	a8bf6b36 	bltu	r21,r2,2272c <__alt_data_end+0xfffe3f2c>
   22980:	58800043 	ldbu	r2,1(r11)
   22984:	014000f4 	movhi	r5,3
   22988:	29699e84 	addi	r5,r5,-22918
   2298c:	2885883a 	add	r2,r5,r2
   22990:	12800003 	ldbu	r10,0(r2)
   22994:	21003fcc 	andi	r4,r4,255
   22998:	213ffc04 	addi	r4,r4,-16
   2299c:	50bfffc4 	addi	r2,r10,-1
   229a0:	10803fcc 	andi	r2,r2,255
   229a4:	5ac00044 	addi	r11,r11,1
   229a8:	51803fcc 	andi	r6,r10,255
   229ac:	a8801036 	bltu	r21,r2,229f0 <__gethex+0x3e4>
   229b0:	5ac00044 	addi	r11,r11,1
   229b4:	01400284 	movi	r5,10
   229b8:	d9800715 	stw	r6,28(sp)
   229bc:	dac00615 	stw	r11,24(sp)
   229c0:	0025f840 	call	25f84 <__mulsi3>
   229c4:	dac00617 	ldw	r11,24(sp)
   229c8:	d9800717 	ldw	r6,28(sp)
   229cc:	5a800003 	ldbu	r10,0(r11)
   229d0:	1185883a 	add	r2,r2,r6
   229d4:	113ffc04 	addi	r4,r2,-16
   229d8:	b295883a 	add	r10,r22,r10
   229dc:	51400003 	ldbu	r5,0(r10)
   229e0:	2abfffc4 	addi	r10,r5,-1
   229e4:	52803fcc 	andi	r10,r10,255
   229e8:	29803fcc 	andi	r6,r5,255
   229ec:	aabff02e 	bgeu	r21,r10,229b0 <__alt_data_end+0xfffe41b0>
   229f0:	d8c00517 	ldw	r3,20(sp)
   229f4:	18000126 	beq	r3,zero,229fc <__gethex+0x3f0>
   229f8:	0109c83a 	sub	r4,zero,r4
   229fc:	882b883a 	mov	r21,r17
   22a00:	8121883a 	add	r16,r16,r4
   22a04:	5823883a 	mov	r17,r11
   22a08:	003f4906 	br	22730 <__alt_data_end+0xfffe3f30>
   22a0c:	a0800217 	ldw	r2,8(r20)
   22a10:	a880f20e 	bge	r21,r2,22ddc <__gethex+0x7d0>
   22a14:	a807883a 	mov	r3,r21
   22a18:	18800144 	addi	r2,r3,5
   22a1c:	1085883a 	add	r2,r2,r2
   22a20:	18c00044 	addi	r3,r3,1
   22a24:	1085883a 	add	r2,r2,r2
   22a28:	a085883a 	add	r2,r20,r2
   22a2c:	a0c00415 	stw	r3,16(r20)
   22a30:	01000044 	movi	r4,1
   22a34:	11000015 	stw	r4,0(r2)
   22a38:	00800084 	movi	r2,2
   22a3c:	8880da26 	beq	r17,r2,22da8 <__gethex+0x79c>
   22a40:	a8c0ae0e 	bge	r21,r3,22cfc <__gethex+0x6f0>
   22a44:	01400044 	movi	r5,1
   22a48:	a009883a 	mov	r4,r20
   22a4c:	002250c0 	call	2250c <rshift>
   22a50:	d8c00117 	ldw	r3,4(sp)
   22a54:	84000044 	addi	r16,r16,1
   22a58:	18800217 	ldw	r2,8(r3)
   22a5c:	1400a90e 	bge	r2,r16,22d04 <__gethex+0x6f8>
   22a60:	d9000217 	ldw	r4,8(sp)
   22a64:	a00b883a 	mov	r5,r20
   22a68:	0019d980 	call	19d98 <_Bfree>
   22a6c:	d9001617 	ldw	r4,88(sp)
   22a70:	008028c4 	movi	r2,163
   22a74:	20000015 	stw	zero,0(r4)
   22a78:	003fa306 	br	22908 <__alt_data_end+0xfffe4108>
   22a7c:	00c00044 	movi	r3,1
   22a80:	d8c00515 	stw	r3,20(sp)
   22a84:	88800083 	ldbu	r2,2(r17)
   22a88:	8ac00084 	addi	r11,r17,2
   22a8c:	003fb506 	br	22964 <__alt_data_end+0xfffe4164>
   22a90:	bce3883a 	add	r17,r23,r19
   22a94:	89000003 	ldbu	r4,0(r17)
   22a98:	21403fcc 	andi	r5,r4,255
   22a9c:	b145883a 	add	r2,r22,r5
   22aa0:	10800003 	ldbu	r2,0(r2)
   22aa4:	11803fcc 	andi	r6,r2,255
   22aa8:	30005026 	beq	r6,zero,22bec <__gethex+0x5e0>
   22aac:	01000c04 	movi	r4,48
   22ab0:	882f883a 	mov	r23,r17
   22ab4:	2900061e 	bne	r5,r4,22ad0 <__gethex+0x4c4>
   22ab8:	2809883a 	mov	r4,r5
   22abc:	bdc00044 	addi	r23,r23,1
   22ac0:	b8800003 	ldbu	r2,0(r23)
   22ac4:	113ffd26 	beq	r2,r4,22abc <__alt_data_end+0xfffe42bc>
   22ac8:	b085883a 	add	r2,r22,r2
   22acc:	10800003 	ldbu	r2,0(r2)
   22ad0:	10803fcc 	andi	r2,r2,255
   22ad4:	1007003a 	cmpeq	r3,r2,zero
   22ad8:	d8c00015 	stw	r3,0(sp)
   22adc:	8821883a 	mov	r16,r17
   22ae0:	07000044 	movi	fp,1
   22ae4:	003ef706 	br	226c4 <__alt_data_end+0xfffe3ec4>
   22ae8:	04400044 	movi	r17,1
   22aec:	98000926 	beq	r19,zero,22b14 <__gethex+0x508>
   22af0:	d8c00117 	ldw	r3,4(sp)
   22af4:	18800317 	ldw	r2,12(r3)
   22af8:	00c00084 	movi	r3,2
   22afc:	10c06826 	beq	r2,r3,22ca0 <__gethex+0x694>
   22b00:	00c000c4 	movi	r3,3
   22b04:	10c06a26 	beq	r2,r3,22cb0 <__gethex+0x6a4>
   22b08:	00c00044 	movi	r3,1
   22b0c:	10c08d26 	beq	r2,r3,22d44 <__gethex+0x738>
   22b10:	8c400414 	ori	r17,r17,16
   22b14:	d9001617 	ldw	r4,88(sp)
   22b18:	d8c00417 	ldw	r3,16(sp)
   22b1c:	8805883a 	mov	r2,r17
   22b20:	25000015 	stw	r20,0(r4)
   22b24:	1c000015 	stw	r16,0(r3)
   22b28:	003f7706 	br	22908 <__alt_data_end+0xfffe4108>
   22b2c:	d8000515 	stw	zero,20(sp)
   22b30:	003fd406 	br	22a84 <__alt_data_end+0xfffe4284>
   22b34:	0005883a 	mov	r2,zero
   22b38:	003f7306 	br	22908 <__alt_data_end+0xfffe4108>
   22b3c:	14a3c83a 	sub	r17,r2,r18
   22b40:	880b883a 	mov	r5,r17
   22b44:	a009883a 	mov	r4,r20
   22b48:	001ad1c0 	call	1ad1c <__any_on>
   22b4c:	10002926 	beq	r2,zero,22bf4 <__gethex+0x5e8>
   22b50:	897fffc4 	addi	r5,r17,-1
   22b54:	2807d17a 	srai	r3,r5,5
   22b58:	d8800017 	ldw	r2,0(sp)
   22b5c:	290007cc 	andi	r4,r5,31
   22b60:	18c7883a 	add	r3,r3,r3
   22b64:	18c7883a 	add	r3,r3,r3
   22b68:	04c00044 	movi	r19,1
   22b6c:	10c7883a 	add	r3,r2,r3
   22b70:	9908983a 	sll	r4,r19,r4
   22b74:	18c00017 	ldw	r3,0(r3)
   22b78:	20c6703a 	and	r3,r4,r3
   22b7c:	18000626 	beq	r3,zero,22b98 <__gethex+0x58c>
   22b80:	99407b0e 	bge	r19,r5,22d70 <__gethex+0x764>
   22b84:	897fff84 	addi	r5,r17,-2
   22b88:	a009883a 	mov	r4,r20
   22b8c:	001ad1c0 	call	1ad1c <__any_on>
   22b90:	10007726 	beq	r2,zero,22d70 <__gethex+0x764>
   22b94:	04c000c4 	movi	r19,3
   22b98:	880b883a 	mov	r5,r17
   22b9c:	a009883a 	mov	r4,r20
   22ba0:	002250c0 	call	2250c <rshift>
   22ba4:	8461883a 	add	r16,r16,r17
   22ba8:	003f1606 	br	22804 <__alt_data_end+0xfffe4004>
   22bac:	0021883a 	mov	r16,zero
   22bb0:	003ed906 	br	22718 <__alt_data_end+0xfffe3f18>
   22bb4:	d9000217 	ldw	r4,8(sp)
   22bb8:	90a3c83a 	sub	r17,r18,r2
   22bbc:	a00b883a 	mov	r5,r20
   22bc0:	880d883a 	mov	r6,r17
   22bc4:	001a52c0 	call	1a52c <__lshift>
   22bc8:	10c00504 	addi	r3,r2,20
   22bcc:	1029883a 	mov	r20,r2
   22bd0:	8461c83a 	sub	r16,r16,r17
   22bd4:	d8c00015 	stw	r3,0(sp)
   22bd8:	0027883a 	mov	r19,zero
   22bdc:	003f0906 	br	22804 <__alt_data_end+0xfffe4004>
   22be0:	3dc00084 	addi	r23,r7,2
   22be4:	0039883a 	mov	fp,zero
   22be8:	003eac06 	br	2269c <__alt_data_end+0xfffe3e9c>
   22bec:	2005883a 	mov	r2,r4
   22bf0:	003f3d06 	br	228e8 <__alt_data_end+0xfffe40e8>
   22bf4:	0027883a 	mov	r19,zero
   22bf8:	003fe706 	br	22b98 <__alt_data_end+0xfffe4398>
   22bfc:	847fffc4 	addi	r17,r16,-1
   22c00:	9800421e 	bne	r19,zero,22d0c <__gethex+0x700>
   22c04:	88000426 	beq	r17,zero,22c18 <__gethex+0x60c>
   22c08:	880b883a 	mov	r5,r17
   22c0c:	a009883a 	mov	r4,r20
   22c10:	001ad1c0 	call	1ad1c <__any_on>
   22c14:	1027883a 	mov	r19,r2
   22c18:	8805d17a 	srai	r2,r17,5
   22c1c:	d8c00017 	ldw	r3,0(sp)
   22c20:	8c4007cc 	andi	r17,r17,31
   22c24:	1085883a 	add	r2,r2,r2
   22c28:	1085883a 	add	r2,r2,r2
   22c2c:	1885883a 	add	r2,r3,r2
   22c30:	00c00044 	movi	r3,1
   22c34:	1c62983a 	sll	r17,r3,r17
   22c38:	10800017 	ldw	r2,0(r2)
   22c3c:	8884703a 	and	r2,r17,r2
   22c40:	10000126 	beq	r2,zero,22c48 <__gethex+0x63c>
   22c44:	9cc00094 	ori	r19,r19,2
   22c48:	800b883a 	mov	r5,r16
   22c4c:	a009883a 	mov	r4,r20
   22c50:	002250c0 	call	2250c <rshift>
   22c54:	d8c00117 	ldw	r3,4(sp)
   22c58:	9425c83a 	sub	r18,r18,r16
   22c5c:	04400084 	movi	r17,2
   22c60:	1c000117 	ldw	r16,4(r3)
   22c64:	003fa106 	br	22aec <__alt_data_end+0xfffe42ec>
   22c68:	8ce1883a 	add	r16,r17,r19
   22c6c:	80800003 	ldbu	r2,0(r16)
   22c70:	8023883a 	mov	r17,r16
   22c74:	10c03fcc 	andi	r3,r2,255
   22c78:	b0c7883a 	add	r3,r22,r3
   22c7c:	18c00003 	ldbu	r3,0(r3)
   22c80:	183ea026 	beq	r3,zero,22704 <__alt_data_end+0xfffe3f04>
   22c84:	8c400044 	addi	r17,r17,1
   22c88:	88800003 	ldbu	r2,0(r17)
   22c8c:	11003fcc 	andi	r4,r2,255
   22c90:	b109883a 	add	r4,r22,r4
   22c94:	21000003 	ldbu	r4,0(r4)
   22c98:	203ffa1e 	bne	r4,zero,22c84 <__alt_data_end+0xfffe4484>
   22c9c:	003e9906 	br	22704 <__alt_data_end+0xfffe3f04>
   22ca0:	d9001717 	ldw	r4,92(sp)
   22ca4:	00800044 	movi	r2,1
   22ca8:	1109c83a 	sub	r4,r2,r4
   22cac:	d9001715 	stw	r4,92(sp)
   22cb0:	d8801717 	ldw	r2,92(sp)
   22cb4:	103f9626 	beq	r2,zero,22b10 <__alt_data_end+0xfffe4310>
   22cb8:	a5400417 	ldw	r21,16(r20)
   22cbc:	d9800017 	ldw	r6,0(sp)
   22cc0:	013fffc4 	movi	r4,-1
   22cc4:	ad67883a 	add	r19,r21,r21
   22cc8:	9ce7883a 	add	r19,r19,r19
   22ccc:	3005883a 	mov	r2,r6
   22cd0:	34cb883a 	add	r5,r6,r19
   22cd4:	00000306 	br	22ce4 <__gethex+0x6d8>
   22cd8:	10000015 	stw	zero,0(r2)
   22cdc:	10800104 	addi	r2,r2,4
   22ce0:	117f4a2e 	bgeu	r2,r5,22a0c <__alt_data_end+0xfffe420c>
   22ce4:	10c00017 	ldw	r3,0(r2)
   22ce8:	193ffb26 	beq	r3,r4,22cd8 <__alt_data_end+0xfffe44d8>
   22cec:	18c00044 	addi	r3,r3,1
   22cf0:	10c00015 	stw	r3,0(r2)
   22cf4:	00800084 	movi	r2,2
   22cf8:	88802b26 	beq	r17,r2,22da8 <__gethex+0x79c>
   22cfc:	948007cc 	andi	r18,r18,31
   22d00:	90002f1e 	bne	r18,zero,22dc0 <__gethex+0x7b4>
   22d04:	04400844 	movi	r17,33
   22d08:	003f8206 	br	22b14 <__alt_data_end+0xfffe4314>
   22d0c:	04c00044 	movi	r19,1
   22d10:	003fc106 	br	22c18 <__alt_data_end+0xfffe4418>
   22d14:	d8c01717 	ldw	r3,92(sp)
   22d18:	183ec926 	beq	r3,zero,22840 <__alt_data_end+0xfffe4040>
   22d1c:	d8c00417 	ldw	r3,16(sp)
   22d20:	d9001617 	ldw	r4,88(sp)
   22d24:	18800015 	stw	r2,0(r3)
   22d28:	d8c00017 	ldw	r3,0(sp)
   22d2c:	00800044 	movi	r2,1
   22d30:	a0800415 	stw	r2,16(r20)
   22d34:	18800015 	stw	r2,0(r3)
   22d38:	25000015 	stw	r20,0(r4)
   22d3c:	00801884 	movi	r2,98
   22d40:	003ef106 	br	22908 <__alt_data_end+0xfffe4108>
   22d44:	9880008c 	andi	r2,r19,2
   22d48:	103f7126 	beq	r2,zero,22b10 <__alt_data_end+0xfffe4310>
   22d4c:	d8c00017 	ldw	r3,0(sp)
   22d50:	18800017 	ldw	r2,0(r3)
   22d54:	9884b03a 	or	r2,r19,r2
   22d58:	1080004c 	andi	r2,r2,1
   22d5c:	103fd61e 	bne	r2,zero,22cb8 <__alt_data_end+0xfffe44b8>
   22d60:	003f6b06 	br	22b10 <__alt_data_end+0xfffe4310>
   22d64:	da400017 	ldw	r9,0(sp)
   22d68:	0007883a 	mov	r3,zero
   22d6c:	003e9606 	br	227c8 <__alt_data_end+0xfffe3fc8>
   22d70:	04c00084 	movi	r19,2
   22d74:	003f8806 	br	22b98 <__alt_data_end+0xfffe4398>
   22d78:	d9001717 	ldw	r4,92(sp)
   22d7c:	203fe726 	beq	r4,zero,22d1c <__alt_data_end+0xfffe451c>
   22d80:	003eaf06 	br	22840 <__alt_data_end+0xfffe4040>
   22d84:	943eae1e 	bne	r18,r16,22840 <__alt_data_end+0xfffe4040>
   22d88:	1cbfe40e 	bge	r3,r18,22d1c <__alt_data_end+0xfffe451c>
   22d8c:	917fffc4 	addi	r5,r18,-1
   22d90:	a009883a 	mov	r4,r20
   22d94:	001ad1c0 	call	1ad1c <__any_on>
   22d98:	103ea926 	beq	r2,zero,22840 <__alt_data_end+0xfffe4040>
   22d9c:	d8c00117 	ldw	r3,4(sp)
   22da0:	18800117 	ldw	r2,4(r3)
   22da4:	003fdd06 	br	22d1c <__alt_data_end+0xfffe451c>
   22da8:	d8c00117 	ldw	r3,4(sp)
   22dac:	18800017 	ldw	r2,0(r3)
   22db0:	10bfffc4 	addi	r2,r2,-1
   22db4:	90801c26 	beq	r18,r2,22e28 <__gethex+0x81c>
   22db8:	04400884 	movi	r17,34
   22dbc:	003f5506 	br	22b14 <__alt_data_end+0xfffe4314>
   22dc0:	34c5883a 	add	r2,r6,r19
   22dc4:	113fff17 	ldw	r4,-4(r2)
   22dc8:	001a00c0 	call	1a00c <__hi0bits>
   22dcc:	00c00804 	movi	r3,32
   22dd0:	1ca5c83a 	sub	r18,r3,r18
   22dd4:	14bfcb0e 	bge	r2,r18,22d04 <__alt_data_end+0xfffe4504>
   22dd8:	003f1a06 	br	22a44 <__alt_data_end+0xfffe4244>
   22ddc:	a1400117 	ldw	r5,4(r20)
   22de0:	d9000217 	ldw	r4,8(sp)
   22de4:	29400044 	addi	r5,r5,1
   22de8:	0019cf00 	call	19cf0 <_Balloc>
   22dec:	a1800417 	ldw	r6,16(r20)
   22df0:	a1400304 	addi	r5,r20,12
   22df4:	11000304 	addi	r4,r2,12
   22df8:	31800084 	addi	r6,r6,2
   22dfc:	318d883a 	add	r6,r6,r6
   22e00:	318d883a 	add	r6,r6,r6
   22e04:	102d883a 	mov	r22,r2
   22e08:	0012fb00 	call	12fb0 <memcpy>
   22e0c:	d9000217 	ldw	r4,8(sp)
   22e10:	a00b883a 	mov	r5,r20
   22e14:	b029883a 	mov	r20,r22
   22e18:	0019d980 	call	19d98 <_Bfree>
   22e1c:	b0c00417 	ldw	r3,16(r22)
   22e20:	b1800504 	addi	r6,r22,20
   22e24:	003efc06 	br	22a18 <__alt_data_end+0xfffe4218>
   22e28:	9005d17a 	srai	r2,r18,5
   22e2c:	944007cc 	andi	r17,r18,31
   22e30:	1085883a 	add	r2,r2,r2
   22e34:	1085883a 	add	r2,r2,r2
   22e38:	3087883a 	add	r3,r6,r2
   22e3c:	00800044 	movi	r2,1
   22e40:	1462983a 	sll	r17,r2,r17
   22e44:	18800017 	ldw	r2,0(r3)
   22e48:	8884703a 	and	r2,r17,r2
   22e4c:	1022c03a 	cmpne	r17,r2,zero
   22e50:	00800884 	movi	r2,34
   22e54:	1463c83a 	sub	r17,r2,r17
   22e58:	003f2e06 	br	22b14 <__alt_data_end+0xfffe4314>

00022e5c <__hexnan>:
   22e5c:	defff904 	addi	sp,sp,-28
   22e60:	dc800215 	stw	r18,8(sp)
   22e64:	2c800017 	ldw	r18,0(r5)
   22e68:	dfc00615 	stw	ra,24(sp)
   22e6c:	dd400515 	stw	r21,20(sp)
   22e70:	901fd17a 	srai	r15,r18,5
   22e74:	dd000415 	stw	r20,16(sp)
   22e78:	dcc00315 	stw	r19,12(sp)
   22e7c:	7bdf883a 	add	r15,r15,r15
   22e80:	7bdf883a 	add	r15,r15,r15
   22e84:	dc400115 	stw	r17,4(sp)
   22e88:	dc000015 	stw	r16,0(sp)
   22e8c:	948007cc 	andi	r18,r18,31
   22e90:	33df883a 	add	r15,r6,r15
   22e94:	90000126 	beq	r18,zero,22e9c <__hexnan+0x40>
   22e98:	7bc00104 	addi	r15,r15,4
   22e9c:	22000017 	ldw	r8,0(r4)
   22ea0:	7affff04 	addi	r11,r15,-4
   22ea4:	038000f4 	movhi	r14,3
   22ea8:	783fff15 	stw	zero,-4(r15)
   22eac:	581b883a 	mov	r13,r11
   22eb0:	580b883a 	mov	r5,r11
   22eb4:	000f883a 	mov	r7,zero
   22eb8:	003f883a 	mov	ra,zero
   22ebc:	0019883a 	mov	r12,zero
   22ec0:	73a99e84 	addi	r14,r14,-22918
   22ec4:	04400204 	movi	r17,8
   22ec8:	04000804 	movi	r16,32
   22ecc:	04c001c4 	movi	r19,7
   22ed0:	42000044 	addi	r8,r8,1
   22ed4:	40c00003 	ldbu	r3,0(r8)
   22ed8:	18001d26 	beq	r3,zero,22f50 <__hexnan+0xf4>
   22edc:	70c5883a 	add	r2,r14,r3
   22ee0:	10800003 	ldbu	r2,0(r2)
   22ee4:	12403fcc 	andi	r9,r2,255
   22ee8:	4800301e 	bne	r9,zero,22fac <__hexnan+0x150>
   22eec:	80c04236 	bltu	r16,r3,22ff8 <__hexnan+0x19c>
   22ef0:	fb3ff70e 	bge	ra,r12,22ed0 <__alt_data_end+0xfffe46d0>
   22ef4:	2b40112e 	bgeu	r5,r13,22f3c <__hexnan+0xe0>
   22ef8:	99c01016 	blt	r19,r7,22f3c <__hexnan+0xe0>
   22efc:	89e9c83a 	sub	r20,r17,r7
   22f00:	a529883a 	add	r20,r20,r20
   22f04:	2a800017 	ldw	r10,0(r5)
   22f08:	a529883a 	add	r20,r20,r20
   22f0c:	852bc83a 	sub	r21,r16,r20
   22f10:	28c00104 	addi	r3,r5,4
   22f14:	2805883a 	mov	r2,r5
   22f18:	19c00017 	ldw	r7,0(r3)
   22f1c:	10800104 	addi	r2,r2,4
   22f20:	18c00104 	addi	r3,r3,4
   22f24:	3d52983a 	sll	r9,r7,r21
   22f28:	4a92b03a 	or	r9,r9,r10
   22f2c:	3d14d83a 	srl	r10,r7,r20
   22f30:	127fff15 	stw	r9,-4(r2)
   22f34:	1abfff15 	stw	r10,-4(r3)
   22f38:	137ff736 	bltu	r2,r13,22f18 <__alt_data_end+0xfffe4718>
   22f3c:	31402836 	bltu	r6,r5,22fe0 <__hexnan+0x184>
   22f40:	42000044 	addi	r8,r8,1
   22f44:	40c00003 	ldbu	r3,0(r8)
   22f48:	01c00204 	movi	r7,8
   22f4c:	183fe31e 	bne	r3,zero,22edc <__alt_data_end+0xfffe46dc>
   22f50:	60002b26 	beq	r12,zero,23000 <__hexnan+0x1a4>
   22f54:	2b40022e 	bgeu	r5,r13,22f60 <__hexnan+0x104>
   22f58:	008001c4 	movi	r2,7
   22f5c:	11c0430e 	bge	r2,r7,2306c <__hexnan+0x210>
   22f60:	3140312e 	bgeu	r6,r5,23028 <__hexnan+0x1cc>
   22f64:	3007883a 	mov	r3,r6
   22f68:	29000017 	ldw	r4,0(r5)
   22f6c:	18800104 	addi	r2,r3,4
   22f70:	29400104 	addi	r5,r5,4
   22f74:	19000015 	stw	r4,0(r3)
   22f78:	1007883a 	mov	r3,r2
   22f7c:	597ffa2e 	bgeu	r11,r5,22f68 <__alt_data_end+0xfffe4768>
   22f80:	10000015 	stw	zero,0(r2)
   22f84:	10800104 	addi	r2,r2,4
   22f88:	58bffd2e 	bgeu	r11,r2,22f80 <__alt_data_end+0xfffe4780>
   22f8c:	78bfff17 	ldw	r2,-4(r15)
   22f90:	1000041e 	bne	r2,zero,22fa4 <__hexnan+0x148>
   22f94:	32c02d26 	beq	r6,r11,2304c <__hexnan+0x1f0>
   22f98:	5affff04 	addi	r11,r11,-4
   22f9c:	58800017 	ldw	r2,0(r11)
   22fa0:	103ffc26 	beq	r2,zero,22f94 <__alt_data_end+0xfffe4794>
   22fa4:	00800144 	movi	r2,5
   22fa8:	00001606 	br	23004 <__hexnan+0x1a8>
   22fac:	39c00044 	addi	r7,r7,1
   22fb0:	63000044 	addi	r12,r12,1
   22fb4:	89c0040e 	bge	r17,r7,22fc8 <__hexnan+0x16c>
   22fb8:	317fc52e 	bgeu	r6,r5,22ed0 <__alt_data_end+0xfffe46d0>
   22fbc:	283fff15 	stw	zero,-4(r5)
   22fc0:	01c00044 	movi	r7,1
   22fc4:	297fff04 	addi	r5,r5,-4
   22fc8:	28c00017 	ldw	r3,0(r5)
   22fcc:	108003cc 	andi	r2,r2,15
   22fd0:	1806913a 	slli	r3,r3,4
   22fd4:	1884b03a 	or	r2,r3,r2
   22fd8:	28800015 	stw	r2,0(r5)
   22fdc:	003fbc06 	br	22ed0 <__alt_data_end+0xfffe46d0>
   22fe0:	2b7fff04 	addi	r13,r5,-4
   22fe4:	283fff15 	stw	zero,-4(r5)
   22fe8:	603f883a 	mov	ra,r12
   22fec:	680b883a 	mov	r5,r13
   22ff0:	000f883a 	mov	r7,zero
   22ff4:	003fb606 	br	22ed0 <__alt_data_end+0xfffe46d0>
   22ff8:	00800a44 	movi	r2,41
   22ffc:	18801726 	beq	r3,r2,2305c <__hexnan+0x200>
   23000:	00800104 	movi	r2,4
   23004:	dfc00617 	ldw	ra,24(sp)
   23008:	dd400517 	ldw	r21,20(sp)
   2300c:	dd000417 	ldw	r20,16(sp)
   23010:	dcc00317 	ldw	r19,12(sp)
   23014:	dc800217 	ldw	r18,8(sp)
   23018:	dc400117 	ldw	r17,4(sp)
   2301c:	dc000017 	ldw	r16,0(sp)
   23020:	dec00704 	addi	sp,sp,28
   23024:	f800283a 	ret
   23028:	903fd826 	beq	r18,zero,22f8c <__alt_data_end+0xfffe478c>
   2302c:	00c00804 	movi	r3,32
   23030:	1ca5c83a 	sub	r18,r3,r18
   23034:	00ffffc4 	movi	r3,-1
   23038:	78bfff17 	ldw	r2,-4(r15)
   2303c:	1c86d83a 	srl	r3,r3,r18
   23040:	1884703a 	and	r2,r3,r2
   23044:	78bfff15 	stw	r2,-4(r15)
   23048:	003fd106 	br	22f90 <__alt_data_end+0xfffe4790>
   2304c:	00800044 	movi	r2,1
   23050:	58800015 	stw	r2,0(r11)
   23054:	00800144 	movi	r2,5
   23058:	003fea06 	br	23004 <__alt_data_end+0xfffe4804>
   2305c:	42000044 	addi	r8,r8,1
   23060:	22000015 	stw	r8,0(r4)
   23064:	603fbb1e 	bne	r12,zero,22f54 <__alt_data_end+0xfffe4754>
   23068:	003fe506 	br	23000 <__alt_data_end+0xfffe4800>
   2306c:	02400204 	movi	r9,8
   23070:	49d3c83a 	sub	r9,r9,r7
   23074:	4a53883a 	add	r9,r9,r9
   23078:	2a000017 	ldw	r8,0(r5)
   2307c:	4a53883a 	add	r9,r9,r9
   23080:	02800804 	movi	r10,32
   23084:	5255c83a 	sub	r10,r10,r9
   23088:	28c00104 	addi	r3,r5,4
   2308c:	2805883a 	mov	r2,r5
   23090:	19c00017 	ldw	r7,0(r3)
   23094:	10800104 	addi	r2,r2,4
   23098:	18c00104 	addi	r3,r3,4
   2309c:	3a88983a 	sll	r4,r7,r10
   230a0:	2208b03a 	or	r4,r4,r8
   230a4:	3a50d83a 	srl	r8,r7,r9
   230a8:	113fff15 	stw	r4,-4(r2)
   230ac:	1a3fff15 	stw	r8,-4(r3)
   230b0:	137ff736 	bltu	r2,r13,23090 <__alt_data_end+0xfffe4890>
   230b4:	003faa06 	br	22f60 <__alt_data_end+0xfffe4760>

000230b8 <strncmp>:
   230b8:	30003126 	beq	r6,zero,23180 <strncmp+0xc8>
   230bc:	2144b03a 	or	r2,r4,r5
   230c0:	108000cc 	andi	r2,r2,3
   230c4:	10001e1e 	bne	r2,zero,23140 <strncmp+0x88>
   230c8:	024000c4 	movi	r9,3
   230cc:	49801c2e 	bgeu	r9,r6,23140 <strncmp+0x88>
   230d0:	20800017 	ldw	r2,0(r4)
   230d4:	28c00017 	ldw	r3,0(r5)
   230d8:	10c0191e 	bne	r2,r3,23140 <strncmp+0x88>
   230dc:	31bfff04 	addi	r6,r6,-4
   230e0:	30002726 	beq	r6,zero,23180 <strncmp+0xc8>
   230e4:	02ffbff4 	movhi	r11,65279
   230e8:	5affbfc4 	addi	r11,r11,-257
   230ec:	0086303a 	nor	r3,zero,r2
   230f0:	02a02074 	movhi	r10,32897
   230f4:	12c5883a 	add	r2,r2,r11
   230f8:	52a02004 	addi	r10,r10,-32640
   230fc:	10c4703a 	and	r2,r2,r3
   23100:	1284703a 	and	r2,r2,r10
   23104:	10000b26 	beq	r2,zero,23134 <strncmp+0x7c>
   23108:	00001d06 	br	23180 <strncmp+0xc8>
   2310c:	20c00017 	ldw	r3,0(r4)
   23110:	29c00017 	ldw	r7,0(r5)
   23114:	1ad1883a 	add	r8,r3,r11
   23118:	00c4303a 	nor	r2,zero,r3
   2311c:	4084703a 	and	r2,r8,r2
   23120:	1284703a 	and	r2,r2,r10
   23124:	19c0061e 	bne	r3,r7,23140 <strncmp+0x88>
   23128:	31bfff04 	addi	r6,r6,-4
   2312c:	30001426 	beq	r6,zero,23180 <strncmp+0xc8>
   23130:	1000131e 	bne	r2,zero,23180 <strncmp+0xc8>
   23134:	21000104 	addi	r4,r4,4
   23138:	29400104 	addi	r5,r5,4
   2313c:	49bff336 	bltu	r9,r6,2310c <__alt_data_end+0xfffe490c>
   23140:	28800007 	ldb	r2,0(r5)
   23144:	20c00007 	ldb	r3,0(r4)
   23148:	31bfffc4 	addi	r6,r6,-1
   2314c:	10c0081e 	bne	r2,r3,23170 <strncmp+0xb8>
   23150:	30000b26 	beq	r6,zero,23180 <strncmp+0xc8>
   23154:	10000a26 	beq	r2,zero,23180 <strncmp+0xc8>
   23158:	21000044 	addi	r4,r4,1
   2315c:	29400044 	addi	r5,r5,1
   23160:	20800007 	ldb	r2,0(r4)
   23164:	28c00007 	ldb	r3,0(r5)
   23168:	31bfffc4 	addi	r6,r6,-1
   2316c:	10fff826 	beq	r2,r3,23150 <__alt_data_end+0xfffe4950>
   23170:	20800003 	ldbu	r2,0(r4)
   23174:	28c00003 	ldbu	r3,0(r5)
   23178:	10c5c83a 	sub	r2,r2,r3
   2317c:	f800283a 	ret
   23180:	0005883a 	mov	r2,zero
   23184:	f800283a 	ret

00023188 <__ssprint_r>:
   23188:	30800217 	ldw	r2,8(r6)
   2318c:	defff604 	addi	sp,sp,-40
   23190:	dc800215 	stw	r18,8(sp)
   23194:	dfc00915 	stw	ra,36(sp)
   23198:	df000815 	stw	fp,32(sp)
   2319c:	ddc00715 	stw	r23,28(sp)
   231a0:	dd800615 	stw	r22,24(sp)
   231a4:	dd400515 	stw	r21,20(sp)
   231a8:	dd000415 	stw	r20,16(sp)
   231ac:	dcc00315 	stw	r19,12(sp)
   231b0:	dc400115 	stw	r17,4(sp)
   231b4:	dc000015 	stw	r16,0(sp)
   231b8:	3025883a 	mov	r18,r6
   231bc:	10005826 	beq	r2,zero,23320 <__ssprint_r+0x198>
   231c0:	2027883a 	mov	r19,r4
   231c4:	35c00017 	ldw	r23,0(r6)
   231c8:	29000017 	ldw	r4,0(r5)
   231cc:	28800217 	ldw	r2,8(r5)
   231d0:	2823883a 	mov	r17,r5
   231d4:	0039883a 	mov	fp,zero
   231d8:	0021883a 	mov	r16,zero
   231dc:	80003926 	beq	r16,zero,232c4 <__ssprint_r+0x13c>
   231e0:	102b883a 	mov	r21,r2
   231e4:	102d883a 	mov	r22,r2
   231e8:	80803a36 	bltu	r16,r2,232d4 <__ssprint_r+0x14c>
   231ec:	88c0030b 	ldhu	r3,12(r17)
   231f0:	1881200c 	andi	r2,r3,1152
   231f4:	10002626 	beq	r2,zero,23290 <__ssprint_r+0x108>
   231f8:	88800517 	ldw	r2,20(r17)
   231fc:	89400417 	ldw	r5,16(r17)
   23200:	81800044 	addi	r6,r16,1
   23204:	108f883a 	add	r7,r2,r2
   23208:	3885883a 	add	r2,r7,r2
   2320c:	100ed7fa 	srli	r7,r2,31
   23210:	216dc83a 	sub	r22,r4,r5
   23214:	3589883a 	add	r4,r6,r22
   23218:	3885883a 	add	r2,r7,r2
   2321c:	102bd07a 	srai	r21,r2,1
   23220:	a80d883a 	mov	r6,r21
   23224:	a900022e 	bgeu	r21,r4,23230 <__ssprint_r+0xa8>
   23228:	202b883a 	mov	r21,r4
   2322c:	200d883a 	mov	r6,r4
   23230:	18c1000c 	andi	r3,r3,1024
   23234:	18002a26 	beq	r3,zero,232e0 <__ssprint_r+0x158>
   23238:	300b883a 	mov	r5,r6
   2323c:	9809883a 	mov	r4,r19
   23240:	00126c00 	call	126c0 <_malloc_r>
   23244:	1029883a 	mov	r20,r2
   23248:	10002c26 	beq	r2,zero,232fc <__ssprint_r+0x174>
   2324c:	89400417 	ldw	r5,16(r17)
   23250:	b00d883a 	mov	r6,r22
   23254:	1009883a 	mov	r4,r2
   23258:	0012fb00 	call	12fb0 <memcpy>
   2325c:	8880030b 	ldhu	r2,12(r17)
   23260:	00fedfc4 	movi	r3,-1153
   23264:	10c4703a 	and	r2,r2,r3
   23268:	10802014 	ori	r2,r2,128
   2326c:	8880030d 	sth	r2,12(r17)
   23270:	a589883a 	add	r4,r20,r22
   23274:	adadc83a 	sub	r22,r21,r22
   23278:	8d400515 	stw	r21,20(r17)
   2327c:	8d800215 	stw	r22,8(r17)
   23280:	8d000415 	stw	r20,16(r17)
   23284:	89000015 	stw	r4,0(r17)
   23288:	802b883a 	mov	r21,r16
   2328c:	802d883a 	mov	r22,r16
   23290:	b00d883a 	mov	r6,r22
   23294:	e00b883a 	mov	r5,fp
   23298:	00130f80 	call	130f8 <memmove>
   2329c:	88800217 	ldw	r2,8(r17)
   232a0:	89000017 	ldw	r4,0(r17)
   232a4:	90c00217 	ldw	r3,8(r18)
   232a8:	1545c83a 	sub	r2,r2,r21
   232ac:	2589883a 	add	r4,r4,r22
   232b0:	88800215 	stw	r2,8(r17)
   232b4:	89000015 	stw	r4,0(r17)
   232b8:	1c21c83a 	sub	r16,r3,r16
   232bc:	94000215 	stw	r16,8(r18)
   232c0:	80001726 	beq	r16,zero,23320 <__ssprint_r+0x198>
   232c4:	bf000017 	ldw	fp,0(r23)
   232c8:	bc000117 	ldw	r16,4(r23)
   232cc:	bdc00204 	addi	r23,r23,8
   232d0:	003fc206 	br	231dc <__alt_data_end+0xfffe49dc>
   232d4:	802b883a 	mov	r21,r16
   232d8:	802d883a 	mov	r22,r16
   232dc:	003fec06 	br	23290 <__alt_data_end+0xfffe4a90>
   232e0:	9809883a 	mov	r4,r19
   232e4:	001351c0 	call	1351c <_realloc_r>
   232e8:	1029883a 	mov	r20,r2
   232ec:	103fe01e 	bne	r2,zero,23270 <__alt_data_end+0xfffe4a70>
   232f0:	89400417 	ldw	r5,16(r17)
   232f4:	9809883a 	mov	r4,r19
   232f8:	00116a00 	call	116a0 <_free_r>
   232fc:	88c0030b 	ldhu	r3,12(r17)
   23300:	00800304 	movi	r2,12
   23304:	98800015 	stw	r2,0(r19)
   23308:	18c01014 	ori	r3,r3,64
   2330c:	88c0030d 	sth	r3,12(r17)
   23310:	00bfffc4 	movi	r2,-1
   23314:	90000215 	stw	zero,8(r18)
   23318:	90000115 	stw	zero,4(r18)
   2331c:	00000206 	br	23328 <__ssprint_r+0x1a0>
   23320:	90000115 	stw	zero,4(r18)
   23324:	0005883a 	mov	r2,zero
   23328:	dfc00917 	ldw	ra,36(sp)
   2332c:	df000817 	ldw	fp,32(sp)
   23330:	ddc00717 	ldw	r23,28(sp)
   23334:	dd800617 	ldw	r22,24(sp)
   23338:	dd400517 	ldw	r21,20(sp)
   2333c:	dd000417 	ldw	r20,16(sp)
   23340:	dcc00317 	ldw	r19,12(sp)
   23344:	dc800217 	ldw	r18,8(sp)
   23348:	dc400117 	ldw	r17,4(sp)
   2334c:	dc000017 	ldw	r16,0(sp)
   23350:	dec00a04 	addi	sp,sp,40
   23354:	f800283a 	ret

00023358 <___svfiprintf_internal_r>:
   23358:	2880030b 	ldhu	r2,12(r5)
   2335c:	deffc804 	addi	sp,sp,-224
   23360:	dcc03115 	stw	r19,196(sp)
   23364:	dfc03715 	stw	ra,220(sp)
   23368:	df003615 	stw	fp,216(sp)
   2336c:	ddc03515 	stw	r23,212(sp)
   23370:	dd803415 	stw	r22,208(sp)
   23374:	dd403315 	stw	r21,204(sp)
   23378:	dd003215 	stw	r20,200(sp)
   2337c:	dc803015 	stw	r18,192(sp)
   23380:	dc402f15 	stw	r17,188(sp)
   23384:	dc002e15 	stw	r16,184(sp)
   23388:	d9402315 	stw	r5,140(sp)
   2338c:	d9002715 	stw	r4,156(sp)
   23390:	1080200c 	andi	r2,r2,128
   23394:	d9c02415 	stw	r7,144(sp)
   23398:	3027883a 	mov	r19,r6
   2339c:	10000226 	beq	r2,zero,233a8 <___svfiprintf_internal_r+0x50>
   233a0:	28800417 	ldw	r2,16(r5)
   233a4:	10046d26 	beq	r2,zero,2455c <___svfiprintf_internal_r+0x1204>
   233a8:	d8801a04 	addi	r2,sp,104
   233ac:	d8c019c4 	addi	r3,sp,103
   233b0:	058000f4 	movhi	r22,3
   233b4:	10c9c83a 	sub	r4,r2,r3
   233b8:	b5a9de84 	addi	r22,r22,-22662
   233bc:	d8801e15 	stw	r2,120(sp)
   233c0:	d8c01f15 	stw	r3,124(sp)
   233c4:	dec01a15 	stw	sp,104(sp)
   233c8:	d8001c15 	stw	zero,112(sp)
   233cc:	d8001b15 	stw	zero,108(sp)
   233d0:	d811883a 	mov	r8,sp
   233d4:	d8002915 	stw	zero,164(sp)
   233d8:	d8002615 	stw	zero,152(sp)
   233dc:	d9002c15 	stw	r4,176(sp)
   233e0:	98800007 	ldb	r2,0(r19)
   233e4:	10031426 	beq	r2,zero,24038 <___svfiprintf_internal_r+0xce0>
   233e8:	00c00944 	movi	r3,37
   233ec:	9825883a 	mov	r18,r19
   233f0:	10c0021e 	bne	r2,r3,233fc <___svfiprintf_internal_r+0xa4>
   233f4:	00001406 	br	23448 <___svfiprintf_internal_r+0xf0>
   233f8:	10c00326 	beq	r2,r3,23408 <___svfiprintf_internal_r+0xb0>
   233fc:	94800044 	addi	r18,r18,1
   23400:	90800007 	ldb	r2,0(r18)
   23404:	103ffc1e 	bne	r2,zero,233f8 <__alt_data_end+0xfffe4bf8>
   23408:	94e1c83a 	sub	r16,r18,r19
   2340c:	80000e26 	beq	r16,zero,23448 <___svfiprintf_internal_r+0xf0>
   23410:	d8c01c17 	ldw	r3,112(sp)
   23414:	d8801b17 	ldw	r2,108(sp)
   23418:	44c00015 	stw	r19,0(r8)
   2341c:	1c07883a 	add	r3,r3,r16
   23420:	10800044 	addi	r2,r2,1
   23424:	d8c01c15 	stw	r3,112(sp)
   23428:	44000115 	stw	r16,4(r8)
   2342c:	d8801b15 	stw	r2,108(sp)
   23430:	00c001c4 	movi	r3,7
   23434:	18835c16 	blt	r3,r2,241a8 <___svfiprintf_internal_r+0xe50>
   23438:	42000204 	addi	r8,r8,8
   2343c:	d9402617 	ldw	r5,152(sp)
   23440:	2c0b883a 	add	r5,r5,r16
   23444:	d9402615 	stw	r5,152(sp)
   23448:	90800007 	ldb	r2,0(r18)
   2344c:	1002fc26 	beq	r2,zero,24040 <___svfiprintf_internal_r+0xce8>
   23450:	0023883a 	mov	r17,zero
   23454:	00bfffc4 	movi	r2,-1
   23458:	0021883a 	mov	r16,zero
   2345c:	94c00044 	addi	r19,r18,1
   23460:	90c00047 	ldb	r3,1(r18)
   23464:	dc402105 	stb	r17,132(sp)
   23468:	d8001d85 	stb	zero,118(sp)
   2346c:	002b883a 	mov	r21,zero
   23470:	d8802015 	stw	r2,128(sp)
   23474:	d8002515 	stw	zero,148(sp)
   23478:	04801604 	movi	r18,88
   2347c:	05000244 	movi	r20,9
   23480:	402f883a 	mov	r23,r8
   23484:	8023883a 	mov	r17,r16
   23488:	9cc00044 	addi	r19,r19,1
   2348c:	18bff804 	addi	r2,r3,-32
   23490:	9081fb36 	bltu	r18,r2,23c80 <___svfiprintf_internal_r+0x928>
   23494:	100490ba 	slli	r2,r2,2
   23498:	010000b4 	movhi	r4,2
   2349c:	210d2b04 	addi	r4,r4,13484
   234a0:	1105883a 	add	r2,r2,r4
   234a4:	10800017 	ldw	r2,0(r2)
   234a8:	1000683a 	jmp	r2
   234ac:	000236ac 	andhi	zero,zero,2266
   234b0:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   234b4:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   234b8:	000236a0 	cmpeqi	zero,zero,2266
   234bc:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   234c0:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   234c4:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   234c8:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   234cc:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   234d0:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   234d4:	00023610 	cmplti	zero,zero,2264
   234d8:	0002380c 	andi	zero,zero,2272
   234dc:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   234e0:	00023638 	rdprs	zero,zero,2264
   234e4:	00023cbc 	xorhi	zero,zero,2290
   234e8:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   234ec:	00023cb0 	cmpltui	zero,zero,2290
   234f0:	00023c44 	movi	zero,2289
   234f4:	00023c44 	movi	zero,2289
   234f8:	00023c44 	movi	zero,2289
   234fc:	00023c44 	movi	zero,2289
   23500:	00023c44 	movi	zero,2289
   23504:	00023c44 	movi	zero,2289
   23508:	00023c44 	movi	zero,2289
   2350c:	00023c44 	movi	zero,2289
   23510:	00023c44 	movi	zero,2289
   23514:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23518:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   2351c:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23520:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23524:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23528:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   2352c:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23530:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23534:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23538:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   2353c:	00023bc8 	cmpgei	zero,zero,2287
   23540:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23544:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23548:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   2354c:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23550:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23554:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23558:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   2355c:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23560:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23564:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23568:	00023d78 	rdprs	zero,zero,2293
   2356c:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23570:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23574:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23578:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   2357c:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23580:	00023d04 	movi	zero,2292
   23584:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23588:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   2358c:	00023a04 	movi	zero,2280
   23590:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23594:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23598:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   2359c:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   235a0:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   235a4:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   235a8:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   235ac:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   235b0:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   235b4:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   235b8:	000238d0 	cmplti	zero,zero,2275
   235bc:	00023ab4 	movhi	zero,2282
   235c0:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   235c4:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   235c8:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   235cc:	00023aa8 	cmpgeui	zero,zero,2282
   235d0:	00023ab4 	movhi	zero,2282
   235d4:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   235d8:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   235dc:	00023a94 	movui	zero,2282
   235e0:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   235e4:	00023a54 	movui	zero,2281
   235e8:	00023820 	cmpeqi	zero,zero,2272
   235ec:	00023644 	movi	zero,2265
   235f0:	00023bbc 	xorhi	zero,zero,2286
   235f4:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   235f8:	00023b68 	cmpgeui	zero,zero,2285
   235fc:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23600:	00023784 	movi	zero,2270
   23604:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   23608:	00023c80 	call	23c8 <set_addrs_to_default+0xbc4>
   2360c:	000236d0 	cmplti	zero,zero,2267
   23610:	d9002417 	ldw	r4,144(sp)
   23614:	d9402417 	ldw	r5,144(sp)
   23618:	21000017 	ldw	r4,0(r4)
   2361c:	28800104 	addi	r2,r5,4
   23620:	d9002515 	stw	r4,148(sp)
   23624:	20032b0e 	bge	r4,zero,242d4 <___svfiprintf_internal_r+0xf7c>
   23628:	d8c02517 	ldw	r3,148(sp)
   2362c:	d8802415 	stw	r2,144(sp)
   23630:	00c7c83a 	sub	r3,zero,r3
   23634:	d8c02515 	stw	r3,148(sp)
   23638:	8c400114 	ori	r17,r17,4
   2363c:	98c00007 	ldb	r3,0(r19)
   23640:	003f9106 	br	23488 <__alt_data_end+0xfffe4c88>
   23644:	00800c04 	movi	r2,48
   23648:	d9402417 	ldw	r5,144(sp)
   2364c:	d9002017 	ldw	r4,128(sp)
   23650:	d8801d05 	stb	r2,116(sp)
   23654:	00801e04 	movi	r2,120
   23658:	d8801d45 	stb	r2,117(sp)
   2365c:	d8001d85 	stb	zero,118(sp)
   23660:	b811883a 	mov	r8,r23
   23664:	28c00104 	addi	r3,r5,4
   23668:	2c800017 	ldw	r18,0(r5)
   2366c:	0029883a 	mov	r20,zero
   23670:	88800094 	ori	r2,r17,2
   23674:	20036316 	blt	r4,zero,24404 <___svfiprintf_internal_r+0x10ac>
   23678:	00bfdfc4 	movi	r2,-129
   2367c:	88a0703a 	and	r16,r17,r2
   23680:	d8c02415 	stw	r3,144(sp)
   23684:	84000094 	ori	r16,r16,2
   23688:	90031c26 	beq	r18,zero,242fc <___svfiprintf_internal_r+0xfa4>
   2368c:	014000f4 	movhi	r5,3
   23690:	29686e04 	addi	r5,r5,-24136
   23694:	002b883a 	mov	r21,zero
   23698:	d9402915 	stw	r5,164(sp)
   2369c:	00002906 	br	23744 <___svfiprintf_internal_r+0x3ec>
   236a0:	8c400054 	ori	r17,r17,1
   236a4:	98c00007 	ldb	r3,0(r19)
   236a8:	003f7706 	br	23488 <__alt_data_end+0xfffe4c88>
   236ac:	a8803fcc 	andi	r2,r21,255
   236b0:	1080201c 	xori	r2,r2,128
   236b4:	10bfe004 	addi	r2,r2,-128
   236b8:	10032a1e 	bne	r2,zero,24364 <___svfiprintf_internal_r+0x100c>
   236bc:	00c00044 	movi	r3,1
   236c0:	d8c02105 	stb	r3,132(sp)
   236c4:	05400804 	movi	r21,32
   236c8:	98c00007 	ldb	r3,0(r19)
   236cc:	003f6e06 	br	23488 <__alt_data_end+0xfffe4c88>
   236d0:	8821883a 	mov	r16,r17
   236d4:	dc402103 	ldbu	r17,132(sp)
   236d8:	b811883a 	mov	r8,r23
   236dc:	8c403fcc 	andi	r17,r17,255
   236e0:	8803f01e 	bne	r17,zero,246a4 <___svfiprintf_internal_r+0x134c>
   236e4:	008000f4 	movhi	r2,3
   236e8:	10a86e04 	addi	r2,r2,-24136
   236ec:	d8802915 	stw	r2,164(sp)
   236f0:	8080080c 	andi	r2,r16,32
   236f4:	1000cd26 	beq	r2,zero,23a2c <___svfiprintf_internal_r+0x6d4>
   236f8:	d9002417 	ldw	r4,144(sp)
   236fc:	24800017 	ldw	r18,0(r4)
   23700:	25000117 	ldw	r20,4(r4)
   23704:	21000204 	addi	r4,r4,8
   23708:	d9002415 	stw	r4,144(sp)
   2370c:	8080004c 	andi	r2,r16,1
   23710:	1002c726 	beq	r2,zero,24230 <___svfiprintf_internal_r+0xed8>
   23714:	9504b03a 	or	r2,r18,r20
   23718:	1003061e 	bne	r2,zero,24334 <___svfiprintf_internal_r+0xfdc>
   2371c:	d9002017 	ldw	r4,128(sp)
   23720:	d8001d85 	stb	zero,118(sp)
   23724:	20033e16 	blt	r4,zero,24420 <___svfiprintf_internal_r+0x10c8>
   23728:	00bfdfc4 	movi	r2,-129
   2372c:	80a0703a 	and	r16,r16,r2
   23730:	d9402017 	ldw	r5,128(sp)
   23734:	002b883a 	mov	r21,zero
   23738:	28002826 	beq	r5,zero,237dc <___svfiprintf_internal_r+0x484>
   2373c:	0025883a 	mov	r18,zero
   23740:	0029883a 	mov	r20,zero
   23744:	d9002917 	ldw	r4,164(sp)
   23748:	dc401a04 	addi	r17,sp,104
   2374c:	908003cc 	andi	r2,r18,15
   23750:	a006973a 	slli	r3,r20,28
   23754:	2085883a 	add	r2,r4,r2
   23758:	9024d13a 	srli	r18,r18,4
   2375c:	10800003 	ldbu	r2,0(r2)
   23760:	a028d13a 	srli	r20,r20,4
   23764:	8c7fffc4 	addi	r17,r17,-1
   23768:	1ca4b03a 	or	r18,r3,r18
   2376c:	88800005 	stb	r2,0(r17)
   23770:	9504b03a 	or	r2,r18,r20
   23774:	103ff51e 	bne	r2,zero,2374c <__alt_data_end+0xfffe4f4c>
   23778:	d8801e17 	ldw	r2,120(sp)
   2377c:	1469c83a 	sub	r20,r2,r17
   23780:	00001906 	br	237e8 <___svfiprintf_internal_r+0x490>
   23784:	8821883a 	mov	r16,r17
   23788:	dc402103 	ldbu	r17,132(sp)
   2378c:	b811883a 	mov	r8,r23
   23790:	8c403fcc 	andi	r17,r17,255
   23794:	8803d01e 	bne	r17,zero,246d8 <___svfiprintf_internal_r+0x1380>
   23798:	8080080c 	andi	r2,r16,32
   2379c:	10016126 	beq	r2,zero,23d24 <___svfiprintf_internal_r+0x9cc>
   237a0:	d9002417 	ldw	r4,144(sp)
   237a4:	d9402017 	ldw	r5,128(sp)
   237a8:	d8001d85 	stb	zero,118(sp)
   237ac:	20c00204 	addi	r3,r4,8
   237b0:	24800017 	ldw	r18,0(r4)
   237b4:	25000117 	ldw	r20,4(r4)
   237b8:	28030f16 	blt	r5,zero,243f8 <___svfiprintf_internal_r+0x10a0>
   237bc:	013fdfc4 	movi	r4,-129
   237c0:	9504b03a 	or	r2,r18,r20
   237c4:	d8c02415 	stw	r3,144(sp)
   237c8:	8120703a 	and	r16,r16,r4
   237cc:	002b883a 	mov	r21,zero
   237d0:	1000cd1e 	bne	r2,zero,23b08 <___svfiprintf_internal_r+0x7b0>
   237d4:	d8c02017 	ldw	r3,128(sp)
   237d8:	1803141e 	bne	r3,zero,2442c <___svfiprintf_internal_r+0x10d4>
   237dc:	d8002015 	stw	zero,128(sp)
   237e0:	0029883a 	mov	r20,zero
   237e4:	dc401a04 	addi	r17,sp,104
   237e8:	dc802017 	ldw	r18,128(sp)
   237ec:	9500010e 	bge	r18,r20,237f4 <___svfiprintf_internal_r+0x49c>
   237f0:	a025883a 	mov	r18,r20
   237f4:	ad403fcc 	andi	r21,r21,255
   237f8:	ad40201c 	xori	r21,r21,128
   237fc:	ad7fe004 	addi	r21,r21,-128
   23800:	a8003f26 	beq	r21,zero,23900 <___svfiprintf_internal_r+0x5a8>
   23804:	94800044 	addi	r18,r18,1
   23808:	00003d06 	br	23900 <___svfiprintf_internal_r+0x5a8>
   2380c:	00c00044 	movi	r3,1
   23810:	d8c02105 	stb	r3,132(sp)
   23814:	05400ac4 	movi	r21,43
   23818:	98c00007 	ldb	r3,0(r19)
   2381c:	003f1a06 	br	23488 <__alt_data_end+0xfffe4c88>
   23820:	8821883a 	mov	r16,r17
   23824:	dc402103 	ldbu	r17,132(sp)
   23828:	b811883a 	mov	r8,r23
   2382c:	8c403fcc 	andi	r17,r17,255
   23830:	8803a71e 	bne	r17,zero,246d0 <___svfiprintf_internal_r+0x1378>
   23834:	8080080c 	andi	r2,r16,32
   23838:	10015726 	beq	r2,zero,23d98 <___svfiprintf_internal_r+0xa40>
   2383c:	d8c02417 	ldw	r3,144(sp)
   23840:	d9002017 	ldw	r4,128(sp)
   23844:	d8001d85 	stb	zero,118(sp)
   23848:	18800204 	addi	r2,r3,8
   2384c:	1c800017 	ldw	r18,0(r3)
   23850:	1d000117 	ldw	r20,4(r3)
   23854:	2002db16 	blt	r4,zero,243c4 <___svfiprintf_internal_r+0x106c>
   23858:	013fdfc4 	movi	r4,-129
   2385c:	9506b03a 	or	r3,r18,r20
   23860:	d8802415 	stw	r2,144(sp)
   23864:	8120703a 	and	r16,r16,r4
   23868:	18015826 	beq	r3,zero,23dcc <___svfiprintf_internal_r+0xa74>
   2386c:	002b883a 	mov	r21,zero
   23870:	dc401a04 	addi	r17,sp,104
   23874:	9006d0fa 	srli	r3,r18,3
   23878:	a008977a 	slli	r4,r20,29
   2387c:	a028d0fa 	srli	r20,r20,3
   23880:	948001cc 	andi	r18,r18,7
   23884:	90800c04 	addi	r2,r18,48
   23888:	8c7fffc4 	addi	r17,r17,-1
   2388c:	20e4b03a 	or	r18,r4,r3
   23890:	88800005 	stb	r2,0(r17)
   23894:	9506b03a 	or	r3,r18,r20
   23898:	183ff61e 	bne	r3,zero,23874 <__alt_data_end+0xfffe5074>
   2389c:	80c0004c 	andi	r3,r16,1
   238a0:	18028926 	beq	r3,zero,242c8 <___svfiprintf_internal_r+0xf70>
   238a4:	10803fcc 	andi	r2,r2,255
   238a8:	1080201c 	xori	r2,r2,128
   238ac:	10bfe004 	addi	r2,r2,-128
   238b0:	00c00c04 	movi	r3,48
   238b4:	10ffb026 	beq	r2,r3,23778 <__alt_data_end+0xfffe4f78>
   238b8:	88ffffc5 	stb	r3,-1(r17)
   238bc:	d8c01e17 	ldw	r3,120(sp)
   238c0:	88bfffc4 	addi	r2,r17,-1
   238c4:	1023883a 	mov	r17,r2
   238c8:	18a9c83a 	sub	r20,r3,r2
   238cc:	003fc606 	br	237e8 <__alt_data_end+0xfffe4fe8>
   238d0:	d8c02417 	ldw	r3,144(sp)
   238d4:	04800044 	movi	r18,1
   238d8:	8821883a 	mov	r16,r17
   238dc:	18800017 	ldw	r2,0(r3)
   238e0:	18c00104 	addi	r3,r3,4
   238e4:	b811883a 	mov	r8,r23
   238e8:	d8001d85 	stb	zero,118(sp)
   238ec:	d8801005 	stb	r2,64(sp)
   238f0:	d8c02415 	stw	r3,144(sp)
   238f4:	9029883a 	mov	r20,r18
   238f8:	dc401004 	addi	r17,sp,64
   238fc:	d8002015 	stw	zero,128(sp)
   23900:	80c0008c 	andi	r3,r16,2
   23904:	d8c02115 	stw	r3,132(sp)
   23908:	18000126 	beq	r3,zero,23910 <___svfiprintf_internal_r+0x5b8>
   2390c:	94800084 	addi	r18,r18,2
   23910:	80c0210c 	andi	r3,r16,132
   23914:	d8c02215 	stw	r3,136(sp)
   23918:	1801321e 	bne	r3,zero,23de4 <___svfiprintf_internal_r+0xa8c>
   2391c:	d9002517 	ldw	r4,148(sp)
   23920:	24b9c83a 	sub	fp,r4,r18
   23924:	07012f0e 	bge	zero,fp,23de4 <___svfiprintf_internal_r+0xa8c>
   23928:	02400404 	movi	r9,16
   2392c:	d8c01c17 	ldw	r3,112(sp)
   23930:	d8801b17 	ldw	r2,108(sp)
   23934:	4f03250e 	bge	r9,fp,245cc <___svfiprintf_internal_r+0x1274>
   23938:	010000f4 	movhi	r4,3
   2393c:	2129e284 	addi	r4,r4,-22646
   23940:	dc002a15 	stw	r16,168(sp)
   23944:	dc402b15 	stw	r17,172(sp)
   23948:	d9002815 	stw	r4,160(sp)
   2394c:	e023883a 	mov	r17,fp
   23950:	482f883a 	mov	r23,r9
   23954:	9839883a 	mov	fp,r19
   23958:	054001c4 	movi	r21,7
   2395c:	9027883a 	mov	r19,r18
   23960:	dc002717 	ldw	r16,156(sp)
   23964:	dc802317 	ldw	r18,140(sp)
   23968:	00000306 	br	23978 <___svfiprintf_internal_r+0x620>
   2396c:	8c7ffc04 	addi	r17,r17,-16
   23970:	42000204 	addi	r8,r8,8
   23974:	bc40130e 	bge	r23,r17,239c4 <___svfiprintf_internal_r+0x66c>
   23978:	014000f4 	movhi	r5,3
   2397c:	18c00404 	addi	r3,r3,16
   23980:	10800044 	addi	r2,r2,1
   23984:	2969e284 	addi	r5,r5,-22646
   23988:	41400015 	stw	r5,0(r8)
   2398c:	45c00115 	stw	r23,4(r8)
   23990:	d8c01c15 	stw	r3,112(sp)
   23994:	d8801b15 	stw	r2,108(sp)
   23998:	a8bff40e 	bge	r21,r2,2396c <__alt_data_end+0xfffe516c>
   2399c:	d9801a04 	addi	r6,sp,104
   239a0:	900b883a 	mov	r5,r18
   239a4:	8009883a 	mov	r4,r16
   239a8:	00231880 	call	23188 <__ssprint_r>
   239ac:	1001aa1e 	bne	r2,zero,24058 <___svfiprintf_internal_r+0xd00>
   239b0:	8c7ffc04 	addi	r17,r17,-16
   239b4:	d8c01c17 	ldw	r3,112(sp)
   239b8:	d8801b17 	ldw	r2,108(sp)
   239bc:	d811883a 	mov	r8,sp
   239c0:	bc7fed16 	blt	r23,r17,23978 <__alt_data_end+0xfffe5178>
   239c4:	9825883a 	mov	r18,r19
   239c8:	dc002a17 	ldw	r16,168(sp)
   239cc:	e027883a 	mov	r19,fp
   239d0:	8839883a 	mov	fp,r17
   239d4:	dc402b17 	ldw	r17,172(sp)
   239d8:	d9002817 	ldw	r4,160(sp)
   239dc:	e0c7883a 	add	r3,fp,r3
   239e0:	10800044 	addi	r2,r2,1
   239e4:	41000015 	stw	r4,0(r8)
   239e8:	47000115 	stw	fp,4(r8)
   239ec:	d8c01c15 	stw	r3,112(sp)
   239f0:	d8801b15 	stw	r2,108(sp)
   239f4:	010001c4 	movi	r4,7
   239f8:	20821616 	blt	r4,r2,24254 <___svfiprintf_internal_r+0xefc>
   239fc:	42000204 	addi	r8,r8,8
   23a00:	0000fa06 	br	23dec <___svfiprintf_internal_r+0xa94>
   23a04:	8821883a 	mov	r16,r17
   23a08:	dc402103 	ldbu	r17,132(sp)
   23a0c:	b811883a 	mov	r8,r23
   23a10:	8c403fcc 	andi	r17,r17,255
   23a14:	8803361e 	bne	r17,zero,246f0 <___svfiprintf_internal_r+0x1398>
   23a18:	014000f4 	movhi	r5,3
   23a1c:	29686904 	addi	r5,r5,-24156
   23a20:	d9402915 	stw	r5,164(sp)
   23a24:	8080080c 	andi	r2,r16,32
   23a28:	103f331e 	bne	r2,zero,236f8 <__alt_data_end+0xfffe4ef8>
   23a2c:	8080040c 	andi	r2,r16,16
   23a30:	1002551e 	bne	r2,zero,24388 <___svfiprintf_internal_r+0x1030>
   23a34:	8080100c 	andi	r2,r16,64
   23a38:	1002a626 	beq	r2,zero,244d4 <___svfiprintf_internal_r+0x117c>
   23a3c:	d8802417 	ldw	r2,144(sp)
   23a40:	0029883a 	mov	r20,zero
   23a44:	1480000b 	ldhu	r18,0(r2)
   23a48:	10800104 	addi	r2,r2,4
   23a4c:	d8802415 	stw	r2,144(sp)
   23a50:	003f2e06 	br	2370c <__alt_data_end+0xfffe4f0c>
   23a54:	8821883a 	mov	r16,r17
   23a58:	dc402103 	ldbu	r17,132(sp)
   23a5c:	b811883a 	mov	r8,r23
   23a60:	8c403fcc 	andi	r17,r17,255
   23a64:	88030b1e 	bne	r17,zero,24694 <___svfiprintf_internal_r+0x133c>
   23a68:	8080080c 	andi	r2,r16,32
   23a6c:	1002271e 	bne	r2,zero,2430c <___svfiprintf_internal_r+0xfb4>
   23a70:	8080040c 	andi	r2,r16,16
   23a74:	10028e26 	beq	r2,zero,244b0 <___svfiprintf_internal_r+0x1158>
   23a78:	d8c02417 	ldw	r3,144(sp)
   23a7c:	d9002617 	ldw	r4,152(sp)
   23a80:	18800017 	ldw	r2,0(r3)
   23a84:	18c00104 	addi	r3,r3,4
   23a88:	d8c02415 	stw	r3,144(sp)
   23a8c:	11000015 	stw	r4,0(r2)
   23a90:	003e5306 	br	233e0 <__alt_data_end+0xfffe4be0>
   23a94:	98c00007 	ldb	r3,0(r19)
   23a98:	01401b04 	movi	r5,108
   23a9c:	19424f26 	beq	r3,r5,243dc <___svfiprintf_internal_r+0x1084>
   23aa0:	8c400414 	ori	r17,r17,16
   23aa4:	003e7806 	br	23488 <__alt_data_end+0xfffe4c88>
   23aa8:	8c401014 	ori	r17,r17,64
   23aac:	98c00007 	ldb	r3,0(r19)
   23ab0:	003e7506 	br	23488 <__alt_data_end+0xfffe4c88>
   23ab4:	8821883a 	mov	r16,r17
   23ab8:	dc402103 	ldbu	r17,132(sp)
   23abc:	b811883a 	mov	r8,r23
   23ac0:	8c403fcc 	andi	r17,r17,255
   23ac4:	8802fe1e 	bne	r17,zero,246c0 <___svfiprintf_internal_r+0x1368>
   23ac8:	8080080c 	andi	r2,r16,32
   23acc:	10004626 	beq	r2,zero,23be8 <___svfiprintf_internal_r+0x890>
   23ad0:	d9002417 	ldw	r4,144(sp)
   23ad4:	20800117 	ldw	r2,4(r4)
   23ad8:	24800017 	ldw	r18,0(r4)
   23adc:	21000204 	addi	r4,r4,8
   23ae0:	d9002415 	stw	r4,144(sp)
   23ae4:	1029883a 	mov	r20,r2
   23ae8:	10004a16 	blt	r2,zero,23c14 <___svfiprintf_internal_r+0x8bc>
   23aec:	d9002017 	ldw	r4,128(sp)
   23af0:	dd401d83 	ldbu	r21,118(sp)
   23af4:	2001eb16 	blt	r4,zero,242a4 <___svfiprintf_internal_r+0xf4c>
   23af8:	00ffdfc4 	movi	r3,-129
   23afc:	9504b03a 	or	r2,r18,r20
   23b00:	80e0703a 	and	r16,r16,r3
   23b04:	103f3326 	beq	r2,zero,237d4 <__alt_data_end+0xfffe4fd4>
   23b08:	a0009426 	beq	r20,zero,23d5c <___svfiprintf_internal_r+0xa04>
   23b0c:	dc401a04 	addi	r17,sp,104
   23b10:	402f883a 	mov	r23,r8
   23b14:	9009883a 	mov	r4,r18
   23b18:	a00b883a 	mov	r5,r20
   23b1c:	01800284 	movi	r6,10
   23b20:	000f883a 	mov	r7,zero
   23b24:	002580c0 	call	2580c <__umoddi3>
   23b28:	10800c04 	addi	r2,r2,48
   23b2c:	8c7fffc4 	addi	r17,r17,-1
   23b30:	9009883a 	mov	r4,r18
   23b34:	a00b883a 	mov	r5,r20
   23b38:	88800005 	stb	r2,0(r17)
   23b3c:	01800284 	movi	r6,10
   23b40:	000f883a 	mov	r7,zero
   23b44:	00252100 	call	25210 <__udivdi3>
   23b48:	1025883a 	mov	r18,r2
   23b4c:	10c4b03a 	or	r2,r2,r3
   23b50:	1829883a 	mov	r20,r3
   23b54:	103fef1e 	bne	r2,zero,23b14 <__alt_data_end+0xfffe5314>
   23b58:	d9001e17 	ldw	r4,120(sp)
   23b5c:	b811883a 	mov	r8,r23
   23b60:	2469c83a 	sub	r20,r4,r17
   23b64:	003f2006 	br	237e8 <__alt_data_end+0xfffe4fe8>
   23b68:	d8802417 	ldw	r2,144(sp)
   23b6c:	8821883a 	mov	r16,r17
   23b70:	d8001d85 	stb	zero,118(sp)
   23b74:	14400017 	ldw	r17,0(r2)
   23b78:	b811883a 	mov	r8,r23
   23b7c:	15c00104 	addi	r23,r2,4
   23b80:	88026c26 	beq	r17,zero,24534 <___svfiprintf_internal_r+0x11dc>
   23b84:	d8c02017 	ldw	r3,128(sp)
   23b88:	18025f16 	blt	r3,zero,24508 <___svfiprintf_internal_r+0x11b0>
   23b8c:	180d883a 	mov	r6,r3
   23b90:	000b883a 	mov	r5,zero
   23b94:	8809883a 	mov	r4,r17
   23b98:	da002d15 	stw	r8,180(sp)
   23b9c:	0012ecc0 	call	12ecc <memchr>
   23ba0:	da002d17 	ldw	r8,180(sp)
   23ba4:	1002a526 	beq	r2,zero,2463c <___svfiprintf_internal_r+0x12e4>
   23ba8:	1469c83a 	sub	r20,r2,r17
   23bac:	dd401d83 	ldbu	r21,118(sp)
   23bb0:	ddc02415 	stw	r23,144(sp)
   23bb4:	d8002015 	stw	zero,128(sp)
   23bb8:	003f0b06 	br	237e8 <__alt_data_end+0xfffe4fe8>
   23bbc:	8c400814 	ori	r17,r17,32
   23bc0:	98c00007 	ldb	r3,0(r19)
   23bc4:	003e3006 	br	23488 <__alt_data_end+0xfffe4c88>
   23bc8:	8821883a 	mov	r16,r17
   23bcc:	dc402103 	ldbu	r17,132(sp)
   23bd0:	b811883a 	mov	r8,r23
   23bd4:	8c403fcc 	andi	r17,r17,255
   23bd8:	8802b01e 	bne	r17,zero,2469c <___svfiprintf_internal_r+0x1344>
   23bdc:	84000414 	ori	r16,r16,16
   23be0:	8080080c 	andi	r2,r16,32
   23be4:	103fba1e 	bne	r2,zero,23ad0 <__alt_data_end+0xfffe52d0>
   23be8:	8080040c 	andi	r2,r16,16
   23bec:	1001df1e 	bne	r2,zero,2436c <___svfiprintf_internal_r+0x1014>
   23bf0:	8080100c 	andi	r2,r16,64
   23bf4:	10023d26 	beq	r2,zero,244ec <___svfiprintf_internal_r+0x1194>
   23bf8:	d8802417 	ldw	r2,144(sp)
   23bfc:	1480000f 	ldh	r18,0(r2)
   23c00:	10800104 	addi	r2,r2,4
   23c04:	d8802415 	stw	r2,144(sp)
   23c08:	9029d7fa 	srai	r20,r18,31
   23c0c:	a005883a 	mov	r2,r20
   23c10:	103fb60e 	bge	r2,zero,23aec <__alt_data_end+0xfffe52ec>
   23c14:	d9402017 	ldw	r5,128(sp)
   23c18:	04a5c83a 	sub	r18,zero,r18
   23c1c:	05400b44 	movi	r21,45
   23c20:	9004c03a 	cmpne	r2,r18,zero
   23c24:	0529c83a 	sub	r20,zero,r20
   23c28:	dd401d85 	stb	r21,118(sp)
   23c2c:	a0a9c83a 	sub	r20,r20,r2
   23c30:	28026c16 	blt	r5,zero,245e4 <___svfiprintf_internal_r+0x128c>
   23c34:	00bfdfc4 	movi	r2,-129
   23c38:	80a0703a 	and	r16,r16,r2
   23c3c:	a03fb31e 	bne	r20,zero,23b0c <__alt_data_end+0xfffe530c>
   23c40:	00004606 	br	23d5c <___svfiprintf_internal_r+0xa04>
   23c44:	9839883a 	mov	fp,r19
   23c48:	d8002515 	stw	zero,148(sp)
   23c4c:	1c3ff404 	addi	r16,r3,-48
   23c50:	0009883a 	mov	r4,zero
   23c54:	01400284 	movi	r5,10
   23c58:	0025f840 	call	25f84 <__mulsi3>
   23c5c:	e0c00007 	ldb	r3,0(fp)
   23c60:	8089883a 	add	r4,r16,r2
   23c64:	9cc00044 	addi	r19,r19,1
   23c68:	1c3ff404 	addi	r16,r3,-48
   23c6c:	9839883a 	mov	fp,r19
   23c70:	a43ff82e 	bgeu	r20,r16,23c54 <__alt_data_end+0xfffe5454>
   23c74:	d9002515 	stw	r4,148(sp)
   23c78:	18bff804 	addi	r2,r3,-32
   23c7c:	90be052e 	bgeu	r18,r2,23494 <__alt_data_end+0xfffe4c94>
   23c80:	8821883a 	mov	r16,r17
   23c84:	dc402103 	ldbu	r17,132(sp)
   23c88:	b811883a 	mov	r8,r23
   23c8c:	8c403fcc 	andi	r17,r17,255
   23c90:	88028d1e 	bne	r17,zero,246c8 <___svfiprintf_internal_r+0x1370>
   23c94:	1800ea26 	beq	r3,zero,24040 <___svfiprintf_internal_r+0xce8>
   23c98:	04800044 	movi	r18,1
   23c9c:	d8c01005 	stb	r3,64(sp)
   23ca0:	d8001d85 	stb	zero,118(sp)
   23ca4:	9029883a 	mov	r20,r18
   23ca8:	dc401004 	addi	r17,sp,64
   23cac:	003f1306 	br	238fc <__alt_data_end+0xfffe50fc>
   23cb0:	8c402014 	ori	r17,r17,128
   23cb4:	98c00007 	ldb	r3,0(r19)
   23cb8:	003df306 	br	23488 <__alt_data_end+0xfffe4c88>
   23cbc:	98c00007 	ldb	r3,0(r19)
   23cc0:	01000a84 	movi	r4,42
   23cc4:	9f000044 	addi	fp,r19,1
   23cc8:	19026326 	beq	r3,r4,24658 <___svfiprintf_internal_r+0x1300>
   23ccc:	1c3ff404 	addi	r16,r3,-48
   23cd0:	0009883a 	mov	r4,zero
   23cd4:	a4025636 	bltu	r20,r16,24630 <___svfiprintf_internal_r+0x12d8>
   23cd8:	01400284 	movi	r5,10
   23cdc:	0025f840 	call	25f84 <__mulsi3>
   23ce0:	e0c00007 	ldb	r3,0(fp)
   23ce4:	1409883a 	add	r4,r2,r16
   23ce8:	e4c00044 	addi	r19,fp,1
   23cec:	1c3ff404 	addi	r16,r3,-48
   23cf0:	9839883a 	mov	fp,r19
   23cf4:	a43ff82e 	bgeu	r20,r16,23cd8 <__alt_data_end+0xfffe54d8>
   23cf8:	20020c16 	blt	r4,zero,2452c <___svfiprintf_internal_r+0x11d4>
   23cfc:	d9002015 	stw	r4,128(sp)
   23d00:	003de206 	br	2348c <__alt_data_end+0xfffe4c8c>
   23d04:	8821883a 	mov	r16,r17
   23d08:	dc402103 	ldbu	r17,132(sp)
   23d0c:	b811883a 	mov	r8,r23
   23d10:	8c403fcc 	andi	r17,r17,255
   23d14:	8802721e 	bne	r17,zero,246e0 <___svfiprintf_internal_r+0x1388>
   23d18:	84000414 	ori	r16,r16,16
   23d1c:	8080080c 	andi	r2,r16,32
   23d20:	103e9f1e 	bne	r2,zero,237a0 <__alt_data_end+0xfffe4fa0>
   23d24:	8080040c 	andi	r2,r16,16
   23d28:	10015326 	beq	r2,zero,24278 <___svfiprintf_internal_r+0xf20>
   23d2c:	d8c02417 	ldw	r3,144(sp)
   23d30:	d9002017 	ldw	r4,128(sp)
   23d34:	d8001d85 	stb	zero,118(sp)
   23d38:	18800104 	addi	r2,r3,4
   23d3c:	1c800017 	ldw	r18,0(r3)
   23d40:	0029883a 	mov	r20,zero
   23d44:	20015516 	blt	r4,zero,2429c <___svfiprintf_internal_r+0xf44>
   23d48:	00ffdfc4 	movi	r3,-129
   23d4c:	d8802415 	stw	r2,144(sp)
   23d50:	80e0703a 	and	r16,r16,r3
   23d54:	002b883a 	mov	r21,zero
   23d58:	903e9e26 	beq	r18,zero,237d4 <__alt_data_end+0xfffe4fd4>
   23d5c:	00800244 	movi	r2,9
   23d60:	14bf6a36 	bltu	r2,r18,23b0c <__alt_data_end+0xfffe530c>
   23d64:	94800c04 	addi	r18,r18,48
   23d68:	dc8019c5 	stb	r18,103(sp)
   23d6c:	dd002c17 	ldw	r20,176(sp)
   23d70:	dc4019c4 	addi	r17,sp,103
   23d74:	003e9c06 	br	237e8 <__alt_data_end+0xfffe4fe8>
   23d78:	8821883a 	mov	r16,r17
   23d7c:	dc402103 	ldbu	r17,132(sp)
   23d80:	b811883a 	mov	r8,r23
   23d84:	8c403fcc 	andi	r17,r17,255
   23d88:	8802571e 	bne	r17,zero,246e8 <___svfiprintf_internal_r+0x1390>
   23d8c:	84000414 	ori	r16,r16,16
   23d90:	8080080c 	andi	r2,r16,32
   23d94:	103ea91e 	bne	r2,zero,2383c <__alt_data_end+0xfffe503c>
   23d98:	8080040c 	andi	r2,r16,16
   23d9c:	10018026 	beq	r2,zero,243a0 <___svfiprintf_internal_r+0x1048>
   23da0:	d9402417 	ldw	r5,144(sp)
   23da4:	d8c02017 	ldw	r3,128(sp)
   23da8:	d8001d85 	stb	zero,118(sp)
   23dac:	28800104 	addi	r2,r5,4
   23db0:	2c800017 	ldw	r18,0(r5)
   23db4:	0029883a 	mov	r20,zero
   23db8:	18018216 	blt	r3,zero,243c4 <___svfiprintf_internal_r+0x106c>
   23dbc:	00ffdfc4 	movi	r3,-129
   23dc0:	d8802415 	stw	r2,144(sp)
   23dc4:	80e0703a 	and	r16,r16,r3
   23dc8:	903ea81e 	bne	r18,zero,2386c <__alt_data_end+0xfffe506c>
   23dcc:	d8802017 	ldw	r2,128(sp)
   23dd0:	002b883a 	mov	r21,zero
   23dd4:	1001f226 	beq	r2,zero,245a0 <___svfiprintf_internal_r+0x1248>
   23dd8:	0025883a 	mov	r18,zero
   23ddc:	0029883a 	mov	r20,zero
   23de0:	003ea306 	br	23870 <__alt_data_end+0xfffe5070>
   23de4:	d8c01c17 	ldw	r3,112(sp)
   23de8:	d8801b17 	ldw	r2,108(sp)
   23dec:	d9001d87 	ldb	r4,118(sp)
   23df0:	20000b26 	beq	r4,zero,23e20 <___svfiprintf_internal_r+0xac8>
   23df4:	d9001d84 	addi	r4,sp,118
   23df8:	18c00044 	addi	r3,r3,1
   23dfc:	10800044 	addi	r2,r2,1
   23e00:	41000015 	stw	r4,0(r8)
   23e04:	01000044 	movi	r4,1
   23e08:	41000115 	stw	r4,4(r8)
   23e0c:	d8c01c15 	stw	r3,112(sp)
   23e10:	d8801b15 	stw	r2,108(sp)
   23e14:	010001c4 	movi	r4,7
   23e18:	2080f316 	blt	r4,r2,241e8 <___svfiprintf_internal_r+0xe90>
   23e1c:	42000204 	addi	r8,r8,8
   23e20:	d9402117 	ldw	r5,132(sp)
   23e24:	28000b26 	beq	r5,zero,23e54 <___svfiprintf_internal_r+0xafc>
   23e28:	d9001d04 	addi	r4,sp,116
   23e2c:	18c00084 	addi	r3,r3,2
   23e30:	10800044 	addi	r2,r2,1
   23e34:	41000015 	stw	r4,0(r8)
   23e38:	01000084 	movi	r4,2
   23e3c:	41000115 	stw	r4,4(r8)
   23e40:	d8c01c15 	stw	r3,112(sp)
   23e44:	d8801b15 	stw	r2,108(sp)
   23e48:	010001c4 	movi	r4,7
   23e4c:	2080ef16 	blt	r4,r2,2420c <___svfiprintf_internal_r+0xeb4>
   23e50:	42000204 	addi	r8,r8,8
   23e54:	d9402217 	ldw	r5,136(sp)
   23e58:	01002004 	movi	r4,128
   23e5c:	29008f26 	beq	r5,r4,2409c <___svfiprintf_internal_r+0xd44>
   23e60:	d9002017 	ldw	r4,128(sp)
   23e64:	252fc83a 	sub	r23,r4,r20
   23e68:	05c0310e 	bge	zero,r23,23f30 <___svfiprintf_internal_r+0xbd8>
   23e6c:	07000404 	movi	fp,16
   23e70:	e5c17d0e 	bge	fp,r23,24468 <___svfiprintf_internal_r+0x1110>
   23e74:	010000f4 	movhi	r4,3
   23e78:	2129de84 	addi	r4,r4,-22662
   23e7c:	dc002015 	stw	r16,128(sp)
   23e80:	dc402215 	stw	r17,136(sp)
   23e84:	d9002115 	stw	r4,132(sp)
   23e88:	b823883a 	mov	r17,r23
   23e8c:	054001c4 	movi	r21,7
   23e90:	982f883a 	mov	r23,r19
   23e94:	dc002717 	ldw	r16,156(sp)
   23e98:	9027883a 	mov	r19,r18
   23e9c:	dc802317 	ldw	r18,140(sp)
   23ea0:	00000306 	br	23eb0 <___svfiprintf_internal_r+0xb58>
   23ea4:	8c7ffc04 	addi	r17,r17,-16
   23ea8:	42000204 	addi	r8,r8,8
   23eac:	e440110e 	bge	fp,r17,23ef4 <___svfiprintf_internal_r+0xb9c>
   23eb0:	18c00404 	addi	r3,r3,16
   23eb4:	10800044 	addi	r2,r2,1
   23eb8:	45800015 	stw	r22,0(r8)
   23ebc:	47000115 	stw	fp,4(r8)
   23ec0:	d8c01c15 	stw	r3,112(sp)
   23ec4:	d8801b15 	stw	r2,108(sp)
   23ec8:	a8bff60e 	bge	r21,r2,23ea4 <__alt_data_end+0xfffe56a4>
   23ecc:	d9801a04 	addi	r6,sp,104
   23ed0:	900b883a 	mov	r5,r18
   23ed4:	8009883a 	mov	r4,r16
   23ed8:	00231880 	call	23188 <__ssprint_r>
   23edc:	10005e1e 	bne	r2,zero,24058 <___svfiprintf_internal_r+0xd00>
   23ee0:	8c7ffc04 	addi	r17,r17,-16
   23ee4:	d8c01c17 	ldw	r3,112(sp)
   23ee8:	d8801b17 	ldw	r2,108(sp)
   23eec:	d811883a 	mov	r8,sp
   23ef0:	e47fef16 	blt	fp,r17,23eb0 <__alt_data_end+0xfffe56b0>
   23ef4:	9825883a 	mov	r18,r19
   23ef8:	dc002017 	ldw	r16,128(sp)
   23efc:	b827883a 	mov	r19,r23
   23f00:	882f883a 	mov	r23,r17
   23f04:	dc402217 	ldw	r17,136(sp)
   23f08:	d9402117 	ldw	r5,132(sp)
   23f0c:	1dc7883a 	add	r3,r3,r23
   23f10:	10800044 	addi	r2,r2,1
   23f14:	41400015 	stw	r5,0(r8)
   23f18:	45c00115 	stw	r23,4(r8)
   23f1c:	d8c01c15 	stw	r3,112(sp)
   23f20:	d8801b15 	stw	r2,108(sp)
   23f24:	010001c4 	movi	r4,7
   23f28:	2080a616 	blt	r4,r2,241c4 <___svfiprintf_internal_r+0xe6c>
   23f2c:	42000204 	addi	r8,r8,8
   23f30:	a0c7883a 	add	r3,r20,r3
   23f34:	10800044 	addi	r2,r2,1
   23f38:	44400015 	stw	r17,0(r8)
   23f3c:	45000115 	stw	r20,4(r8)
   23f40:	d8c01c15 	stw	r3,112(sp)
   23f44:	d8801b15 	stw	r2,108(sp)
   23f48:	010001c4 	movi	r4,7
   23f4c:	20808816 	blt	r4,r2,24170 <___svfiprintf_internal_r+0xe18>
   23f50:	42000204 	addi	r8,r8,8
   23f54:	8400010c 	andi	r16,r16,4
   23f58:	80002c26 	beq	r16,zero,2400c <___svfiprintf_internal_r+0xcb4>
   23f5c:	d8802517 	ldw	r2,148(sp)
   23f60:	14a1c83a 	sub	r16,r2,r18
   23f64:	0400290e 	bge	zero,r16,2400c <___svfiprintf_internal_r+0xcb4>
   23f68:	04400404 	movi	r17,16
   23f6c:	d8801b17 	ldw	r2,108(sp)
   23f70:	8c01a70e 	bge	r17,r16,24610 <___svfiprintf_internal_r+0x12b8>
   23f74:	014000f4 	movhi	r5,3
   23f78:	2969e284 	addi	r5,r5,-22646
   23f7c:	d9402815 	stw	r5,160(sp)
   23f80:	050001c4 	movi	r20,7
   23f84:	dd402717 	ldw	r21,156(sp)
   23f88:	ddc02317 	ldw	r23,140(sp)
   23f8c:	00000306 	br	23f9c <___svfiprintf_internal_r+0xc44>
   23f90:	843ffc04 	addi	r16,r16,-16
   23f94:	42000204 	addi	r8,r8,8
   23f98:	8c00130e 	bge	r17,r16,23fe8 <___svfiprintf_internal_r+0xc90>
   23f9c:	010000f4 	movhi	r4,3
   23fa0:	18c00404 	addi	r3,r3,16
   23fa4:	10800044 	addi	r2,r2,1
   23fa8:	2129e284 	addi	r4,r4,-22646
   23fac:	41000015 	stw	r4,0(r8)
   23fb0:	44400115 	stw	r17,4(r8)
   23fb4:	d8c01c15 	stw	r3,112(sp)
   23fb8:	d8801b15 	stw	r2,108(sp)
   23fbc:	a0bff40e 	bge	r20,r2,23f90 <__alt_data_end+0xfffe5790>
   23fc0:	d9801a04 	addi	r6,sp,104
   23fc4:	b80b883a 	mov	r5,r23
   23fc8:	a809883a 	mov	r4,r21
   23fcc:	00231880 	call	23188 <__ssprint_r>
   23fd0:	1000211e 	bne	r2,zero,24058 <___svfiprintf_internal_r+0xd00>
   23fd4:	843ffc04 	addi	r16,r16,-16
   23fd8:	d8c01c17 	ldw	r3,112(sp)
   23fdc:	d8801b17 	ldw	r2,108(sp)
   23fe0:	d811883a 	mov	r8,sp
   23fe4:	8c3fed16 	blt	r17,r16,23f9c <__alt_data_end+0xfffe579c>
   23fe8:	d9402817 	ldw	r5,160(sp)
   23fec:	1c07883a 	add	r3,r3,r16
   23ff0:	10800044 	addi	r2,r2,1
   23ff4:	41400015 	stw	r5,0(r8)
   23ff8:	44000115 	stw	r16,4(r8)
   23ffc:	d8c01c15 	stw	r3,112(sp)
   24000:	d8801b15 	stw	r2,108(sp)
   24004:	010001c4 	movi	r4,7
   24008:	2080b516 	blt	r4,r2,242e0 <___svfiprintf_internal_r+0xf88>
   2400c:	d8802517 	ldw	r2,148(sp)
   24010:	1480010e 	bge	r2,r18,24018 <___svfiprintf_internal_r+0xcc0>
   24014:	9005883a 	mov	r2,r18
   24018:	d9002617 	ldw	r4,152(sp)
   2401c:	2089883a 	add	r4,r4,r2
   24020:	d9002615 	stw	r4,152(sp)
   24024:	18005a1e 	bne	r3,zero,24190 <___svfiprintf_internal_r+0xe38>
   24028:	98800007 	ldb	r2,0(r19)
   2402c:	d8001b15 	stw	zero,108(sp)
   24030:	d811883a 	mov	r8,sp
   24034:	103cec1e 	bne	r2,zero,233e8 <__alt_data_end+0xfffe4be8>
   24038:	9825883a 	mov	r18,r19
   2403c:	003d0206 	br	23448 <__alt_data_end+0xfffe4c48>
   24040:	d8801c17 	ldw	r2,112(sp)
   24044:	10000426 	beq	r2,zero,24058 <___svfiprintf_internal_r+0xd00>
   24048:	d9402317 	ldw	r5,140(sp)
   2404c:	d9002717 	ldw	r4,156(sp)
   24050:	d9801a04 	addi	r6,sp,104
   24054:	00231880 	call	23188 <__ssprint_r>
   24058:	d9402317 	ldw	r5,140(sp)
   2405c:	d8802617 	ldw	r2,152(sp)
   24060:	28c0030b 	ldhu	r3,12(r5)
   24064:	18c0100c 	andi	r3,r3,64
   24068:	18015c1e 	bne	r3,zero,245dc <___svfiprintf_internal_r+0x1284>
   2406c:	dfc03717 	ldw	ra,220(sp)
   24070:	df003617 	ldw	fp,216(sp)
   24074:	ddc03517 	ldw	r23,212(sp)
   24078:	dd803417 	ldw	r22,208(sp)
   2407c:	dd403317 	ldw	r21,204(sp)
   24080:	dd003217 	ldw	r20,200(sp)
   24084:	dcc03117 	ldw	r19,196(sp)
   24088:	dc803017 	ldw	r18,192(sp)
   2408c:	dc402f17 	ldw	r17,188(sp)
   24090:	dc002e17 	ldw	r16,184(sp)
   24094:	dec03804 	addi	sp,sp,224
   24098:	f800283a 	ret
   2409c:	d9002517 	ldw	r4,148(sp)
   240a0:	24afc83a 	sub	r23,r4,r18
   240a4:	05ff6e0e 	bge	zero,r23,23e60 <__alt_data_end+0xfffe5660>
   240a8:	07000404 	movi	fp,16
   240ac:	e5c15c0e 	bge	fp,r23,24620 <___svfiprintf_internal_r+0x12c8>
   240b0:	010000f4 	movhi	r4,3
   240b4:	2129de84 	addi	r4,r4,-22662
   240b8:	dc002215 	stw	r16,136(sp)
   240bc:	dc402815 	stw	r17,160(sp)
   240c0:	d9002115 	stw	r4,132(sp)
   240c4:	b823883a 	mov	r17,r23
   240c8:	054001c4 	movi	r21,7
   240cc:	982f883a 	mov	r23,r19
   240d0:	dc002717 	ldw	r16,156(sp)
   240d4:	9027883a 	mov	r19,r18
   240d8:	dc802317 	ldw	r18,140(sp)
   240dc:	00000306 	br	240ec <___svfiprintf_internal_r+0xd94>
   240e0:	8c7ffc04 	addi	r17,r17,-16
   240e4:	42000204 	addi	r8,r8,8
   240e8:	e440110e 	bge	fp,r17,24130 <___svfiprintf_internal_r+0xdd8>
   240ec:	18c00404 	addi	r3,r3,16
   240f0:	10800044 	addi	r2,r2,1
   240f4:	45800015 	stw	r22,0(r8)
   240f8:	47000115 	stw	fp,4(r8)
   240fc:	d8c01c15 	stw	r3,112(sp)
   24100:	d8801b15 	stw	r2,108(sp)
   24104:	a8bff60e 	bge	r21,r2,240e0 <__alt_data_end+0xfffe58e0>
   24108:	d9801a04 	addi	r6,sp,104
   2410c:	900b883a 	mov	r5,r18
   24110:	8009883a 	mov	r4,r16
   24114:	00231880 	call	23188 <__ssprint_r>
   24118:	103fcf1e 	bne	r2,zero,24058 <__alt_data_end+0xfffe5858>
   2411c:	8c7ffc04 	addi	r17,r17,-16
   24120:	d8c01c17 	ldw	r3,112(sp)
   24124:	d8801b17 	ldw	r2,108(sp)
   24128:	d811883a 	mov	r8,sp
   2412c:	e47fef16 	blt	fp,r17,240ec <__alt_data_end+0xfffe58ec>
   24130:	9825883a 	mov	r18,r19
   24134:	dc002217 	ldw	r16,136(sp)
   24138:	b827883a 	mov	r19,r23
   2413c:	882f883a 	mov	r23,r17
   24140:	dc402817 	ldw	r17,160(sp)
   24144:	d9402117 	ldw	r5,132(sp)
   24148:	1dc7883a 	add	r3,r3,r23
   2414c:	10800044 	addi	r2,r2,1
   24150:	41400015 	stw	r5,0(r8)
   24154:	45c00115 	stw	r23,4(r8)
   24158:	d8c01c15 	stw	r3,112(sp)
   2415c:	d8801b15 	stw	r2,108(sp)
   24160:	010001c4 	movi	r4,7
   24164:	2080b716 	blt	r4,r2,24444 <___svfiprintf_internal_r+0x10ec>
   24168:	42000204 	addi	r8,r8,8
   2416c:	003f3c06 	br	23e60 <__alt_data_end+0xfffe5660>
   24170:	d9402317 	ldw	r5,140(sp)
   24174:	d9002717 	ldw	r4,156(sp)
   24178:	d9801a04 	addi	r6,sp,104
   2417c:	00231880 	call	23188 <__ssprint_r>
   24180:	103fb51e 	bne	r2,zero,24058 <__alt_data_end+0xfffe5858>
   24184:	d8c01c17 	ldw	r3,112(sp)
   24188:	d811883a 	mov	r8,sp
   2418c:	003f7106 	br	23f54 <__alt_data_end+0xfffe5754>
   24190:	d9402317 	ldw	r5,140(sp)
   24194:	d9002717 	ldw	r4,156(sp)
   24198:	d9801a04 	addi	r6,sp,104
   2419c:	00231880 	call	23188 <__ssprint_r>
   241a0:	103fa126 	beq	r2,zero,24028 <__alt_data_end+0xfffe5828>
   241a4:	003fac06 	br	24058 <__alt_data_end+0xfffe5858>
   241a8:	d9402317 	ldw	r5,140(sp)
   241ac:	d9002717 	ldw	r4,156(sp)
   241b0:	d9801a04 	addi	r6,sp,104
   241b4:	00231880 	call	23188 <__ssprint_r>
   241b8:	103fa71e 	bne	r2,zero,24058 <__alt_data_end+0xfffe5858>
   241bc:	d811883a 	mov	r8,sp
   241c0:	003c9e06 	br	2343c <__alt_data_end+0xfffe4c3c>
   241c4:	d9402317 	ldw	r5,140(sp)
   241c8:	d9002717 	ldw	r4,156(sp)
   241cc:	d9801a04 	addi	r6,sp,104
   241d0:	00231880 	call	23188 <__ssprint_r>
   241d4:	103fa01e 	bne	r2,zero,24058 <__alt_data_end+0xfffe5858>
   241d8:	d8c01c17 	ldw	r3,112(sp)
   241dc:	d8801b17 	ldw	r2,108(sp)
   241e0:	d811883a 	mov	r8,sp
   241e4:	003f5206 	br	23f30 <__alt_data_end+0xfffe5730>
   241e8:	d9402317 	ldw	r5,140(sp)
   241ec:	d9002717 	ldw	r4,156(sp)
   241f0:	d9801a04 	addi	r6,sp,104
   241f4:	00231880 	call	23188 <__ssprint_r>
   241f8:	103f971e 	bne	r2,zero,24058 <__alt_data_end+0xfffe5858>
   241fc:	d8c01c17 	ldw	r3,112(sp)
   24200:	d8801b17 	ldw	r2,108(sp)
   24204:	d811883a 	mov	r8,sp
   24208:	003f0506 	br	23e20 <__alt_data_end+0xfffe5620>
   2420c:	d9402317 	ldw	r5,140(sp)
   24210:	d9002717 	ldw	r4,156(sp)
   24214:	d9801a04 	addi	r6,sp,104
   24218:	00231880 	call	23188 <__ssprint_r>
   2421c:	103f8e1e 	bne	r2,zero,24058 <__alt_data_end+0xfffe5858>
   24220:	d8c01c17 	ldw	r3,112(sp)
   24224:	d8801b17 	ldw	r2,108(sp)
   24228:	d811883a 	mov	r8,sp
   2422c:	003f0906 	br	23e54 <__alt_data_end+0xfffe5654>
   24230:	d9402017 	ldw	r5,128(sp)
   24234:	d8001d85 	stb	zero,118(sp)
   24238:	28007716 	blt	r5,zero,24418 <___svfiprintf_internal_r+0x10c0>
   2423c:	00ffdfc4 	movi	r3,-129
   24240:	9504b03a 	or	r2,r18,r20
   24244:	80e0703a 	and	r16,r16,r3
   24248:	103d3926 	beq	r2,zero,23730 <__alt_data_end+0xfffe4f30>
   2424c:	002b883a 	mov	r21,zero
   24250:	003d3c06 	br	23744 <__alt_data_end+0xfffe4f44>
   24254:	d9402317 	ldw	r5,140(sp)
   24258:	d9002717 	ldw	r4,156(sp)
   2425c:	d9801a04 	addi	r6,sp,104
   24260:	00231880 	call	23188 <__ssprint_r>
   24264:	103f7c1e 	bne	r2,zero,24058 <__alt_data_end+0xfffe5858>
   24268:	d8c01c17 	ldw	r3,112(sp)
   2426c:	d8801b17 	ldw	r2,108(sp)
   24270:	d811883a 	mov	r8,sp
   24274:	003edd06 	br	23dec <__alt_data_end+0xfffe55ec>
   24278:	8080100c 	andi	r2,r16,64
   2427c:	d8001d85 	stb	zero,118(sp)
   24280:	10008426 	beq	r2,zero,24494 <___svfiprintf_internal_r+0x113c>
   24284:	d9402417 	ldw	r5,144(sp)
   24288:	d8c02017 	ldw	r3,128(sp)
   2428c:	0029883a 	mov	r20,zero
   24290:	28800104 	addi	r2,r5,4
   24294:	2c80000b 	ldhu	r18,0(r5)
   24298:	183eab0e 	bge	r3,zero,23d48 <__alt_data_end+0xfffe5548>
   2429c:	d8802415 	stw	r2,144(sp)
   242a0:	002b883a 	mov	r21,zero
   242a4:	9504b03a 	or	r2,r18,r20
   242a8:	103e171e 	bne	r2,zero,23b08 <__alt_data_end+0xfffe5308>
   242ac:	00800044 	movi	r2,1
   242b0:	10803fcc 	andi	r2,r2,255
   242b4:	00c00044 	movi	r3,1
   242b8:	10c05c26 	beq	r2,r3,2442c <___svfiprintf_internal_r+0x10d4>
   242bc:	00c00084 	movi	r3,2
   242c0:	10fd1e26 	beq	r2,r3,2373c <__alt_data_end+0xfffe4f3c>
   242c4:	003ec406 	br	23dd8 <__alt_data_end+0xfffe55d8>
   242c8:	d9401e17 	ldw	r5,120(sp)
   242cc:	2c69c83a 	sub	r20,r5,r17
   242d0:	003d4506 	br	237e8 <__alt_data_end+0xfffe4fe8>
   242d4:	d8802415 	stw	r2,144(sp)
   242d8:	98c00007 	ldb	r3,0(r19)
   242dc:	003c6a06 	br	23488 <__alt_data_end+0xfffe4c88>
   242e0:	d9402317 	ldw	r5,140(sp)
   242e4:	d9002717 	ldw	r4,156(sp)
   242e8:	d9801a04 	addi	r6,sp,104
   242ec:	00231880 	call	23188 <__ssprint_r>
   242f0:	103f591e 	bne	r2,zero,24058 <__alt_data_end+0xfffe5858>
   242f4:	d8c01c17 	ldw	r3,112(sp)
   242f8:	003f4406 	br	2400c <__alt_data_end+0xfffe580c>
   242fc:	014000f4 	movhi	r5,3
   24300:	29686e04 	addi	r5,r5,-24136
   24304:	d9402915 	stw	r5,164(sp)
   24308:	003d0906 	br	23730 <__alt_data_end+0xfffe4f30>
   2430c:	d8c02417 	ldw	r3,144(sp)
   24310:	d9002617 	ldw	r4,152(sp)
   24314:	d9402417 	ldw	r5,144(sp)
   24318:	18800017 	ldw	r2,0(r3)
   2431c:	2007d7fa 	srai	r3,r4,31
   24320:	29400104 	addi	r5,r5,4
   24324:	d9402415 	stw	r5,144(sp)
   24328:	11000015 	stw	r4,0(r2)
   2432c:	10c00115 	stw	r3,4(r2)
   24330:	003c2b06 	br	233e0 <__alt_data_end+0xfffe4be0>
   24334:	d8c01d45 	stb	r3,117(sp)
   24338:	d8c02017 	ldw	r3,128(sp)
   2433c:	00800c04 	movi	r2,48
   24340:	d8801d05 	stb	r2,116(sp)
   24344:	d8001d85 	stb	zero,118(sp)
   24348:	80800094 	ori	r2,r16,2
   2434c:	1800ac16 	blt	r3,zero,24600 <___svfiprintf_internal_r+0x12a8>
   24350:	00bfdfc4 	movi	r2,-129
   24354:	80a0703a 	and	r16,r16,r2
   24358:	84000094 	ori	r16,r16,2
   2435c:	002b883a 	mov	r21,zero
   24360:	003cf806 	br	23744 <__alt_data_end+0xfffe4f44>
   24364:	98c00007 	ldb	r3,0(r19)
   24368:	003c4706 	br	23488 <__alt_data_end+0xfffe4c88>
   2436c:	d9402417 	ldw	r5,144(sp)
   24370:	2c800017 	ldw	r18,0(r5)
   24374:	29400104 	addi	r5,r5,4
   24378:	d9402415 	stw	r5,144(sp)
   2437c:	9029d7fa 	srai	r20,r18,31
   24380:	a005883a 	mov	r2,r20
   24384:	003dd806 	br	23ae8 <__alt_data_end+0xfffe52e8>
   24388:	d9402417 	ldw	r5,144(sp)
   2438c:	0029883a 	mov	r20,zero
   24390:	2c800017 	ldw	r18,0(r5)
   24394:	29400104 	addi	r5,r5,4
   24398:	d9402415 	stw	r5,144(sp)
   2439c:	003cdb06 	br	2370c <__alt_data_end+0xfffe4f0c>
   243a0:	8080100c 	andi	r2,r16,64
   243a4:	d8001d85 	stb	zero,118(sp)
   243a8:	10003326 	beq	r2,zero,24478 <___svfiprintf_internal_r+0x1120>
   243ac:	d9002417 	ldw	r4,144(sp)
   243b0:	d9402017 	ldw	r5,128(sp)
   243b4:	0029883a 	mov	r20,zero
   243b8:	20800104 	addi	r2,r4,4
   243bc:	2480000b 	ldhu	r18,0(r4)
   243c0:	283e7e0e 	bge	r5,zero,23dbc <__alt_data_end+0xfffe55bc>
   243c4:	9506b03a 	or	r3,r18,r20
   243c8:	d8802415 	stw	r2,144(sp)
   243cc:	183d271e 	bne	r3,zero,2386c <__alt_data_end+0xfffe506c>
   243d0:	002b883a 	mov	r21,zero
   243d4:	0005883a 	mov	r2,zero
   243d8:	003fb506 	br	242b0 <__alt_data_end+0xfffe5ab0>
   243dc:	98c00043 	ldbu	r3,1(r19)
   243e0:	8c400814 	ori	r17,r17,32
   243e4:	9cc00044 	addi	r19,r19,1
   243e8:	18c03fcc 	andi	r3,r3,255
   243ec:	18c0201c 	xori	r3,r3,128
   243f0:	18ffe004 	addi	r3,r3,-128
   243f4:	003c2406 	br	23488 <__alt_data_end+0xfffe4c88>
   243f8:	d8c02415 	stw	r3,144(sp)
   243fc:	002b883a 	mov	r21,zero
   24400:	003fa806 	br	242a4 <__alt_data_end+0xfffe5aa4>
   24404:	010000f4 	movhi	r4,3
   24408:	21286e04 	addi	r4,r4,-24136
   2440c:	d9002915 	stw	r4,164(sp)
   24410:	d8c02415 	stw	r3,144(sp)
   24414:	1021883a 	mov	r16,r2
   24418:	9504b03a 	or	r2,r18,r20
   2441c:	103f8b1e 	bne	r2,zero,2424c <__alt_data_end+0xfffe5a4c>
   24420:	002b883a 	mov	r21,zero
   24424:	00800084 	movi	r2,2
   24428:	003fa106 	br	242b0 <__alt_data_end+0xfffe5ab0>
   2442c:	0025883a 	mov	r18,zero
   24430:	94800c04 	addi	r18,r18,48
   24434:	dc8019c5 	stb	r18,103(sp)
   24438:	dd002c17 	ldw	r20,176(sp)
   2443c:	dc4019c4 	addi	r17,sp,103
   24440:	003ce906 	br	237e8 <__alt_data_end+0xfffe4fe8>
   24444:	d9402317 	ldw	r5,140(sp)
   24448:	d9002717 	ldw	r4,156(sp)
   2444c:	d9801a04 	addi	r6,sp,104
   24450:	00231880 	call	23188 <__ssprint_r>
   24454:	103f001e 	bne	r2,zero,24058 <__alt_data_end+0xfffe5858>
   24458:	d8c01c17 	ldw	r3,112(sp)
   2445c:	d8801b17 	ldw	r2,108(sp)
   24460:	d811883a 	mov	r8,sp
   24464:	003e7e06 	br	23e60 <__alt_data_end+0xfffe5660>
   24468:	014000f4 	movhi	r5,3
   2446c:	2969de84 	addi	r5,r5,-22662
   24470:	d9402115 	stw	r5,132(sp)
   24474:	003ea406 	br	23f08 <__alt_data_end+0xfffe5708>
   24478:	d8c02417 	ldw	r3,144(sp)
   2447c:	d9002017 	ldw	r4,128(sp)
   24480:	0029883a 	mov	r20,zero
   24484:	18800104 	addi	r2,r3,4
   24488:	1c800017 	ldw	r18,0(r3)
   2448c:	203e4b0e 	bge	r4,zero,23dbc <__alt_data_end+0xfffe55bc>
   24490:	003fcc06 	br	243c4 <__alt_data_end+0xfffe5bc4>
   24494:	d9002417 	ldw	r4,144(sp)
   24498:	d9402017 	ldw	r5,128(sp)
   2449c:	0029883a 	mov	r20,zero
   244a0:	20800104 	addi	r2,r4,4
   244a4:	24800017 	ldw	r18,0(r4)
   244a8:	283e270e 	bge	r5,zero,23d48 <__alt_data_end+0xfffe5548>
   244ac:	003f7b06 	br	2429c <__alt_data_end+0xfffe5a9c>
   244b0:	8400100c 	andi	r16,r16,64
   244b4:	80003326 	beq	r16,zero,24584 <___svfiprintf_internal_r+0x122c>
   244b8:	d9402417 	ldw	r5,144(sp)
   244bc:	d8c02617 	ldw	r3,152(sp)
   244c0:	28800017 	ldw	r2,0(r5)
   244c4:	29400104 	addi	r5,r5,4
   244c8:	d9402415 	stw	r5,144(sp)
   244cc:	10c0000d 	sth	r3,0(r2)
   244d0:	003bc306 	br	233e0 <__alt_data_end+0xfffe4be0>
   244d4:	d9002417 	ldw	r4,144(sp)
   244d8:	0029883a 	mov	r20,zero
   244dc:	24800017 	ldw	r18,0(r4)
   244e0:	21000104 	addi	r4,r4,4
   244e4:	d9002415 	stw	r4,144(sp)
   244e8:	003c8806 	br	2370c <__alt_data_end+0xfffe4f0c>
   244ec:	d8c02417 	ldw	r3,144(sp)
   244f0:	1c800017 	ldw	r18,0(r3)
   244f4:	18c00104 	addi	r3,r3,4
   244f8:	d8c02415 	stw	r3,144(sp)
   244fc:	9029d7fa 	srai	r20,r18,31
   24500:	a005883a 	mov	r2,r20
   24504:	003d7806 	br	23ae8 <__alt_data_end+0xfffe52e8>
   24508:	8809883a 	mov	r4,r17
   2450c:	da002d15 	stw	r8,180(sp)
   24510:	0013fd00 	call	13fd0 <strlen>
   24514:	1029883a 	mov	r20,r2
   24518:	dd401d83 	ldbu	r21,118(sp)
   2451c:	ddc02415 	stw	r23,144(sp)
   24520:	d8002015 	stw	zero,128(sp)
   24524:	da002d17 	ldw	r8,180(sp)
   24528:	003caf06 	br	237e8 <__alt_data_end+0xfffe4fe8>
   2452c:	013fffc4 	movi	r4,-1
   24530:	003df206 	br	23cfc <__alt_data_end+0xfffe54fc>
   24534:	dd002017 	ldw	r20,128(sp)
   24538:	00800184 	movi	r2,6
   2453c:	1500012e 	bgeu	r2,r20,24544 <___svfiprintf_internal_r+0x11ec>
   24540:	1029883a 	mov	r20,r2
   24544:	a025883a 	mov	r18,r20
   24548:	a0004116 	blt	r20,zero,24650 <___svfiprintf_internal_r+0x12f8>
   2454c:	044000f4 	movhi	r17,3
   24550:	ddc02415 	stw	r23,144(sp)
   24554:	8c687304 	addi	r17,r17,-24116
   24558:	003ce806 	br	238fc <__alt_data_end+0xfffe50fc>
   2455c:	04001004 	movi	r16,64
   24560:	800b883a 	mov	r5,r16
   24564:	00126c00 	call	126c0 <_malloc_r>
   24568:	d8c02317 	ldw	r3,140(sp)
   2456c:	18800015 	stw	r2,0(r3)
   24570:	18800415 	stw	r2,16(r3)
   24574:	10004d26 	beq	r2,zero,246ac <___svfiprintf_internal_r+0x1354>
   24578:	d9402317 	ldw	r5,140(sp)
   2457c:	2c000515 	stw	r16,20(r5)
   24580:	003b8906 	br	233a8 <__alt_data_end+0xfffe4ba8>
   24584:	d9002417 	ldw	r4,144(sp)
   24588:	d9402617 	ldw	r5,152(sp)
   2458c:	20800017 	ldw	r2,0(r4)
   24590:	21000104 	addi	r4,r4,4
   24594:	d9002415 	stw	r4,144(sp)
   24598:	11400015 	stw	r5,0(r2)
   2459c:	003b9006 	br	233e0 <__alt_data_end+0xfffe4be0>
   245a0:	8080004c 	andi	r2,r16,1
   245a4:	002b883a 	mov	r21,zero
   245a8:	10000526 	beq	r2,zero,245c0 <___svfiprintf_internal_r+0x1268>
   245ac:	00800c04 	movi	r2,48
   245b0:	d88019c5 	stb	r2,103(sp)
   245b4:	dd002c17 	ldw	r20,176(sp)
   245b8:	dc4019c4 	addi	r17,sp,103
   245bc:	003c8a06 	br	237e8 <__alt_data_end+0xfffe4fe8>
   245c0:	0029883a 	mov	r20,zero
   245c4:	dc401a04 	addi	r17,sp,104
   245c8:	003c8706 	br	237e8 <__alt_data_end+0xfffe4fe8>
   245cc:	014000f4 	movhi	r5,3
   245d0:	2969e284 	addi	r5,r5,-22646
   245d4:	d9402815 	stw	r5,160(sp)
   245d8:	003cff06 	br	239d8 <__alt_data_end+0xfffe51d8>
   245dc:	00bfffc4 	movi	r2,-1
   245e0:	003ea206 	br	2406c <__alt_data_end+0xfffe586c>
   245e4:	00800044 	movi	r2,1
   245e8:	10803fcc 	andi	r2,r2,255
   245ec:	00c00044 	movi	r3,1
   245f0:	10fd4526 	beq	r2,r3,23b08 <__alt_data_end+0xfffe5308>
   245f4:	00c00084 	movi	r3,2
   245f8:	10fc5226 	beq	r2,r3,23744 <__alt_data_end+0xfffe4f44>
   245fc:	003c9c06 	br	23870 <__alt_data_end+0xfffe5070>
   24600:	1021883a 	mov	r16,r2
   24604:	002b883a 	mov	r21,zero
   24608:	00800084 	movi	r2,2
   2460c:	003ff606 	br	245e8 <__alt_data_end+0xfffe5de8>
   24610:	010000f4 	movhi	r4,3
   24614:	2129e284 	addi	r4,r4,-22646
   24618:	d9002815 	stw	r4,160(sp)
   2461c:	003e7206 	br	23fe8 <__alt_data_end+0xfffe57e8>
   24620:	014000f4 	movhi	r5,3
   24624:	2969de84 	addi	r5,r5,-22662
   24628:	d9402115 	stw	r5,132(sp)
   2462c:	003ec506 	br	24144 <__alt_data_end+0xfffe5944>
   24630:	e027883a 	mov	r19,fp
   24634:	d8002015 	stw	zero,128(sp)
   24638:	003b9406 	br	2348c <__alt_data_end+0xfffe4c8c>
   2463c:	dd002017 	ldw	r20,128(sp)
   24640:	dd401d83 	ldbu	r21,118(sp)
   24644:	ddc02415 	stw	r23,144(sp)
   24648:	d8002015 	stw	zero,128(sp)
   2464c:	003c6606 	br	237e8 <__alt_data_end+0xfffe4fe8>
   24650:	0025883a 	mov	r18,zero
   24654:	003fbd06 	br	2454c <__alt_data_end+0xfffe5d4c>
   24658:	d9402417 	ldw	r5,144(sp)
   2465c:	d8c02417 	ldw	r3,144(sp)
   24660:	29400017 	ldw	r5,0(r5)
   24664:	19000104 	addi	r4,r3,4
   24668:	d9002415 	stw	r4,144(sp)
   2466c:	d9402015 	stw	r5,128(sp)
   24670:	98c00043 	ldbu	r3,1(r19)
   24674:	e027883a 	mov	r19,fp
   24678:	283f5b0e 	bge	r5,zero,243e8 <__alt_data_end+0xfffe5be8>
   2467c:	18c03fcc 	andi	r3,r3,255
   24680:	013fffc4 	movi	r4,-1
   24684:	18c0201c 	xori	r3,r3,128
   24688:	d9002015 	stw	r4,128(sp)
   2468c:	18ffe004 	addi	r3,r3,-128
   24690:	003b7d06 	br	23488 <__alt_data_end+0xfffe4c88>
   24694:	dd401d85 	stb	r21,118(sp)
   24698:	003cf306 	br	23a68 <__alt_data_end+0xfffe5268>
   2469c:	dd401d85 	stb	r21,118(sp)
   246a0:	003d4e06 	br	23bdc <__alt_data_end+0xfffe53dc>
   246a4:	dd401d85 	stb	r21,118(sp)
   246a8:	003c0e06 	br	236e4 <__alt_data_end+0xfffe4ee4>
   246ac:	d9002717 	ldw	r4,156(sp)
   246b0:	00800304 	movi	r2,12
   246b4:	20800015 	stw	r2,0(r4)
   246b8:	00bfffc4 	movi	r2,-1
   246bc:	003e6b06 	br	2406c <__alt_data_end+0xfffe586c>
   246c0:	dd401d85 	stb	r21,118(sp)
   246c4:	003d0006 	br	23ac8 <__alt_data_end+0xfffe52c8>
   246c8:	dd401d85 	stb	r21,118(sp)
   246cc:	003d7106 	br	23c94 <__alt_data_end+0xfffe5494>
   246d0:	dd401d85 	stb	r21,118(sp)
   246d4:	003c5706 	br	23834 <__alt_data_end+0xfffe5034>
   246d8:	dd401d85 	stb	r21,118(sp)
   246dc:	003c2e06 	br	23798 <__alt_data_end+0xfffe4f98>
   246e0:	dd401d85 	stb	r21,118(sp)
   246e4:	003d8c06 	br	23d18 <__alt_data_end+0xfffe5518>
   246e8:	dd401d85 	stb	r21,118(sp)
   246ec:	003da706 	br	23d8c <__alt_data_end+0xfffe558c>
   246f0:	dd401d85 	stb	r21,118(sp)
   246f4:	003cc806 	br	23a18 <__alt_data_end+0xfffe5218>

000246f8 <__swbuf_r>:
   246f8:	defffb04 	addi	sp,sp,-20
   246fc:	dcc00315 	stw	r19,12(sp)
   24700:	dc800215 	stw	r18,8(sp)
   24704:	dc000015 	stw	r16,0(sp)
   24708:	dfc00415 	stw	ra,16(sp)
   2470c:	dc400115 	stw	r17,4(sp)
   24710:	2025883a 	mov	r18,r4
   24714:	2827883a 	mov	r19,r5
   24718:	3021883a 	mov	r16,r6
   2471c:	20000226 	beq	r4,zero,24728 <__swbuf_r+0x30>
   24720:	20800e17 	ldw	r2,56(r4)
   24724:	10004226 	beq	r2,zero,24830 <__swbuf_r+0x138>
   24728:	80800617 	ldw	r2,24(r16)
   2472c:	8100030b 	ldhu	r4,12(r16)
   24730:	80800215 	stw	r2,8(r16)
   24734:	2080020c 	andi	r2,r4,8
   24738:	10003626 	beq	r2,zero,24814 <__swbuf_r+0x11c>
   2473c:	80c00417 	ldw	r3,16(r16)
   24740:	18003426 	beq	r3,zero,24814 <__swbuf_r+0x11c>
   24744:	2088000c 	andi	r2,r4,8192
   24748:	9c403fcc 	andi	r17,r19,255
   2474c:	10001a26 	beq	r2,zero,247b8 <__swbuf_r+0xc0>
   24750:	80800017 	ldw	r2,0(r16)
   24754:	81000517 	ldw	r4,20(r16)
   24758:	10c7c83a 	sub	r3,r2,r3
   2475c:	1900200e 	bge	r3,r4,247e0 <__swbuf_r+0xe8>
   24760:	18c00044 	addi	r3,r3,1
   24764:	81000217 	ldw	r4,8(r16)
   24768:	11400044 	addi	r5,r2,1
   2476c:	81400015 	stw	r5,0(r16)
   24770:	213fffc4 	addi	r4,r4,-1
   24774:	81000215 	stw	r4,8(r16)
   24778:	14c00005 	stb	r19,0(r2)
   2477c:	80800517 	ldw	r2,20(r16)
   24780:	10c01e26 	beq	r2,r3,247fc <__swbuf_r+0x104>
   24784:	8080030b 	ldhu	r2,12(r16)
   24788:	1080004c 	andi	r2,r2,1
   2478c:	10000226 	beq	r2,zero,24798 <__swbuf_r+0xa0>
   24790:	00800284 	movi	r2,10
   24794:	88801926 	beq	r17,r2,247fc <__swbuf_r+0x104>
   24798:	8805883a 	mov	r2,r17
   2479c:	dfc00417 	ldw	ra,16(sp)
   247a0:	dcc00317 	ldw	r19,12(sp)
   247a4:	dc800217 	ldw	r18,8(sp)
   247a8:	dc400117 	ldw	r17,4(sp)
   247ac:	dc000017 	ldw	r16,0(sp)
   247b0:	dec00504 	addi	sp,sp,20
   247b4:	f800283a 	ret
   247b8:	81401917 	ldw	r5,100(r16)
   247bc:	00b7ffc4 	movi	r2,-8193
   247c0:	21080014 	ori	r4,r4,8192
   247c4:	2884703a 	and	r2,r5,r2
   247c8:	80801915 	stw	r2,100(r16)
   247cc:	80800017 	ldw	r2,0(r16)
   247d0:	8100030d 	sth	r4,12(r16)
   247d4:	81000517 	ldw	r4,20(r16)
   247d8:	10c7c83a 	sub	r3,r2,r3
   247dc:	193fe016 	blt	r3,r4,24760 <__alt_data_end+0xfffe5f60>
   247e0:	800b883a 	mov	r5,r16
   247e4:	9009883a 	mov	r4,r18
   247e8:	0010f340 	call	10f34 <_fflush_r>
   247ec:	1000071e 	bne	r2,zero,2480c <__swbuf_r+0x114>
   247f0:	80800017 	ldw	r2,0(r16)
   247f4:	00c00044 	movi	r3,1
   247f8:	003fda06 	br	24764 <__alt_data_end+0xfffe5f64>
   247fc:	800b883a 	mov	r5,r16
   24800:	9009883a 	mov	r4,r18
   24804:	0010f340 	call	10f34 <_fflush_r>
   24808:	103fe326 	beq	r2,zero,24798 <__alt_data_end+0xfffe5f98>
   2480c:	00bfffc4 	movi	r2,-1
   24810:	003fe206 	br	2479c <__alt_data_end+0xfffe5f9c>
   24814:	800b883a 	mov	r5,r16
   24818:	9009883a 	mov	r4,r18
   2481c:	0017e080 	call	17e08 <__swsetup_r>
   24820:	103ffa1e 	bne	r2,zero,2480c <__alt_data_end+0xfffe600c>
   24824:	8100030b 	ldhu	r4,12(r16)
   24828:	80c00417 	ldw	r3,16(r16)
   2482c:	003fc506 	br	24744 <__alt_data_end+0xfffe5f44>
   24830:	00113200 	call	11320 <__sinit>
   24834:	003fbc06 	br	24728 <__alt_data_end+0xfffe5f28>

00024838 <__swbuf>:
   24838:	008000f4 	movhi	r2,3
   2483c:	10adc604 	addi	r2,r2,-18664
   24840:	280d883a 	mov	r6,r5
   24844:	200b883a 	mov	r5,r4
   24848:	11000017 	ldw	r4,0(r2)
   2484c:	00246f81 	jmpi	246f8 <__swbuf_r>

00024850 <_wcrtomb_r>:
   24850:	defff604 	addi	sp,sp,-40
   24854:	008000f4 	movhi	r2,3
   24858:	dc800815 	stw	r18,32(sp)
   2485c:	dc400715 	stw	r17,28(sp)
   24860:	dc000615 	stw	r16,24(sp)
   24864:	10adcc04 	addi	r2,r2,-18640
   24868:	dfc00915 	stw	ra,36(sp)
   2486c:	2021883a 	mov	r16,r4
   24870:	3823883a 	mov	r17,r7
   24874:	14800017 	ldw	r18,0(r2)
   24878:	28001426 	beq	r5,zero,248cc <_wcrtomb_r+0x7c>
   2487c:	d9400415 	stw	r5,16(sp)
   24880:	d9800515 	stw	r6,20(sp)
   24884:	0019a0c0 	call	19a0c <__locale_charset>
   24888:	d9800517 	ldw	r6,20(sp)
   2488c:	d9400417 	ldw	r5,16(sp)
   24890:	100f883a 	mov	r7,r2
   24894:	dc400015 	stw	r17,0(sp)
   24898:	8009883a 	mov	r4,r16
   2489c:	903ee83a 	callr	r18
   248a0:	00ffffc4 	movi	r3,-1
   248a4:	10c0031e 	bne	r2,r3,248b4 <_wcrtomb_r+0x64>
   248a8:	88000015 	stw	zero,0(r17)
   248ac:	00c02284 	movi	r3,138
   248b0:	80c00015 	stw	r3,0(r16)
   248b4:	dfc00917 	ldw	ra,36(sp)
   248b8:	dc800817 	ldw	r18,32(sp)
   248bc:	dc400717 	ldw	r17,28(sp)
   248c0:	dc000617 	ldw	r16,24(sp)
   248c4:	dec00a04 	addi	sp,sp,40
   248c8:	f800283a 	ret
   248cc:	0019a0c0 	call	19a0c <__locale_charset>
   248d0:	100f883a 	mov	r7,r2
   248d4:	dc400015 	stw	r17,0(sp)
   248d8:	000d883a 	mov	r6,zero
   248dc:	d9400104 	addi	r5,sp,4
   248e0:	8009883a 	mov	r4,r16
   248e4:	903ee83a 	callr	r18
   248e8:	003fed06 	br	248a0 <__alt_data_end+0xfffe60a0>

000248ec <wcrtomb>:
   248ec:	defff604 	addi	sp,sp,-40
   248f0:	008000f4 	movhi	r2,3
   248f4:	dc800615 	stw	r18,24(sp)
   248f8:	dc400515 	stw	r17,20(sp)
   248fc:	10adc604 	addi	r2,r2,-18664
   24900:	dfc00915 	stw	ra,36(sp)
   24904:	dd000815 	stw	r20,32(sp)
   24908:	dcc00715 	stw	r19,28(sp)
   2490c:	dc000415 	stw	r16,16(sp)
   24910:	3025883a 	mov	r18,r6
   24914:	14400017 	ldw	r17,0(r2)
   24918:	20001926 	beq	r4,zero,24980 <wcrtomb+0x94>
   2491c:	008000f4 	movhi	r2,3
   24920:	10adcc04 	addi	r2,r2,-18640
   24924:	15000017 	ldw	r20,0(r2)
   24928:	2021883a 	mov	r16,r4
   2492c:	2827883a 	mov	r19,r5
   24930:	0019a0c0 	call	19a0c <__locale_charset>
   24934:	100f883a 	mov	r7,r2
   24938:	dc800015 	stw	r18,0(sp)
   2493c:	980d883a 	mov	r6,r19
   24940:	800b883a 	mov	r5,r16
   24944:	8809883a 	mov	r4,r17
   24948:	a03ee83a 	callr	r20
   2494c:	00ffffc4 	movi	r3,-1
   24950:	10c0031e 	bne	r2,r3,24960 <wcrtomb+0x74>
   24954:	90000015 	stw	zero,0(r18)
   24958:	00c02284 	movi	r3,138
   2495c:	88c00015 	stw	r3,0(r17)
   24960:	dfc00917 	ldw	ra,36(sp)
   24964:	dd000817 	ldw	r20,32(sp)
   24968:	dcc00717 	ldw	r19,28(sp)
   2496c:	dc800617 	ldw	r18,24(sp)
   24970:	dc400517 	ldw	r17,20(sp)
   24974:	dc000417 	ldw	r16,16(sp)
   24978:	dec00a04 	addi	sp,sp,40
   2497c:	f800283a 	ret
   24980:	008000f4 	movhi	r2,3
   24984:	10adcc04 	addi	r2,r2,-18640
   24988:	14000017 	ldw	r16,0(r2)
   2498c:	0019a0c0 	call	19a0c <__locale_charset>
   24990:	100f883a 	mov	r7,r2
   24994:	dc800015 	stw	r18,0(sp)
   24998:	000d883a 	mov	r6,zero
   2499c:	d9400104 	addi	r5,sp,4
   249a0:	8809883a 	mov	r4,r17
   249a4:	803ee83a 	callr	r16
   249a8:	003fe806 	br	2494c <__alt_data_end+0xfffe614c>

000249ac <__ascii_wctomb>:
   249ac:	28000526 	beq	r5,zero,249c4 <__ascii_wctomb+0x18>
   249b0:	00803fc4 	movi	r2,255
   249b4:	11800536 	bltu	r2,r6,249cc <__ascii_wctomb+0x20>
   249b8:	29800005 	stb	r6,0(r5)
   249bc:	00800044 	movi	r2,1
   249c0:	f800283a 	ret
   249c4:	0005883a 	mov	r2,zero
   249c8:	f800283a 	ret
   249cc:	00802284 	movi	r2,138
   249d0:	20800015 	stw	r2,0(r4)
   249d4:	00bfffc4 	movi	r2,-1
   249d8:	f800283a 	ret

000249dc <_wctomb_r>:
   249dc:	008000f4 	movhi	r2,3
   249e0:	defff904 	addi	sp,sp,-28
   249e4:	10adcc04 	addi	r2,r2,-18640
   249e8:	dfc00615 	stw	ra,24(sp)
   249ec:	dc400515 	stw	r17,20(sp)
   249f0:	dc000415 	stw	r16,16(sp)
   249f4:	3823883a 	mov	r17,r7
   249f8:	14000017 	ldw	r16,0(r2)
   249fc:	d9000115 	stw	r4,4(sp)
   24a00:	d9400215 	stw	r5,8(sp)
   24a04:	d9800315 	stw	r6,12(sp)
   24a08:	0019a0c0 	call	19a0c <__locale_charset>
   24a0c:	d9800317 	ldw	r6,12(sp)
   24a10:	d9400217 	ldw	r5,8(sp)
   24a14:	d9000117 	ldw	r4,4(sp)
   24a18:	100f883a 	mov	r7,r2
   24a1c:	dc400015 	stw	r17,0(sp)
   24a20:	803ee83a 	callr	r16
   24a24:	dfc00617 	ldw	ra,24(sp)
   24a28:	dc400517 	ldw	r17,20(sp)
   24a2c:	dc000417 	ldw	r16,16(sp)
   24a30:	dec00704 	addi	sp,sp,28
   24a34:	f800283a 	ret

00024a38 <__muldi3>:
   24a38:	defff604 	addi	sp,sp,-40
   24a3c:	dd800615 	stw	r22,24(sp)
   24a40:	dd400515 	stw	r21,20(sp)
   24a44:	dc400115 	stw	r17,4(sp)
   24a48:	357fffcc 	andi	r21,r6,65535
   24a4c:	2022d43a 	srli	r17,r4,16
   24a50:	25bfffcc 	andi	r22,r4,65535
   24a54:	dcc00315 	stw	r19,12(sp)
   24a58:	dc800215 	stw	r18,8(sp)
   24a5c:	2027883a 	mov	r19,r4
   24a60:	2825883a 	mov	r18,r5
   24a64:	b009883a 	mov	r4,r22
   24a68:	a80b883a 	mov	r5,r21
   24a6c:	dfc00915 	stw	ra,36(sp)
   24a70:	df000815 	stw	fp,32(sp)
   24a74:	ddc00715 	stw	r23,28(sp)
   24a78:	3839883a 	mov	fp,r7
   24a7c:	302ed43a 	srli	r23,r6,16
   24a80:	dd000415 	stw	r20,16(sp)
   24a84:	dc000015 	stw	r16,0(sp)
   24a88:	3029883a 	mov	r20,r6
   24a8c:	0025f840 	call	25f84 <__mulsi3>
   24a90:	a80b883a 	mov	r5,r21
   24a94:	8809883a 	mov	r4,r17
   24a98:	1021883a 	mov	r16,r2
   24a9c:	0025f840 	call	25f84 <__mulsi3>
   24aa0:	8809883a 	mov	r4,r17
   24aa4:	b80b883a 	mov	r5,r23
   24aa8:	102b883a 	mov	r21,r2
   24aac:	0025f840 	call	25f84 <__mulsi3>
   24ab0:	b80b883a 	mov	r5,r23
   24ab4:	b009883a 	mov	r4,r22
   24ab8:	1023883a 	mov	r17,r2
   24abc:	0025f840 	call	25f84 <__mulsi3>
   24ac0:	8006d43a 	srli	r3,r16,16
   24ac4:	1545883a 	add	r2,r2,r21
   24ac8:	1885883a 	add	r2,r3,r2
   24acc:	1540022e 	bgeu	r2,r21,24ad8 <__muldi3+0xa0>
   24ad0:	00c00074 	movhi	r3,1
   24ad4:	88e3883a 	add	r17,r17,r3
   24ad8:	1006d43a 	srli	r3,r2,16
   24adc:	1004943a 	slli	r2,r2,16
   24ae0:	e00b883a 	mov	r5,fp
   24ae4:	9809883a 	mov	r4,r19
   24ae8:	843fffcc 	andi	r16,r16,65535
   24aec:	1c63883a 	add	r17,r3,r17
   24af0:	1421883a 	add	r16,r2,r16
   24af4:	0025f840 	call	25f84 <__mulsi3>
   24af8:	900b883a 	mov	r5,r18
   24afc:	a009883a 	mov	r4,r20
   24b00:	1027883a 	mov	r19,r2
   24b04:	0025f840 	call	25f84 <__mulsi3>
   24b08:	9885883a 	add	r2,r19,r2
   24b0c:	1447883a 	add	r3,r2,r17
   24b10:	8005883a 	mov	r2,r16
   24b14:	dfc00917 	ldw	ra,36(sp)
   24b18:	df000817 	ldw	fp,32(sp)
   24b1c:	ddc00717 	ldw	r23,28(sp)
   24b20:	dd800617 	ldw	r22,24(sp)
   24b24:	dd400517 	ldw	r21,20(sp)
   24b28:	dd000417 	ldw	r20,16(sp)
   24b2c:	dcc00317 	ldw	r19,12(sp)
   24b30:	dc800217 	ldw	r18,8(sp)
   24b34:	dc400117 	ldw	r17,4(sp)
   24b38:	dc000017 	ldw	r16,0(sp)
   24b3c:	dec00a04 	addi	sp,sp,40
   24b40:	f800283a 	ret

00024b44 <__fixunsdfsi>:
   24b44:	defffd04 	addi	sp,sp,-12
   24b48:	000d883a 	mov	r6,zero
   24b4c:	01d07834 	movhi	r7,16864
   24b50:	dc400115 	stw	r17,4(sp)
   24b54:	dc000015 	stw	r16,0(sp)
   24b58:	dfc00215 	stw	ra,8(sp)
   24b5c:	2023883a 	mov	r17,r4
   24b60:	2821883a 	mov	r16,r5
   24b64:	00274ac0 	call	274ac <__gedf2>
   24b68:	1000080e 	bge	r2,zero,24b8c <__fixunsdfsi+0x48>
   24b6c:	8809883a 	mov	r4,r17
   24b70:	800b883a 	mov	r5,r16
   24b74:	00287e40 	call	287e4 <__fixdfsi>
   24b78:	dfc00217 	ldw	ra,8(sp)
   24b7c:	dc400117 	ldw	r17,4(sp)
   24b80:	dc000017 	ldw	r16,0(sp)
   24b84:	dec00304 	addi	sp,sp,12
   24b88:	f800283a 	ret
   24b8c:	000d883a 	mov	r6,zero
   24b90:	01d07834 	movhi	r7,16864
   24b94:	8809883a 	mov	r4,r17
   24b98:	800b883a 	mov	r5,r16
   24b9c:	0027ee80 	call	27ee8 <__subdf3>
   24ba0:	180b883a 	mov	r5,r3
   24ba4:	1009883a 	mov	r4,r2
   24ba8:	00287e40 	call	287e4 <__fixdfsi>
   24bac:	00e00034 	movhi	r3,32768
   24bb0:	10c5883a 	add	r2,r2,r3
   24bb4:	003ff006 	br	24b78 <__alt_data_end+0xfffe6378>

00024bb8 <__divdi3>:
   24bb8:	defff304 	addi	sp,sp,-52
   24bbc:	dfc00c15 	stw	ra,48(sp)
   24bc0:	df000b15 	stw	fp,44(sp)
   24bc4:	ddc00a15 	stw	r23,40(sp)
   24bc8:	dd800915 	stw	r22,36(sp)
   24bcc:	dd400815 	stw	r21,32(sp)
   24bd0:	dd000715 	stw	r20,28(sp)
   24bd4:	dcc00615 	stw	r19,24(sp)
   24bd8:	dc800515 	stw	r18,20(sp)
   24bdc:	dc400415 	stw	r17,16(sp)
   24be0:	dc000315 	stw	r16,12(sp)
   24be4:	2800be16 	blt	r5,zero,24ee0 <__divdi3+0x328>
   24be8:	2027883a 	mov	r19,r4
   24bec:	2821883a 	mov	r16,r5
   24bf0:	0023883a 	mov	r17,zero
   24bf4:	3800b416 	blt	r7,zero,24ec8 <__divdi3+0x310>
   24bf8:	302f883a 	mov	r23,r6
   24bfc:	9825883a 	mov	r18,r19
   24c00:	802d883a 	mov	r22,r16
   24c04:	3800441e 	bne	r7,zero,24d18 <__divdi3+0x160>
   24c08:	81806b2e 	bgeu	r16,r6,24db8 <__divdi3+0x200>
   24c0c:	00bfffd4 	movui	r2,65535
   24c10:	1180be2e 	bgeu	r2,r6,24f0c <__divdi3+0x354>
   24c14:	00804034 	movhi	r2,256
   24c18:	10bfffc4 	addi	r2,r2,-1
   24c1c:	11816536 	bltu	r2,r6,251b4 <__divdi3+0x5fc>
   24c20:	00800404 	movi	r2,16
   24c24:	3088d83a 	srl	r4,r6,r2
   24c28:	00c000f4 	movhi	r3,3
   24c2c:	18e9e684 	addi	r3,r3,-22630
   24c30:	1909883a 	add	r4,r3,r4
   24c34:	20c00003 	ldbu	r3,0(r4)
   24c38:	01c00804 	movi	r7,32
   24c3c:	1885883a 	add	r2,r3,r2
   24c40:	388fc83a 	sub	r7,r7,r2
   24c44:	38000526 	beq	r7,zero,24c5c <__divdi3+0xa4>
   24c48:	81ca983a 	sll	r5,r16,r7
   24c4c:	9884d83a 	srl	r2,r19,r2
   24c50:	31ee983a 	sll	r23,r6,r7
   24c54:	99e4983a 	sll	r18,r19,r7
   24c58:	116cb03a 	or	r22,r2,r5
   24c5c:	b82ad43a 	srli	r21,r23,16
   24c60:	b009883a 	mov	r4,r22
   24c64:	bd3fffcc 	andi	r20,r23,65535
   24c68:	a80b883a 	mov	r5,r21
   24c6c:	0025f2c0 	call	25f2c <__umodsi3>
   24c70:	b009883a 	mov	r4,r22
   24c74:	a80b883a 	mov	r5,r21
   24c78:	1027883a 	mov	r19,r2
   24c7c:	0025ec80 	call	25ec8 <__udivsi3>
   24c80:	100b883a 	mov	r5,r2
   24c84:	a009883a 	mov	r4,r20
   24c88:	102d883a 	mov	r22,r2
   24c8c:	0025f840 	call	25f84 <__mulsi3>
   24c90:	9826943a 	slli	r19,r19,16
   24c94:	9006d43a 	srli	r3,r18,16
   24c98:	1cc6b03a 	or	r3,r3,r19
   24c9c:	1880052e 	bgeu	r3,r2,24cb4 <__divdi3+0xfc>
   24ca0:	1dc7883a 	add	r3,r3,r23
   24ca4:	b13fffc4 	addi	r4,r22,-1
   24ca8:	1dc00136 	bltu	r3,r23,24cb0 <__divdi3+0xf8>
   24cac:	18815236 	bltu	r3,r2,251f8 <__divdi3+0x640>
   24cb0:	202d883a 	mov	r22,r4
   24cb4:	18a1c83a 	sub	r16,r3,r2
   24cb8:	8009883a 	mov	r4,r16
   24cbc:	a80b883a 	mov	r5,r21
   24cc0:	0025f2c0 	call	25f2c <__umodsi3>
   24cc4:	1027883a 	mov	r19,r2
   24cc8:	8009883a 	mov	r4,r16
   24ccc:	a80b883a 	mov	r5,r21
   24cd0:	9826943a 	slli	r19,r19,16
   24cd4:	0025ec80 	call	25ec8 <__udivsi3>
   24cd8:	100b883a 	mov	r5,r2
   24cdc:	a009883a 	mov	r4,r20
   24ce0:	94bfffcc 	andi	r18,r18,65535
   24ce4:	1021883a 	mov	r16,r2
   24ce8:	94e4b03a 	or	r18,r18,r19
   24cec:	0025f840 	call	25f84 <__mulsi3>
   24cf0:	9080052e 	bgeu	r18,r2,24d08 <__divdi3+0x150>
   24cf4:	bca5883a 	add	r18,r23,r18
   24cf8:	80ffffc4 	addi	r3,r16,-1
   24cfc:	95c00136 	bltu	r18,r23,24d04 <__divdi3+0x14c>
   24d00:	90813b36 	bltu	r18,r2,251f0 <__divdi3+0x638>
   24d04:	1821883a 	mov	r16,r3
   24d08:	b004943a 	slli	r2,r22,16
   24d0c:	0029883a 	mov	r20,zero
   24d10:	1404b03a 	or	r2,r2,r16
   24d14:	00000306 	br	24d24 <__divdi3+0x16c>
   24d18:	81c0142e 	bgeu	r16,r7,24d6c <__divdi3+0x1b4>
   24d1c:	0029883a 	mov	r20,zero
   24d20:	0005883a 	mov	r2,zero
   24d24:	a007883a 	mov	r3,r20
   24d28:	88000426 	beq	r17,zero,24d3c <__divdi3+0x184>
   24d2c:	0085c83a 	sub	r2,zero,r2
   24d30:	1008c03a 	cmpne	r4,r2,zero
   24d34:	0507c83a 	sub	r3,zero,r20
   24d38:	1907c83a 	sub	r3,r3,r4
   24d3c:	dfc00c17 	ldw	ra,48(sp)
   24d40:	df000b17 	ldw	fp,44(sp)
   24d44:	ddc00a17 	ldw	r23,40(sp)
   24d48:	dd800917 	ldw	r22,36(sp)
   24d4c:	dd400817 	ldw	r21,32(sp)
   24d50:	dd000717 	ldw	r20,28(sp)
   24d54:	dcc00617 	ldw	r19,24(sp)
   24d58:	dc800517 	ldw	r18,20(sp)
   24d5c:	dc400417 	ldw	r17,16(sp)
   24d60:	dc000317 	ldw	r16,12(sp)
   24d64:	dec00d04 	addi	sp,sp,52
   24d68:	f800283a 	ret
   24d6c:	00bfffd4 	movui	r2,65535
   24d70:	11c06a2e 	bgeu	r2,r7,24f1c <__divdi3+0x364>
   24d74:	00804034 	movhi	r2,256
   24d78:	10bfffc4 	addi	r2,r2,-1
   24d7c:	11c10b36 	bltu	r2,r7,251ac <__divdi3+0x5f4>
   24d80:	00800404 	movi	r2,16
   24d84:	3886d83a 	srl	r3,r7,r2
   24d88:	010000f4 	movhi	r4,3
   24d8c:	2129e684 	addi	r4,r4,-22630
   24d90:	20c7883a 	add	r3,r4,r3
   24d94:	18c00003 	ldbu	r3,0(r3)
   24d98:	07000804 	movi	fp,32
   24d9c:	1885883a 	add	r2,r3,r2
   24da0:	e0b9c83a 	sub	fp,fp,r2
   24da4:	e000991e 	bne	fp,zero,2500c <__divdi3+0x454>
   24da8:	3c010436 	bltu	r7,r16,251bc <__divdi3+0x604>
   24dac:	9985403a 	cmpgeu	r2,r19,r6
   24db0:	0029883a 	mov	r20,zero
   24db4:	003fdb06 	br	24d24 <__alt_data_end+0xfffe6524>
   24db8:	3000041e 	bne	r6,zero,24dcc <__divdi3+0x214>
   24dbc:	000b883a 	mov	r5,zero
   24dc0:	01000044 	movi	r4,1
   24dc4:	0025ec80 	call	25ec8 <__udivsi3>
   24dc8:	102f883a 	mov	r23,r2
   24dcc:	00bfffd4 	movui	r2,65535
   24dd0:	15c04a2e 	bgeu	r2,r23,24efc <__divdi3+0x344>
   24dd4:	00804034 	movhi	r2,256
   24dd8:	10bfffc4 	addi	r2,r2,-1
   24ddc:	15c0f136 	bltu	r2,r23,251a4 <__divdi3+0x5ec>
   24de0:	00800404 	movi	r2,16
   24de4:	b886d83a 	srl	r3,r23,r2
   24de8:	010000f4 	movhi	r4,3
   24dec:	2129e684 	addi	r4,r4,-22630
   24df0:	20c7883a 	add	r3,r4,r3
   24df4:	18c00003 	ldbu	r3,0(r3)
   24df8:	01800804 	movi	r6,32
   24dfc:	1885883a 	add	r2,r3,r2
   24e00:	308dc83a 	sub	r6,r6,r2
   24e04:	3000491e 	bne	r6,zero,24f2c <__divdi3+0x374>
   24e08:	b82cd43a 	srli	r22,r23,16
   24e0c:	85e1c83a 	sub	r16,r16,r23
   24e10:	bd7fffcc 	andi	r21,r23,65535
   24e14:	05000044 	movi	r20,1
   24e18:	b00b883a 	mov	r5,r22
   24e1c:	8009883a 	mov	r4,r16
   24e20:	0025f2c0 	call	25f2c <__umodsi3>
   24e24:	b00b883a 	mov	r5,r22
   24e28:	8009883a 	mov	r4,r16
   24e2c:	1027883a 	mov	r19,r2
   24e30:	0025ec80 	call	25ec8 <__udivsi3>
   24e34:	a80b883a 	mov	r5,r21
   24e38:	1009883a 	mov	r4,r2
   24e3c:	1039883a 	mov	fp,r2
   24e40:	0025f840 	call	25f84 <__mulsi3>
   24e44:	9826943a 	slli	r19,r19,16
   24e48:	900ed43a 	srli	r7,r18,16
   24e4c:	3cceb03a 	or	r7,r7,r19
   24e50:	3880052e 	bgeu	r7,r2,24e68 <__divdi3+0x2b0>
   24e54:	3dcf883a 	add	r7,r7,r23
   24e58:	e0ffffc4 	addi	r3,fp,-1
   24e5c:	3dc00136 	bltu	r7,r23,24e64 <__divdi3+0x2ac>
   24e60:	3880e836 	bltu	r7,r2,25204 <__divdi3+0x64c>
   24e64:	1839883a 	mov	fp,r3
   24e68:	38a1c83a 	sub	r16,r7,r2
   24e6c:	8009883a 	mov	r4,r16
   24e70:	b00b883a 	mov	r5,r22
   24e74:	0025f2c0 	call	25f2c <__umodsi3>
   24e78:	1027883a 	mov	r19,r2
   24e7c:	8009883a 	mov	r4,r16
   24e80:	b00b883a 	mov	r5,r22
   24e84:	9826943a 	slli	r19,r19,16
   24e88:	0025ec80 	call	25ec8 <__udivsi3>
   24e8c:	a80b883a 	mov	r5,r21
   24e90:	1009883a 	mov	r4,r2
   24e94:	94bfffcc 	andi	r18,r18,65535
   24e98:	1021883a 	mov	r16,r2
   24e9c:	94e4b03a 	or	r18,r18,r19
   24ea0:	0025f840 	call	25f84 <__mulsi3>
   24ea4:	9080052e 	bgeu	r18,r2,24ebc <__divdi3+0x304>
   24ea8:	bca5883a 	add	r18,r23,r18
   24eac:	80ffffc4 	addi	r3,r16,-1
   24eb0:	95c00136 	bltu	r18,r23,24eb8 <__divdi3+0x300>
   24eb4:	9080cc36 	bltu	r18,r2,251e8 <__divdi3+0x630>
   24eb8:	1821883a 	mov	r16,r3
   24ebc:	e004943a 	slli	r2,fp,16
   24ec0:	1404b03a 	or	r2,r2,r16
   24ec4:	003f9706 	br	24d24 <__alt_data_end+0xfffe6524>
   24ec8:	018dc83a 	sub	r6,zero,r6
   24ecc:	3004c03a 	cmpne	r2,r6,zero
   24ed0:	01cfc83a 	sub	r7,zero,r7
   24ed4:	0462303a 	nor	r17,zero,r17
   24ed8:	388fc83a 	sub	r7,r7,r2
   24edc:	003f4606 	br	24bf8 <__alt_data_end+0xfffe63f8>
   24ee0:	0105c83a 	sub	r2,zero,r4
   24ee4:	1006c03a 	cmpne	r3,r2,zero
   24ee8:	014bc83a 	sub	r5,zero,r5
   24eec:	1027883a 	mov	r19,r2
   24ef0:	28e1c83a 	sub	r16,r5,r3
   24ef4:	047fffc4 	movi	r17,-1
   24ef8:	003f3e06 	br	24bf4 <__alt_data_end+0xfffe63f4>
   24efc:	00803fc4 	movi	r2,255
   24f00:	15c5803a 	cmpltu	r2,r2,r23
   24f04:	100490fa 	slli	r2,r2,3
   24f08:	003fb606 	br	24de4 <__alt_data_end+0xfffe65e4>
   24f0c:	00803fc4 	movi	r2,255
   24f10:	1185803a 	cmpltu	r2,r2,r6
   24f14:	100490fa 	slli	r2,r2,3
   24f18:	003f4206 	br	24c24 <__alt_data_end+0xfffe6424>
   24f1c:	00803fc4 	movi	r2,255
   24f20:	11c5803a 	cmpltu	r2,r2,r7
   24f24:	100490fa 	slli	r2,r2,3
   24f28:	003f9606 	br	24d84 <__alt_data_end+0xfffe6584>
   24f2c:	b9ae983a 	sll	r23,r23,r6
   24f30:	80a8d83a 	srl	r20,r16,r2
   24f34:	81a0983a 	sll	r16,r16,r6
   24f38:	b82cd43a 	srli	r22,r23,16
   24f3c:	9884d83a 	srl	r2,r19,r2
   24f40:	a009883a 	mov	r4,r20
   24f44:	b00b883a 	mov	r5,r22
   24f48:	99a4983a 	sll	r18,r19,r6
   24f4c:	1438b03a 	or	fp,r2,r16
   24f50:	0025f2c0 	call	25f2c <__umodsi3>
   24f54:	a009883a 	mov	r4,r20
   24f58:	b00b883a 	mov	r5,r22
   24f5c:	1027883a 	mov	r19,r2
   24f60:	bd7fffcc 	andi	r21,r23,65535
   24f64:	0025ec80 	call	25ec8 <__udivsi3>
   24f68:	a809883a 	mov	r4,r21
   24f6c:	100b883a 	mov	r5,r2
   24f70:	1029883a 	mov	r20,r2
   24f74:	0025f840 	call	25f84 <__mulsi3>
   24f78:	9826943a 	slli	r19,r19,16
   24f7c:	e008d43a 	srli	r4,fp,16
   24f80:	24c8b03a 	or	r4,r4,r19
   24f84:	2080062e 	bgeu	r4,r2,24fa0 <__divdi3+0x3e8>
   24f88:	25c9883a 	add	r4,r4,r23
   24f8c:	a0ffffc4 	addi	r3,r20,-1
   24f90:	25c09336 	bltu	r4,r23,251e0 <__divdi3+0x628>
   24f94:	2080922e 	bgeu	r4,r2,251e0 <__divdi3+0x628>
   24f98:	a53fff84 	addi	r20,r20,-2
   24f9c:	25c9883a 	add	r4,r4,r23
   24fa0:	20a1c83a 	sub	r16,r4,r2
   24fa4:	b00b883a 	mov	r5,r22
   24fa8:	8009883a 	mov	r4,r16
   24fac:	0025f2c0 	call	25f2c <__umodsi3>
   24fb0:	b00b883a 	mov	r5,r22
   24fb4:	8009883a 	mov	r4,r16
   24fb8:	1027883a 	mov	r19,r2
   24fbc:	0025ec80 	call	25ec8 <__udivsi3>
   24fc0:	a809883a 	mov	r4,r21
   24fc4:	100b883a 	mov	r5,r2
   24fc8:	9826943a 	slli	r19,r19,16
   24fcc:	d8800215 	stw	r2,8(sp)
   24fd0:	0025f840 	call	25f84 <__mulsi3>
   24fd4:	e13fffcc 	andi	r4,fp,65535
   24fd8:	24c8b03a 	or	r4,r4,r19
   24fdc:	d8c00217 	ldw	r3,8(sp)
   24fe0:	2080062e 	bgeu	r4,r2,24ffc <__divdi3+0x444>
   24fe4:	25c9883a 	add	r4,r4,r23
   24fe8:	197fffc4 	addi	r5,r3,-1
   24fec:	25c07836 	bltu	r4,r23,251d0 <__divdi3+0x618>
   24ff0:	2080772e 	bgeu	r4,r2,251d0 <__divdi3+0x618>
   24ff4:	18ffff84 	addi	r3,r3,-2
   24ff8:	25c9883a 	add	r4,r4,r23
   24ffc:	a028943a 	slli	r20,r20,16
   25000:	20a1c83a 	sub	r16,r4,r2
   25004:	a0e8b03a 	or	r20,r20,r3
   25008:	003f8306 	br	24e18 <__alt_data_end+0xfffe6618>
   2500c:	3f0e983a 	sll	r7,r7,fp
   25010:	3086d83a 	srl	r3,r6,r2
   25014:	80a8d83a 	srl	r20,r16,r2
   25018:	9884d83a 	srl	r2,r19,r2
   2501c:	38ecb03a 	or	r22,r7,r3
   25020:	b024d43a 	srli	r18,r22,16
   25024:	8706983a 	sll	r3,r16,fp
   25028:	370c983a 	sll	r6,r6,fp
   2502c:	a009883a 	mov	r4,r20
   25030:	10c4b03a 	or	r2,r2,r3
   25034:	900b883a 	mov	r5,r18
   25038:	d9800015 	stw	r6,0(sp)
   2503c:	d8800115 	stw	r2,4(sp)
   25040:	0025f2c0 	call	25f2c <__umodsi3>
   25044:	900b883a 	mov	r5,r18
   25048:	a009883a 	mov	r4,r20
   2504c:	102b883a 	mov	r21,r2
   25050:	b5ffffcc 	andi	r23,r22,65535
   25054:	0025ec80 	call	25ec8 <__udivsi3>
   25058:	b809883a 	mov	r4,r23
   2505c:	100b883a 	mov	r5,r2
   25060:	1021883a 	mov	r16,r2
   25064:	0025f840 	call	25f84 <__mulsi3>
   25068:	d9000117 	ldw	r4,4(sp)
   2506c:	a82a943a 	slli	r21,r21,16
   25070:	2006d43a 	srli	r3,r4,16
   25074:	1d46b03a 	or	r3,r3,r21
   25078:	1880062e 	bgeu	r3,r2,25094 <__divdi3+0x4dc>
   2507c:	1d87883a 	add	r3,r3,r22
   25080:	813fffc4 	addi	r4,r16,-1
   25084:	1d805436 	bltu	r3,r22,251d8 <__divdi3+0x620>
   25088:	1880532e 	bgeu	r3,r2,251d8 <__divdi3+0x620>
   2508c:	843fff84 	addi	r16,r16,-2
   25090:	1d87883a 	add	r3,r3,r22
   25094:	18a9c83a 	sub	r20,r3,r2
   25098:	900b883a 	mov	r5,r18
   2509c:	a009883a 	mov	r4,r20
   250a0:	0025f2c0 	call	25f2c <__umodsi3>
   250a4:	900b883a 	mov	r5,r18
   250a8:	a009883a 	mov	r4,r20
   250ac:	102b883a 	mov	r21,r2
   250b0:	0025ec80 	call	25ec8 <__udivsi3>
   250b4:	b809883a 	mov	r4,r23
   250b8:	100b883a 	mov	r5,r2
   250bc:	1025883a 	mov	r18,r2
   250c0:	0025f840 	call	25f84 <__mulsi3>
   250c4:	d9000117 	ldw	r4,4(sp)
   250c8:	a82a943a 	slli	r21,r21,16
   250cc:	20ffffcc 	andi	r3,r4,65535
   250d0:	1d46b03a 	or	r3,r3,r21
   250d4:	1880062e 	bgeu	r3,r2,250f0 <__divdi3+0x538>
   250d8:	1d87883a 	add	r3,r3,r22
   250dc:	913fffc4 	addi	r4,r18,-1
   250e0:	1d803936 	bltu	r3,r22,251c8 <__divdi3+0x610>
   250e4:	1880382e 	bgeu	r3,r2,251c8 <__divdi3+0x610>
   250e8:	94bfff84 	addi	r18,r18,-2
   250ec:	1d87883a 	add	r3,r3,r22
   250f0:	8010943a 	slli	r8,r16,16
   250f4:	d9000017 	ldw	r4,0(sp)
   250f8:	18a1c83a 	sub	r16,r3,r2
   250fc:	44a8b03a 	or	r20,r8,r18
   25100:	257fffcc 	andi	r21,r4,65535
   25104:	a024d43a 	srli	r18,r20,16
   25108:	a5ffffcc 	andi	r23,r20,65535
   2510c:	202cd43a 	srli	r22,r4,16
   25110:	a80b883a 	mov	r5,r21
   25114:	b809883a 	mov	r4,r23
   25118:	0025f840 	call	25f84 <__mulsi3>
   2511c:	a80b883a 	mov	r5,r21
   25120:	9009883a 	mov	r4,r18
   25124:	d8800215 	stw	r2,8(sp)
   25128:	0025f840 	call	25f84 <__mulsi3>
   2512c:	9009883a 	mov	r4,r18
   25130:	b00b883a 	mov	r5,r22
   25134:	102b883a 	mov	r21,r2
   25138:	0025f840 	call	25f84 <__mulsi3>
   2513c:	b00b883a 	mov	r5,r22
   25140:	b809883a 	mov	r4,r23
   25144:	1025883a 	mov	r18,r2
   25148:	0025f840 	call	25f84 <__mulsi3>
   2514c:	d9800217 	ldw	r6,8(sp)
   25150:	1545883a 	add	r2,r2,r21
   25154:	3006d43a 	srli	r3,r6,16
   25158:	1885883a 	add	r2,r3,r2
   2515c:	1540022e 	bgeu	r2,r21,25168 <__divdi3+0x5b0>
   25160:	00c00074 	movhi	r3,1
   25164:	90e5883a 	add	r18,r18,r3
   25168:	1006d43a 	srli	r3,r2,16
   2516c:	1ca5883a 	add	r18,r3,r18
   25170:	84800936 	bltu	r16,r18,25198 <__divdi3+0x5e0>
   25174:	84800326 	beq	r16,r18,25184 <__divdi3+0x5cc>
   25178:	a005883a 	mov	r2,r20
   2517c:	0029883a 	mov	r20,zero
   25180:	003ee806 	br	24d24 <__alt_data_end+0xfffe6524>
   25184:	1006943a 	slli	r3,r2,16
   25188:	9f04983a 	sll	r2,r19,fp
   2518c:	31bfffcc 	andi	r6,r6,65535
   25190:	1987883a 	add	r3,r3,r6
   25194:	10fff82e 	bgeu	r2,r3,25178 <__alt_data_end+0xfffe6978>
   25198:	a0bfffc4 	addi	r2,r20,-1
   2519c:	0029883a 	mov	r20,zero
   251a0:	003ee006 	br	24d24 <__alt_data_end+0xfffe6524>
   251a4:	00800604 	movi	r2,24
   251a8:	003f0e06 	br	24de4 <__alt_data_end+0xfffe65e4>
   251ac:	00800604 	movi	r2,24
   251b0:	003ef406 	br	24d84 <__alt_data_end+0xfffe6584>
   251b4:	00800604 	movi	r2,24
   251b8:	003e9a06 	br	24c24 <__alt_data_end+0xfffe6424>
   251bc:	0029883a 	mov	r20,zero
   251c0:	00800044 	movi	r2,1
   251c4:	003ed706 	br	24d24 <__alt_data_end+0xfffe6524>
   251c8:	2025883a 	mov	r18,r4
   251cc:	003fc806 	br	250f0 <__alt_data_end+0xfffe68f0>
   251d0:	2807883a 	mov	r3,r5
   251d4:	003f8906 	br	24ffc <__alt_data_end+0xfffe67fc>
   251d8:	2021883a 	mov	r16,r4
   251dc:	003fad06 	br	25094 <__alt_data_end+0xfffe6894>
   251e0:	1829883a 	mov	r20,r3
   251e4:	003f6e06 	br	24fa0 <__alt_data_end+0xfffe67a0>
   251e8:	843fff84 	addi	r16,r16,-2
   251ec:	003f3306 	br	24ebc <__alt_data_end+0xfffe66bc>
   251f0:	843fff84 	addi	r16,r16,-2
   251f4:	003ec406 	br	24d08 <__alt_data_end+0xfffe6508>
   251f8:	b5bfff84 	addi	r22,r22,-2
   251fc:	1dc7883a 	add	r3,r3,r23
   25200:	003eac06 	br	24cb4 <__alt_data_end+0xfffe64b4>
   25204:	e73fff84 	addi	fp,fp,-2
   25208:	3dcf883a 	add	r7,r7,r23
   2520c:	003f1606 	br	24e68 <__alt_data_end+0xfffe6668>

00025210 <__udivdi3>:
   25210:	defff404 	addi	sp,sp,-48
   25214:	dcc00515 	stw	r19,20(sp)
   25218:	dc000215 	stw	r16,8(sp)
   2521c:	dfc00b15 	stw	ra,44(sp)
   25220:	df000a15 	stw	fp,40(sp)
   25224:	ddc00915 	stw	r23,36(sp)
   25228:	dd800815 	stw	r22,32(sp)
   2522c:	dd400715 	stw	r21,28(sp)
   25230:	dd000615 	stw	r20,24(sp)
   25234:	dc800415 	stw	r18,16(sp)
   25238:	dc400315 	stw	r17,12(sp)
   2523c:	2027883a 	mov	r19,r4
   25240:	2821883a 	mov	r16,r5
   25244:	3800461e 	bne	r7,zero,25360 <__udivdi3+0x150>
   25248:	3023883a 	mov	r17,r6
   2524c:	2025883a 	mov	r18,r4
   25250:	2980572e 	bgeu	r5,r6,253b0 <__udivdi3+0x1a0>
   25254:	00bfffd4 	movui	r2,65535
   25258:	282d883a 	mov	r22,r5
   2525c:	1180b236 	bltu	r2,r6,25528 <__udivdi3+0x318>
   25260:	00803fc4 	movi	r2,255
   25264:	1185803a 	cmpltu	r2,r2,r6
   25268:	100490fa 	slli	r2,r2,3
   2526c:	3086d83a 	srl	r3,r6,r2
   25270:	010000f4 	movhi	r4,3
   25274:	2129e684 	addi	r4,r4,-22630
   25278:	20c7883a 	add	r3,r4,r3
   2527c:	18c00003 	ldbu	r3,0(r3)
   25280:	1885883a 	add	r2,r3,r2
   25284:	00c00804 	movi	r3,32
   25288:	1887c83a 	sub	r3,r3,r2
   2528c:	18000526 	beq	r3,zero,252a4 <__udivdi3+0x94>
   25290:	80e0983a 	sll	r16,r16,r3
   25294:	9884d83a 	srl	r2,r19,r2
   25298:	30e2983a 	sll	r17,r6,r3
   2529c:	98e4983a 	sll	r18,r19,r3
   252a0:	142cb03a 	or	r22,r2,r16
   252a4:	882ad43a 	srli	r21,r17,16
   252a8:	b009883a 	mov	r4,r22
   252ac:	8d3fffcc 	andi	r20,r17,65535
   252b0:	a80b883a 	mov	r5,r21
   252b4:	0025f2c0 	call	25f2c <__umodsi3>
   252b8:	b009883a 	mov	r4,r22
   252bc:	a80b883a 	mov	r5,r21
   252c0:	1027883a 	mov	r19,r2
   252c4:	0025ec80 	call	25ec8 <__udivsi3>
   252c8:	100b883a 	mov	r5,r2
   252cc:	a009883a 	mov	r4,r20
   252d0:	102d883a 	mov	r22,r2
   252d4:	0025f840 	call	25f84 <__mulsi3>
   252d8:	9826943a 	slli	r19,r19,16
   252dc:	9006d43a 	srli	r3,r18,16
   252e0:	1cc6b03a 	or	r3,r3,r19
   252e4:	1880052e 	bgeu	r3,r2,252fc <__udivdi3+0xec>
   252e8:	1c47883a 	add	r3,r3,r17
   252ec:	b13fffc4 	addi	r4,r22,-1
   252f0:	1c400136 	bltu	r3,r17,252f8 <__udivdi3+0xe8>
   252f4:	18814236 	bltu	r3,r2,25800 <__udivdi3+0x5f0>
   252f8:	202d883a 	mov	r22,r4
   252fc:	18a1c83a 	sub	r16,r3,r2
   25300:	8009883a 	mov	r4,r16
   25304:	a80b883a 	mov	r5,r21
   25308:	0025f2c0 	call	25f2c <__umodsi3>
   2530c:	1027883a 	mov	r19,r2
   25310:	8009883a 	mov	r4,r16
   25314:	a80b883a 	mov	r5,r21
   25318:	9826943a 	slli	r19,r19,16
   2531c:	0025ec80 	call	25ec8 <__udivsi3>
   25320:	100b883a 	mov	r5,r2
   25324:	a009883a 	mov	r4,r20
   25328:	94bfffcc 	andi	r18,r18,65535
   2532c:	1021883a 	mov	r16,r2
   25330:	94e4b03a 	or	r18,r18,r19
   25334:	0025f840 	call	25f84 <__mulsi3>
   25338:	9080052e 	bgeu	r18,r2,25350 <__udivdi3+0x140>
   2533c:	8ca5883a 	add	r18,r17,r18
   25340:	80ffffc4 	addi	r3,r16,-1
   25344:	94410c36 	bltu	r18,r17,25778 <__udivdi3+0x568>
   25348:	90810b2e 	bgeu	r18,r2,25778 <__udivdi3+0x568>
   2534c:	843fff84 	addi	r16,r16,-2
   25350:	b004943a 	slli	r2,r22,16
   25354:	0007883a 	mov	r3,zero
   25358:	1404b03a 	or	r2,r2,r16
   2535c:	00005e06 	br	254d8 <__udivdi3+0x2c8>
   25360:	29c05b36 	bltu	r5,r7,254d0 <__udivdi3+0x2c0>
   25364:	00bfffd4 	movui	r2,65535
   25368:	11c0672e 	bgeu	r2,r7,25508 <__udivdi3+0x2f8>
   2536c:	00804034 	movhi	r2,256
   25370:	10bfffc4 	addi	r2,r2,-1
   25374:	11c10a36 	bltu	r2,r7,257a0 <__udivdi3+0x590>
   25378:	00800404 	movi	r2,16
   2537c:	3886d83a 	srl	r3,r7,r2
   25380:	010000f4 	movhi	r4,3
   25384:	2129e684 	addi	r4,r4,-22630
   25388:	20c7883a 	add	r3,r4,r3
   2538c:	18c00003 	ldbu	r3,0(r3)
   25390:	05c00804 	movi	r23,32
   25394:	1885883a 	add	r2,r3,r2
   25398:	b8afc83a 	sub	r23,r23,r2
   2539c:	b800671e 	bne	r23,zero,2553c <__udivdi3+0x32c>
   253a0:	3c010536 	bltu	r7,r16,257b8 <__udivdi3+0x5a8>
   253a4:	9985403a 	cmpgeu	r2,r19,r6
   253a8:	0007883a 	mov	r3,zero
   253ac:	00004a06 	br	254d8 <__udivdi3+0x2c8>
   253b0:	3000041e 	bne	r6,zero,253c4 <__udivdi3+0x1b4>
   253b4:	000b883a 	mov	r5,zero
   253b8:	01000044 	movi	r4,1
   253bc:	0025ec80 	call	25ec8 <__udivsi3>
   253c0:	1023883a 	mov	r17,r2
   253c4:	00bfffd4 	movui	r2,65535
   253c8:	1440532e 	bgeu	r2,r17,25518 <__udivdi3+0x308>
   253cc:	00804034 	movhi	r2,256
   253d0:	10bfffc4 	addi	r2,r2,-1
   253d4:	1440f436 	bltu	r2,r17,257a8 <__udivdi3+0x598>
   253d8:	00800404 	movi	r2,16
   253dc:	8886d83a 	srl	r3,r17,r2
   253e0:	010000f4 	movhi	r4,3
   253e4:	2129e684 	addi	r4,r4,-22630
   253e8:	20c7883a 	add	r3,r4,r3
   253ec:	18c00003 	ldbu	r3,0(r3)
   253f0:	1885883a 	add	r2,r3,r2
   253f4:	00c00804 	movi	r3,32
   253f8:	1887c83a 	sub	r3,r3,r2
   253fc:	1800a51e 	bne	r3,zero,25694 <__udivdi3+0x484>
   25400:	882ad43a 	srli	r21,r17,16
   25404:	8461c83a 	sub	r16,r16,r17
   25408:	8d3fffcc 	andi	r20,r17,65535
   2540c:	00c00044 	movi	r3,1
   25410:	a80b883a 	mov	r5,r21
   25414:	8009883a 	mov	r4,r16
   25418:	d8c00115 	stw	r3,4(sp)
   2541c:	0025f2c0 	call	25f2c <__umodsi3>
   25420:	a80b883a 	mov	r5,r21
   25424:	8009883a 	mov	r4,r16
   25428:	1027883a 	mov	r19,r2
   2542c:	0025ec80 	call	25ec8 <__udivsi3>
   25430:	a00b883a 	mov	r5,r20
   25434:	1009883a 	mov	r4,r2
   25438:	102d883a 	mov	r22,r2
   2543c:	0025f840 	call	25f84 <__mulsi3>
   25440:	9826943a 	slli	r19,r19,16
   25444:	900ed43a 	srli	r7,r18,16
   25448:	d8c00117 	ldw	r3,4(sp)
   2544c:	3cceb03a 	or	r7,r7,r19
   25450:	3880052e 	bgeu	r7,r2,25468 <__udivdi3+0x258>
   25454:	3c4f883a 	add	r7,r7,r17
   25458:	b13fffc4 	addi	r4,r22,-1
   2545c:	3c400136 	bltu	r7,r17,25464 <__udivdi3+0x254>
   25460:	3880e436 	bltu	r7,r2,257f4 <__udivdi3+0x5e4>
   25464:	202d883a 	mov	r22,r4
   25468:	38a1c83a 	sub	r16,r7,r2
   2546c:	8009883a 	mov	r4,r16
   25470:	a80b883a 	mov	r5,r21
   25474:	d8c00115 	stw	r3,4(sp)
   25478:	0025f2c0 	call	25f2c <__umodsi3>
   2547c:	1027883a 	mov	r19,r2
   25480:	8009883a 	mov	r4,r16
   25484:	a80b883a 	mov	r5,r21
   25488:	9826943a 	slli	r19,r19,16
   2548c:	0025ec80 	call	25ec8 <__udivsi3>
   25490:	a00b883a 	mov	r5,r20
   25494:	1009883a 	mov	r4,r2
   25498:	94bfffcc 	andi	r18,r18,65535
   2549c:	1021883a 	mov	r16,r2
   254a0:	94e4b03a 	or	r18,r18,r19
   254a4:	0025f840 	call	25f84 <__mulsi3>
   254a8:	d8c00117 	ldw	r3,4(sp)
   254ac:	9080052e 	bgeu	r18,r2,254c4 <__udivdi3+0x2b4>
   254b0:	8ca5883a 	add	r18,r17,r18
   254b4:	813fffc4 	addi	r4,r16,-1
   254b8:	9440ad36 	bltu	r18,r17,25770 <__udivdi3+0x560>
   254bc:	9080ac2e 	bgeu	r18,r2,25770 <__udivdi3+0x560>
   254c0:	843fff84 	addi	r16,r16,-2
   254c4:	b004943a 	slli	r2,r22,16
   254c8:	1404b03a 	or	r2,r2,r16
   254cc:	00000206 	br	254d8 <__udivdi3+0x2c8>
   254d0:	0007883a 	mov	r3,zero
   254d4:	0005883a 	mov	r2,zero
   254d8:	dfc00b17 	ldw	ra,44(sp)
   254dc:	df000a17 	ldw	fp,40(sp)
   254e0:	ddc00917 	ldw	r23,36(sp)
   254e4:	dd800817 	ldw	r22,32(sp)
   254e8:	dd400717 	ldw	r21,28(sp)
   254ec:	dd000617 	ldw	r20,24(sp)
   254f0:	dcc00517 	ldw	r19,20(sp)
   254f4:	dc800417 	ldw	r18,16(sp)
   254f8:	dc400317 	ldw	r17,12(sp)
   254fc:	dc000217 	ldw	r16,8(sp)
   25500:	dec00c04 	addi	sp,sp,48
   25504:	f800283a 	ret
   25508:	00803fc4 	movi	r2,255
   2550c:	11c5803a 	cmpltu	r2,r2,r7
   25510:	100490fa 	slli	r2,r2,3
   25514:	003f9906 	br	2537c <__alt_data_end+0xfffe6b7c>
   25518:	00803fc4 	movi	r2,255
   2551c:	1445803a 	cmpltu	r2,r2,r17
   25520:	100490fa 	slli	r2,r2,3
   25524:	003fad06 	br	253dc <__alt_data_end+0xfffe6bdc>
   25528:	00804034 	movhi	r2,256
   2552c:	10bfffc4 	addi	r2,r2,-1
   25530:	11809f36 	bltu	r2,r6,257b0 <__udivdi3+0x5a0>
   25534:	00800404 	movi	r2,16
   25538:	003f4c06 	br	2526c <__alt_data_end+0xfffe6a6c>
   2553c:	3dce983a 	sll	r7,r7,r23
   25540:	30b8d83a 	srl	fp,r6,r2
   25544:	80a2d83a 	srl	r17,r16,r2
   25548:	35cc983a 	sll	r6,r6,r23
   2554c:	3f38b03a 	or	fp,r7,fp
   25550:	e024d43a 	srli	r18,fp,16
   25554:	9884d83a 	srl	r2,r19,r2
   25558:	85e0983a 	sll	r16,r16,r23
   2555c:	8809883a 	mov	r4,r17
   25560:	900b883a 	mov	r5,r18
   25564:	d9800015 	stw	r6,0(sp)
   25568:	1420b03a 	or	r16,r2,r16
   2556c:	0025f2c0 	call	25f2c <__umodsi3>
   25570:	900b883a 	mov	r5,r18
   25574:	8809883a 	mov	r4,r17
   25578:	1029883a 	mov	r20,r2
   2557c:	e5bfffcc 	andi	r22,fp,65535
   25580:	0025ec80 	call	25ec8 <__udivsi3>
   25584:	100b883a 	mov	r5,r2
   25588:	b009883a 	mov	r4,r22
   2558c:	102b883a 	mov	r21,r2
   25590:	0025f840 	call	25f84 <__mulsi3>
   25594:	a028943a 	slli	r20,r20,16
   25598:	8006d43a 	srli	r3,r16,16
   2559c:	1d06b03a 	or	r3,r3,r20
   255a0:	1880042e 	bgeu	r3,r2,255b4 <__udivdi3+0x3a4>
   255a4:	1f07883a 	add	r3,r3,fp
   255a8:	a93fffc4 	addi	r4,r21,-1
   255ac:	1f00892e 	bgeu	r3,fp,257d4 <__udivdi3+0x5c4>
   255b0:	202b883a 	mov	r21,r4
   255b4:	18a3c83a 	sub	r17,r3,r2
   255b8:	8809883a 	mov	r4,r17
   255bc:	900b883a 	mov	r5,r18
   255c0:	0025f2c0 	call	25f2c <__umodsi3>
   255c4:	1029883a 	mov	r20,r2
   255c8:	8809883a 	mov	r4,r17
   255cc:	900b883a 	mov	r5,r18
   255d0:	a028943a 	slli	r20,r20,16
   255d4:	0025ec80 	call	25ec8 <__udivsi3>
   255d8:	100b883a 	mov	r5,r2
   255dc:	b009883a 	mov	r4,r22
   255e0:	843fffcc 	andi	r16,r16,65535
   255e4:	1023883a 	mov	r17,r2
   255e8:	8520b03a 	or	r16,r16,r20
   255ec:	0025f840 	call	25f84 <__mulsi3>
   255f0:	8080042e 	bgeu	r16,r2,25604 <__udivdi3+0x3f4>
   255f4:	8721883a 	add	r16,r16,fp
   255f8:	88ffffc4 	addi	r3,r17,-1
   255fc:	8700712e 	bgeu	r16,fp,257c4 <__udivdi3+0x5b4>
   25600:	1823883a 	mov	r17,r3
   25604:	a80e943a 	slli	r7,r21,16
   25608:	d8c00017 	ldw	r3,0(sp)
   2560c:	80a1c83a 	sub	r16,r16,r2
   25610:	3c64b03a 	or	r18,r7,r17
   25614:	1d3fffcc 	andi	r20,r3,65535
   25618:	9022d43a 	srli	r17,r18,16
   2561c:	95bfffcc 	andi	r22,r18,65535
   25620:	a00b883a 	mov	r5,r20
   25624:	b009883a 	mov	r4,r22
   25628:	182ad43a 	srli	r21,r3,16
   2562c:	0025f840 	call	25f84 <__mulsi3>
   25630:	a00b883a 	mov	r5,r20
   25634:	8809883a 	mov	r4,r17
   25638:	1039883a 	mov	fp,r2
   2563c:	0025f840 	call	25f84 <__mulsi3>
   25640:	8809883a 	mov	r4,r17
   25644:	a80b883a 	mov	r5,r21
   25648:	1029883a 	mov	r20,r2
   2564c:	0025f840 	call	25f84 <__mulsi3>
   25650:	a80b883a 	mov	r5,r21
   25654:	b009883a 	mov	r4,r22
   25658:	1023883a 	mov	r17,r2
   2565c:	0025f840 	call	25f84 <__mulsi3>
   25660:	e006d43a 	srli	r3,fp,16
   25664:	1505883a 	add	r2,r2,r20
   25668:	1887883a 	add	r3,r3,r2
   2566c:	1d00022e 	bgeu	r3,r20,25678 <__udivdi3+0x468>
   25670:	00800074 	movhi	r2,1
   25674:	88a3883a 	add	r17,r17,r2
   25678:	1804d43a 	srli	r2,r3,16
   2567c:	1463883a 	add	r17,r2,r17
   25680:	84404436 	bltu	r16,r17,25794 <__udivdi3+0x584>
   25684:	84403e26 	beq	r16,r17,25780 <__udivdi3+0x570>
   25688:	9005883a 	mov	r2,r18
   2568c:	0007883a 	mov	r3,zero
   25690:	003f9106 	br	254d8 <__alt_data_end+0xfffe6cd8>
   25694:	88e2983a 	sll	r17,r17,r3
   25698:	80aed83a 	srl	r23,r16,r2
   2569c:	80e0983a 	sll	r16,r16,r3
   256a0:	882ad43a 	srli	r21,r17,16
   256a4:	9884d83a 	srl	r2,r19,r2
   256a8:	b809883a 	mov	r4,r23
   256ac:	a80b883a 	mov	r5,r21
   256b0:	98e4983a 	sll	r18,r19,r3
   256b4:	142cb03a 	or	r22,r2,r16
   256b8:	0025f2c0 	call	25f2c <__umodsi3>
   256bc:	b809883a 	mov	r4,r23
   256c0:	a80b883a 	mov	r5,r21
   256c4:	1027883a 	mov	r19,r2
   256c8:	8d3fffcc 	andi	r20,r17,65535
   256cc:	0025ec80 	call	25ec8 <__udivsi3>
   256d0:	a009883a 	mov	r4,r20
   256d4:	100b883a 	mov	r5,r2
   256d8:	102f883a 	mov	r23,r2
   256dc:	0025f840 	call	25f84 <__mulsi3>
   256e0:	9826943a 	slli	r19,r19,16
   256e4:	b008d43a 	srli	r4,r22,16
   256e8:	24c8b03a 	or	r4,r4,r19
   256ec:	2080062e 	bgeu	r4,r2,25708 <__udivdi3+0x4f8>
   256f0:	2449883a 	add	r4,r4,r17
   256f4:	b8ffffc4 	addi	r3,r23,-1
   256f8:	24403c36 	bltu	r4,r17,257ec <__udivdi3+0x5dc>
   256fc:	20803b2e 	bgeu	r4,r2,257ec <__udivdi3+0x5dc>
   25700:	bdffff84 	addi	r23,r23,-2
   25704:	2449883a 	add	r4,r4,r17
   25708:	20a1c83a 	sub	r16,r4,r2
   2570c:	a80b883a 	mov	r5,r21
   25710:	8009883a 	mov	r4,r16
   25714:	0025f2c0 	call	25f2c <__umodsi3>
   25718:	a80b883a 	mov	r5,r21
   2571c:	8009883a 	mov	r4,r16
   25720:	1027883a 	mov	r19,r2
   25724:	0025ec80 	call	25ec8 <__udivsi3>
   25728:	a009883a 	mov	r4,r20
   2572c:	100b883a 	mov	r5,r2
   25730:	9826943a 	slli	r19,r19,16
   25734:	1039883a 	mov	fp,r2
   25738:	0025f840 	call	25f84 <__mulsi3>
   2573c:	b13fffcc 	andi	r4,r22,65535
   25740:	24c8b03a 	or	r4,r4,r19
   25744:	2080062e 	bgeu	r4,r2,25760 <__udivdi3+0x550>
   25748:	2449883a 	add	r4,r4,r17
   2574c:	e0ffffc4 	addi	r3,fp,-1
   25750:	24402436 	bltu	r4,r17,257e4 <__udivdi3+0x5d4>
   25754:	2080232e 	bgeu	r4,r2,257e4 <__udivdi3+0x5d4>
   25758:	e73fff84 	addi	fp,fp,-2
   2575c:	2449883a 	add	r4,r4,r17
   25760:	b82e943a 	slli	r23,r23,16
   25764:	20a1c83a 	sub	r16,r4,r2
   25768:	bf06b03a 	or	r3,r23,fp
   2576c:	003f2806 	br	25410 <__alt_data_end+0xfffe6c10>
   25770:	2021883a 	mov	r16,r4
   25774:	003f5306 	br	254c4 <__alt_data_end+0xfffe6cc4>
   25778:	1821883a 	mov	r16,r3
   2577c:	003ef406 	br	25350 <__alt_data_end+0xfffe6b50>
   25780:	1806943a 	slli	r3,r3,16
   25784:	9de6983a 	sll	r19,r19,r23
   25788:	e73fffcc 	andi	fp,fp,65535
   2578c:	1f07883a 	add	r3,r3,fp
   25790:	98ffbd2e 	bgeu	r19,r3,25688 <__alt_data_end+0xfffe6e88>
   25794:	90bfffc4 	addi	r2,r18,-1
   25798:	0007883a 	mov	r3,zero
   2579c:	003f4e06 	br	254d8 <__alt_data_end+0xfffe6cd8>
   257a0:	00800604 	movi	r2,24
   257a4:	003ef506 	br	2537c <__alt_data_end+0xfffe6b7c>
   257a8:	00800604 	movi	r2,24
   257ac:	003f0b06 	br	253dc <__alt_data_end+0xfffe6bdc>
   257b0:	00800604 	movi	r2,24
   257b4:	003ead06 	br	2526c <__alt_data_end+0xfffe6a6c>
   257b8:	0007883a 	mov	r3,zero
   257bc:	00800044 	movi	r2,1
   257c0:	003f4506 	br	254d8 <__alt_data_end+0xfffe6cd8>
   257c4:	80bf8e2e 	bgeu	r16,r2,25600 <__alt_data_end+0xfffe6e00>
   257c8:	8c7fff84 	addi	r17,r17,-2
   257cc:	8721883a 	add	r16,r16,fp
   257d0:	003f8c06 	br	25604 <__alt_data_end+0xfffe6e04>
   257d4:	18bf762e 	bgeu	r3,r2,255b0 <__alt_data_end+0xfffe6db0>
   257d8:	ad7fff84 	addi	r21,r21,-2
   257dc:	1f07883a 	add	r3,r3,fp
   257e0:	003f7406 	br	255b4 <__alt_data_end+0xfffe6db4>
   257e4:	1839883a 	mov	fp,r3
   257e8:	003fdd06 	br	25760 <__alt_data_end+0xfffe6f60>
   257ec:	182f883a 	mov	r23,r3
   257f0:	003fc506 	br	25708 <__alt_data_end+0xfffe6f08>
   257f4:	b5bfff84 	addi	r22,r22,-2
   257f8:	3c4f883a 	add	r7,r7,r17
   257fc:	003f1a06 	br	25468 <__alt_data_end+0xfffe6c68>
   25800:	b5bfff84 	addi	r22,r22,-2
   25804:	1c47883a 	add	r3,r3,r17
   25808:	003ebc06 	br	252fc <__alt_data_end+0xfffe6afc>

0002580c <__umoddi3>:
   2580c:	defff304 	addi	sp,sp,-52
   25810:	df000b15 	stw	fp,44(sp)
   25814:	dc400415 	stw	r17,16(sp)
   25818:	dc000315 	stw	r16,12(sp)
   2581c:	dfc00c15 	stw	ra,48(sp)
   25820:	ddc00a15 	stw	r23,40(sp)
   25824:	dd800915 	stw	r22,36(sp)
   25828:	dd400815 	stw	r21,32(sp)
   2582c:	dd000715 	stw	r20,28(sp)
   25830:	dcc00615 	stw	r19,24(sp)
   25834:	dc800515 	stw	r18,20(sp)
   25838:	2021883a 	mov	r16,r4
   2583c:	2823883a 	mov	r17,r5
   25840:	2839883a 	mov	fp,r5
   25844:	3800401e 	bne	r7,zero,25948 <__umoddi3+0x13c>
   25848:	3027883a 	mov	r19,r6
   2584c:	2029883a 	mov	r20,r4
   25850:	2980552e 	bgeu	r5,r6,259a8 <__umoddi3+0x19c>
   25854:	00bfffd4 	movui	r2,65535
   25858:	1180a236 	bltu	r2,r6,25ae4 <__umoddi3+0x2d8>
   2585c:	01003fc4 	movi	r4,255
   25860:	2189803a 	cmpltu	r4,r4,r6
   25864:	200890fa 	slli	r4,r4,3
   25868:	3104d83a 	srl	r2,r6,r4
   2586c:	00c000f4 	movhi	r3,3
   25870:	18e9e684 	addi	r3,r3,-22630
   25874:	1885883a 	add	r2,r3,r2
   25878:	10c00003 	ldbu	r3,0(r2)
   2587c:	00800804 	movi	r2,32
   25880:	1909883a 	add	r4,r3,r4
   25884:	1125c83a 	sub	r18,r2,r4
   25888:	90000526 	beq	r18,zero,258a0 <__umoddi3+0x94>
   2588c:	8ca2983a 	sll	r17,r17,r18
   25890:	8108d83a 	srl	r4,r16,r4
   25894:	34a6983a 	sll	r19,r6,r18
   25898:	84a8983a 	sll	r20,r16,r18
   2589c:	2478b03a 	or	fp,r4,r17
   258a0:	982cd43a 	srli	r22,r19,16
   258a4:	e009883a 	mov	r4,fp
   258a8:	9dffffcc 	andi	r23,r19,65535
   258ac:	b00b883a 	mov	r5,r22
   258b0:	0025f2c0 	call	25f2c <__umodsi3>
   258b4:	b00b883a 	mov	r5,r22
   258b8:	e009883a 	mov	r4,fp
   258bc:	102b883a 	mov	r21,r2
   258c0:	0025ec80 	call	25ec8 <__udivsi3>
   258c4:	100b883a 	mov	r5,r2
   258c8:	b809883a 	mov	r4,r23
   258cc:	0025f840 	call	25f84 <__mulsi3>
   258d0:	a82a943a 	slli	r21,r21,16
   258d4:	a006d43a 	srli	r3,r20,16
   258d8:	1d46b03a 	or	r3,r3,r21
   258dc:	1880032e 	bgeu	r3,r2,258ec <__umoddi3+0xe0>
   258e0:	1cc7883a 	add	r3,r3,r19
   258e4:	1cc00136 	bltu	r3,r19,258ec <__umoddi3+0xe0>
   258e8:	18813136 	bltu	r3,r2,25db0 <__umoddi3+0x5a4>
   258ec:	18a1c83a 	sub	r16,r3,r2
   258f0:	b00b883a 	mov	r5,r22
   258f4:	8009883a 	mov	r4,r16
   258f8:	0025f2c0 	call	25f2c <__umodsi3>
   258fc:	b00b883a 	mov	r5,r22
   25900:	8009883a 	mov	r4,r16
   25904:	1023883a 	mov	r17,r2
   25908:	0025ec80 	call	25ec8 <__udivsi3>
   2590c:	100b883a 	mov	r5,r2
   25910:	b809883a 	mov	r4,r23
   25914:	8822943a 	slli	r17,r17,16
   25918:	0025f840 	call	25f84 <__mulsi3>
   2591c:	a0ffffcc 	andi	r3,r20,65535
   25920:	1c46b03a 	or	r3,r3,r17
   25924:	1880042e 	bgeu	r3,r2,25938 <__umoddi3+0x12c>
   25928:	1cc7883a 	add	r3,r3,r19
   2592c:	1cc00236 	bltu	r3,r19,25938 <__umoddi3+0x12c>
   25930:	1880012e 	bgeu	r3,r2,25938 <__umoddi3+0x12c>
   25934:	1cc7883a 	add	r3,r3,r19
   25938:	1885c83a 	sub	r2,r3,r2
   2593c:	1484d83a 	srl	r2,r2,r18
   25940:	0007883a 	mov	r3,zero
   25944:	00005306 	br	25a94 <__umoddi3+0x288>
   25948:	29c05036 	bltu	r5,r7,25a8c <__umoddi3+0x280>
   2594c:	00bfffd4 	movui	r2,65535
   25950:	11c05c2e 	bgeu	r2,r7,25ac4 <__umoddi3+0x2b8>
   25954:	00804034 	movhi	r2,256
   25958:	10bfffc4 	addi	r2,r2,-1
   2595c:	11c10636 	bltu	r2,r7,25d78 <__umoddi3+0x56c>
   25960:	01000404 	movi	r4,16
   25964:	3904d83a 	srl	r2,r7,r4
   25968:	00c000f4 	movhi	r3,3
   2596c:	18e9e684 	addi	r3,r3,-22630
   25970:	1885883a 	add	r2,r3,r2
   25974:	14c00003 	ldbu	r19,0(r2)
   25978:	00c00804 	movi	r3,32
   2597c:	9927883a 	add	r19,r19,r4
   25980:	1ce9c83a 	sub	r20,r3,r19
   25984:	a0005c1e 	bne	r20,zero,25af8 <__umoddi3+0x2ec>
   25988:	3c400136 	bltu	r7,r17,25990 <__umoddi3+0x184>
   2598c:	81810a36 	bltu	r16,r6,25db8 <__umoddi3+0x5ac>
   25990:	8185c83a 	sub	r2,r16,r6
   25994:	89e3c83a 	sub	r17,r17,r7
   25998:	8089803a 	cmpltu	r4,r16,r2
   2599c:	8939c83a 	sub	fp,r17,r4
   259a0:	e007883a 	mov	r3,fp
   259a4:	00003b06 	br	25a94 <__umoddi3+0x288>
   259a8:	3000041e 	bne	r6,zero,259bc <__umoddi3+0x1b0>
   259ac:	000b883a 	mov	r5,zero
   259b0:	01000044 	movi	r4,1
   259b4:	0025ec80 	call	25ec8 <__udivsi3>
   259b8:	1027883a 	mov	r19,r2
   259bc:	00bfffd4 	movui	r2,65535
   259c0:	14c0442e 	bgeu	r2,r19,25ad4 <__umoddi3+0x2c8>
   259c4:	00804034 	movhi	r2,256
   259c8:	10bfffc4 	addi	r2,r2,-1
   259cc:	14c0ec36 	bltu	r2,r19,25d80 <__umoddi3+0x574>
   259d0:	00800404 	movi	r2,16
   259d4:	9886d83a 	srl	r3,r19,r2
   259d8:	010000f4 	movhi	r4,3
   259dc:	2129e684 	addi	r4,r4,-22630
   259e0:	20c7883a 	add	r3,r4,r3
   259e4:	18c00003 	ldbu	r3,0(r3)
   259e8:	1887883a 	add	r3,r3,r2
   259ec:	00800804 	movi	r2,32
   259f0:	10e5c83a 	sub	r18,r2,r3
   259f4:	9000ab1e 	bne	r18,zero,25ca4 <__umoddi3+0x498>
   259f8:	982cd43a 	srli	r22,r19,16
   259fc:	8ce3c83a 	sub	r17,r17,r19
   25a00:	9dffffcc 	andi	r23,r19,65535
   25a04:	b00b883a 	mov	r5,r22
   25a08:	8809883a 	mov	r4,r17
   25a0c:	0025f2c0 	call	25f2c <__umodsi3>
   25a10:	b00b883a 	mov	r5,r22
   25a14:	8809883a 	mov	r4,r17
   25a18:	102b883a 	mov	r21,r2
   25a1c:	0025ec80 	call	25ec8 <__udivsi3>
   25a20:	b80b883a 	mov	r5,r23
   25a24:	1009883a 	mov	r4,r2
   25a28:	0025f840 	call	25f84 <__mulsi3>
   25a2c:	a82a943a 	slli	r21,r21,16
   25a30:	a006d43a 	srli	r3,r20,16
   25a34:	1d46b03a 	or	r3,r3,r21
   25a38:	1880042e 	bgeu	r3,r2,25a4c <__umoddi3+0x240>
   25a3c:	1cc7883a 	add	r3,r3,r19
   25a40:	1cc00236 	bltu	r3,r19,25a4c <__umoddi3+0x240>
   25a44:	1880012e 	bgeu	r3,r2,25a4c <__umoddi3+0x240>
   25a48:	1cc7883a 	add	r3,r3,r19
   25a4c:	18a1c83a 	sub	r16,r3,r2
   25a50:	b00b883a 	mov	r5,r22
   25a54:	8009883a 	mov	r4,r16
   25a58:	0025f2c0 	call	25f2c <__umodsi3>
   25a5c:	1023883a 	mov	r17,r2
   25a60:	b00b883a 	mov	r5,r22
   25a64:	8009883a 	mov	r4,r16
   25a68:	0025ec80 	call	25ec8 <__udivsi3>
   25a6c:	8822943a 	slli	r17,r17,16
   25a70:	b80b883a 	mov	r5,r23
   25a74:	1009883a 	mov	r4,r2
   25a78:	0025f840 	call	25f84 <__mulsi3>
   25a7c:	a53fffcc 	andi	r20,r20,65535
   25a80:	a446b03a 	or	r3,r20,r17
   25a84:	18bfac2e 	bgeu	r3,r2,25938 <__alt_data_end+0xfffe7138>
   25a88:	003fa706 	br	25928 <__alt_data_end+0xfffe7128>
   25a8c:	2005883a 	mov	r2,r4
   25a90:	2807883a 	mov	r3,r5
   25a94:	dfc00c17 	ldw	ra,48(sp)
   25a98:	df000b17 	ldw	fp,44(sp)
   25a9c:	ddc00a17 	ldw	r23,40(sp)
   25aa0:	dd800917 	ldw	r22,36(sp)
   25aa4:	dd400817 	ldw	r21,32(sp)
   25aa8:	dd000717 	ldw	r20,28(sp)
   25aac:	dcc00617 	ldw	r19,24(sp)
   25ab0:	dc800517 	ldw	r18,20(sp)
   25ab4:	dc400417 	ldw	r17,16(sp)
   25ab8:	dc000317 	ldw	r16,12(sp)
   25abc:	dec00d04 	addi	sp,sp,52
   25ac0:	f800283a 	ret
   25ac4:	04c03fc4 	movi	r19,255
   25ac8:	99c9803a 	cmpltu	r4,r19,r7
   25acc:	200890fa 	slli	r4,r4,3
   25ad0:	003fa406 	br	25964 <__alt_data_end+0xfffe7164>
   25ad4:	00803fc4 	movi	r2,255
   25ad8:	14c5803a 	cmpltu	r2,r2,r19
   25adc:	100490fa 	slli	r2,r2,3
   25ae0:	003fbc06 	br	259d4 <__alt_data_end+0xfffe71d4>
   25ae4:	00804034 	movhi	r2,256
   25ae8:	10bfffc4 	addi	r2,r2,-1
   25aec:	1180a636 	bltu	r2,r6,25d88 <__umoddi3+0x57c>
   25af0:	01000404 	movi	r4,16
   25af4:	003f5c06 	br	25868 <__alt_data_end+0xfffe7068>
   25af8:	3d0e983a 	sll	r7,r7,r20
   25afc:	34ead83a 	srl	r21,r6,r19
   25b00:	8cc6d83a 	srl	r3,r17,r19
   25b04:	8d10983a 	sll	r8,r17,r20
   25b08:	3d6ab03a 	or	r21,r7,r21
   25b0c:	a82cd43a 	srli	r22,r21,16
   25b10:	84e2d83a 	srl	r17,r16,r19
   25b14:	1809883a 	mov	r4,r3
   25b18:	b00b883a 	mov	r5,r22
   25b1c:	8a22b03a 	or	r17,r17,r8
   25b20:	3524983a 	sll	r18,r6,r20
   25b24:	dc400015 	stw	r17,0(sp)
   25b28:	d8c00115 	stw	r3,4(sp)
   25b2c:	0025f2c0 	call	25f2c <__umodsi3>
   25b30:	d8c00117 	ldw	r3,4(sp)
   25b34:	b00b883a 	mov	r5,r22
   25b38:	1039883a 	mov	fp,r2
   25b3c:	1809883a 	mov	r4,r3
   25b40:	0025ec80 	call	25ec8 <__udivsi3>
   25b44:	adffffcc 	andi	r23,r21,65535
   25b48:	100b883a 	mov	r5,r2
   25b4c:	b809883a 	mov	r4,r23
   25b50:	1023883a 	mov	r17,r2
   25b54:	0025f840 	call	25f84 <__mulsi3>
   25b58:	d9400017 	ldw	r5,0(sp)
   25b5c:	e008943a 	slli	r4,fp,16
   25b60:	8520983a 	sll	r16,r16,r20
   25b64:	2806d43a 	srli	r3,r5,16
   25b68:	1906b03a 	or	r3,r3,r4
   25b6c:	1880042e 	bgeu	r3,r2,25b80 <__umoddi3+0x374>
   25b70:	1d47883a 	add	r3,r3,r21
   25b74:	893fffc4 	addi	r4,r17,-1
   25b78:	1d40892e 	bgeu	r3,r21,25da0 <__umoddi3+0x594>
   25b7c:	2023883a 	mov	r17,r4
   25b80:	18b9c83a 	sub	fp,r3,r2
   25b84:	b00b883a 	mov	r5,r22
   25b88:	e009883a 	mov	r4,fp
   25b8c:	0025f2c0 	call	25f2c <__umodsi3>
   25b90:	b00b883a 	mov	r5,r22
   25b94:	e009883a 	mov	r4,fp
   25b98:	d8800215 	stw	r2,8(sp)
   25b9c:	0025ec80 	call	25ec8 <__udivsi3>
   25ba0:	100b883a 	mov	r5,r2
   25ba4:	b809883a 	mov	r4,r23
   25ba8:	102d883a 	mov	r22,r2
   25bac:	0025f840 	call	25f84 <__mulsi3>
   25bb0:	d9800217 	ldw	r6,8(sp)
   25bb4:	d8c00017 	ldw	r3,0(sp)
   25bb8:	300c943a 	slli	r6,r6,16
   25bbc:	1a3fffcc 	andi	r8,r3,65535
   25bc0:	4190b03a 	or	r8,r8,r6
   25bc4:	4080042e 	bgeu	r8,r2,25bd8 <__umoddi3+0x3cc>
   25bc8:	4551883a 	add	r8,r8,r21
   25bcc:	b0ffffc4 	addi	r3,r22,-1
   25bd0:	45406f2e 	bgeu	r8,r21,25d90 <__umoddi3+0x584>
   25bd4:	182d883a 	mov	r22,r3
   25bd8:	880e943a 	slli	r7,r17,16
   25bdc:	9006d43a 	srli	r3,r18,16
   25be0:	91bfffcc 	andi	r6,r18,65535
   25be4:	3dacb03a 	or	r22,r7,r22
   25be8:	b02ed43a 	srli	r23,r22,16
   25bec:	b5bfffcc 	andi	r22,r22,65535
   25bf0:	300b883a 	mov	r5,r6
   25bf4:	b009883a 	mov	r4,r22
   25bf8:	40a3c83a 	sub	r17,r8,r2
   25bfc:	d8c00115 	stw	r3,4(sp)
   25c00:	d9800215 	stw	r6,8(sp)
   25c04:	0025f840 	call	25f84 <__mulsi3>
   25c08:	d9800217 	ldw	r6,8(sp)
   25c0c:	b809883a 	mov	r4,r23
   25c10:	1039883a 	mov	fp,r2
   25c14:	300b883a 	mov	r5,r6
   25c18:	0025f840 	call	25f84 <__mulsi3>
   25c1c:	d8c00117 	ldw	r3,4(sp)
   25c20:	b809883a 	mov	r4,r23
   25c24:	d8800215 	stw	r2,8(sp)
   25c28:	180b883a 	mov	r5,r3
   25c2c:	0025f840 	call	25f84 <__mulsi3>
   25c30:	d8c00117 	ldw	r3,4(sp)
   25c34:	b009883a 	mov	r4,r22
   25c38:	102f883a 	mov	r23,r2
   25c3c:	180b883a 	mov	r5,r3
   25c40:	0025f840 	call	25f84 <__mulsi3>
   25c44:	d9800217 	ldw	r6,8(sp)
   25c48:	e006d43a 	srli	r3,fp,16
   25c4c:	1185883a 	add	r2,r2,r6
   25c50:	1885883a 	add	r2,r3,r2
   25c54:	1180022e 	bgeu	r2,r6,25c60 <__umoddi3+0x454>
   25c58:	00c00074 	movhi	r3,1
   25c5c:	b8ef883a 	add	r23,r23,r3
   25c60:	1006d43a 	srli	r3,r2,16
   25c64:	1004943a 	slli	r2,r2,16
   25c68:	e73fffcc 	andi	fp,fp,65535
   25c6c:	1dc7883a 	add	r3,r3,r23
   25c70:	1739883a 	add	fp,r2,fp
   25c74:	88c03a36 	bltu	r17,r3,25d60 <__umoddi3+0x554>
   25c78:	88c05126 	beq	r17,r3,25dc0 <__umoddi3+0x5b4>
   25c7c:	88c9c83a 	sub	r4,r17,r3
   25c80:	e00f883a 	mov	r7,fp
   25c84:	81cfc83a 	sub	r7,r16,r7
   25c88:	81c7803a 	cmpltu	r3,r16,r7
   25c8c:	20c7c83a 	sub	r3,r4,r3
   25c90:	1cc4983a 	sll	r2,r3,r19
   25c94:	3d0ed83a 	srl	r7,r7,r20
   25c98:	1d06d83a 	srl	r3,r3,r20
   25c9c:	11c4b03a 	or	r2,r2,r7
   25ca0:	003f7c06 	br	25a94 <__alt_data_end+0xfffe7294>
   25ca4:	9ca6983a 	sll	r19,r19,r18
   25ca8:	88f8d83a 	srl	fp,r17,r3
   25cac:	80c4d83a 	srl	r2,r16,r3
   25cb0:	982cd43a 	srli	r22,r19,16
   25cb4:	8ca2983a 	sll	r17,r17,r18
   25cb8:	e009883a 	mov	r4,fp
   25cbc:	b00b883a 	mov	r5,r22
   25cc0:	146ab03a 	or	r21,r2,r17
   25cc4:	0025f2c0 	call	25f2c <__umodsi3>
   25cc8:	b00b883a 	mov	r5,r22
   25ccc:	e009883a 	mov	r4,fp
   25cd0:	1029883a 	mov	r20,r2
   25cd4:	9dffffcc 	andi	r23,r19,65535
   25cd8:	0025ec80 	call	25ec8 <__udivsi3>
   25cdc:	b809883a 	mov	r4,r23
   25ce0:	100b883a 	mov	r5,r2
   25ce4:	0025f840 	call	25f84 <__mulsi3>
   25ce8:	a008943a 	slli	r4,r20,16
   25cec:	a806d43a 	srli	r3,r21,16
   25cf0:	84a8983a 	sll	r20,r16,r18
   25cf4:	1906b03a 	or	r3,r3,r4
   25cf8:	1880042e 	bgeu	r3,r2,25d0c <__umoddi3+0x500>
   25cfc:	1cc7883a 	add	r3,r3,r19
   25d00:	1cc00236 	bltu	r3,r19,25d0c <__umoddi3+0x500>
   25d04:	1880012e 	bgeu	r3,r2,25d0c <__umoddi3+0x500>
   25d08:	1cc7883a 	add	r3,r3,r19
   25d0c:	18a3c83a 	sub	r17,r3,r2
   25d10:	b00b883a 	mov	r5,r22
   25d14:	8809883a 	mov	r4,r17
   25d18:	0025f2c0 	call	25f2c <__umodsi3>
   25d1c:	b00b883a 	mov	r5,r22
   25d20:	8809883a 	mov	r4,r17
   25d24:	1021883a 	mov	r16,r2
   25d28:	0025ec80 	call	25ec8 <__udivsi3>
   25d2c:	100b883a 	mov	r5,r2
   25d30:	b809883a 	mov	r4,r23
   25d34:	8020943a 	slli	r16,r16,16
   25d38:	0025f840 	call	25f84 <__mulsi3>
   25d3c:	a8ffffcc 	andi	r3,r21,65535
   25d40:	1c06b03a 	or	r3,r3,r16
   25d44:	1880042e 	bgeu	r3,r2,25d58 <__umoddi3+0x54c>
   25d48:	1cc7883a 	add	r3,r3,r19
   25d4c:	1cc00236 	bltu	r3,r19,25d58 <__umoddi3+0x54c>
   25d50:	1880012e 	bgeu	r3,r2,25d58 <__umoddi3+0x54c>
   25d54:	1cc7883a 	add	r3,r3,r19
   25d58:	18a3c83a 	sub	r17,r3,r2
   25d5c:	003f2906 	br	25a04 <__alt_data_end+0xfffe7204>
   25d60:	e48fc83a 	sub	r7,fp,r18
   25d64:	1d49c83a 	sub	r4,r3,r21
   25d68:	e1f9803a 	cmpltu	fp,fp,r7
   25d6c:	2739c83a 	sub	fp,r4,fp
   25d70:	8f09c83a 	sub	r4,r17,fp
   25d74:	003fc306 	br	25c84 <__alt_data_end+0xfffe7484>
   25d78:	01000604 	movi	r4,24
   25d7c:	003ef906 	br	25964 <__alt_data_end+0xfffe7164>
   25d80:	00800604 	movi	r2,24
   25d84:	003f1306 	br	259d4 <__alt_data_end+0xfffe71d4>
   25d88:	01000604 	movi	r4,24
   25d8c:	003eb606 	br	25868 <__alt_data_end+0xfffe7068>
   25d90:	40bf902e 	bgeu	r8,r2,25bd4 <__alt_data_end+0xfffe73d4>
   25d94:	b5bfff84 	addi	r22,r22,-2
   25d98:	4551883a 	add	r8,r8,r21
   25d9c:	003f8e06 	br	25bd8 <__alt_data_end+0xfffe73d8>
   25da0:	18bf762e 	bgeu	r3,r2,25b7c <__alt_data_end+0xfffe737c>
   25da4:	8c7fff84 	addi	r17,r17,-2
   25da8:	1d47883a 	add	r3,r3,r21
   25dac:	003f7406 	br	25b80 <__alt_data_end+0xfffe7380>
   25db0:	1cc7883a 	add	r3,r3,r19
   25db4:	003ecd06 	br	258ec <__alt_data_end+0xfffe70ec>
   25db8:	8005883a 	mov	r2,r16
   25dbc:	003ef806 	br	259a0 <__alt_data_end+0xfffe71a0>
   25dc0:	873fe736 	bltu	r16,fp,25d60 <__alt_data_end+0xfffe7560>
   25dc4:	e00f883a 	mov	r7,fp
   25dc8:	0009883a 	mov	r4,zero
   25dcc:	003fad06 	br	25c84 <__alt_data_end+0xfffe7484>

00025dd0 <__divsi3>:
   25dd0:	20001b16 	blt	r4,zero,25e40 <__divsi3+0x70>
   25dd4:	000f883a 	mov	r7,zero
   25dd8:	28001616 	blt	r5,zero,25e34 <__divsi3+0x64>
   25ddc:	200d883a 	mov	r6,r4
   25de0:	29001a2e 	bgeu	r5,r4,25e4c <__divsi3+0x7c>
   25de4:	00800804 	movi	r2,32
   25de8:	00c00044 	movi	r3,1
   25dec:	00000106 	br	25df4 <__divsi3+0x24>
   25df0:	10000d26 	beq	r2,zero,25e28 <__divsi3+0x58>
   25df4:	294b883a 	add	r5,r5,r5
   25df8:	10bfffc4 	addi	r2,r2,-1
   25dfc:	18c7883a 	add	r3,r3,r3
   25e00:	293ffb36 	bltu	r5,r4,25df0 <__alt_data_end+0xfffe75f0>
   25e04:	0005883a 	mov	r2,zero
   25e08:	18000726 	beq	r3,zero,25e28 <__divsi3+0x58>
   25e0c:	0005883a 	mov	r2,zero
   25e10:	31400236 	bltu	r6,r5,25e1c <__divsi3+0x4c>
   25e14:	314dc83a 	sub	r6,r6,r5
   25e18:	10c4b03a 	or	r2,r2,r3
   25e1c:	1806d07a 	srli	r3,r3,1
   25e20:	280ad07a 	srli	r5,r5,1
   25e24:	183ffa1e 	bne	r3,zero,25e10 <__alt_data_end+0xfffe7610>
   25e28:	38000126 	beq	r7,zero,25e30 <__divsi3+0x60>
   25e2c:	0085c83a 	sub	r2,zero,r2
   25e30:	f800283a 	ret
   25e34:	014bc83a 	sub	r5,zero,r5
   25e38:	39c0005c 	xori	r7,r7,1
   25e3c:	003fe706 	br	25ddc <__alt_data_end+0xfffe75dc>
   25e40:	0109c83a 	sub	r4,zero,r4
   25e44:	01c00044 	movi	r7,1
   25e48:	003fe306 	br	25dd8 <__alt_data_end+0xfffe75d8>
   25e4c:	00c00044 	movi	r3,1
   25e50:	003fee06 	br	25e0c <__alt_data_end+0xfffe760c>

00025e54 <__modsi3>:
   25e54:	20001716 	blt	r4,zero,25eb4 <__modsi3+0x60>
   25e58:	000f883a 	mov	r7,zero
   25e5c:	2005883a 	mov	r2,r4
   25e60:	28001216 	blt	r5,zero,25eac <__modsi3+0x58>
   25e64:	2900162e 	bgeu	r5,r4,25ec0 <__modsi3+0x6c>
   25e68:	01800804 	movi	r6,32
   25e6c:	00c00044 	movi	r3,1
   25e70:	00000106 	br	25e78 <__modsi3+0x24>
   25e74:	30000a26 	beq	r6,zero,25ea0 <__modsi3+0x4c>
   25e78:	294b883a 	add	r5,r5,r5
   25e7c:	31bfffc4 	addi	r6,r6,-1
   25e80:	18c7883a 	add	r3,r3,r3
   25e84:	293ffb36 	bltu	r5,r4,25e74 <__alt_data_end+0xfffe7674>
   25e88:	18000526 	beq	r3,zero,25ea0 <__modsi3+0x4c>
   25e8c:	1806d07a 	srli	r3,r3,1
   25e90:	11400136 	bltu	r2,r5,25e98 <__modsi3+0x44>
   25e94:	1145c83a 	sub	r2,r2,r5
   25e98:	280ad07a 	srli	r5,r5,1
   25e9c:	183ffb1e 	bne	r3,zero,25e8c <__alt_data_end+0xfffe768c>
   25ea0:	38000126 	beq	r7,zero,25ea8 <__modsi3+0x54>
   25ea4:	0085c83a 	sub	r2,zero,r2
   25ea8:	f800283a 	ret
   25eac:	014bc83a 	sub	r5,zero,r5
   25eb0:	003fec06 	br	25e64 <__alt_data_end+0xfffe7664>
   25eb4:	0109c83a 	sub	r4,zero,r4
   25eb8:	01c00044 	movi	r7,1
   25ebc:	003fe706 	br	25e5c <__alt_data_end+0xfffe765c>
   25ec0:	00c00044 	movi	r3,1
   25ec4:	003ff106 	br	25e8c <__alt_data_end+0xfffe768c>

00025ec8 <__udivsi3>:
   25ec8:	200d883a 	mov	r6,r4
   25ecc:	2900152e 	bgeu	r5,r4,25f24 <__udivsi3+0x5c>
   25ed0:	28001416 	blt	r5,zero,25f24 <__udivsi3+0x5c>
   25ed4:	00800804 	movi	r2,32
   25ed8:	00c00044 	movi	r3,1
   25edc:	00000206 	br	25ee8 <__udivsi3+0x20>
   25ee0:	10000e26 	beq	r2,zero,25f1c <__udivsi3+0x54>
   25ee4:	28000516 	blt	r5,zero,25efc <__udivsi3+0x34>
   25ee8:	294b883a 	add	r5,r5,r5
   25eec:	10bfffc4 	addi	r2,r2,-1
   25ef0:	18c7883a 	add	r3,r3,r3
   25ef4:	293ffa36 	bltu	r5,r4,25ee0 <__alt_data_end+0xfffe76e0>
   25ef8:	18000826 	beq	r3,zero,25f1c <__udivsi3+0x54>
   25efc:	0005883a 	mov	r2,zero
   25f00:	31400236 	bltu	r6,r5,25f0c <__udivsi3+0x44>
   25f04:	314dc83a 	sub	r6,r6,r5
   25f08:	10c4b03a 	or	r2,r2,r3
   25f0c:	1806d07a 	srli	r3,r3,1
   25f10:	280ad07a 	srli	r5,r5,1
   25f14:	183ffa1e 	bne	r3,zero,25f00 <__alt_data_end+0xfffe7700>
   25f18:	f800283a 	ret
   25f1c:	0005883a 	mov	r2,zero
   25f20:	f800283a 	ret
   25f24:	00c00044 	movi	r3,1
   25f28:	003ff406 	br	25efc <__alt_data_end+0xfffe76fc>

00025f2c <__umodsi3>:
   25f2c:	2005883a 	mov	r2,r4
   25f30:	2900122e 	bgeu	r5,r4,25f7c <__umodsi3+0x50>
   25f34:	28001116 	blt	r5,zero,25f7c <__umodsi3+0x50>
   25f38:	01800804 	movi	r6,32
   25f3c:	00c00044 	movi	r3,1
   25f40:	00000206 	br	25f4c <__umodsi3+0x20>
   25f44:	30000c26 	beq	r6,zero,25f78 <__umodsi3+0x4c>
   25f48:	28000516 	blt	r5,zero,25f60 <__umodsi3+0x34>
   25f4c:	294b883a 	add	r5,r5,r5
   25f50:	31bfffc4 	addi	r6,r6,-1
   25f54:	18c7883a 	add	r3,r3,r3
   25f58:	293ffa36 	bltu	r5,r4,25f44 <__alt_data_end+0xfffe7744>
   25f5c:	18000626 	beq	r3,zero,25f78 <__umodsi3+0x4c>
   25f60:	1806d07a 	srli	r3,r3,1
   25f64:	11400136 	bltu	r2,r5,25f6c <__umodsi3+0x40>
   25f68:	1145c83a 	sub	r2,r2,r5
   25f6c:	280ad07a 	srli	r5,r5,1
   25f70:	183ffb1e 	bne	r3,zero,25f60 <__alt_data_end+0xfffe7760>
   25f74:	f800283a 	ret
   25f78:	f800283a 	ret
   25f7c:	00c00044 	movi	r3,1
   25f80:	003ff706 	br	25f60 <__alt_data_end+0xfffe7760>

00025f84 <__mulsi3>:
   25f84:	0005883a 	mov	r2,zero
   25f88:	20000726 	beq	r4,zero,25fa8 <__mulsi3+0x24>
   25f8c:	20c0004c 	andi	r3,r4,1
   25f90:	2008d07a 	srli	r4,r4,1
   25f94:	18000126 	beq	r3,zero,25f9c <__mulsi3+0x18>
   25f98:	1145883a 	add	r2,r2,r5
   25f9c:	294b883a 	add	r5,r5,r5
   25fa0:	203ffa1e 	bne	r4,zero,25f8c <__alt_data_end+0xfffe778c>
   25fa4:	f800283a 	ret
   25fa8:	f800283a 	ret

00025fac <__eqsf2>:
   25fac:	2006d5fa 	srli	r3,r4,23
   25fb0:	280cd5fa 	srli	r6,r5,23
   25fb4:	01c02034 	movhi	r7,128
   25fb8:	39ffffc4 	addi	r7,r7,-1
   25fbc:	18c03fcc 	andi	r3,r3,255
   25fc0:	02003fc4 	movi	r8,255
   25fc4:	3904703a 	and	r2,r7,r4
   25fc8:	31803fcc 	andi	r6,r6,255
   25fcc:	394e703a 	and	r7,r7,r5
   25fd0:	2008d7fa 	srli	r4,r4,31
   25fd4:	280ad7fa 	srli	r5,r5,31
   25fd8:	1a000d26 	beq	r3,r8,26010 <__eqsf2+0x64>
   25fdc:	02003fc4 	movi	r8,255
   25fe0:	32000826 	beq	r6,r8,26004 <__eqsf2+0x58>
   25fe4:	19800226 	beq	r3,r6,25ff0 <__eqsf2+0x44>
   25fe8:	00800044 	movi	r2,1
   25fec:	f800283a 	ret
   25ff0:	11fffd1e 	bne	r2,r7,25fe8 <__alt_data_end+0xfffe77e8>
   25ff4:	21400926 	beq	r4,r5,2601c <__eqsf2+0x70>
   25ff8:	183ffb1e 	bne	r3,zero,25fe8 <__alt_data_end+0xfffe77e8>
   25ffc:	1004c03a 	cmpne	r2,r2,zero
   26000:	f800283a 	ret
   26004:	383ff726 	beq	r7,zero,25fe4 <__alt_data_end+0xfffe77e4>
   26008:	00800044 	movi	r2,1
   2600c:	f800283a 	ret
   26010:	103ff226 	beq	r2,zero,25fdc <__alt_data_end+0xfffe77dc>
   26014:	00800044 	movi	r2,1
   26018:	f800283a 	ret
   2601c:	0005883a 	mov	r2,zero
   26020:	f800283a 	ret

00026024 <__gesf2>:
   26024:	2004d5fa 	srli	r2,r4,23
   26028:	2806d5fa 	srli	r3,r5,23
   2602c:	01802034 	movhi	r6,128
   26030:	31bfffc4 	addi	r6,r6,-1
   26034:	10803fcc 	andi	r2,r2,255
   26038:	01c03fc4 	movi	r7,255
   2603c:	3110703a 	and	r8,r6,r4
   26040:	18c03fcc 	andi	r3,r3,255
   26044:	314c703a 	and	r6,r6,r5
   26048:	2008d7fa 	srli	r4,r4,31
   2604c:	280ad7fa 	srli	r5,r5,31
   26050:	11c01926 	beq	r2,r7,260b8 <__gesf2+0x94>
   26054:	01c03fc4 	movi	r7,255
   26058:	19c00f26 	beq	r3,r7,26098 <__gesf2+0x74>
   2605c:	1000061e 	bne	r2,zero,26078 <__gesf2+0x54>
   26060:	400f003a 	cmpeq	r7,r8,zero
   26064:	1800071e 	bne	r3,zero,26084 <__gesf2+0x60>
   26068:	3000061e 	bne	r6,zero,26084 <__gesf2+0x60>
   2606c:	0005883a 	mov	r2,zero
   26070:	40000e1e 	bne	r8,zero,260ac <__gesf2+0x88>
   26074:	f800283a 	ret
   26078:	18000a1e 	bne	r3,zero,260a4 <__gesf2+0x80>
   2607c:	30000b26 	beq	r6,zero,260ac <__gesf2+0x88>
   26080:	000f883a 	mov	r7,zero
   26084:	29403fcc 	andi	r5,r5,255
   26088:	38000726 	beq	r7,zero,260a8 <__gesf2+0x84>
   2608c:	28000826 	beq	r5,zero,260b0 <__gesf2+0x8c>
   26090:	00800044 	movi	r2,1
   26094:	f800283a 	ret
   26098:	303ff026 	beq	r6,zero,2605c <__alt_data_end+0xfffe785c>
   2609c:	00bfff84 	movi	r2,-2
   260a0:	f800283a 	ret
   260a4:	29403fcc 	andi	r5,r5,255
   260a8:	21400526 	beq	r4,r5,260c0 <__gesf2+0x9c>
   260ac:	203ff826 	beq	r4,zero,26090 <__alt_data_end+0xfffe7890>
   260b0:	00bfffc4 	movi	r2,-1
   260b4:	f800283a 	ret
   260b8:	403fe626 	beq	r8,zero,26054 <__alt_data_end+0xfffe7854>
   260bc:	003ff706 	br	2609c <__alt_data_end+0xfffe789c>
   260c0:	18bffa16 	blt	r3,r2,260ac <__alt_data_end+0xfffe78ac>
   260c4:	10c00216 	blt	r2,r3,260d0 <__gesf2+0xac>
   260c8:	323ff836 	bltu	r6,r8,260ac <__alt_data_end+0xfffe78ac>
   260cc:	4180022e 	bgeu	r8,r6,260d8 <__gesf2+0xb4>
   260d0:	203fef1e 	bne	r4,zero,26090 <__alt_data_end+0xfffe7890>
   260d4:	003ff606 	br	260b0 <__alt_data_end+0xfffe78b0>
   260d8:	0005883a 	mov	r2,zero
   260dc:	f800283a 	ret

000260e0 <__lesf2>:
   260e0:	2004d5fa 	srli	r2,r4,23
   260e4:	280cd5fa 	srli	r6,r5,23
   260e8:	00c02034 	movhi	r3,128
   260ec:	18ffffc4 	addi	r3,r3,-1
   260f0:	10803fcc 	andi	r2,r2,255
   260f4:	01c03fc4 	movi	r7,255
   260f8:	1910703a 	and	r8,r3,r4
   260fc:	31803fcc 	andi	r6,r6,255
   26100:	1946703a 	and	r3,r3,r5
   26104:	2008d7fa 	srli	r4,r4,31
   26108:	280ad7fa 	srli	r5,r5,31
   2610c:	11c01b26 	beq	r2,r7,2617c <__lesf2+0x9c>
   26110:	01c03fc4 	movi	r7,255
   26114:	31c01126 	beq	r6,r7,2615c <__lesf2+0x7c>
   26118:	1000071e 	bne	r2,zero,26138 <__lesf2+0x58>
   2611c:	400f003a 	cmpeq	r7,r8,zero
   26120:	21003fcc 	andi	r4,r4,255
   26124:	3000081e 	bne	r6,zero,26148 <__lesf2+0x68>
   26128:	1800071e 	bne	r3,zero,26148 <__lesf2+0x68>
   2612c:	0005883a 	mov	r2,zero
   26130:	40000f1e 	bne	r8,zero,26170 <__lesf2+0x90>
   26134:	f800283a 	ret
   26138:	21003fcc 	andi	r4,r4,255
   2613c:	30000a1e 	bne	r6,zero,26168 <__lesf2+0x88>
   26140:	18000b26 	beq	r3,zero,26170 <__lesf2+0x90>
   26144:	000f883a 	mov	r7,zero
   26148:	29403fcc 	andi	r5,r5,255
   2614c:	38000726 	beq	r7,zero,2616c <__lesf2+0x8c>
   26150:	28000826 	beq	r5,zero,26174 <__lesf2+0x94>
   26154:	00800044 	movi	r2,1
   26158:	f800283a 	ret
   2615c:	183fee26 	beq	r3,zero,26118 <__alt_data_end+0xfffe7918>
   26160:	00800084 	movi	r2,2
   26164:	f800283a 	ret
   26168:	29403fcc 	andi	r5,r5,255
   2616c:	21400626 	beq	r4,r5,26188 <__lesf2+0xa8>
   26170:	203ff826 	beq	r4,zero,26154 <__alt_data_end+0xfffe7954>
   26174:	00bfffc4 	movi	r2,-1
   26178:	f800283a 	ret
   2617c:	403fe426 	beq	r8,zero,26110 <__alt_data_end+0xfffe7910>
   26180:	00800084 	movi	r2,2
   26184:	f800283a 	ret
   26188:	30bff916 	blt	r6,r2,26170 <__alt_data_end+0xfffe7970>
   2618c:	11800216 	blt	r2,r6,26198 <__lesf2+0xb8>
   26190:	1a3ff736 	bltu	r3,r8,26170 <__alt_data_end+0xfffe7970>
   26194:	40c0022e 	bgeu	r8,r3,261a0 <__lesf2+0xc0>
   26198:	203fee1e 	bne	r4,zero,26154 <__alt_data_end+0xfffe7954>
   2619c:	003ff506 	br	26174 <__alt_data_end+0xfffe7974>
   261a0:	0005883a 	mov	r2,zero
   261a4:	f800283a 	ret

000261a8 <__adddf3>:
   261a8:	02c00434 	movhi	r11,16
   261ac:	5affffc4 	addi	r11,r11,-1
   261b0:	2806d7fa 	srli	r3,r5,31
   261b4:	2ad4703a 	and	r10,r5,r11
   261b8:	3ad2703a 	and	r9,r7,r11
   261bc:	3804d53a 	srli	r2,r7,20
   261c0:	3018d77a 	srli	r12,r6,29
   261c4:	280ad53a 	srli	r5,r5,20
   261c8:	501490fa 	slli	r10,r10,3
   261cc:	2010d77a 	srli	r8,r4,29
   261d0:	481290fa 	slli	r9,r9,3
   261d4:	380ed7fa 	srli	r7,r7,31
   261d8:	defffb04 	addi	sp,sp,-20
   261dc:	dc800215 	stw	r18,8(sp)
   261e0:	dc400115 	stw	r17,4(sp)
   261e4:	dc000015 	stw	r16,0(sp)
   261e8:	dfc00415 	stw	ra,16(sp)
   261ec:	dcc00315 	stw	r19,12(sp)
   261f0:	1c803fcc 	andi	r18,r3,255
   261f4:	2c01ffcc 	andi	r16,r5,2047
   261f8:	5210b03a 	or	r8,r10,r8
   261fc:	202290fa 	slli	r17,r4,3
   26200:	1081ffcc 	andi	r2,r2,2047
   26204:	4b12b03a 	or	r9,r9,r12
   26208:	300c90fa 	slli	r6,r6,3
   2620c:	91c07526 	beq	r18,r7,263e4 <__adddf3+0x23c>
   26210:	8087c83a 	sub	r3,r16,r2
   26214:	00c0ab0e 	bge	zero,r3,264c4 <__adddf3+0x31c>
   26218:	10002a1e 	bne	r2,zero,262c4 <__adddf3+0x11c>
   2621c:	4984b03a 	or	r2,r9,r6
   26220:	1000961e 	bne	r2,zero,2647c <__adddf3+0x2d4>
   26224:	888001cc 	andi	r2,r17,7
   26228:	10000726 	beq	r2,zero,26248 <__adddf3+0xa0>
   2622c:	888003cc 	andi	r2,r17,15
   26230:	00c00104 	movi	r3,4
   26234:	10c00426 	beq	r2,r3,26248 <__adddf3+0xa0>
   26238:	88c7883a 	add	r3,r17,r3
   2623c:	1c63803a 	cmpltu	r17,r3,r17
   26240:	4451883a 	add	r8,r8,r17
   26244:	1823883a 	mov	r17,r3
   26248:	4080202c 	andhi	r2,r8,128
   2624c:	10005926 	beq	r2,zero,263b4 <__adddf3+0x20c>
   26250:	84000044 	addi	r16,r16,1
   26254:	0081ffc4 	movi	r2,2047
   26258:	8080ba26 	beq	r16,r2,26544 <__adddf3+0x39c>
   2625c:	00bfe034 	movhi	r2,65408
   26260:	10bfffc4 	addi	r2,r2,-1
   26264:	4090703a 	and	r8,r8,r2
   26268:	4004977a 	slli	r2,r8,29
   2626c:	4010927a 	slli	r8,r8,9
   26270:	8822d0fa 	srli	r17,r17,3
   26274:	8401ffcc 	andi	r16,r16,2047
   26278:	4010d33a 	srli	r8,r8,12
   2627c:	9007883a 	mov	r3,r18
   26280:	1444b03a 	or	r2,r2,r17
   26284:	8401ffcc 	andi	r16,r16,2047
   26288:	8020953a 	slli	r16,r16,20
   2628c:	18c03fcc 	andi	r3,r3,255
   26290:	01000434 	movhi	r4,16
   26294:	213fffc4 	addi	r4,r4,-1
   26298:	180697fa 	slli	r3,r3,31
   2629c:	4110703a 	and	r8,r8,r4
   262a0:	4410b03a 	or	r8,r8,r16
   262a4:	40c6b03a 	or	r3,r8,r3
   262a8:	dfc00417 	ldw	ra,16(sp)
   262ac:	dcc00317 	ldw	r19,12(sp)
   262b0:	dc800217 	ldw	r18,8(sp)
   262b4:	dc400117 	ldw	r17,4(sp)
   262b8:	dc000017 	ldw	r16,0(sp)
   262bc:	dec00504 	addi	sp,sp,20
   262c0:	f800283a 	ret
   262c4:	0081ffc4 	movi	r2,2047
   262c8:	80bfd626 	beq	r16,r2,26224 <__alt_data_end+0xfffe7a24>
   262cc:	4a402034 	orhi	r9,r9,128
   262d0:	00800e04 	movi	r2,56
   262d4:	10c09f16 	blt	r2,r3,26554 <__adddf3+0x3ac>
   262d8:	008007c4 	movi	r2,31
   262dc:	10c0c216 	blt	r2,r3,265e8 <__adddf3+0x440>
   262e0:	00800804 	movi	r2,32
   262e4:	10c5c83a 	sub	r2,r2,r3
   262e8:	488a983a 	sll	r5,r9,r2
   262ec:	30c8d83a 	srl	r4,r6,r3
   262f0:	3084983a 	sll	r2,r6,r2
   262f4:	48c6d83a 	srl	r3,r9,r3
   262f8:	290cb03a 	or	r6,r5,r4
   262fc:	1004c03a 	cmpne	r2,r2,zero
   26300:	308cb03a 	or	r6,r6,r2
   26304:	898dc83a 	sub	r6,r17,r6
   26308:	89a3803a 	cmpltu	r17,r17,r6
   2630c:	40d1c83a 	sub	r8,r8,r3
   26310:	4451c83a 	sub	r8,r8,r17
   26314:	3023883a 	mov	r17,r6
   26318:	4080202c 	andhi	r2,r8,128
   2631c:	10002326 	beq	r2,zero,263ac <__adddf3+0x204>
   26320:	04c02034 	movhi	r19,128
   26324:	9cffffc4 	addi	r19,r19,-1
   26328:	44e6703a 	and	r19,r8,r19
   2632c:	98007626 	beq	r19,zero,26508 <__adddf3+0x360>
   26330:	9809883a 	mov	r4,r19
   26334:	0028b900 	call	28b90 <__clzsi2>
   26338:	10fffe04 	addi	r3,r2,-8
   2633c:	010007c4 	movi	r4,31
   26340:	20c07716 	blt	r4,r3,26520 <__adddf3+0x378>
   26344:	00800804 	movi	r2,32
   26348:	10c5c83a 	sub	r2,r2,r3
   2634c:	8884d83a 	srl	r2,r17,r2
   26350:	98d0983a 	sll	r8,r19,r3
   26354:	88e2983a 	sll	r17,r17,r3
   26358:	1204b03a 	or	r2,r2,r8
   2635c:	1c007416 	blt	r3,r16,26530 <__adddf3+0x388>
   26360:	1c21c83a 	sub	r16,r3,r16
   26364:	82000044 	addi	r8,r16,1
   26368:	00c007c4 	movi	r3,31
   2636c:	1a009116 	blt	r3,r8,265b4 <__adddf3+0x40c>
   26370:	00c00804 	movi	r3,32
   26374:	1a07c83a 	sub	r3,r3,r8
   26378:	8a08d83a 	srl	r4,r17,r8
   2637c:	88e2983a 	sll	r17,r17,r3
   26380:	10c6983a 	sll	r3,r2,r3
   26384:	1210d83a 	srl	r8,r2,r8
   26388:	8804c03a 	cmpne	r2,r17,zero
   2638c:	1906b03a 	or	r3,r3,r4
   26390:	18a2b03a 	or	r17,r3,r2
   26394:	0021883a 	mov	r16,zero
   26398:	003fa206 	br	26224 <__alt_data_end+0xfffe7a24>
   2639c:	1890b03a 	or	r8,r3,r2
   263a0:	40017d26 	beq	r8,zero,26998 <__adddf3+0x7f0>
   263a4:	1011883a 	mov	r8,r2
   263a8:	1823883a 	mov	r17,r3
   263ac:	888001cc 	andi	r2,r17,7
   263b0:	103f9e1e 	bne	r2,zero,2622c <__alt_data_end+0xfffe7a2c>
   263b4:	4004977a 	slli	r2,r8,29
   263b8:	8822d0fa 	srli	r17,r17,3
   263bc:	4010d0fa 	srli	r8,r8,3
   263c0:	9007883a 	mov	r3,r18
   263c4:	1444b03a 	or	r2,r2,r17
   263c8:	0101ffc4 	movi	r4,2047
   263cc:	81002426 	beq	r16,r4,26460 <__adddf3+0x2b8>
   263d0:	8120703a 	and	r16,r16,r4
   263d4:	01000434 	movhi	r4,16
   263d8:	213fffc4 	addi	r4,r4,-1
   263dc:	4110703a 	and	r8,r8,r4
   263e0:	003fa806 	br	26284 <__alt_data_end+0xfffe7a84>
   263e4:	8089c83a 	sub	r4,r16,r2
   263e8:	01005e0e 	bge	zero,r4,26564 <__adddf3+0x3bc>
   263ec:	10002b26 	beq	r2,zero,2649c <__adddf3+0x2f4>
   263f0:	0081ffc4 	movi	r2,2047
   263f4:	80bf8b26 	beq	r16,r2,26224 <__alt_data_end+0xfffe7a24>
   263f8:	4a402034 	orhi	r9,r9,128
   263fc:	00800e04 	movi	r2,56
   26400:	1100a40e 	bge	r2,r4,26694 <__adddf3+0x4ec>
   26404:	498cb03a 	or	r6,r9,r6
   26408:	300ac03a 	cmpne	r5,r6,zero
   2640c:	0013883a 	mov	r9,zero
   26410:	2c4b883a 	add	r5,r5,r17
   26414:	2c63803a 	cmpltu	r17,r5,r17
   26418:	4a11883a 	add	r8,r9,r8
   2641c:	8a11883a 	add	r8,r17,r8
   26420:	2823883a 	mov	r17,r5
   26424:	4080202c 	andhi	r2,r8,128
   26428:	103fe026 	beq	r2,zero,263ac <__alt_data_end+0xfffe7bac>
   2642c:	84000044 	addi	r16,r16,1
   26430:	0081ffc4 	movi	r2,2047
   26434:	8080d226 	beq	r16,r2,26780 <__adddf3+0x5d8>
   26438:	00bfe034 	movhi	r2,65408
   2643c:	10bfffc4 	addi	r2,r2,-1
   26440:	4090703a 	and	r8,r8,r2
   26444:	880ad07a 	srli	r5,r17,1
   26448:	400897fa 	slli	r4,r8,31
   2644c:	88c0004c 	andi	r3,r17,1
   26450:	28e2b03a 	or	r17,r5,r3
   26454:	4010d07a 	srli	r8,r8,1
   26458:	2462b03a 	or	r17,r4,r17
   2645c:	003f7106 	br	26224 <__alt_data_end+0xfffe7a24>
   26460:	4088b03a 	or	r4,r8,r2
   26464:	20014526 	beq	r4,zero,2697c <__adddf3+0x7d4>
   26468:	01000434 	movhi	r4,16
   2646c:	42000234 	orhi	r8,r8,8
   26470:	213fffc4 	addi	r4,r4,-1
   26474:	4110703a 	and	r8,r8,r4
   26478:	003f8206 	br	26284 <__alt_data_end+0xfffe7a84>
   2647c:	18ffffc4 	addi	r3,r3,-1
   26480:	1800491e 	bne	r3,zero,265a8 <__adddf3+0x400>
   26484:	898bc83a 	sub	r5,r17,r6
   26488:	8963803a 	cmpltu	r17,r17,r5
   2648c:	4251c83a 	sub	r8,r8,r9
   26490:	4451c83a 	sub	r8,r8,r17
   26494:	2823883a 	mov	r17,r5
   26498:	003f9f06 	br	26318 <__alt_data_end+0xfffe7b18>
   2649c:	4984b03a 	or	r2,r9,r6
   264a0:	103f6026 	beq	r2,zero,26224 <__alt_data_end+0xfffe7a24>
   264a4:	213fffc4 	addi	r4,r4,-1
   264a8:	2000931e 	bne	r4,zero,266f8 <__adddf3+0x550>
   264ac:	898d883a 	add	r6,r17,r6
   264b0:	3463803a 	cmpltu	r17,r6,r17
   264b4:	4251883a 	add	r8,r8,r9
   264b8:	8a11883a 	add	r8,r17,r8
   264bc:	3023883a 	mov	r17,r6
   264c0:	003fd806 	br	26424 <__alt_data_end+0xfffe7c24>
   264c4:	1800541e 	bne	r3,zero,26618 <__adddf3+0x470>
   264c8:	80800044 	addi	r2,r16,1
   264cc:	1081ffcc 	andi	r2,r2,2047
   264d0:	00c00044 	movi	r3,1
   264d4:	1880a00e 	bge	r3,r2,26758 <__adddf3+0x5b0>
   264d8:	8989c83a 	sub	r4,r17,r6
   264dc:	8905803a 	cmpltu	r2,r17,r4
   264e0:	4267c83a 	sub	r19,r8,r9
   264e4:	98a7c83a 	sub	r19,r19,r2
   264e8:	9880202c 	andhi	r2,r19,128
   264ec:	10006326 	beq	r2,zero,2667c <__adddf3+0x4d4>
   264f0:	3463c83a 	sub	r17,r6,r17
   264f4:	4a07c83a 	sub	r3,r9,r8
   264f8:	344d803a 	cmpltu	r6,r6,r17
   264fc:	19a7c83a 	sub	r19,r3,r6
   26500:	3825883a 	mov	r18,r7
   26504:	983f8a1e 	bne	r19,zero,26330 <__alt_data_end+0xfffe7b30>
   26508:	8809883a 	mov	r4,r17
   2650c:	0028b900 	call	28b90 <__clzsi2>
   26510:	10800804 	addi	r2,r2,32
   26514:	10fffe04 	addi	r3,r2,-8
   26518:	010007c4 	movi	r4,31
   2651c:	20ff890e 	bge	r4,r3,26344 <__alt_data_end+0xfffe7b44>
   26520:	10bff604 	addi	r2,r2,-40
   26524:	8884983a 	sll	r2,r17,r2
   26528:	0023883a 	mov	r17,zero
   2652c:	1c3f8c0e 	bge	r3,r16,26360 <__alt_data_end+0xfffe7b60>
   26530:	023fe034 	movhi	r8,65408
   26534:	423fffc4 	addi	r8,r8,-1
   26538:	80e1c83a 	sub	r16,r16,r3
   2653c:	1210703a 	and	r8,r2,r8
   26540:	003f3806 	br	26224 <__alt_data_end+0xfffe7a24>
   26544:	9007883a 	mov	r3,r18
   26548:	0011883a 	mov	r8,zero
   2654c:	0005883a 	mov	r2,zero
   26550:	003f4c06 	br	26284 <__alt_data_end+0xfffe7a84>
   26554:	498cb03a 	or	r6,r9,r6
   26558:	300cc03a 	cmpne	r6,r6,zero
   2655c:	0007883a 	mov	r3,zero
   26560:	003f6806 	br	26304 <__alt_data_end+0xfffe7b04>
   26564:	20009c1e 	bne	r4,zero,267d8 <__adddf3+0x630>
   26568:	80800044 	addi	r2,r16,1
   2656c:	1141ffcc 	andi	r5,r2,2047
   26570:	01000044 	movi	r4,1
   26574:	2140670e 	bge	r4,r5,26714 <__adddf3+0x56c>
   26578:	0101ffc4 	movi	r4,2047
   2657c:	11007f26 	beq	r2,r4,2677c <__adddf3+0x5d4>
   26580:	898d883a 	add	r6,r17,r6
   26584:	4247883a 	add	r3,r8,r9
   26588:	3451803a 	cmpltu	r8,r6,r17
   2658c:	40d1883a 	add	r8,r8,r3
   26590:	402297fa 	slli	r17,r8,31
   26594:	300cd07a 	srli	r6,r6,1
   26598:	4010d07a 	srli	r8,r8,1
   2659c:	1021883a 	mov	r16,r2
   265a0:	89a2b03a 	or	r17,r17,r6
   265a4:	003f1f06 	br	26224 <__alt_data_end+0xfffe7a24>
   265a8:	0081ffc4 	movi	r2,2047
   265ac:	80bf481e 	bne	r16,r2,262d0 <__alt_data_end+0xfffe7ad0>
   265b0:	003f1c06 	br	26224 <__alt_data_end+0xfffe7a24>
   265b4:	843ff844 	addi	r16,r16,-31
   265b8:	01000804 	movi	r4,32
   265bc:	1406d83a 	srl	r3,r2,r16
   265c0:	41005026 	beq	r8,r4,26704 <__adddf3+0x55c>
   265c4:	01001004 	movi	r4,64
   265c8:	2211c83a 	sub	r8,r4,r8
   265cc:	1204983a 	sll	r2,r2,r8
   265d0:	88a2b03a 	or	r17,r17,r2
   265d4:	8822c03a 	cmpne	r17,r17,zero
   265d8:	1c62b03a 	or	r17,r3,r17
   265dc:	0011883a 	mov	r8,zero
   265e0:	0021883a 	mov	r16,zero
   265e4:	003f7106 	br	263ac <__alt_data_end+0xfffe7bac>
   265e8:	193ff804 	addi	r4,r3,-32
   265ec:	00800804 	movi	r2,32
   265f0:	4908d83a 	srl	r4,r9,r4
   265f4:	18804526 	beq	r3,r2,2670c <__adddf3+0x564>
   265f8:	00801004 	movi	r2,64
   265fc:	10c5c83a 	sub	r2,r2,r3
   26600:	4886983a 	sll	r3,r9,r2
   26604:	198cb03a 	or	r6,r3,r6
   26608:	300cc03a 	cmpne	r6,r6,zero
   2660c:	218cb03a 	or	r6,r4,r6
   26610:	0007883a 	mov	r3,zero
   26614:	003f3b06 	br	26304 <__alt_data_end+0xfffe7b04>
   26618:	80002a26 	beq	r16,zero,266c4 <__adddf3+0x51c>
   2661c:	0101ffc4 	movi	r4,2047
   26620:	11006826 	beq	r2,r4,267c4 <__adddf3+0x61c>
   26624:	00c7c83a 	sub	r3,zero,r3
   26628:	42002034 	orhi	r8,r8,128
   2662c:	01000e04 	movi	r4,56
   26630:	20c07c16 	blt	r4,r3,26824 <__adddf3+0x67c>
   26634:	010007c4 	movi	r4,31
   26638:	20c0da16 	blt	r4,r3,269a4 <__adddf3+0x7fc>
   2663c:	01000804 	movi	r4,32
   26640:	20c9c83a 	sub	r4,r4,r3
   26644:	4114983a 	sll	r10,r8,r4
   26648:	88cad83a 	srl	r5,r17,r3
   2664c:	8908983a 	sll	r4,r17,r4
   26650:	40c6d83a 	srl	r3,r8,r3
   26654:	5162b03a 	or	r17,r10,r5
   26658:	2008c03a 	cmpne	r4,r4,zero
   2665c:	8922b03a 	or	r17,r17,r4
   26660:	3463c83a 	sub	r17,r6,r17
   26664:	48c7c83a 	sub	r3,r9,r3
   26668:	344d803a 	cmpltu	r6,r6,r17
   2666c:	1991c83a 	sub	r8,r3,r6
   26670:	1021883a 	mov	r16,r2
   26674:	3825883a 	mov	r18,r7
   26678:	003f2706 	br	26318 <__alt_data_end+0xfffe7b18>
   2667c:	24d0b03a 	or	r8,r4,r19
   26680:	40001b1e 	bne	r8,zero,266f0 <__adddf3+0x548>
   26684:	0005883a 	mov	r2,zero
   26688:	0007883a 	mov	r3,zero
   2668c:	0021883a 	mov	r16,zero
   26690:	003f4d06 	br	263c8 <__alt_data_end+0xfffe7bc8>
   26694:	008007c4 	movi	r2,31
   26698:	11003c16 	blt	r2,r4,2678c <__adddf3+0x5e4>
   2669c:	00800804 	movi	r2,32
   266a0:	1105c83a 	sub	r2,r2,r4
   266a4:	488e983a 	sll	r7,r9,r2
   266a8:	310ad83a 	srl	r5,r6,r4
   266ac:	3084983a 	sll	r2,r6,r2
   266b0:	4912d83a 	srl	r9,r9,r4
   266b4:	394ab03a 	or	r5,r7,r5
   266b8:	1004c03a 	cmpne	r2,r2,zero
   266bc:	288ab03a 	or	r5,r5,r2
   266c0:	003f5306 	br	26410 <__alt_data_end+0xfffe7c10>
   266c4:	4448b03a 	or	r4,r8,r17
   266c8:	20003e26 	beq	r4,zero,267c4 <__adddf3+0x61c>
   266cc:	00c6303a 	nor	r3,zero,r3
   266d0:	18003a1e 	bne	r3,zero,267bc <__adddf3+0x614>
   266d4:	3463c83a 	sub	r17,r6,r17
   266d8:	4a07c83a 	sub	r3,r9,r8
   266dc:	344d803a 	cmpltu	r6,r6,r17
   266e0:	1991c83a 	sub	r8,r3,r6
   266e4:	1021883a 	mov	r16,r2
   266e8:	3825883a 	mov	r18,r7
   266ec:	003f0a06 	br	26318 <__alt_data_end+0xfffe7b18>
   266f0:	2023883a 	mov	r17,r4
   266f4:	003f0d06 	br	2632c <__alt_data_end+0xfffe7b2c>
   266f8:	0081ffc4 	movi	r2,2047
   266fc:	80bf3f1e 	bne	r16,r2,263fc <__alt_data_end+0xfffe7bfc>
   26700:	003ec806 	br	26224 <__alt_data_end+0xfffe7a24>
   26704:	0005883a 	mov	r2,zero
   26708:	003fb106 	br	265d0 <__alt_data_end+0xfffe7dd0>
   2670c:	0007883a 	mov	r3,zero
   26710:	003fbc06 	br	26604 <__alt_data_end+0xfffe7e04>
   26714:	4444b03a 	or	r2,r8,r17
   26718:	8000871e 	bne	r16,zero,26938 <__adddf3+0x790>
   2671c:	1000ba26 	beq	r2,zero,26a08 <__adddf3+0x860>
   26720:	4984b03a 	or	r2,r9,r6
   26724:	103ebf26 	beq	r2,zero,26224 <__alt_data_end+0xfffe7a24>
   26728:	8985883a 	add	r2,r17,r6
   2672c:	4247883a 	add	r3,r8,r9
   26730:	1451803a 	cmpltu	r8,r2,r17
   26734:	40d1883a 	add	r8,r8,r3
   26738:	40c0202c 	andhi	r3,r8,128
   2673c:	1023883a 	mov	r17,r2
   26740:	183f1a26 	beq	r3,zero,263ac <__alt_data_end+0xfffe7bac>
   26744:	00bfe034 	movhi	r2,65408
   26748:	10bfffc4 	addi	r2,r2,-1
   2674c:	2021883a 	mov	r16,r4
   26750:	4090703a 	and	r8,r8,r2
   26754:	003eb306 	br	26224 <__alt_data_end+0xfffe7a24>
   26758:	4444b03a 	or	r2,r8,r17
   2675c:	8000291e 	bne	r16,zero,26804 <__adddf3+0x65c>
   26760:	10004b1e 	bne	r2,zero,26890 <__adddf3+0x6e8>
   26764:	4990b03a 	or	r8,r9,r6
   26768:	40008b26 	beq	r8,zero,26998 <__adddf3+0x7f0>
   2676c:	4811883a 	mov	r8,r9
   26770:	3023883a 	mov	r17,r6
   26774:	3825883a 	mov	r18,r7
   26778:	003eaa06 	br	26224 <__alt_data_end+0xfffe7a24>
   2677c:	1021883a 	mov	r16,r2
   26780:	0011883a 	mov	r8,zero
   26784:	0005883a 	mov	r2,zero
   26788:	003f0f06 	br	263c8 <__alt_data_end+0xfffe7bc8>
   2678c:	217ff804 	addi	r5,r4,-32
   26790:	00800804 	movi	r2,32
   26794:	494ad83a 	srl	r5,r9,r5
   26798:	20807d26 	beq	r4,r2,26990 <__adddf3+0x7e8>
   2679c:	00801004 	movi	r2,64
   267a0:	1109c83a 	sub	r4,r2,r4
   267a4:	4912983a 	sll	r9,r9,r4
   267a8:	498cb03a 	or	r6,r9,r6
   267ac:	300cc03a 	cmpne	r6,r6,zero
   267b0:	298ab03a 	or	r5,r5,r6
   267b4:	0013883a 	mov	r9,zero
   267b8:	003f1506 	br	26410 <__alt_data_end+0xfffe7c10>
   267bc:	0101ffc4 	movi	r4,2047
   267c0:	113f9a1e 	bne	r2,r4,2662c <__alt_data_end+0xfffe7e2c>
   267c4:	4811883a 	mov	r8,r9
   267c8:	3023883a 	mov	r17,r6
   267cc:	1021883a 	mov	r16,r2
   267d0:	3825883a 	mov	r18,r7
   267d4:	003e9306 	br	26224 <__alt_data_end+0xfffe7a24>
   267d8:	8000161e 	bne	r16,zero,26834 <__adddf3+0x68c>
   267dc:	444ab03a 	or	r5,r8,r17
   267e0:	28005126 	beq	r5,zero,26928 <__adddf3+0x780>
   267e4:	0108303a 	nor	r4,zero,r4
   267e8:	20004d1e 	bne	r4,zero,26920 <__adddf3+0x778>
   267ec:	89a3883a 	add	r17,r17,r6
   267f0:	4253883a 	add	r9,r8,r9
   267f4:	898d803a 	cmpltu	r6,r17,r6
   267f8:	3251883a 	add	r8,r6,r9
   267fc:	1021883a 	mov	r16,r2
   26800:	003f0806 	br	26424 <__alt_data_end+0xfffe7c24>
   26804:	1000301e 	bne	r2,zero,268c8 <__adddf3+0x720>
   26808:	4984b03a 	or	r2,r9,r6
   2680c:	10007126 	beq	r2,zero,269d4 <__adddf3+0x82c>
   26810:	4811883a 	mov	r8,r9
   26814:	3023883a 	mov	r17,r6
   26818:	3825883a 	mov	r18,r7
   2681c:	0401ffc4 	movi	r16,2047
   26820:	003e8006 	br	26224 <__alt_data_end+0xfffe7a24>
   26824:	4462b03a 	or	r17,r8,r17
   26828:	8822c03a 	cmpne	r17,r17,zero
   2682c:	0007883a 	mov	r3,zero
   26830:	003f8b06 	br	26660 <__alt_data_end+0xfffe7e60>
   26834:	0141ffc4 	movi	r5,2047
   26838:	11403b26 	beq	r2,r5,26928 <__adddf3+0x780>
   2683c:	0109c83a 	sub	r4,zero,r4
   26840:	42002034 	orhi	r8,r8,128
   26844:	01400e04 	movi	r5,56
   26848:	29006716 	blt	r5,r4,269e8 <__adddf3+0x840>
   2684c:	014007c4 	movi	r5,31
   26850:	29007016 	blt	r5,r4,26a14 <__adddf3+0x86c>
   26854:	01400804 	movi	r5,32
   26858:	290bc83a 	sub	r5,r5,r4
   2685c:	4154983a 	sll	r10,r8,r5
   26860:	890ed83a 	srl	r7,r17,r4
   26864:	894a983a 	sll	r5,r17,r5
   26868:	4108d83a 	srl	r4,r8,r4
   2686c:	51e2b03a 	or	r17,r10,r7
   26870:	280ac03a 	cmpne	r5,r5,zero
   26874:	8962b03a 	or	r17,r17,r5
   26878:	89a3883a 	add	r17,r17,r6
   2687c:	2253883a 	add	r9,r4,r9
   26880:	898d803a 	cmpltu	r6,r17,r6
   26884:	3251883a 	add	r8,r6,r9
   26888:	1021883a 	mov	r16,r2
   2688c:	003ee506 	br	26424 <__alt_data_end+0xfffe7c24>
   26890:	4984b03a 	or	r2,r9,r6
   26894:	103e6326 	beq	r2,zero,26224 <__alt_data_end+0xfffe7a24>
   26898:	8987c83a 	sub	r3,r17,r6
   2689c:	88c9803a 	cmpltu	r4,r17,r3
   268a0:	4245c83a 	sub	r2,r8,r9
   268a4:	1105c83a 	sub	r2,r2,r4
   268a8:	1100202c 	andhi	r4,r2,128
   268ac:	203ebb26 	beq	r4,zero,2639c <__alt_data_end+0xfffe7b9c>
   268b0:	3463c83a 	sub	r17,r6,r17
   268b4:	4a07c83a 	sub	r3,r9,r8
   268b8:	344d803a 	cmpltu	r6,r6,r17
   268bc:	1991c83a 	sub	r8,r3,r6
   268c0:	3825883a 	mov	r18,r7
   268c4:	003e5706 	br	26224 <__alt_data_end+0xfffe7a24>
   268c8:	4984b03a 	or	r2,r9,r6
   268cc:	10002e26 	beq	r2,zero,26988 <__adddf3+0x7e0>
   268d0:	4004d0fa 	srli	r2,r8,3
   268d4:	8822d0fa 	srli	r17,r17,3
   268d8:	4010977a 	slli	r8,r8,29
   268dc:	10c0022c 	andhi	r3,r2,8
   268e0:	4462b03a 	or	r17,r8,r17
   268e4:	18000826 	beq	r3,zero,26908 <__adddf3+0x760>
   268e8:	4808d0fa 	srli	r4,r9,3
   268ec:	20c0022c 	andhi	r3,r4,8
   268f0:	1800051e 	bne	r3,zero,26908 <__adddf3+0x760>
   268f4:	300cd0fa 	srli	r6,r6,3
   268f8:	4806977a 	slli	r3,r9,29
   268fc:	2005883a 	mov	r2,r4
   26900:	3825883a 	mov	r18,r7
   26904:	19a2b03a 	or	r17,r3,r6
   26908:	8810d77a 	srli	r8,r17,29
   2690c:	100490fa 	slli	r2,r2,3
   26910:	882290fa 	slli	r17,r17,3
   26914:	0401ffc4 	movi	r16,2047
   26918:	4090b03a 	or	r8,r8,r2
   2691c:	003e4106 	br	26224 <__alt_data_end+0xfffe7a24>
   26920:	0141ffc4 	movi	r5,2047
   26924:	117fc71e 	bne	r2,r5,26844 <__alt_data_end+0xfffe8044>
   26928:	4811883a 	mov	r8,r9
   2692c:	3023883a 	mov	r17,r6
   26930:	1021883a 	mov	r16,r2
   26934:	003e3b06 	br	26224 <__alt_data_end+0xfffe7a24>
   26938:	10002f26 	beq	r2,zero,269f8 <__adddf3+0x850>
   2693c:	4984b03a 	or	r2,r9,r6
   26940:	10001126 	beq	r2,zero,26988 <__adddf3+0x7e0>
   26944:	4004d0fa 	srli	r2,r8,3
   26948:	8822d0fa 	srli	r17,r17,3
   2694c:	4010977a 	slli	r8,r8,29
   26950:	10c0022c 	andhi	r3,r2,8
   26954:	4462b03a 	or	r17,r8,r17
   26958:	183feb26 	beq	r3,zero,26908 <__alt_data_end+0xfffe8108>
   2695c:	4808d0fa 	srli	r4,r9,3
   26960:	20c0022c 	andhi	r3,r4,8
   26964:	183fe81e 	bne	r3,zero,26908 <__alt_data_end+0xfffe8108>
   26968:	300cd0fa 	srli	r6,r6,3
   2696c:	4806977a 	slli	r3,r9,29
   26970:	2005883a 	mov	r2,r4
   26974:	19a2b03a 	or	r17,r3,r6
   26978:	003fe306 	br	26908 <__alt_data_end+0xfffe8108>
   2697c:	0011883a 	mov	r8,zero
   26980:	0005883a 	mov	r2,zero
   26984:	003e3f06 	br	26284 <__alt_data_end+0xfffe7a84>
   26988:	0401ffc4 	movi	r16,2047
   2698c:	003e2506 	br	26224 <__alt_data_end+0xfffe7a24>
   26990:	0013883a 	mov	r9,zero
   26994:	003f8406 	br	267a8 <__alt_data_end+0xfffe7fa8>
   26998:	0005883a 	mov	r2,zero
   2699c:	0007883a 	mov	r3,zero
   269a0:	003e8906 	br	263c8 <__alt_data_end+0xfffe7bc8>
   269a4:	197ff804 	addi	r5,r3,-32
   269a8:	01000804 	movi	r4,32
   269ac:	414ad83a 	srl	r5,r8,r5
   269b0:	19002426 	beq	r3,r4,26a44 <__adddf3+0x89c>
   269b4:	01001004 	movi	r4,64
   269b8:	20c7c83a 	sub	r3,r4,r3
   269bc:	40c6983a 	sll	r3,r8,r3
   269c0:	1c46b03a 	or	r3,r3,r17
   269c4:	1806c03a 	cmpne	r3,r3,zero
   269c8:	28e2b03a 	or	r17,r5,r3
   269cc:	0007883a 	mov	r3,zero
   269d0:	003f2306 	br	26660 <__alt_data_end+0xfffe7e60>
   269d4:	0007883a 	mov	r3,zero
   269d8:	5811883a 	mov	r8,r11
   269dc:	00bfffc4 	movi	r2,-1
   269e0:	0401ffc4 	movi	r16,2047
   269e4:	003e7806 	br	263c8 <__alt_data_end+0xfffe7bc8>
   269e8:	4462b03a 	or	r17,r8,r17
   269ec:	8822c03a 	cmpne	r17,r17,zero
   269f0:	0009883a 	mov	r4,zero
   269f4:	003fa006 	br	26878 <__alt_data_end+0xfffe8078>
   269f8:	4811883a 	mov	r8,r9
   269fc:	3023883a 	mov	r17,r6
   26a00:	0401ffc4 	movi	r16,2047
   26a04:	003e0706 	br	26224 <__alt_data_end+0xfffe7a24>
   26a08:	4811883a 	mov	r8,r9
   26a0c:	3023883a 	mov	r17,r6
   26a10:	003e0406 	br	26224 <__alt_data_end+0xfffe7a24>
   26a14:	21fff804 	addi	r7,r4,-32
   26a18:	01400804 	movi	r5,32
   26a1c:	41ced83a 	srl	r7,r8,r7
   26a20:	21400a26 	beq	r4,r5,26a4c <__adddf3+0x8a4>
   26a24:	01401004 	movi	r5,64
   26a28:	2909c83a 	sub	r4,r5,r4
   26a2c:	4108983a 	sll	r4,r8,r4
   26a30:	2448b03a 	or	r4,r4,r17
   26a34:	2008c03a 	cmpne	r4,r4,zero
   26a38:	3922b03a 	or	r17,r7,r4
   26a3c:	0009883a 	mov	r4,zero
   26a40:	003f8d06 	br	26878 <__alt_data_end+0xfffe8078>
   26a44:	0007883a 	mov	r3,zero
   26a48:	003fdd06 	br	269c0 <__alt_data_end+0xfffe81c0>
   26a4c:	0009883a 	mov	r4,zero
   26a50:	003ff706 	br	26a30 <__alt_data_end+0xfffe8230>

00026a54 <__divdf3>:
   26a54:	defff004 	addi	sp,sp,-64
   26a58:	dc800815 	stw	r18,32(sp)
   26a5c:	2824d53a 	srli	r18,r5,20
   26a60:	dd800c15 	stw	r22,48(sp)
   26a64:	282cd7fa 	srli	r22,r5,31
   26a68:	dc000615 	stw	r16,24(sp)
   26a6c:	04000434 	movhi	r16,16
   26a70:	843fffc4 	addi	r16,r16,-1
   26a74:	dfc00f15 	stw	ra,60(sp)
   26a78:	df000e15 	stw	fp,56(sp)
   26a7c:	ddc00d15 	stw	r23,52(sp)
   26a80:	dd400b15 	stw	r21,44(sp)
   26a84:	dd000a15 	stw	r20,40(sp)
   26a88:	dcc00915 	stw	r19,36(sp)
   26a8c:	dc400715 	stw	r17,28(sp)
   26a90:	9481ffcc 	andi	r18,r18,2047
   26a94:	2c20703a 	and	r16,r5,r16
   26a98:	b2003fcc 	andi	r8,r22,255
   26a9c:	90006126 	beq	r18,zero,26c24 <__divdf3+0x1d0>
   26aa0:	0081ffc4 	movi	r2,2047
   26aa4:	202b883a 	mov	r21,r4
   26aa8:	90803726 	beq	r18,r2,26b88 <__divdf3+0x134>
   26aac:	80800434 	orhi	r2,r16,16
   26ab0:	100490fa 	slli	r2,r2,3
   26ab4:	2020d77a 	srli	r16,r4,29
   26ab8:	202a90fa 	slli	r21,r4,3
   26abc:	94bf0044 	addi	r18,r18,-1023
   26ac0:	80a0b03a 	or	r16,r16,r2
   26ac4:	0013883a 	mov	r9,zero
   26ac8:	000b883a 	mov	r5,zero
   26acc:	3806d53a 	srli	r3,r7,20
   26ad0:	382ed7fa 	srli	r23,r7,31
   26ad4:	04400434 	movhi	r17,16
   26ad8:	8c7fffc4 	addi	r17,r17,-1
   26adc:	18c1ffcc 	andi	r3,r3,2047
   26ae0:	3029883a 	mov	r20,r6
   26ae4:	3c62703a 	and	r17,r7,r17
   26ae8:	bf003fcc 	andi	fp,r23,255
   26aec:	18006e26 	beq	r3,zero,26ca8 <__divdf3+0x254>
   26af0:	0081ffc4 	movi	r2,2047
   26af4:	18806626 	beq	r3,r2,26c90 <__divdf3+0x23c>
   26af8:	88800434 	orhi	r2,r17,16
   26afc:	100490fa 	slli	r2,r2,3
   26b00:	3022d77a 	srli	r17,r6,29
   26b04:	302890fa 	slli	r20,r6,3
   26b08:	18ff0044 	addi	r3,r3,-1023
   26b0c:	88a2b03a 	or	r17,r17,r2
   26b10:	000f883a 	mov	r7,zero
   26b14:	b5e6f03a 	xor	r19,r22,r23
   26b18:	3a4cb03a 	or	r6,r7,r9
   26b1c:	008003c4 	movi	r2,15
   26b20:	9809883a 	mov	r4,r19
   26b24:	90c7c83a 	sub	r3,r18,r3
   26b28:	9cc03fcc 	andi	r19,r19,255
   26b2c:	11809636 	bltu	r2,r6,26d88 <__divdf3+0x334>
   26b30:	300c90ba 	slli	r6,r6,2
   26b34:	008000b4 	movhi	r2,2
   26b38:	109ad204 	addi	r2,r2,27464
   26b3c:	308d883a 	add	r6,r6,r2
   26b40:	30800017 	ldw	r2,0(r6)
   26b44:	1000683a 	jmp	r2
   26b48:	00026d88 	cmpgei	zero,zero,2486
   26b4c:	00026bc0 	call	26bc <set_addrs_to_default+0xeb8>
   26b50:	00026d78 	rdprs	zero,zero,2485
   26b54:	00026bb4 	movhi	zero,2478
   26b58:	00026d78 	rdprs	zero,zero,2485
   26b5c:	00026d4c 	andi	zero,zero,2485
   26b60:	00026d78 	rdprs	zero,zero,2485
   26b64:	00026bb4 	movhi	zero,2478
   26b68:	00026bc0 	call	26bc <set_addrs_to_default+0xeb8>
   26b6c:	00026bc0 	call	26bc <set_addrs_to_default+0xeb8>
   26b70:	00026d4c 	andi	zero,zero,2485
   26b74:	00026bb4 	movhi	zero,2478
   26b78:	00026ba4 	muli	zero,zero,2478
   26b7c:	00026ba4 	muli	zero,zero,2478
   26b80:	00026ba4 	muli	zero,zero,2478
   26b84:	00027110 	cmplti	zero,zero,2500
   26b88:	2404b03a 	or	r2,r4,r16
   26b8c:	10006c1e 	bne	r2,zero,26d40 <__divdf3+0x2ec>
   26b90:	02400204 	movi	r9,8
   26b94:	0021883a 	mov	r16,zero
   26b98:	002b883a 	mov	r21,zero
   26b9c:	01400084 	movi	r5,2
   26ba0:	003fca06 	br	26acc <__alt_data_end+0xfffe82cc>
   26ba4:	8023883a 	mov	r17,r16
   26ba8:	a829883a 	mov	r20,r21
   26bac:	4039883a 	mov	fp,r8
   26bb0:	280f883a 	mov	r7,r5
   26bb4:	00800084 	movi	r2,2
   26bb8:	3881601e 	bne	r7,r2,2713c <__divdf3+0x6e8>
   26bbc:	e027883a 	mov	r19,fp
   26bc0:	9900004c 	andi	r4,r19,1
   26bc4:	0081ffc4 	movi	r2,2047
   26bc8:	0021883a 	mov	r16,zero
   26bcc:	002b883a 	mov	r21,zero
   26bd0:	1004953a 	slli	r2,r2,20
   26bd4:	20c03fcc 	andi	r3,r4,255
   26bd8:	01400434 	movhi	r5,16
   26bdc:	297fffc4 	addi	r5,r5,-1
   26be0:	180697fa 	slli	r3,r3,31
   26be4:	8160703a 	and	r16,r16,r5
   26be8:	80a0b03a 	or	r16,r16,r2
   26bec:	80c6b03a 	or	r3,r16,r3
   26bf0:	a805883a 	mov	r2,r21
   26bf4:	dfc00f17 	ldw	ra,60(sp)
   26bf8:	df000e17 	ldw	fp,56(sp)
   26bfc:	ddc00d17 	ldw	r23,52(sp)
   26c00:	dd800c17 	ldw	r22,48(sp)
   26c04:	dd400b17 	ldw	r21,44(sp)
   26c08:	dd000a17 	ldw	r20,40(sp)
   26c0c:	dcc00917 	ldw	r19,36(sp)
   26c10:	dc800817 	ldw	r18,32(sp)
   26c14:	dc400717 	ldw	r17,28(sp)
   26c18:	dc000617 	ldw	r16,24(sp)
   26c1c:	dec01004 	addi	sp,sp,64
   26c20:	f800283a 	ret
   26c24:	2404b03a 	or	r2,r4,r16
   26c28:	2023883a 	mov	r17,r4
   26c2c:	10003f26 	beq	r2,zero,26d2c <__divdf3+0x2d8>
   26c30:	80015e26 	beq	r16,zero,271ac <__divdf3+0x758>
   26c34:	8009883a 	mov	r4,r16
   26c38:	d9800215 	stw	r6,8(sp)
   26c3c:	d9c00515 	stw	r7,20(sp)
   26c40:	da000415 	stw	r8,16(sp)
   26c44:	0028b900 	call	28b90 <__clzsi2>
   26c48:	d9800217 	ldw	r6,8(sp)
   26c4c:	d9c00517 	ldw	r7,20(sp)
   26c50:	da000417 	ldw	r8,16(sp)
   26c54:	113ffd44 	addi	r4,r2,-11
   26c58:	00c00704 	movi	r3,28
   26c5c:	19014f16 	blt	r3,r4,2719c <__divdf3+0x748>
   26c60:	00c00744 	movi	r3,29
   26c64:	157ffe04 	addi	r21,r2,-8
   26c68:	1907c83a 	sub	r3,r3,r4
   26c6c:	8560983a 	sll	r16,r16,r21
   26c70:	88c6d83a 	srl	r3,r17,r3
   26c74:	8d6a983a 	sll	r21,r17,r21
   26c78:	1c20b03a 	or	r16,r3,r16
   26c7c:	1080fcc4 	addi	r2,r2,1011
   26c80:	00a5c83a 	sub	r18,zero,r2
   26c84:	0013883a 	mov	r9,zero
   26c88:	000b883a 	mov	r5,zero
   26c8c:	003f8f06 	br	26acc <__alt_data_end+0xfffe82cc>
   26c90:	3444b03a 	or	r2,r6,r17
   26c94:	1000231e 	bne	r2,zero,26d24 <__divdf3+0x2d0>
   26c98:	0023883a 	mov	r17,zero
   26c9c:	0029883a 	mov	r20,zero
   26ca0:	01c00084 	movi	r7,2
   26ca4:	003f9b06 	br	26b14 <__alt_data_end+0xfffe8314>
   26ca8:	3444b03a 	or	r2,r6,r17
   26cac:	10001926 	beq	r2,zero,26d14 <__divdf3+0x2c0>
   26cb0:	88014b26 	beq	r17,zero,271e0 <__divdf3+0x78c>
   26cb4:	8809883a 	mov	r4,r17
   26cb8:	d9400115 	stw	r5,4(sp)
   26cbc:	d9800215 	stw	r6,8(sp)
   26cc0:	da000415 	stw	r8,16(sp)
   26cc4:	da400315 	stw	r9,12(sp)
   26cc8:	0028b900 	call	28b90 <__clzsi2>
   26ccc:	d9400117 	ldw	r5,4(sp)
   26cd0:	d9800217 	ldw	r6,8(sp)
   26cd4:	da000417 	ldw	r8,16(sp)
   26cd8:	da400317 	ldw	r9,12(sp)
   26cdc:	113ffd44 	addi	r4,r2,-11
   26ce0:	00c00704 	movi	r3,28
   26ce4:	19013a16 	blt	r3,r4,271d0 <__divdf3+0x77c>
   26ce8:	00c00744 	movi	r3,29
   26cec:	153ffe04 	addi	r20,r2,-8
   26cf0:	1907c83a 	sub	r3,r3,r4
   26cf4:	8d22983a 	sll	r17,r17,r20
   26cf8:	30c6d83a 	srl	r3,r6,r3
   26cfc:	3528983a 	sll	r20,r6,r20
   26d00:	1c62b03a 	or	r17,r3,r17
   26d04:	1080fcc4 	addi	r2,r2,1011
   26d08:	0087c83a 	sub	r3,zero,r2
   26d0c:	000f883a 	mov	r7,zero
   26d10:	003f8006 	br	26b14 <__alt_data_end+0xfffe8314>
   26d14:	0023883a 	mov	r17,zero
   26d18:	0029883a 	mov	r20,zero
   26d1c:	01c00044 	movi	r7,1
   26d20:	003f7c06 	br	26b14 <__alt_data_end+0xfffe8314>
   26d24:	01c000c4 	movi	r7,3
   26d28:	003f7a06 	br	26b14 <__alt_data_end+0xfffe8314>
   26d2c:	02400104 	movi	r9,4
   26d30:	0021883a 	mov	r16,zero
   26d34:	002b883a 	mov	r21,zero
   26d38:	01400044 	movi	r5,1
   26d3c:	003f6306 	br	26acc <__alt_data_end+0xfffe82cc>
   26d40:	02400304 	movi	r9,12
   26d44:	014000c4 	movi	r5,3
   26d48:	003f6006 	br	26acc <__alt_data_end+0xfffe82cc>
   26d4c:	04000434 	movhi	r16,16
   26d50:	0009883a 	mov	r4,zero
   26d54:	843fffc4 	addi	r16,r16,-1
   26d58:	057fffc4 	movi	r21,-1
   26d5c:	0081ffc4 	movi	r2,2047
   26d60:	003f9b06 	br	26bd0 <__alt_data_end+0xfffe83d0>
   26d64:	00c00044 	movi	r3,1
   26d68:	1887c83a 	sub	r3,r3,r2
   26d6c:	01000e04 	movi	r4,56
   26d70:	20c1530e 	bge	r4,r3,272c0 <__divdf3+0x86c>
   26d74:	9900004c 	andi	r4,r19,1
   26d78:	0005883a 	mov	r2,zero
   26d7c:	0021883a 	mov	r16,zero
   26d80:	002b883a 	mov	r21,zero
   26d84:	003f9206 	br	26bd0 <__alt_data_end+0xfffe83d0>
   26d88:	8c012e36 	bltu	r17,r16,27244 <__divdf3+0x7f0>
   26d8c:	84412c26 	beq	r16,r17,27240 <__divdf3+0x7ec>
   26d90:	a82f883a 	mov	r23,r21
   26d94:	18ffffc4 	addi	r3,r3,-1
   26d98:	002b883a 	mov	r21,zero
   26d9c:	a004d63a 	srli	r2,r20,24
   26da0:	8822923a 	slli	r17,r17,8
   26da4:	a028923a 	slli	r20,r20,8
   26da8:	8009883a 	mov	r4,r16
   26dac:	88acb03a 	or	r22,r17,r2
   26db0:	dd000015 	stw	r20,0(sp)
   26db4:	b028d43a 	srli	r20,r22,16
   26db8:	d8c00215 	stw	r3,8(sp)
   26dbc:	b4bfffcc 	andi	r18,r22,65535
   26dc0:	a00b883a 	mov	r5,r20
   26dc4:	0025ec80 	call	25ec8 <__udivsi3>
   26dc8:	100b883a 	mov	r5,r2
   26dcc:	9009883a 	mov	r4,r18
   26dd0:	1023883a 	mov	r17,r2
   26dd4:	0025f840 	call	25f84 <__mulsi3>
   26dd8:	8009883a 	mov	r4,r16
   26ddc:	a00b883a 	mov	r5,r20
   26de0:	1039883a 	mov	fp,r2
   26de4:	0025f2c0 	call	25f2c <__umodsi3>
   26de8:	1004943a 	slli	r2,r2,16
   26dec:	b808d43a 	srli	r4,r23,16
   26df0:	d8c00217 	ldw	r3,8(sp)
   26df4:	2084b03a 	or	r2,r4,r2
   26df8:	1700062e 	bgeu	r2,fp,26e14 <__divdf3+0x3c0>
   26dfc:	1585883a 	add	r2,r2,r22
   26e00:	893fffc4 	addi	r4,r17,-1
   26e04:	15811d36 	bltu	r2,r22,2727c <__divdf3+0x828>
   26e08:	17011c2e 	bgeu	r2,fp,2727c <__divdf3+0x828>
   26e0c:	8c7fff84 	addi	r17,r17,-2
   26e10:	1585883a 	add	r2,r2,r22
   26e14:	1739c83a 	sub	fp,r2,fp
   26e18:	a00b883a 	mov	r5,r20
   26e1c:	e009883a 	mov	r4,fp
   26e20:	d8c00215 	stw	r3,8(sp)
   26e24:	0025ec80 	call	25ec8 <__udivsi3>
   26e28:	100b883a 	mov	r5,r2
   26e2c:	9009883a 	mov	r4,r18
   26e30:	1021883a 	mov	r16,r2
   26e34:	0025f840 	call	25f84 <__mulsi3>
   26e38:	a00b883a 	mov	r5,r20
   26e3c:	e009883a 	mov	r4,fp
   26e40:	d8800415 	stw	r2,16(sp)
   26e44:	0025f2c0 	call	25f2c <__umodsi3>
   26e48:	1004943a 	slli	r2,r2,16
   26e4c:	da000417 	ldw	r8,16(sp)
   26e50:	bdffffcc 	andi	r23,r23,65535
   26e54:	b884b03a 	or	r2,r23,r2
   26e58:	d8c00217 	ldw	r3,8(sp)
   26e5c:	1200062e 	bgeu	r2,r8,26e78 <__divdf3+0x424>
   26e60:	1585883a 	add	r2,r2,r22
   26e64:	813fffc4 	addi	r4,r16,-1
   26e68:	15810236 	bltu	r2,r22,27274 <__divdf3+0x820>
   26e6c:	1201012e 	bgeu	r2,r8,27274 <__divdf3+0x820>
   26e70:	843fff84 	addi	r16,r16,-2
   26e74:	1585883a 	add	r2,r2,r22
   26e78:	8822943a 	slli	r17,r17,16
   26e7c:	d9800017 	ldw	r6,0(sp)
   26e80:	1211c83a 	sub	r8,r2,r8
   26e84:	8c22b03a 	or	r17,r17,r16
   26e88:	373fffcc 	andi	fp,r6,65535
   26e8c:	8abfffcc 	andi	r10,r17,65535
   26e90:	8820d43a 	srli	r16,r17,16
   26e94:	5009883a 	mov	r4,r10
   26e98:	e00b883a 	mov	r5,fp
   26e9c:	302ed43a 	srli	r23,r6,16
   26ea0:	d8c00215 	stw	r3,8(sp)
   26ea4:	da000415 	stw	r8,16(sp)
   26ea8:	da800115 	stw	r10,4(sp)
   26eac:	0025f840 	call	25f84 <__mulsi3>
   26eb0:	800b883a 	mov	r5,r16
   26eb4:	e009883a 	mov	r4,fp
   26eb8:	d8800515 	stw	r2,20(sp)
   26ebc:	0025f840 	call	25f84 <__mulsi3>
   26ec0:	8009883a 	mov	r4,r16
   26ec4:	b80b883a 	mov	r5,r23
   26ec8:	d8800315 	stw	r2,12(sp)
   26ecc:	0025f840 	call	25f84 <__mulsi3>
   26ed0:	da800117 	ldw	r10,4(sp)
   26ed4:	b80b883a 	mov	r5,r23
   26ed8:	1021883a 	mov	r16,r2
   26edc:	5009883a 	mov	r4,r10
   26ee0:	0025f840 	call	25f84 <__mulsi3>
   26ee4:	d9c00517 	ldw	r7,20(sp)
   26ee8:	da400317 	ldw	r9,12(sp)
   26eec:	d8c00217 	ldw	r3,8(sp)
   26ef0:	3808d43a 	srli	r4,r7,16
   26ef4:	1245883a 	add	r2,r2,r9
   26ef8:	da000417 	ldw	r8,16(sp)
   26efc:	2085883a 	add	r2,r4,r2
   26f00:	1240022e 	bgeu	r2,r9,26f0c <__divdf3+0x4b8>
   26f04:	01000074 	movhi	r4,1
   26f08:	8121883a 	add	r16,r16,r4
   26f0c:	1008d43a 	srli	r4,r2,16
   26f10:	1004943a 	slli	r2,r2,16
   26f14:	39ffffcc 	andi	r7,r7,65535
   26f18:	2409883a 	add	r4,r4,r16
   26f1c:	11c5883a 	add	r2,r2,r7
   26f20:	4100bb36 	bltu	r8,r4,27210 <__divdf3+0x7bc>
   26f24:	4100d726 	beq	r8,r4,27284 <__divdf3+0x830>
   26f28:	4109c83a 	sub	r4,r8,r4
   26f2c:	a8a1c83a 	sub	r16,r21,r2
   26f30:	ac2b803a 	cmpltu	r21,r21,r16
   26f34:	256bc83a 	sub	r21,r4,r21
   26f38:	b540d926 	beq	r22,r21,272a0 <__divdf3+0x84c>
   26f3c:	a00b883a 	mov	r5,r20
   26f40:	a809883a 	mov	r4,r21
   26f44:	d8c00215 	stw	r3,8(sp)
   26f48:	0025ec80 	call	25ec8 <__udivsi3>
   26f4c:	100b883a 	mov	r5,r2
   26f50:	9009883a 	mov	r4,r18
   26f54:	d8800515 	stw	r2,20(sp)
   26f58:	0025f840 	call	25f84 <__mulsi3>
   26f5c:	a809883a 	mov	r4,r21
   26f60:	a00b883a 	mov	r5,r20
   26f64:	d8800415 	stw	r2,16(sp)
   26f68:	0025f2c0 	call	25f2c <__umodsi3>
   26f6c:	1004943a 	slli	r2,r2,16
   26f70:	8008d43a 	srli	r4,r16,16
   26f74:	da000417 	ldw	r8,16(sp)
   26f78:	d8c00217 	ldw	r3,8(sp)
   26f7c:	2084b03a 	or	r2,r4,r2
   26f80:	d9c00517 	ldw	r7,20(sp)
   26f84:	1200062e 	bgeu	r2,r8,26fa0 <__divdf3+0x54c>
   26f88:	1585883a 	add	r2,r2,r22
   26f8c:	393fffc4 	addi	r4,r7,-1
   26f90:	1580c536 	bltu	r2,r22,272a8 <__divdf3+0x854>
   26f94:	1200c42e 	bgeu	r2,r8,272a8 <__divdf3+0x854>
   26f98:	39ffff84 	addi	r7,r7,-2
   26f9c:	1585883a 	add	r2,r2,r22
   26fa0:	122bc83a 	sub	r21,r2,r8
   26fa4:	a00b883a 	mov	r5,r20
   26fa8:	a809883a 	mov	r4,r21
   26fac:	d8c00215 	stw	r3,8(sp)
   26fb0:	d9c00515 	stw	r7,20(sp)
   26fb4:	0025ec80 	call	25ec8 <__udivsi3>
   26fb8:	9009883a 	mov	r4,r18
   26fbc:	100b883a 	mov	r5,r2
   26fc0:	d8800415 	stw	r2,16(sp)
   26fc4:	0025f840 	call	25f84 <__mulsi3>
   26fc8:	a809883a 	mov	r4,r21
   26fcc:	a00b883a 	mov	r5,r20
   26fd0:	1025883a 	mov	r18,r2
   26fd4:	0025f2c0 	call	25f2c <__umodsi3>
   26fd8:	1004943a 	slli	r2,r2,16
   26fdc:	813fffcc 	andi	r4,r16,65535
   26fe0:	d8c00217 	ldw	r3,8(sp)
   26fe4:	20a0b03a 	or	r16,r4,r2
   26fe8:	d9c00517 	ldw	r7,20(sp)
   26fec:	da000417 	ldw	r8,16(sp)
   26ff0:	8480062e 	bgeu	r16,r18,2700c <__divdf3+0x5b8>
   26ff4:	85a1883a 	add	r16,r16,r22
   26ff8:	40bfffc4 	addi	r2,r8,-1
   26ffc:	8580ac36 	bltu	r16,r22,272b0 <__divdf3+0x85c>
   27000:	8480ab2e 	bgeu	r16,r18,272b0 <__divdf3+0x85c>
   27004:	423fff84 	addi	r8,r8,-2
   27008:	85a1883a 	add	r16,r16,r22
   2700c:	3804943a 	slli	r2,r7,16
   27010:	84a1c83a 	sub	r16,r16,r18
   27014:	e009883a 	mov	r4,fp
   27018:	1228b03a 	or	r20,r2,r8
   2701c:	a1ffffcc 	andi	r7,r20,65535
   27020:	a024d43a 	srli	r18,r20,16
   27024:	380b883a 	mov	r5,r7
   27028:	d8c00215 	stw	r3,8(sp)
   2702c:	d9c00515 	stw	r7,20(sp)
   27030:	0025f840 	call	25f84 <__mulsi3>
   27034:	900b883a 	mov	r5,r18
   27038:	e009883a 	mov	r4,fp
   2703c:	102b883a 	mov	r21,r2
   27040:	0025f840 	call	25f84 <__mulsi3>
   27044:	900b883a 	mov	r5,r18
   27048:	b809883a 	mov	r4,r23
   2704c:	1039883a 	mov	fp,r2
   27050:	0025f840 	call	25f84 <__mulsi3>
   27054:	d9c00517 	ldw	r7,20(sp)
   27058:	b80b883a 	mov	r5,r23
   2705c:	1025883a 	mov	r18,r2
   27060:	3809883a 	mov	r4,r7
   27064:	0025f840 	call	25f84 <__mulsi3>
   27068:	a808d43a 	srli	r4,r21,16
   2706c:	1705883a 	add	r2,r2,fp
   27070:	d8c00217 	ldw	r3,8(sp)
   27074:	2085883a 	add	r2,r4,r2
   27078:	1700022e 	bgeu	r2,fp,27084 <__divdf3+0x630>
   2707c:	01000074 	movhi	r4,1
   27080:	9125883a 	add	r18,r18,r4
   27084:	1008d43a 	srli	r4,r2,16
   27088:	1004943a 	slli	r2,r2,16
   2708c:	ad7fffcc 	andi	r21,r21,65535
   27090:	2489883a 	add	r4,r4,r18
   27094:	1545883a 	add	r2,r2,r21
   27098:	81003836 	bltu	r16,r4,2717c <__divdf3+0x728>
   2709c:	81003626 	beq	r16,r4,27178 <__divdf3+0x724>
   270a0:	a5000054 	ori	r20,r20,1
   270a4:	1880ffc4 	addi	r2,r3,1023
   270a8:	00bf2e0e 	bge	zero,r2,26d64 <__alt_data_end+0xfffe8564>
   270ac:	a10001cc 	andi	r4,r20,7
   270b0:	20000726 	beq	r4,zero,270d0 <__divdf3+0x67c>
   270b4:	a10003cc 	andi	r4,r20,15
   270b8:	01400104 	movi	r5,4
   270bc:	21400426 	beq	r4,r5,270d0 <__divdf3+0x67c>
   270c0:	a149883a 	add	r4,r20,r5
   270c4:	2529803a 	cmpltu	r20,r4,r20
   270c8:	8d23883a 	add	r17,r17,r20
   270cc:	2029883a 	mov	r20,r4
   270d0:	8900402c 	andhi	r4,r17,256
   270d4:	20000426 	beq	r4,zero,270e8 <__divdf3+0x694>
   270d8:	18810004 	addi	r2,r3,1024
   270dc:	00ffc034 	movhi	r3,65280
   270e0:	18ffffc4 	addi	r3,r3,-1
   270e4:	88e2703a 	and	r17,r17,r3
   270e8:	00c1ff84 	movi	r3,2046
   270ec:	18beb416 	blt	r3,r2,26bc0 <__alt_data_end+0xfffe83c0>
   270f0:	a028d0fa 	srli	r20,r20,3
   270f4:	882a977a 	slli	r21,r17,29
   270f8:	8820927a 	slli	r16,r17,9
   270fc:	1081ffcc 	andi	r2,r2,2047
   27100:	ad2ab03a 	or	r21,r21,r20
   27104:	8020d33a 	srli	r16,r16,12
   27108:	9900004c 	andi	r4,r19,1
   2710c:	003eb006 	br	26bd0 <__alt_data_end+0xfffe83d0>
   27110:	8080022c 	andhi	r2,r16,8
   27114:	10001226 	beq	r2,zero,27160 <__divdf3+0x70c>
   27118:	8880022c 	andhi	r2,r17,8
   2711c:	1000101e 	bne	r2,zero,27160 <__divdf3+0x70c>
   27120:	00800434 	movhi	r2,16
   27124:	8c000234 	orhi	r16,r17,8
   27128:	10bfffc4 	addi	r2,r2,-1
   2712c:	b809883a 	mov	r4,r23
   27130:	80a0703a 	and	r16,r16,r2
   27134:	a02b883a 	mov	r21,r20
   27138:	003f0806 	br	26d5c <__alt_data_end+0xfffe855c>
   2713c:	008000c4 	movi	r2,3
   27140:	3880b126 	beq	r7,r2,27408 <__divdf3+0x9b4>
   27144:	00800044 	movi	r2,1
   27148:	38805b1e 	bne	r7,r2,272b8 <__divdf3+0x864>
   2714c:	e009883a 	mov	r4,fp
   27150:	0005883a 	mov	r2,zero
   27154:	0021883a 	mov	r16,zero
   27158:	002b883a 	mov	r21,zero
   2715c:	003e9c06 	br	26bd0 <__alt_data_end+0xfffe83d0>
   27160:	00800434 	movhi	r2,16
   27164:	84000234 	orhi	r16,r16,8
   27168:	10bfffc4 	addi	r2,r2,-1
   2716c:	b009883a 	mov	r4,r22
   27170:	80a0703a 	and	r16,r16,r2
   27174:	003ef906 	br	26d5c <__alt_data_end+0xfffe855c>
   27178:	103fca26 	beq	r2,zero,270a4 <__alt_data_end+0xfffe88a4>
   2717c:	b421883a 	add	r16,r22,r16
   27180:	a17fffc4 	addi	r5,r20,-1
   27184:	8580422e 	bgeu	r16,r22,27290 <__divdf3+0x83c>
   27188:	2829883a 	mov	r20,r5
   2718c:	813fc41e 	bne	r16,r4,270a0 <__alt_data_end+0xfffe88a0>
   27190:	d9800017 	ldw	r6,0(sp)
   27194:	30bfc21e 	bne	r6,r2,270a0 <__alt_data_end+0xfffe88a0>
   27198:	003fc206 	br	270a4 <__alt_data_end+0xfffe88a4>
   2719c:	143ff604 	addi	r16,r2,-40
   271a0:	8c20983a 	sll	r16,r17,r16
   271a4:	002b883a 	mov	r21,zero
   271a8:	003eb406 	br	26c7c <__alt_data_end+0xfffe847c>
   271ac:	d9800215 	stw	r6,8(sp)
   271b0:	d9c00515 	stw	r7,20(sp)
   271b4:	da000415 	stw	r8,16(sp)
   271b8:	0028b900 	call	28b90 <__clzsi2>
   271bc:	10800804 	addi	r2,r2,32
   271c0:	da000417 	ldw	r8,16(sp)
   271c4:	d9c00517 	ldw	r7,20(sp)
   271c8:	d9800217 	ldw	r6,8(sp)
   271cc:	003ea106 	br	26c54 <__alt_data_end+0xfffe8454>
   271d0:	147ff604 	addi	r17,r2,-40
   271d4:	3462983a 	sll	r17,r6,r17
   271d8:	0029883a 	mov	r20,zero
   271dc:	003ec906 	br	26d04 <__alt_data_end+0xfffe8504>
   271e0:	3009883a 	mov	r4,r6
   271e4:	d9400115 	stw	r5,4(sp)
   271e8:	d9800215 	stw	r6,8(sp)
   271ec:	da000415 	stw	r8,16(sp)
   271f0:	da400315 	stw	r9,12(sp)
   271f4:	0028b900 	call	28b90 <__clzsi2>
   271f8:	10800804 	addi	r2,r2,32
   271fc:	da400317 	ldw	r9,12(sp)
   27200:	da000417 	ldw	r8,16(sp)
   27204:	d9800217 	ldw	r6,8(sp)
   27208:	d9400117 	ldw	r5,4(sp)
   2720c:	003eb306 	br	26cdc <__alt_data_end+0xfffe84dc>
   27210:	d9800017 	ldw	r6,0(sp)
   27214:	a9ab883a 	add	r21,r21,r6
   27218:	a98b803a 	cmpltu	r5,r21,r6
   2721c:	2d8b883a 	add	r5,r5,r22
   27220:	2a11883a 	add	r8,r5,r8
   27224:	897fffc4 	addi	r5,r17,-1
   27228:	b2000c2e 	bgeu	r22,r8,2725c <__divdf3+0x808>
   2722c:	41003f36 	bltu	r8,r4,2732c <__divdf3+0x8d8>
   27230:	22006c26 	beq	r4,r8,273e4 <__divdf3+0x990>
   27234:	4109c83a 	sub	r4,r8,r4
   27238:	2823883a 	mov	r17,r5
   2723c:	003f3b06 	br	26f2c <__alt_data_end+0xfffe872c>
   27240:	ad3ed336 	bltu	r21,r20,26d90 <__alt_data_end+0xfffe8590>
   27244:	a804d07a 	srli	r2,r21,1
   27248:	802e97fa 	slli	r23,r16,31
   2724c:	a82a97fa 	slli	r21,r21,31
   27250:	8020d07a 	srli	r16,r16,1
   27254:	b8aeb03a 	or	r23,r23,r2
   27258:	003ed006 	br	26d9c <__alt_data_end+0xfffe859c>
   2725c:	b23ff51e 	bne	r22,r8,27234 <__alt_data_end+0xfffe8a34>
   27260:	d9800017 	ldw	r6,0(sp)
   27264:	a9bff12e 	bgeu	r21,r6,2722c <__alt_data_end+0xfffe8a2c>
   27268:	b109c83a 	sub	r4,r22,r4
   2726c:	2823883a 	mov	r17,r5
   27270:	003f2e06 	br	26f2c <__alt_data_end+0xfffe872c>
   27274:	2021883a 	mov	r16,r4
   27278:	003eff06 	br	26e78 <__alt_data_end+0xfffe8678>
   2727c:	2023883a 	mov	r17,r4
   27280:	003ee406 	br	26e14 <__alt_data_end+0xfffe8614>
   27284:	a8bfe236 	bltu	r21,r2,27210 <__alt_data_end+0xfffe8a10>
   27288:	0009883a 	mov	r4,zero
   2728c:	003f2706 	br	26f2c <__alt_data_end+0xfffe872c>
   27290:	81002d36 	bltu	r16,r4,27348 <__divdf3+0x8f4>
   27294:	24005626 	beq	r4,r16,273f0 <__divdf3+0x99c>
   27298:	2829883a 	mov	r20,r5
   2729c:	003f8006 	br	270a0 <__alt_data_end+0xfffe88a0>
   272a0:	053fffc4 	movi	r20,-1
   272a4:	003f7f06 	br	270a4 <__alt_data_end+0xfffe88a4>
   272a8:	200f883a 	mov	r7,r4
   272ac:	003f3c06 	br	26fa0 <__alt_data_end+0xfffe87a0>
   272b0:	1011883a 	mov	r8,r2
   272b4:	003f5506 	br	2700c <__alt_data_end+0xfffe880c>
   272b8:	e027883a 	mov	r19,fp
   272bc:	003f7906 	br	270a4 <__alt_data_end+0xfffe88a4>
   272c0:	010007c4 	movi	r4,31
   272c4:	20c02816 	blt	r4,r3,27368 <__divdf3+0x914>
   272c8:	00800804 	movi	r2,32
   272cc:	10c5c83a 	sub	r2,r2,r3
   272d0:	888a983a 	sll	r5,r17,r2
   272d4:	a0c8d83a 	srl	r4,r20,r3
   272d8:	a084983a 	sll	r2,r20,r2
   272dc:	88e2d83a 	srl	r17,r17,r3
   272e0:	2906b03a 	or	r3,r5,r4
   272e4:	1004c03a 	cmpne	r2,r2,zero
   272e8:	1886b03a 	or	r3,r3,r2
   272ec:	188001cc 	andi	r2,r3,7
   272f0:	10000726 	beq	r2,zero,27310 <__divdf3+0x8bc>
   272f4:	188003cc 	andi	r2,r3,15
   272f8:	01000104 	movi	r4,4
   272fc:	11000426 	beq	r2,r4,27310 <__divdf3+0x8bc>
   27300:	1805883a 	mov	r2,r3
   27304:	10c00104 	addi	r3,r2,4
   27308:	1885803a 	cmpltu	r2,r3,r2
   2730c:	88a3883a 	add	r17,r17,r2
   27310:	8880202c 	andhi	r2,r17,128
   27314:	10002926 	beq	r2,zero,273bc <__divdf3+0x968>
   27318:	9900004c 	andi	r4,r19,1
   2731c:	00800044 	movi	r2,1
   27320:	0021883a 	mov	r16,zero
   27324:	002b883a 	mov	r21,zero
   27328:	003e2906 	br	26bd0 <__alt_data_end+0xfffe83d0>
   2732c:	d9800017 	ldw	r6,0(sp)
   27330:	8c7fff84 	addi	r17,r17,-2
   27334:	a9ab883a 	add	r21,r21,r6
   27338:	a98b803a 	cmpltu	r5,r21,r6
   2733c:	2d8b883a 	add	r5,r5,r22
   27340:	2a11883a 	add	r8,r5,r8
   27344:	003ef806 	br	26f28 <__alt_data_end+0xfffe8728>
   27348:	d9800017 	ldw	r6,0(sp)
   2734c:	318f883a 	add	r7,r6,r6
   27350:	398b803a 	cmpltu	r5,r7,r6
   27354:	2d8d883a 	add	r6,r5,r22
   27358:	81a1883a 	add	r16,r16,r6
   2735c:	a17fff84 	addi	r5,r20,-2
   27360:	d9c00015 	stw	r7,0(sp)
   27364:	003f8806 	br	27188 <__alt_data_end+0xfffe8988>
   27368:	013ff844 	movi	r4,-31
   2736c:	2085c83a 	sub	r2,r4,r2
   27370:	8888d83a 	srl	r4,r17,r2
   27374:	00800804 	movi	r2,32
   27378:	18802126 	beq	r3,r2,27400 <__divdf3+0x9ac>
   2737c:	04001004 	movi	r16,64
   27380:	80c7c83a 	sub	r3,r16,r3
   27384:	88e0983a 	sll	r16,r17,r3
   27388:	8504b03a 	or	r2,r16,r20
   2738c:	1004c03a 	cmpne	r2,r2,zero
   27390:	2084b03a 	or	r2,r4,r2
   27394:	144001cc 	andi	r17,r2,7
   27398:	88000d1e 	bne	r17,zero,273d0 <__divdf3+0x97c>
   2739c:	0021883a 	mov	r16,zero
   273a0:	102ad0fa 	srli	r21,r2,3
   273a4:	9900004c 	andi	r4,r19,1
   273a8:	0005883a 	mov	r2,zero
   273ac:	ac6ab03a 	or	r21,r21,r17
   273b0:	003e0706 	br	26bd0 <__alt_data_end+0xfffe83d0>
   273b4:	1007883a 	mov	r3,r2
   273b8:	0023883a 	mov	r17,zero
   273bc:	8820927a 	slli	r16,r17,9
   273c0:	1805883a 	mov	r2,r3
   273c4:	8822977a 	slli	r17,r17,29
   273c8:	8020d33a 	srli	r16,r16,12
   273cc:	003ff406 	br	273a0 <__alt_data_end+0xfffe8ba0>
   273d0:	10c003cc 	andi	r3,r2,15
   273d4:	01000104 	movi	r4,4
   273d8:	193ff626 	beq	r3,r4,273b4 <__alt_data_end+0xfffe8bb4>
   273dc:	0023883a 	mov	r17,zero
   273e0:	003fc806 	br	27304 <__alt_data_end+0xfffe8b04>
   273e4:	a8bfd136 	bltu	r21,r2,2732c <__alt_data_end+0xfffe8b2c>
   273e8:	2823883a 	mov	r17,r5
   273ec:	003fa606 	br	27288 <__alt_data_end+0xfffe8a88>
   273f0:	d9800017 	ldw	r6,0(sp)
   273f4:	30bfd436 	bltu	r6,r2,27348 <__alt_data_end+0xfffe8b48>
   273f8:	2829883a 	mov	r20,r5
   273fc:	003f6406 	br	27190 <__alt_data_end+0xfffe8990>
   27400:	0021883a 	mov	r16,zero
   27404:	003fe006 	br	27388 <__alt_data_end+0xfffe8b88>
   27408:	00800434 	movhi	r2,16
   2740c:	8c000234 	orhi	r16,r17,8
   27410:	10bfffc4 	addi	r2,r2,-1
   27414:	e009883a 	mov	r4,fp
   27418:	80a0703a 	and	r16,r16,r2
   2741c:	a02b883a 	mov	r21,r20
   27420:	003e4e06 	br	26d5c <__alt_data_end+0xfffe855c>

00027424 <__eqdf2>:
   27424:	2804d53a 	srli	r2,r5,20
   27428:	3806d53a 	srli	r3,r7,20
   2742c:	02000434 	movhi	r8,16
   27430:	423fffc4 	addi	r8,r8,-1
   27434:	1081ffcc 	andi	r2,r2,2047
   27438:	0281ffc4 	movi	r10,2047
   2743c:	2a12703a 	and	r9,r5,r8
   27440:	18c1ffcc 	andi	r3,r3,2047
   27444:	3a10703a 	and	r8,r7,r8
   27448:	280ad7fa 	srli	r5,r5,31
   2744c:	380ed7fa 	srli	r7,r7,31
   27450:	12801026 	beq	r2,r10,27494 <__eqdf2+0x70>
   27454:	0281ffc4 	movi	r10,2047
   27458:	1a800a26 	beq	r3,r10,27484 <__eqdf2+0x60>
   2745c:	10c00226 	beq	r2,r3,27468 <__eqdf2+0x44>
   27460:	00800044 	movi	r2,1
   27464:	f800283a 	ret
   27468:	4a3ffd1e 	bne	r9,r8,27460 <__alt_data_end+0xfffe8c60>
   2746c:	21bffc1e 	bne	r4,r6,27460 <__alt_data_end+0xfffe8c60>
   27470:	29c00c26 	beq	r5,r7,274a4 <__eqdf2+0x80>
   27474:	103ffa1e 	bne	r2,zero,27460 <__alt_data_end+0xfffe8c60>
   27478:	2244b03a 	or	r2,r4,r9
   2747c:	1004c03a 	cmpne	r2,r2,zero
   27480:	f800283a 	ret
   27484:	3214b03a 	or	r10,r6,r8
   27488:	503ff426 	beq	r10,zero,2745c <__alt_data_end+0xfffe8c5c>
   2748c:	00800044 	movi	r2,1
   27490:	f800283a 	ret
   27494:	2254b03a 	or	r10,r4,r9
   27498:	503fee26 	beq	r10,zero,27454 <__alt_data_end+0xfffe8c54>
   2749c:	00800044 	movi	r2,1
   274a0:	f800283a 	ret
   274a4:	0005883a 	mov	r2,zero
   274a8:	f800283a 	ret

000274ac <__gedf2>:
   274ac:	2804d53a 	srli	r2,r5,20
   274b0:	3806d53a 	srli	r3,r7,20
   274b4:	02000434 	movhi	r8,16
   274b8:	423fffc4 	addi	r8,r8,-1
   274bc:	1081ffcc 	andi	r2,r2,2047
   274c0:	0241ffc4 	movi	r9,2047
   274c4:	2a14703a 	and	r10,r5,r8
   274c8:	18c1ffcc 	andi	r3,r3,2047
   274cc:	3a10703a 	and	r8,r7,r8
   274d0:	280ad7fa 	srli	r5,r5,31
   274d4:	380ed7fa 	srli	r7,r7,31
   274d8:	12401d26 	beq	r2,r9,27550 <__gedf2+0xa4>
   274dc:	0241ffc4 	movi	r9,2047
   274e0:	1a401226 	beq	r3,r9,2752c <__gedf2+0x80>
   274e4:	1000081e 	bne	r2,zero,27508 <__gedf2+0x5c>
   274e8:	2296b03a 	or	r11,r4,r10
   274ec:	5813003a 	cmpeq	r9,r11,zero
   274f0:	1800091e 	bne	r3,zero,27518 <__gedf2+0x6c>
   274f4:	3218b03a 	or	r12,r6,r8
   274f8:	6000071e 	bne	r12,zero,27518 <__gedf2+0x6c>
   274fc:	0005883a 	mov	r2,zero
   27500:	5800101e 	bne	r11,zero,27544 <__gedf2+0x98>
   27504:	f800283a 	ret
   27508:	18000c1e 	bne	r3,zero,2753c <__gedf2+0x90>
   2750c:	3212b03a 	or	r9,r6,r8
   27510:	48000c26 	beq	r9,zero,27544 <__gedf2+0x98>
   27514:	0013883a 	mov	r9,zero
   27518:	39c03fcc 	andi	r7,r7,255
   2751c:	48000826 	beq	r9,zero,27540 <__gedf2+0x94>
   27520:	38000926 	beq	r7,zero,27548 <__gedf2+0x9c>
   27524:	00800044 	movi	r2,1
   27528:	f800283a 	ret
   2752c:	3212b03a 	or	r9,r6,r8
   27530:	483fec26 	beq	r9,zero,274e4 <__alt_data_end+0xfffe8ce4>
   27534:	00bfff84 	movi	r2,-2
   27538:	f800283a 	ret
   2753c:	39c03fcc 	andi	r7,r7,255
   27540:	29c00626 	beq	r5,r7,2755c <__gedf2+0xb0>
   27544:	283ff726 	beq	r5,zero,27524 <__alt_data_end+0xfffe8d24>
   27548:	00bfffc4 	movi	r2,-1
   2754c:	f800283a 	ret
   27550:	2292b03a 	or	r9,r4,r10
   27554:	483fe126 	beq	r9,zero,274dc <__alt_data_end+0xfffe8cdc>
   27558:	003ff606 	br	27534 <__alt_data_end+0xfffe8d34>
   2755c:	18bff916 	blt	r3,r2,27544 <__alt_data_end+0xfffe8d44>
   27560:	10c00316 	blt	r2,r3,27570 <__gedf2+0xc4>
   27564:	42bff736 	bltu	r8,r10,27544 <__alt_data_end+0xfffe8d44>
   27568:	52000326 	beq	r10,r8,27578 <__gedf2+0xcc>
   2756c:	5200042e 	bgeu	r10,r8,27580 <__gedf2+0xd4>
   27570:	283fec1e 	bne	r5,zero,27524 <__alt_data_end+0xfffe8d24>
   27574:	003ff406 	br	27548 <__alt_data_end+0xfffe8d48>
   27578:	313ff236 	bltu	r6,r4,27544 <__alt_data_end+0xfffe8d44>
   2757c:	21bffc36 	bltu	r4,r6,27570 <__alt_data_end+0xfffe8d70>
   27580:	0005883a 	mov	r2,zero
   27584:	f800283a 	ret

00027588 <__ledf2>:
   27588:	2804d53a 	srli	r2,r5,20
   2758c:	3810d53a 	srli	r8,r7,20
   27590:	00c00434 	movhi	r3,16
   27594:	18ffffc4 	addi	r3,r3,-1
   27598:	1081ffcc 	andi	r2,r2,2047
   2759c:	0241ffc4 	movi	r9,2047
   275a0:	28d4703a 	and	r10,r5,r3
   275a4:	4201ffcc 	andi	r8,r8,2047
   275a8:	38c6703a 	and	r3,r7,r3
   275ac:	280ad7fa 	srli	r5,r5,31
   275b0:	380ed7fa 	srli	r7,r7,31
   275b4:	12401f26 	beq	r2,r9,27634 <__ledf2+0xac>
   275b8:	0241ffc4 	movi	r9,2047
   275bc:	42401426 	beq	r8,r9,27610 <__ledf2+0x88>
   275c0:	1000091e 	bne	r2,zero,275e8 <__ledf2+0x60>
   275c4:	2296b03a 	or	r11,r4,r10
   275c8:	5813003a 	cmpeq	r9,r11,zero
   275cc:	29403fcc 	andi	r5,r5,255
   275d0:	40000a1e 	bne	r8,zero,275fc <__ledf2+0x74>
   275d4:	30d8b03a 	or	r12,r6,r3
   275d8:	6000081e 	bne	r12,zero,275fc <__ledf2+0x74>
   275dc:	0005883a 	mov	r2,zero
   275e0:	5800111e 	bne	r11,zero,27628 <__ledf2+0xa0>
   275e4:	f800283a 	ret
   275e8:	29403fcc 	andi	r5,r5,255
   275ec:	40000c1e 	bne	r8,zero,27620 <__ledf2+0x98>
   275f0:	30d2b03a 	or	r9,r6,r3
   275f4:	48000c26 	beq	r9,zero,27628 <__ledf2+0xa0>
   275f8:	0013883a 	mov	r9,zero
   275fc:	39c03fcc 	andi	r7,r7,255
   27600:	48000826 	beq	r9,zero,27624 <__ledf2+0x9c>
   27604:	38001126 	beq	r7,zero,2764c <__ledf2+0xc4>
   27608:	00800044 	movi	r2,1
   2760c:	f800283a 	ret
   27610:	30d2b03a 	or	r9,r6,r3
   27614:	483fea26 	beq	r9,zero,275c0 <__alt_data_end+0xfffe8dc0>
   27618:	00800084 	movi	r2,2
   2761c:	f800283a 	ret
   27620:	39c03fcc 	andi	r7,r7,255
   27624:	39400726 	beq	r7,r5,27644 <__ledf2+0xbc>
   27628:	2800081e 	bne	r5,zero,2764c <__ledf2+0xc4>
   2762c:	00800044 	movi	r2,1
   27630:	f800283a 	ret
   27634:	2292b03a 	or	r9,r4,r10
   27638:	483fdf26 	beq	r9,zero,275b8 <__alt_data_end+0xfffe8db8>
   2763c:	00800084 	movi	r2,2
   27640:	f800283a 	ret
   27644:	4080030e 	bge	r8,r2,27654 <__ledf2+0xcc>
   27648:	383fef26 	beq	r7,zero,27608 <__alt_data_end+0xfffe8e08>
   2764c:	00bfffc4 	movi	r2,-1
   27650:	f800283a 	ret
   27654:	123feb16 	blt	r2,r8,27604 <__alt_data_end+0xfffe8e04>
   27658:	1abff336 	bltu	r3,r10,27628 <__alt_data_end+0xfffe8e28>
   2765c:	50c00326 	beq	r10,r3,2766c <__ledf2+0xe4>
   27660:	50c0042e 	bgeu	r10,r3,27674 <__ledf2+0xec>
   27664:	283fe81e 	bne	r5,zero,27608 <__alt_data_end+0xfffe8e08>
   27668:	003ff806 	br	2764c <__alt_data_end+0xfffe8e4c>
   2766c:	313fee36 	bltu	r6,r4,27628 <__alt_data_end+0xfffe8e28>
   27670:	21bffc36 	bltu	r4,r6,27664 <__alt_data_end+0xfffe8e64>
   27674:	0005883a 	mov	r2,zero
   27678:	f800283a 	ret

0002767c <__muldf3>:
   2767c:	deffee04 	addi	sp,sp,-72
   27680:	dd000c15 	stw	r20,48(sp)
   27684:	2828d53a 	srli	r20,r5,20
   27688:	ddc00f15 	stw	r23,60(sp)
   2768c:	282ed7fa 	srli	r23,r5,31
   27690:	dc000815 	stw	r16,32(sp)
   27694:	04000434 	movhi	r16,16
   27698:	dcc00b15 	stw	r19,44(sp)
   2769c:	843fffc4 	addi	r16,r16,-1
   276a0:	dfc01115 	stw	ra,68(sp)
   276a4:	df001015 	stw	fp,64(sp)
   276a8:	dd800e15 	stw	r22,56(sp)
   276ac:	dd400d15 	stw	r21,52(sp)
   276b0:	dc800a15 	stw	r18,40(sp)
   276b4:	dc400915 	stw	r17,36(sp)
   276b8:	a501ffcc 	andi	r20,r20,2047
   276bc:	2c20703a 	and	r16,r5,r16
   276c0:	b827883a 	mov	r19,r23
   276c4:	ba403fcc 	andi	r9,r23,255
   276c8:	a0006026 	beq	r20,zero,2784c <__muldf3+0x1d0>
   276cc:	0081ffc4 	movi	r2,2047
   276d0:	202d883a 	mov	r22,r4
   276d4:	a0803626 	beq	r20,r2,277b0 <__muldf3+0x134>
   276d8:	84000434 	orhi	r16,r16,16
   276dc:	200ad77a 	srli	r5,r4,29
   276e0:	800490fa 	slli	r2,r16,3
   276e4:	202c90fa 	slli	r22,r4,3
   276e8:	a53f0044 	addi	r20,r20,-1023
   276ec:	28a0b03a 	or	r16,r5,r2
   276f0:	002b883a 	mov	r21,zero
   276f4:	000b883a 	mov	r5,zero
   276f8:	3804d53a 	srli	r2,r7,20
   276fc:	3838d7fa 	srli	fp,r7,31
   27700:	04400434 	movhi	r17,16
   27704:	8c7fffc4 	addi	r17,r17,-1
   27708:	1081ffcc 	andi	r2,r2,2047
   2770c:	3025883a 	mov	r18,r6
   27710:	3c62703a 	and	r17,r7,r17
   27714:	e2803fcc 	andi	r10,fp,255
   27718:	10006d26 	beq	r2,zero,278d0 <__muldf3+0x254>
   2771c:	00c1ffc4 	movi	r3,2047
   27720:	10c06526 	beq	r2,r3,278b8 <__muldf3+0x23c>
   27724:	8c400434 	orhi	r17,r17,16
   27728:	300ed77a 	srli	r7,r6,29
   2772c:	880690fa 	slli	r3,r17,3
   27730:	302490fa 	slli	r18,r6,3
   27734:	10bf0044 	addi	r2,r2,-1023
   27738:	38e2b03a 	or	r17,r7,r3
   2773c:	000f883a 	mov	r7,zero
   27740:	a087883a 	add	r3,r20,r2
   27744:	010003c4 	movi	r4,15
   27748:	3d44b03a 	or	r2,r7,r21
   2774c:	e5ccf03a 	xor	r6,fp,r23
   27750:	1a000044 	addi	r8,r3,1
   27754:	20809b36 	bltu	r4,r2,279c4 <__muldf3+0x348>
   27758:	100490ba 	slli	r2,r2,2
   2775c:	010000b4 	movhi	r4,2
   27760:	211ddc04 	addi	r4,r4,30576
   27764:	1105883a 	add	r2,r2,r4
   27768:	10800017 	ldw	r2,0(r2)
   2776c:	1000683a 	jmp	r2
   27770:	000279c4 	movi	zero,2535
   27774:	000277d0 	cmplti	zero,zero,2527
   27778:	000277d0 	cmplti	zero,zero,2527
   2777c:	000277cc 	andi	zero,zero,2527
   27780:	000279a0 	cmpeqi	zero,zero,2534
   27784:	000279a0 	cmpeqi	zero,zero,2534
   27788:	00027988 	cmpgei	zero,zero,2534
   2778c:	000277cc 	andi	zero,zero,2527
   27790:	000279a0 	cmpeqi	zero,zero,2534
   27794:	00027988 	cmpgei	zero,zero,2534
   27798:	000279a0 	cmpeqi	zero,zero,2534
   2779c:	000277cc 	andi	zero,zero,2527
   277a0:	000279b0 	cmpltui	zero,zero,2534
   277a4:	000279b0 	cmpltui	zero,zero,2534
   277a8:	000279b0 	cmpltui	zero,zero,2534
   277ac:	00027d10 	cmplti	zero,zero,2548
   277b0:	2404b03a 	or	r2,r4,r16
   277b4:	1000711e 	bne	r2,zero,2797c <__muldf3+0x300>
   277b8:	05400204 	movi	r21,8
   277bc:	0021883a 	mov	r16,zero
   277c0:	002d883a 	mov	r22,zero
   277c4:	01400084 	movi	r5,2
   277c8:	003fcb06 	br	276f8 <__alt_data_end+0xfffe8ef8>
   277cc:	500d883a 	mov	r6,r10
   277d0:	00800084 	movi	r2,2
   277d4:	38805926 	beq	r7,r2,2793c <__muldf3+0x2c0>
   277d8:	008000c4 	movi	r2,3
   277dc:	3881bb26 	beq	r7,r2,27ecc <__muldf3+0x850>
   277e0:	00800044 	movi	r2,1
   277e4:	3881961e 	bne	r7,r2,27e40 <__muldf3+0x7c4>
   277e8:	3027883a 	mov	r19,r6
   277ec:	0005883a 	mov	r2,zero
   277f0:	0021883a 	mov	r16,zero
   277f4:	002d883a 	mov	r22,zero
   277f8:	1004953a 	slli	r2,r2,20
   277fc:	98c03fcc 	andi	r3,r19,255
   27800:	04400434 	movhi	r17,16
   27804:	8c7fffc4 	addi	r17,r17,-1
   27808:	180697fa 	slli	r3,r3,31
   2780c:	8460703a 	and	r16,r16,r17
   27810:	80a0b03a 	or	r16,r16,r2
   27814:	80c6b03a 	or	r3,r16,r3
   27818:	b005883a 	mov	r2,r22
   2781c:	dfc01117 	ldw	ra,68(sp)
   27820:	df001017 	ldw	fp,64(sp)
   27824:	ddc00f17 	ldw	r23,60(sp)
   27828:	dd800e17 	ldw	r22,56(sp)
   2782c:	dd400d17 	ldw	r21,52(sp)
   27830:	dd000c17 	ldw	r20,48(sp)
   27834:	dcc00b17 	ldw	r19,44(sp)
   27838:	dc800a17 	ldw	r18,40(sp)
   2783c:	dc400917 	ldw	r17,36(sp)
   27840:	dc000817 	ldw	r16,32(sp)
   27844:	dec01204 	addi	sp,sp,72
   27848:	f800283a 	ret
   2784c:	2404b03a 	or	r2,r4,r16
   27850:	202b883a 	mov	r21,r4
   27854:	10004426 	beq	r2,zero,27968 <__muldf3+0x2ec>
   27858:	80015126 	beq	r16,zero,27da0 <__muldf3+0x724>
   2785c:	8009883a 	mov	r4,r16
   27860:	d9800715 	stw	r6,28(sp)
   27864:	d9c00215 	stw	r7,8(sp)
   27868:	da400415 	stw	r9,16(sp)
   2786c:	0028b900 	call	28b90 <__clzsi2>
   27870:	d9800717 	ldw	r6,28(sp)
   27874:	d9c00217 	ldw	r7,8(sp)
   27878:	da400417 	ldw	r9,16(sp)
   2787c:	113ffd44 	addi	r4,r2,-11
   27880:	00c00704 	movi	r3,28
   27884:	19014216 	blt	r3,r4,27d90 <__muldf3+0x714>
   27888:	00c00744 	movi	r3,29
   2788c:	15bffe04 	addi	r22,r2,-8
   27890:	1907c83a 	sub	r3,r3,r4
   27894:	85a0983a 	sll	r16,r16,r22
   27898:	a8c6d83a 	srl	r3,r21,r3
   2789c:	adac983a 	sll	r22,r21,r22
   278a0:	1c20b03a 	or	r16,r3,r16
   278a4:	1080fcc4 	addi	r2,r2,1011
   278a8:	00a9c83a 	sub	r20,zero,r2
   278ac:	002b883a 	mov	r21,zero
   278b0:	000b883a 	mov	r5,zero
   278b4:	003f9006 	br	276f8 <__alt_data_end+0xfffe8ef8>
   278b8:	3446b03a 	or	r3,r6,r17
   278bc:	1800281e 	bne	r3,zero,27960 <__muldf3+0x2e4>
   278c0:	0023883a 	mov	r17,zero
   278c4:	0025883a 	mov	r18,zero
   278c8:	01c00084 	movi	r7,2
   278cc:	003f9c06 	br	27740 <__alt_data_end+0xfffe8f40>
   278d0:	3446b03a 	or	r3,r6,r17
   278d4:	18001e26 	beq	r3,zero,27950 <__muldf3+0x2d4>
   278d8:	88012126 	beq	r17,zero,27d60 <__muldf3+0x6e4>
   278dc:	8809883a 	mov	r4,r17
   278e0:	d9400215 	stw	r5,8(sp)
   278e4:	d9800715 	stw	r6,28(sp)
   278e8:	da400415 	stw	r9,16(sp)
   278ec:	da800315 	stw	r10,12(sp)
   278f0:	0028b900 	call	28b90 <__clzsi2>
   278f4:	d9400217 	ldw	r5,8(sp)
   278f8:	d9800717 	ldw	r6,28(sp)
   278fc:	da400417 	ldw	r9,16(sp)
   27900:	da800317 	ldw	r10,12(sp)
   27904:	113ffd44 	addi	r4,r2,-11
   27908:	00c00704 	movi	r3,28
   2790c:	19011016 	blt	r3,r4,27d50 <__muldf3+0x6d4>
   27910:	00c00744 	movi	r3,29
   27914:	14bffe04 	addi	r18,r2,-8
   27918:	1907c83a 	sub	r3,r3,r4
   2791c:	8ca2983a 	sll	r17,r17,r18
   27920:	30c6d83a 	srl	r3,r6,r3
   27924:	34a4983a 	sll	r18,r6,r18
   27928:	1c62b03a 	or	r17,r3,r17
   2792c:	1080fcc4 	addi	r2,r2,1011
   27930:	0085c83a 	sub	r2,zero,r2
   27934:	000f883a 	mov	r7,zero
   27938:	003f8106 	br	27740 <__alt_data_end+0xfffe8f40>
   2793c:	3027883a 	mov	r19,r6
   27940:	0081ffc4 	movi	r2,2047
   27944:	0021883a 	mov	r16,zero
   27948:	002d883a 	mov	r22,zero
   2794c:	003faa06 	br	277f8 <__alt_data_end+0xfffe8ff8>
   27950:	0023883a 	mov	r17,zero
   27954:	0025883a 	mov	r18,zero
   27958:	01c00044 	movi	r7,1
   2795c:	003f7806 	br	27740 <__alt_data_end+0xfffe8f40>
   27960:	01c000c4 	movi	r7,3
   27964:	003f7606 	br	27740 <__alt_data_end+0xfffe8f40>
   27968:	05400104 	movi	r21,4
   2796c:	0021883a 	mov	r16,zero
   27970:	002d883a 	mov	r22,zero
   27974:	01400044 	movi	r5,1
   27978:	003f5f06 	br	276f8 <__alt_data_end+0xfffe8ef8>
   2797c:	05400304 	movi	r21,12
   27980:	014000c4 	movi	r5,3
   27984:	003f5c06 	br	276f8 <__alt_data_end+0xfffe8ef8>
   27988:	04000434 	movhi	r16,16
   2798c:	0027883a 	mov	r19,zero
   27990:	843fffc4 	addi	r16,r16,-1
   27994:	05bfffc4 	movi	r22,-1
   27998:	0081ffc4 	movi	r2,2047
   2799c:	003f9606 	br	277f8 <__alt_data_end+0xfffe8ff8>
   279a0:	8023883a 	mov	r17,r16
   279a4:	b025883a 	mov	r18,r22
   279a8:	280f883a 	mov	r7,r5
   279ac:	003f8806 	br	277d0 <__alt_data_end+0xfffe8fd0>
   279b0:	8023883a 	mov	r17,r16
   279b4:	b025883a 	mov	r18,r22
   279b8:	480d883a 	mov	r6,r9
   279bc:	280f883a 	mov	r7,r5
   279c0:	003f8306 	br	277d0 <__alt_data_end+0xfffe8fd0>
   279c4:	b026d43a 	srli	r19,r22,16
   279c8:	902ed43a 	srli	r23,r18,16
   279cc:	b5bfffcc 	andi	r22,r22,65535
   279d0:	94bfffcc 	andi	r18,r18,65535
   279d4:	b00b883a 	mov	r5,r22
   279d8:	9009883a 	mov	r4,r18
   279dc:	d8c00515 	stw	r3,20(sp)
   279e0:	d9800715 	stw	r6,28(sp)
   279e4:	da000615 	stw	r8,24(sp)
   279e8:	0025f840 	call	25f84 <__mulsi3>
   279ec:	980b883a 	mov	r5,r19
   279f0:	9009883a 	mov	r4,r18
   279f4:	1029883a 	mov	r20,r2
   279f8:	0025f840 	call	25f84 <__mulsi3>
   279fc:	b80b883a 	mov	r5,r23
   27a00:	9809883a 	mov	r4,r19
   27a04:	102b883a 	mov	r21,r2
   27a08:	0025f840 	call	25f84 <__mulsi3>
   27a0c:	b809883a 	mov	r4,r23
   27a10:	b00b883a 	mov	r5,r22
   27a14:	1039883a 	mov	fp,r2
   27a18:	0025f840 	call	25f84 <__mulsi3>
   27a1c:	a008d43a 	srli	r4,r20,16
   27a20:	1545883a 	add	r2,r2,r21
   27a24:	d8c00517 	ldw	r3,20(sp)
   27a28:	2085883a 	add	r2,r4,r2
   27a2c:	d9800717 	ldw	r6,28(sp)
   27a30:	da000617 	ldw	r8,24(sp)
   27a34:	1540022e 	bgeu	r2,r21,27a40 <__muldf3+0x3c4>
   27a38:	01000074 	movhi	r4,1
   27a3c:	e139883a 	add	fp,fp,r4
   27a40:	100e943a 	slli	r7,r2,16
   27a44:	1004d43a 	srli	r2,r2,16
   27a48:	882ad43a 	srli	r21,r17,16
   27a4c:	a53fffcc 	andi	r20,r20,65535
   27a50:	8c7fffcc 	andi	r17,r17,65535
   27a54:	3d29883a 	add	r20,r7,r20
   27a58:	b00b883a 	mov	r5,r22
   27a5c:	8809883a 	mov	r4,r17
   27a60:	d8c00515 	stw	r3,20(sp)
   27a64:	d9800715 	stw	r6,28(sp)
   27a68:	da000615 	stw	r8,24(sp)
   27a6c:	dd000115 	stw	r20,4(sp)
   27a70:	d8800015 	stw	r2,0(sp)
   27a74:	0025f840 	call	25f84 <__mulsi3>
   27a78:	980b883a 	mov	r5,r19
   27a7c:	8809883a 	mov	r4,r17
   27a80:	d8800215 	stw	r2,8(sp)
   27a84:	0025f840 	call	25f84 <__mulsi3>
   27a88:	9809883a 	mov	r4,r19
   27a8c:	a80b883a 	mov	r5,r21
   27a90:	1029883a 	mov	r20,r2
   27a94:	0025f840 	call	25f84 <__mulsi3>
   27a98:	b00b883a 	mov	r5,r22
   27a9c:	a809883a 	mov	r4,r21
   27aa0:	d8800415 	stw	r2,16(sp)
   27aa4:	0025f840 	call	25f84 <__mulsi3>
   27aa8:	d9c00217 	ldw	r7,8(sp)
   27aac:	1505883a 	add	r2,r2,r20
   27ab0:	d8c00517 	ldw	r3,20(sp)
   27ab4:	3826d43a 	srli	r19,r7,16
   27ab8:	d9800717 	ldw	r6,28(sp)
   27abc:	da000617 	ldw	r8,24(sp)
   27ac0:	9885883a 	add	r2,r19,r2
   27ac4:	da400417 	ldw	r9,16(sp)
   27ac8:	1500022e 	bgeu	r2,r20,27ad4 <__muldf3+0x458>
   27acc:	01000074 	movhi	r4,1
   27ad0:	4913883a 	add	r9,r9,r4
   27ad4:	1028d43a 	srli	r20,r2,16
   27ad8:	1004943a 	slli	r2,r2,16
   27adc:	802cd43a 	srli	r22,r16,16
   27ae0:	843fffcc 	andi	r16,r16,65535
   27ae4:	3cffffcc 	andi	r19,r7,65535
   27ae8:	9009883a 	mov	r4,r18
   27aec:	800b883a 	mov	r5,r16
   27af0:	a269883a 	add	r20,r20,r9
   27af4:	d8c00515 	stw	r3,20(sp)
   27af8:	d9800715 	stw	r6,28(sp)
   27afc:	da000615 	stw	r8,24(sp)
   27b00:	14e7883a 	add	r19,r2,r19
   27b04:	0025f840 	call	25f84 <__mulsi3>
   27b08:	9009883a 	mov	r4,r18
   27b0c:	b00b883a 	mov	r5,r22
   27b10:	d8800315 	stw	r2,12(sp)
   27b14:	0025f840 	call	25f84 <__mulsi3>
   27b18:	b809883a 	mov	r4,r23
   27b1c:	b00b883a 	mov	r5,r22
   27b20:	d8800215 	stw	r2,8(sp)
   27b24:	0025f840 	call	25f84 <__mulsi3>
   27b28:	b80b883a 	mov	r5,r23
   27b2c:	8009883a 	mov	r4,r16
   27b30:	d8800415 	stw	r2,16(sp)
   27b34:	0025f840 	call	25f84 <__mulsi3>
   27b38:	da800317 	ldw	r10,12(sp)
   27b3c:	d9c00217 	ldw	r7,8(sp)
   27b40:	d9000017 	ldw	r4,0(sp)
   27b44:	502ed43a 	srli	r23,r10,16
   27b48:	11c5883a 	add	r2,r2,r7
   27b4c:	24e5883a 	add	r18,r4,r19
   27b50:	b885883a 	add	r2,r23,r2
   27b54:	d8c00517 	ldw	r3,20(sp)
   27b58:	d9800717 	ldw	r6,28(sp)
   27b5c:	da000617 	ldw	r8,24(sp)
   27b60:	da400417 	ldw	r9,16(sp)
   27b64:	11c0022e 	bgeu	r2,r7,27b70 <__muldf3+0x4f4>
   27b68:	01000074 	movhi	r4,1
   27b6c:	4913883a 	add	r9,r9,r4
   27b70:	100ed43a 	srli	r7,r2,16
   27b74:	1004943a 	slli	r2,r2,16
   27b78:	55ffffcc 	andi	r23,r10,65535
   27b7c:	3a53883a 	add	r9,r7,r9
   27b80:	8809883a 	mov	r4,r17
   27b84:	800b883a 	mov	r5,r16
   27b88:	d8c00515 	stw	r3,20(sp)
   27b8c:	d9800715 	stw	r6,28(sp)
   27b90:	da000615 	stw	r8,24(sp)
   27b94:	da400415 	stw	r9,16(sp)
   27b98:	15ef883a 	add	r23,r2,r23
   27b9c:	0025f840 	call	25f84 <__mulsi3>
   27ba0:	8809883a 	mov	r4,r17
   27ba4:	b00b883a 	mov	r5,r22
   27ba8:	d8800215 	stw	r2,8(sp)
   27bac:	0025f840 	call	25f84 <__mulsi3>
   27bb0:	b00b883a 	mov	r5,r22
   27bb4:	a809883a 	mov	r4,r21
   27bb8:	d8800315 	stw	r2,12(sp)
   27bbc:	0025f840 	call	25f84 <__mulsi3>
   27bc0:	8009883a 	mov	r4,r16
   27bc4:	a80b883a 	mov	r5,r21
   27bc8:	1023883a 	mov	r17,r2
   27bcc:	0025f840 	call	25f84 <__mulsi3>
   27bd0:	d9c00217 	ldw	r7,8(sp)
   27bd4:	da800317 	ldw	r10,12(sp)
   27bd8:	d8c00517 	ldw	r3,20(sp)
   27bdc:	3808d43a 	srli	r4,r7,16
   27be0:	1285883a 	add	r2,r2,r10
   27be4:	d9800717 	ldw	r6,28(sp)
   27be8:	2085883a 	add	r2,r4,r2
   27bec:	da000617 	ldw	r8,24(sp)
   27bf0:	da400417 	ldw	r9,16(sp)
   27bf4:	1280022e 	bgeu	r2,r10,27c00 <__muldf3+0x584>
   27bf8:	01000074 	movhi	r4,1
   27bfc:	8923883a 	add	r17,r17,r4
   27c00:	1008943a 	slli	r4,r2,16
   27c04:	39ffffcc 	andi	r7,r7,65535
   27c08:	e4b9883a 	add	fp,fp,r18
   27c0c:	21cf883a 	add	r7,r4,r7
   27c10:	e4e7803a 	cmpltu	r19,fp,r19
   27c14:	3d0f883a 	add	r7,r7,r20
   27c18:	bf39883a 	add	fp,r23,fp
   27c1c:	99c9883a 	add	r4,r19,r7
   27c20:	e5ef803a 	cmpltu	r23,fp,r23
   27c24:	490b883a 	add	r5,r9,r4
   27c28:	1004d43a 	srli	r2,r2,16
   27c2c:	b965883a 	add	r18,r23,r5
   27c30:	24c9803a 	cmpltu	r4,r4,r19
   27c34:	3d29803a 	cmpltu	r20,r7,r20
   27c38:	a128b03a 	or	r20,r20,r4
   27c3c:	95ef803a 	cmpltu	r23,r18,r23
   27c40:	2a53803a 	cmpltu	r9,r5,r9
   27c44:	a0a9883a 	add	r20,r20,r2
   27c48:	4deeb03a 	or	r23,r9,r23
   27c4c:	a5ef883a 	add	r23,r20,r23
   27c50:	bc63883a 	add	r17,r23,r17
   27c54:	e004927a 	slli	r2,fp,9
   27c58:	d9000117 	ldw	r4,4(sp)
   27c5c:	882e927a 	slli	r23,r17,9
   27c60:	9022d5fa 	srli	r17,r18,23
   27c64:	e038d5fa 	srli	fp,fp,23
   27c68:	1104b03a 	or	r2,r2,r4
   27c6c:	9024927a 	slli	r18,r18,9
   27c70:	1004c03a 	cmpne	r2,r2,zero
   27c74:	bc62b03a 	or	r17,r23,r17
   27c78:	1738b03a 	or	fp,r2,fp
   27c7c:	8880402c 	andhi	r2,r17,256
   27c80:	e4a4b03a 	or	r18,fp,r18
   27c84:	10000726 	beq	r2,zero,27ca4 <__muldf3+0x628>
   27c88:	9006d07a 	srli	r3,r18,1
   27c8c:	880497fa 	slli	r2,r17,31
   27c90:	9480004c 	andi	r18,r18,1
   27c94:	8822d07a 	srli	r17,r17,1
   27c98:	1ca4b03a 	or	r18,r3,r18
   27c9c:	14a4b03a 	or	r18,r2,r18
   27ca0:	4007883a 	mov	r3,r8
   27ca4:	1880ffc4 	addi	r2,r3,1023
   27ca8:	0080460e 	bge	zero,r2,27dc4 <__muldf3+0x748>
   27cac:	910001cc 	andi	r4,r18,7
   27cb0:	20000726 	beq	r4,zero,27cd0 <__muldf3+0x654>
   27cb4:	910003cc 	andi	r4,r18,15
   27cb8:	01400104 	movi	r5,4
   27cbc:	21400426 	beq	r4,r5,27cd0 <__muldf3+0x654>
   27cc0:	9149883a 	add	r4,r18,r5
   27cc4:	24a5803a 	cmpltu	r18,r4,r18
   27cc8:	8ca3883a 	add	r17,r17,r18
   27ccc:	2025883a 	mov	r18,r4
   27cd0:	8900402c 	andhi	r4,r17,256
   27cd4:	20000426 	beq	r4,zero,27ce8 <__muldf3+0x66c>
   27cd8:	18810004 	addi	r2,r3,1024
   27cdc:	00ffc034 	movhi	r3,65280
   27ce0:	18ffffc4 	addi	r3,r3,-1
   27ce4:	88e2703a 	and	r17,r17,r3
   27ce8:	00c1ff84 	movi	r3,2046
   27cec:	18bf1316 	blt	r3,r2,2793c <__alt_data_end+0xfffe913c>
   27cf0:	882c977a 	slli	r22,r17,29
   27cf4:	9024d0fa 	srli	r18,r18,3
   27cf8:	8822927a 	slli	r17,r17,9
   27cfc:	1081ffcc 	andi	r2,r2,2047
   27d00:	b4acb03a 	or	r22,r22,r18
   27d04:	8820d33a 	srli	r16,r17,12
   27d08:	3027883a 	mov	r19,r6
   27d0c:	003eba06 	br	277f8 <__alt_data_end+0xfffe8ff8>
   27d10:	8080022c 	andhi	r2,r16,8
   27d14:	10000926 	beq	r2,zero,27d3c <__muldf3+0x6c0>
   27d18:	8880022c 	andhi	r2,r17,8
   27d1c:	1000071e 	bne	r2,zero,27d3c <__muldf3+0x6c0>
   27d20:	00800434 	movhi	r2,16
   27d24:	8c000234 	orhi	r16,r17,8
   27d28:	10bfffc4 	addi	r2,r2,-1
   27d2c:	e027883a 	mov	r19,fp
   27d30:	80a0703a 	and	r16,r16,r2
   27d34:	902d883a 	mov	r22,r18
   27d38:	003f1706 	br	27998 <__alt_data_end+0xfffe9198>
   27d3c:	00800434 	movhi	r2,16
   27d40:	84000234 	orhi	r16,r16,8
   27d44:	10bfffc4 	addi	r2,r2,-1
   27d48:	80a0703a 	and	r16,r16,r2
   27d4c:	003f1206 	br	27998 <__alt_data_end+0xfffe9198>
   27d50:	147ff604 	addi	r17,r2,-40
   27d54:	3462983a 	sll	r17,r6,r17
   27d58:	0025883a 	mov	r18,zero
   27d5c:	003ef306 	br	2792c <__alt_data_end+0xfffe912c>
   27d60:	3009883a 	mov	r4,r6
   27d64:	d9400215 	stw	r5,8(sp)
   27d68:	d9800715 	stw	r6,28(sp)
   27d6c:	da400415 	stw	r9,16(sp)
   27d70:	da800315 	stw	r10,12(sp)
   27d74:	0028b900 	call	28b90 <__clzsi2>
   27d78:	10800804 	addi	r2,r2,32
   27d7c:	da800317 	ldw	r10,12(sp)
   27d80:	da400417 	ldw	r9,16(sp)
   27d84:	d9800717 	ldw	r6,28(sp)
   27d88:	d9400217 	ldw	r5,8(sp)
   27d8c:	003edd06 	br	27904 <__alt_data_end+0xfffe9104>
   27d90:	143ff604 	addi	r16,r2,-40
   27d94:	ac20983a 	sll	r16,r21,r16
   27d98:	002d883a 	mov	r22,zero
   27d9c:	003ec106 	br	278a4 <__alt_data_end+0xfffe90a4>
   27da0:	d9800715 	stw	r6,28(sp)
   27da4:	d9c00215 	stw	r7,8(sp)
   27da8:	da400415 	stw	r9,16(sp)
   27dac:	0028b900 	call	28b90 <__clzsi2>
   27db0:	10800804 	addi	r2,r2,32
   27db4:	da400417 	ldw	r9,16(sp)
   27db8:	d9c00217 	ldw	r7,8(sp)
   27dbc:	d9800717 	ldw	r6,28(sp)
   27dc0:	003eae06 	br	2787c <__alt_data_end+0xfffe907c>
   27dc4:	00c00044 	movi	r3,1
   27dc8:	1887c83a 	sub	r3,r3,r2
   27dcc:	01000e04 	movi	r4,56
   27dd0:	20fe8516 	blt	r4,r3,277e8 <__alt_data_end+0xfffe8fe8>
   27dd4:	010007c4 	movi	r4,31
   27dd8:	20c01b16 	blt	r4,r3,27e48 <__muldf3+0x7cc>
   27ddc:	00800804 	movi	r2,32
   27de0:	10c5c83a 	sub	r2,r2,r3
   27de4:	888a983a 	sll	r5,r17,r2
   27de8:	90c8d83a 	srl	r4,r18,r3
   27dec:	9084983a 	sll	r2,r18,r2
   27df0:	88e2d83a 	srl	r17,r17,r3
   27df4:	2906b03a 	or	r3,r5,r4
   27df8:	1004c03a 	cmpne	r2,r2,zero
   27dfc:	1886b03a 	or	r3,r3,r2
   27e00:	188001cc 	andi	r2,r3,7
   27e04:	10000726 	beq	r2,zero,27e24 <__muldf3+0x7a8>
   27e08:	188003cc 	andi	r2,r3,15
   27e0c:	01000104 	movi	r4,4
   27e10:	11000426 	beq	r2,r4,27e24 <__muldf3+0x7a8>
   27e14:	1805883a 	mov	r2,r3
   27e18:	10c00104 	addi	r3,r2,4
   27e1c:	1885803a 	cmpltu	r2,r3,r2
   27e20:	88a3883a 	add	r17,r17,r2
   27e24:	8880202c 	andhi	r2,r17,128
   27e28:	10001c26 	beq	r2,zero,27e9c <__muldf3+0x820>
   27e2c:	3027883a 	mov	r19,r6
   27e30:	00800044 	movi	r2,1
   27e34:	0021883a 	mov	r16,zero
   27e38:	002d883a 	mov	r22,zero
   27e3c:	003e6e06 	br	277f8 <__alt_data_end+0xfffe8ff8>
   27e40:	4007883a 	mov	r3,r8
   27e44:	003f9706 	br	27ca4 <__alt_data_end+0xfffe94a4>
   27e48:	017ff844 	movi	r5,-31
   27e4c:	2885c83a 	sub	r2,r5,r2
   27e50:	888ad83a 	srl	r5,r17,r2
   27e54:	00800804 	movi	r2,32
   27e58:	18801a26 	beq	r3,r2,27ec4 <__muldf3+0x848>
   27e5c:	01001004 	movi	r4,64
   27e60:	20c7c83a 	sub	r3,r4,r3
   27e64:	88e2983a 	sll	r17,r17,r3
   27e68:	8ca4b03a 	or	r18,r17,r18
   27e6c:	9004c03a 	cmpne	r2,r18,zero
   27e70:	2884b03a 	or	r2,r5,r2
   27e74:	144001cc 	andi	r17,r2,7
   27e78:	88000d1e 	bne	r17,zero,27eb0 <__muldf3+0x834>
   27e7c:	0021883a 	mov	r16,zero
   27e80:	102cd0fa 	srli	r22,r2,3
   27e84:	3027883a 	mov	r19,r6
   27e88:	0005883a 	mov	r2,zero
   27e8c:	b46cb03a 	or	r22,r22,r17
   27e90:	003e5906 	br	277f8 <__alt_data_end+0xfffe8ff8>
   27e94:	1007883a 	mov	r3,r2
   27e98:	0023883a 	mov	r17,zero
   27e9c:	8820927a 	slli	r16,r17,9
   27ea0:	1805883a 	mov	r2,r3
   27ea4:	8822977a 	slli	r17,r17,29
   27ea8:	8020d33a 	srli	r16,r16,12
   27eac:	003ff406 	br	27e80 <__alt_data_end+0xfffe9680>
   27eb0:	10c003cc 	andi	r3,r2,15
   27eb4:	01000104 	movi	r4,4
   27eb8:	193ff626 	beq	r3,r4,27e94 <__alt_data_end+0xfffe9694>
   27ebc:	0023883a 	mov	r17,zero
   27ec0:	003fd506 	br	27e18 <__alt_data_end+0xfffe9618>
   27ec4:	0023883a 	mov	r17,zero
   27ec8:	003fe706 	br	27e68 <__alt_data_end+0xfffe9668>
   27ecc:	00800434 	movhi	r2,16
   27ed0:	8c000234 	orhi	r16,r17,8
   27ed4:	10bfffc4 	addi	r2,r2,-1
   27ed8:	3027883a 	mov	r19,r6
   27edc:	80a0703a 	and	r16,r16,r2
   27ee0:	902d883a 	mov	r22,r18
   27ee4:	003eac06 	br	27998 <__alt_data_end+0xfffe9198>

00027ee8 <__subdf3>:
   27ee8:	02000434 	movhi	r8,16
   27eec:	423fffc4 	addi	r8,r8,-1
   27ef0:	defffb04 	addi	sp,sp,-20
   27ef4:	2a14703a 	and	r10,r5,r8
   27ef8:	3812d53a 	srli	r9,r7,20
   27efc:	3a10703a 	and	r8,r7,r8
   27f00:	2006d77a 	srli	r3,r4,29
   27f04:	3004d77a 	srli	r2,r6,29
   27f08:	dc000015 	stw	r16,0(sp)
   27f0c:	501490fa 	slli	r10,r10,3
   27f10:	2820d53a 	srli	r16,r5,20
   27f14:	401090fa 	slli	r8,r8,3
   27f18:	dc800215 	stw	r18,8(sp)
   27f1c:	dc400115 	stw	r17,4(sp)
   27f20:	dfc00415 	stw	ra,16(sp)
   27f24:	202290fa 	slli	r17,r4,3
   27f28:	dcc00315 	stw	r19,12(sp)
   27f2c:	4a41ffcc 	andi	r9,r9,2047
   27f30:	0101ffc4 	movi	r4,2047
   27f34:	2824d7fa 	srli	r18,r5,31
   27f38:	8401ffcc 	andi	r16,r16,2047
   27f3c:	50c6b03a 	or	r3,r10,r3
   27f40:	380ed7fa 	srli	r7,r7,31
   27f44:	408ab03a 	or	r5,r8,r2
   27f48:	300c90fa 	slli	r6,r6,3
   27f4c:	49009626 	beq	r9,r4,281a8 <__subdf3+0x2c0>
   27f50:	39c0005c 	xori	r7,r7,1
   27f54:	8245c83a 	sub	r2,r16,r9
   27f58:	3c807426 	beq	r7,r18,2812c <__subdf3+0x244>
   27f5c:	0080af0e 	bge	zero,r2,2821c <__subdf3+0x334>
   27f60:	48002a1e 	bne	r9,zero,2800c <__subdf3+0x124>
   27f64:	2988b03a 	or	r4,r5,r6
   27f68:	20009a1e 	bne	r4,zero,281d4 <__subdf3+0x2ec>
   27f6c:	888001cc 	andi	r2,r17,7
   27f70:	10000726 	beq	r2,zero,27f90 <__subdf3+0xa8>
   27f74:	888003cc 	andi	r2,r17,15
   27f78:	01000104 	movi	r4,4
   27f7c:	11000426 	beq	r2,r4,27f90 <__subdf3+0xa8>
   27f80:	890b883a 	add	r5,r17,r4
   27f84:	2c63803a 	cmpltu	r17,r5,r17
   27f88:	1c47883a 	add	r3,r3,r17
   27f8c:	2823883a 	mov	r17,r5
   27f90:	1880202c 	andhi	r2,r3,128
   27f94:	10005926 	beq	r2,zero,280fc <__subdf3+0x214>
   27f98:	84000044 	addi	r16,r16,1
   27f9c:	0081ffc4 	movi	r2,2047
   27fa0:	8080be26 	beq	r16,r2,2829c <__subdf3+0x3b4>
   27fa4:	017fe034 	movhi	r5,65408
   27fa8:	297fffc4 	addi	r5,r5,-1
   27fac:	1946703a 	and	r3,r3,r5
   27fb0:	1804977a 	slli	r2,r3,29
   27fb4:	1806927a 	slli	r3,r3,9
   27fb8:	8822d0fa 	srli	r17,r17,3
   27fbc:	8401ffcc 	andi	r16,r16,2047
   27fc0:	180ad33a 	srli	r5,r3,12
   27fc4:	9100004c 	andi	r4,r18,1
   27fc8:	1444b03a 	or	r2,r2,r17
   27fcc:	80c1ffcc 	andi	r3,r16,2047
   27fd0:	1820953a 	slli	r16,r3,20
   27fd4:	20c03fcc 	andi	r3,r4,255
   27fd8:	180897fa 	slli	r4,r3,31
   27fdc:	00c00434 	movhi	r3,16
   27fe0:	18ffffc4 	addi	r3,r3,-1
   27fe4:	28c6703a 	and	r3,r5,r3
   27fe8:	1c06b03a 	or	r3,r3,r16
   27fec:	1906b03a 	or	r3,r3,r4
   27ff0:	dfc00417 	ldw	ra,16(sp)
   27ff4:	dcc00317 	ldw	r19,12(sp)
   27ff8:	dc800217 	ldw	r18,8(sp)
   27ffc:	dc400117 	ldw	r17,4(sp)
   28000:	dc000017 	ldw	r16,0(sp)
   28004:	dec00504 	addi	sp,sp,20
   28008:	f800283a 	ret
   2800c:	0101ffc4 	movi	r4,2047
   28010:	813fd626 	beq	r16,r4,27f6c <__alt_data_end+0xfffe976c>
   28014:	29402034 	orhi	r5,r5,128
   28018:	01000e04 	movi	r4,56
   2801c:	2080a316 	blt	r4,r2,282ac <__subdf3+0x3c4>
   28020:	010007c4 	movi	r4,31
   28024:	2080c616 	blt	r4,r2,28340 <__subdf3+0x458>
   28028:	01000804 	movi	r4,32
   2802c:	2089c83a 	sub	r4,r4,r2
   28030:	2910983a 	sll	r8,r5,r4
   28034:	308ed83a 	srl	r7,r6,r2
   28038:	3108983a 	sll	r4,r6,r4
   2803c:	2884d83a 	srl	r2,r5,r2
   28040:	41ccb03a 	or	r6,r8,r7
   28044:	2008c03a 	cmpne	r4,r4,zero
   28048:	310cb03a 	or	r6,r6,r4
   2804c:	898dc83a 	sub	r6,r17,r6
   28050:	89a3803a 	cmpltu	r17,r17,r6
   28054:	1887c83a 	sub	r3,r3,r2
   28058:	1c47c83a 	sub	r3,r3,r17
   2805c:	3023883a 	mov	r17,r6
   28060:	1880202c 	andhi	r2,r3,128
   28064:	10002326 	beq	r2,zero,280f4 <__subdf3+0x20c>
   28068:	04c02034 	movhi	r19,128
   2806c:	9cffffc4 	addi	r19,r19,-1
   28070:	1ce6703a 	and	r19,r3,r19
   28074:	98007a26 	beq	r19,zero,28260 <__subdf3+0x378>
   28078:	9809883a 	mov	r4,r19
   2807c:	0028b900 	call	28b90 <__clzsi2>
   28080:	113ffe04 	addi	r4,r2,-8
   28084:	00c007c4 	movi	r3,31
   28088:	19007b16 	blt	r3,r4,28278 <__subdf3+0x390>
   2808c:	00800804 	movi	r2,32
   28090:	1105c83a 	sub	r2,r2,r4
   28094:	8884d83a 	srl	r2,r17,r2
   28098:	9906983a 	sll	r3,r19,r4
   2809c:	8922983a 	sll	r17,r17,r4
   280a0:	10c4b03a 	or	r2,r2,r3
   280a4:	24007816 	blt	r4,r16,28288 <__subdf3+0x3a0>
   280a8:	2421c83a 	sub	r16,r4,r16
   280ac:	80c00044 	addi	r3,r16,1
   280b0:	010007c4 	movi	r4,31
   280b4:	20c09516 	blt	r4,r3,2830c <__subdf3+0x424>
   280b8:	01400804 	movi	r5,32
   280bc:	28cbc83a 	sub	r5,r5,r3
   280c0:	88c8d83a 	srl	r4,r17,r3
   280c4:	8962983a 	sll	r17,r17,r5
   280c8:	114a983a 	sll	r5,r2,r5
   280cc:	10c6d83a 	srl	r3,r2,r3
   280d0:	8804c03a 	cmpne	r2,r17,zero
   280d4:	290ab03a 	or	r5,r5,r4
   280d8:	28a2b03a 	or	r17,r5,r2
   280dc:	0021883a 	mov	r16,zero
   280e0:	003fa206 	br	27f6c <__alt_data_end+0xfffe976c>
   280e4:	2090b03a 	or	r8,r4,r2
   280e8:	40018e26 	beq	r8,zero,28724 <__subdf3+0x83c>
   280ec:	1007883a 	mov	r3,r2
   280f0:	2023883a 	mov	r17,r4
   280f4:	888001cc 	andi	r2,r17,7
   280f8:	103f9e1e 	bne	r2,zero,27f74 <__alt_data_end+0xfffe9774>
   280fc:	1804977a 	slli	r2,r3,29
   28100:	8822d0fa 	srli	r17,r17,3
   28104:	1810d0fa 	srli	r8,r3,3
   28108:	9100004c 	andi	r4,r18,1
   2810c:	1444b03a 	or	r2,r2,r17
   28110:	00c1ffc4 	movi	r3,2047
   28114:	80c02826 	beq	r16,r3,281b8 <__subdf3+0x2d0>
   28118:	01400434 	movhi	r5,16
   2811c:	297fffc4 	addi	r5,r5,-1
   28120:	80e0703a 	and	r16,r16,r3
   28124:	414a703a 	and	r5,r8,r5
   28128:	003fa806 	br	27fcc <__alt_data_end+0xfffe97cc>
   2812c:	0080630e 	bge	zero,r2,282bc <__subdf3+0x3d4>
   28130:	48003026 	beq	r9,zero,281f4 <__subdf3+0x30c>
   28134:	0101ffc4 	movi	r4,2047
   28138:	813f8c26 	beq	r16,r4,27f6c <__alt_data_end+0xfffe976c>
   2813c:	29402034 	orhi	r5,r5,128
   28140:	01000e04 	movi	r4,56
   28144:	2080a90e 	bge	r4,r2,283ec <__subdf3+0x504>
   28148:	298cb03a 	or	r6,r5,r6
   2814c:	3012c03a 	cmpne	r9,r6,zero
   28150:	0005883a 	mov	r2,zero
   28154:	4c53883a 	add	r9,r9,r17
   28158:	4c63803a 	cmpltu	r17,r9,r17
   2815c:	10c7883a 	add	r3,r2,r3
   28160:	88c7883a 	add	r3,r17,r3
   28164:	4823883a 	mov	r17,r9
   28168:	1880202c 	andhi	r2,r3,128
   2816c:	1000d026 	beq	r2,zero,284b0 <__subdf3+0x5c8>
   28170:	84000044 	addi	r16,r16,1
   28174:	0081ffc4 	movi	r2,2047
   28178:	8080fe26 	beq	r16,r2,28574 <__subdf3+0x68c>
   2817c:	00bfe034 	movhi	r2,65408
   28180:	10bfffc4 	addi	r2,r2,-1
   28184:	1886703a 	and	r3,r3,r2
   28188:	880ad07a 	srli	r5,r17,1
   2818c:	180497fa 	slli	r2,r3,31
   28190:	8900004c 	andi	r4,r17,1
   28194:	2922b03a 	or	r17,r5,r4
   28198:	1806d07a 	srli	r3,r3,1
   2819c:	1462b03a 	or	r17,r2,r17
   281a0:	3825883a 	mov	r18,r7
   281a4:	003f7106 	br	27f6c <__alt_data_end+0xfffe976c>
   281a8:	2984b03a 	or	r2,r5,r6
   281ac:	103f6826 	beq	r2,zero,27f50 <__alt_data_end+0xfffe9750>
   281b0:	39c03fcc 	andi	r7,r7,255
   281b4:	003f6706 	br	27f54 <__alt_data_end+0xfffe9754>
   281b8:	4086b03a 	or	r3,r8,r2
   281bc:	18015226 	beq	r3,zero,28708 <__subdf3+0x820>
   281c0:	00c00434 	movhi	r3,16
   281c4:	41400234 	orhi	r5,r8,8
   281c8:	18ffffc4 	addi	r3,r3,-1
   281cc:	28ca703a 	and	r5,r5,r3
   281d0:	003f7e06 	br	27fcc <__alt_data_end+0xfffe97cc>
   281d4:	10bfffc4 	addi	r2,r2,-1
   281d8:	1000491e 	bne	r2,zero,28300 <__subdf3+0x418>
   281dc:	898fc83a 	sub	r7,r17,r6
   281e0:	89e3803a 	cmpltu	r17,r17,r7
   281e4:	1947c83a 	sub	r3,r3,r5
   281e8:	1c47c83a 	sub	r3,r3,r17
   281ec:	3823883a 	mov	r17,r7
   281f0:	003f9b06 	br	28060 <__alt_data_end+0xfffe9860>
   281f4:	2988b03a 	or	r4,r5,r6
   281f8:	203f5c26 	beq	r4,zero,27f6c <__alt_data_end+0xfffe976c>
   281fc:	10bfffc4 	addi	r2,r2,-1
   28200:	1000931e 	bne	r2,zero,28450 <__subdf3+0x568>
   28204:	898d883a 	add	r6,r17,r6
   28208:	3463803a 	cmpltu	r17,r6,r17
   2820c:	1947883a 	add	r3,r3,r5
   28210:	88c7883a 	add	r3,r17,r3
   28214:	3023883a 	mov	r17,r6
   28218:	003fd306 	br	28168 <__alt_data_end+0xfffe9968>
   2821c:	1000541e 	bne	r2,zero,28370 <__subdf3+0x488>
   28220:	80800044 	addi	r2,r16,1
   28224:	1081ffcc 	andi	r2,r2,2047
   28228:	01000044 	movi	r4,1
   2822c:	2080a20e 	bge	r4,r2,284b8 <__subdf3+0x5d0>
   28230:	8989c83a 	sub	r4,r17,r6
   28234:	8905803a 	cmpltu	r2,r17,r4
   28238:	1967c83a 	sub	r19,r3,r5
   2823c:	98a7c83a 	sub	r19,r19,r2
   28240:	9880202c 	andhi	r2,r19,128
   28244:	10006326 	beq	r2,zero,283d4 <__subdf3+0x4ec>
   28248:	3463c83a 	sub	r17,r6,r17
   2824c:	28c7c83a 	sub	r3,r5,r3
   28250:	344d803a 	cmpltu	r6,r6,r17
   28254:	19a7c83a 	sub	r19,r3,r6
   28258:	3825883a 	mov	r18,r7
   2825c:	983f861e 	bne	r19,zero,28078 <__alt_data_end+0xfffe9878>
   28260:	8809883a 	mov	r4,r17
   28264:	0028b900 	call	28b90 <__clzsi2>
   28268:	10800804 	addi	r2,r2,32
   2826c:	113ffe04 	addi	r4,r2,-8
   28270:	00c007c4 	movi	r3,31
   28274:	193f850e 	bge	r3,r4,2808c <__alt_data_end+0xfffe988c>
   28278:	10bff604 	addi	r2,r2,-40
   2827c:	8884983a 	sll	r2,r17,r2
   28280:	0023883a 	mov	r17,zero
   28284:	243f880e 	bge	r4,r16,280a8 <__alt_data_end+0xfffe98a8>
   28288:	00ffe034 	movhi	r3,65408
   2828c:	18ffffc4 	addi	r3,r3,-1
   28290:	8121c83a 	sub	r16,r16,r4
   28294:	10c6703a 	and	r3,r2,r3
   28298:	003f3406 	br	27f6c <__alt_data_end+0xfffe976c>
   2829c:	9100004c 	andi	r4,r18,1
   282a0:	000b883a 	mov	r5,zero
   282a4:	0005883a 	mov	r2,zero
   282a8:	003f4806 	br	27fcc <__alt_data_end+0xfffe97cc>
   282ac:	298cb03a 	or	r6,r5,r6
   282b0:	300cc03a 	cmpne	r6,r6,zero
   282b4:	0005883a 	mov	r2,zero
   282b8:	003f6406 	br	2804c <__alt_data_end+0xfffe984c>
   282bc:	10009a1e 	bne	r2,zero,28528 <__subdf3+0x640>
   282c0:	82400044 	addi	r9,r16,1
   282c4:	4881ffcc 	andi	r2,r9,2047
   282c8:	02800044 	movi	r10,1
   282cc:	5080670e 	bge	r10,r2,2846c <__subdf3+0x584>
   282d0:	0081ffc4 	movi	r2,2047
   282d4:	4880af26 	beq	r9,r2,28594 <__subdf3+0x6ac>
   282d8:	898d883a 	add	r6,r17,r6
   282dc:	1945883a 	add	r2,r3,r5
   282e0:	3447803a 	cmpltu	r3,r6,r17
   282e4:	1887883a 	add	r3,r3,r2
   282e8:	182297fa 	slli	r17,r3,31
   282ec:	300cd07a 	srli	r6,r6,1
   282f0:	1806d07a 	srli	r3,r3,1
   282f4:	4821883a 	mov	r16,r9
   282f8:	89a2b03a 	or	r17,r17,r6
   282fc:	003f1b06 	br	27f6c <__alt_data_end+0xfffe976c>
   28300:	0101ffc4 	movi	r4,2047
   28304:	813f441e 	bne	r16,r4,28018 <__alt_data_end+0xfffe9818>
   28308:	003f1806 	br	27f6c <__alt_data_end+0xfffe976c>
   2830c:	843ff844 	addi	r16,r16,-31
   28310:	01400804 	movi	r5,32
   28314:	1408d83a 	srl	r4,r2,r16
   28318:	19405026 	beq	r3,r5,2845c <__subdf3+0x574>
   2831c:	01401004 	movi	r5,64
   28320:	28c7c83a 	sub	r3,r5,r3
   28324:	10c4983a 	sll	r2,r2,r3
   28328:	88a2b03a 	or	r17,r17,r2
   2832c:	8822c03a 	cmpne	r17,r17,zero
   28330:	2462b03a 	or	r17,r4,r17
   28334:	0007883a 	mov	r3,zero
   28338:	0021883a 	mov	r16,zero
   2833c:	003f6d06 	br	280f4 <__alt_data_end+0xfffe98f4>
   28340:	11fff804 	addi	r7,r2,-32
   28344:	01000804 	movi	r4,32
   28348:	29ced83a 	srl	r7,r5,r7
   2834c:	11004526 	beq	r2,r4,28464 <__subdf3+0x57c>
   28350:	01001004 	movi	r4,64
   28354:	2089c83a 	sub	r4,r4,r2
   28358:	2904983a 	sll	r2,r5,r4
   2835c:	118cb03a 	or	r6,r2,r6
   28360:	300cc03a 	cmpne	r6,r6,zero
   28364:	398cb03a 	or	r6,r7,r6
   28368:	0005883a 	mov	r2,zero
   2836c:	003f3706 	br	2804c <__alt_data_end+0xfffe984c>
   28370:	80002a26 	beq	r16,zero,2841c <__subdf3+0x534>
   28374:	0101ffc4 	movi	r4,2047
   28378:	49006626 	beq	r9,r4,28514 <__subdf3+0x62c>
   2837c:	0085c83a 	sub	r2,zero,r2
   28380:	18c02034 	orhi	r3,r3,128
   28384:	01000e04 	movi	r4,56
   28388:	20807e16 	blt	r4,r2,28584 <__subdf3+0x69c>
   2838c:	010007c4 	movi	r4,31
   28390:	2080e716 	blt	r4,r2,28730 <__subdf3+0x848>
   28394:	01000804 	movi	r4,32
   28398:	2089c83a 	sub	r4,r4,r2
   2839c:	1914983a 	sll	r10,r3,r4
   283a0:	8890d83a 	srl	r8,r17,r2
   283a4:	8908983a 	sll	r4,r17,r4
   283a8:	1884d83a 	srl	r2,r3,r2
   283ac:	5222b03a 	or	r17,r10,r8
   283b0:	2006c03a 	cmpne	r3,r4,zero
   283b4:	88e2b03a 	or	r17,r17,r3
   283b8:	3463c83a 	sub	r17,r6,r17
   283bc:	2885c83a 	sub	r2,r5,r2
   283c0:	344d803a 	cmpltu	r6,r6,r17
   283c4:	1187c83a 	sub	r3,r2,r6
   283c8:	4821883a 	mov	r16,r9
   283cc:	3825883a 	mov	r18,r7
   283d0:	003f2306 	br	28060 <__alt_data_end+0xfffe9860>
   283d4:	24d0b03a 	or	r8,r4,r19
   283d8:	40001b1e 	bne	r8,zero,28448 <__subdf3+0x560>
   283dc:	0005883a 	mov	r2,zero
   283e0:	0009883a 	mov	r4,zero
   283e4:	0021883a 	mov	r16,zero
   283e8:	003f4906 	br	28110 <__alt_data_end+0xfffe9910>
   283ec:	010007c4 	movi	r4,31
   283f0:	20803a16 	blt	r4,r2,284dc <__subdf3+0x5f4>
   283f4:	01000804 	movi	r4,32
   283f8:	2089c83a 	sub	r4,r4,r2
   283fc:	2912983a 	sll	r9,r5,r4
   28400:	3090d83a 	srl	r8,r6,r2
   28404:	3108983a 	sll	r4,r6,r4
   28408:	2884d83a 	srl	r2,r5,r2
   2840c:	4a12b03a 	or	r9,r9,r8
   28410:	2008c03a 	cmpne	r4,r4,zero
   28414:	4912b03a 	or	r9,r9,r4
   28418:	003f4e06 	br	28154 <__alt_data_end+0xfffe9954>
   2841c:	1c48b03a 	or	r4,r3,r17
   28420:	20003c26 	beq	r4,zero,28514 <__subdf3+0x62c>
   28424:	0084303a 	nor	r2,zero,r2
   28428:	1000381e 	bne	r2,zero,2850c <__subdf3+0x624>
   2842c:	3463c83a 	sub	r17,r6,r17
   28430:	28c5c83a 	sub	r2,r5,r3
   28434:	344d803a 	cmpltu	r6,r6,r17
   28438:	1187c83a 	sub	r3,r2,r6
   2843c:	4821883a 	mov	r16,r9
   28440:	3825883a 	mov	r18,r7
   28444:	003f0606 	br	28060 <__alt_data_end+0xfffe9860>
   28448:	2023883a 	mov	r17,r4
   2844c:	003f0906 	br	28074 <__alt_data_end+0xfffe9874>
   28450:	0101ffc4 	movi	r4,2047
   28454:	813f3a1e 	bne	r16,r4,28140 <__alt_data_end+0xfffe9940>
   28458:	003ec406 	br	27f6c <__alt_data_end+0xfffe976c>
   2845c:	0005883a 	mov	r2,zero
   28460:	003fb106 	br	28328 <__alt_data_end+0xfffe9b28>
   28464:	0005883a 	mov	r2,zero
   28468:	003fbc06 	br	2835c <__alt_data_end+0xfffe9b5c>
   2846c:	1c44b03a 	or	r2,r3,r17
   28470:	80008e1e 	bne	r16,zero,286ac <__subdf3+0x7c4>
   28474:	1000c826 	beq	r2,zero,28798 <__subdf3+0x8b0>
   28478:	2984b03a 	or	r2,r5,r6
   2847c:	103ebb26 	beq	r2,zero,27f6c <__alt_data_end+0xfffe976c>
   28480:	8989883a 	add	r4,r17,r6
   28484:	1945883a 	add	r2,r3,r5
   28488:	2447803a 	cmpltu	r3,r4,r17
   2848c:	1887883a 	add	r3,r3,r2
   28490:	1880202c 	andhi	r2,r3,128
   28494:	2023883a 	mov	r17,r4
   28498:	103f1626 	beq	r2,zero,280f4 <__alt_data_end+0xfffe98f4>
   2849c:	00bfe034 	movhi	r2,65408
   284a0:	10bfffc4 	addi	r2,r2,-1
   284a4:	5021883a 	mov	r16,r10
   284a8:	1886703a 	and	r3,r3,r2
   284ac:	003eaf06 	br	27f6c <__alt_data_end+0xfffe976c>
   284b0:	3825883a 	mov	r18,r7
   284b4:	003f0f06 	br	280f4 <__alt_data_end+0xfffe98f4>
   284b8:	1c44b03a 	or	r2,r3,r17
   284bc:	8000251e 	bne	r16,zero,28554 <__subdf3+0x66c>
   284c0:	1000661e 	bne	r2,zero,2865c <__subdf3+0x774>
   284c4:	2990b03a 	or	r8,r5,r6
   284c8:	40009626 	beq	r8,zero,28724 <__subdf3+0x83c>
   284cc:	2807883a 	mov	r3,r5
   284d0:	3023883a 	mov	r17,r6
   284d4:	3825883a 	mov	r18,r7
   284d8:	003ea406 	br	27f6c <__alt_data_end+0xfffe976c>
   284dc:	127ff804 	addi	r9,r2,-32
   284e0:	01000804 	movi	r4,32
   284e4:	2a52d83a 	srl	r9,r5,r9
   284e8:	11008c26 	beq	r2,r4,2871c <__subdf3+0x834>
   284ec:	01001004 	movi	r4,64
   284f0:	2085c83a 	sub	r2,r4,r2
   284f4:	2884983a 	sll	r2,r5,r2
   284f8:	118cb03a 	or	r6,r2,r6
   284fc:	300cc03a 	cmpne	r6,r6,zero
   28500:	4992b03a 	or	r9,r9,r6
   28504:	0005883a 	mov	r2,zero
   28508:	003f1206 	br	28154 <__alt_data_end+0xfffe9954>
   2850c:	0101ffc4 	movi	r4,2047
   28510:	493f9c1e 	bne	r9,r4,28384 <__alt_data_end+0xfffe9b84>
   28514:	2807883a 	mov	r3,r5
   28518:	3023883a 	mov	r17,r6
   2851c:	4821883a 	mov	r16,r9
   28520:	3825883a 	mov	r18,r7
   28524:	003e9106 	br	27f6c <__alt_data_end+0xfffe976c>
   28528:	80001f1e 	bne	r16,zero,285a8 <__subdf3+0x6c0>
   2852c:	1c48b03a 	or	r4,r3,r17
   28530:	20005a26 	beq	r4,zero,2869c <__subdf3+0x7b4>
   28534:	0084303a 	nor	r2,zero,r2
   28538:	1000561e 	bne	r2,zero,28694 <__subdf3+0x7ac>
   2853c:	89a3883a 	add	r17,r17,r6
   28540:	1945883a 	add	r2,r3,r5
   28544:	898d803a 	cmpltu	r6,r17,r6
   28548:	3087883a 	add	r3,r6,r2
   2854c:	4821883a 	mov	r16,r9
   28550:	003f0506 	br	28168 <__alt_data_end+0xfffe9968>
   28554:	10002b1e 	bne	r2,zero,28604 <__subdf3+0x71c>
   28558:	2984b03a 	or	r2,r5,r6
   2855c:	10008026 	beq	r2,zero,28760 <__subdf3+0x878>
   28560:	2807883a 	mov	r3,r5
   28564:	3023883a 	mov	r17,r6
   28568:	3825883a 	mov	r18,r7
   2856c:	0401ffc4 	movi	r16,2047
   28570:	003e7e06 	br	27f6c <__alt_data_end+0xfffe976c>
   28574:	3809883a 	mov	r4,r7
   28578:	0011883a 	mov	r8,zero
   2857c:	0005883a 	mov	r2,zero
   28580:	003ee306 	br	28110 <__alt_data_end+0xfffe9910>
   28584:	1c62b03a 	or	r17,r3,r17
   28588:	8822c03a 	cmpne	r17,r17,zero
   2858c:	0005883a 	mov	r2,zero
   28590:	003f8906 	br	283b8 <__alt_data_end+0xfffe9bb8>
   28594:	3809883a 	mov	r4,r7
   28598:	4821883a 	mov	r16,r9
   2859c:	0011883a 	mov	r8,zero
   285a0:	0005883a 	mov	r2,zero
   285a4:	003eda06 	br	28110 <__alt_data_end+0xfffe9910>
   285a8:	0101ffc4 	movi	r4,2047
   285ac:	49003b26 	beq	r9,r4,2869c <__subdf3+0x7b4>
   285b0:	0085c83a 	sub	r2,zero,r2
   285b4:	18c02034 	orhi	r3,r3,128
   285b8:	01000e04 	movi	r4,56
   285bc:	20806e16 	blt	r4,r2,28778 <__subdf3+0x890>
   285c0:	010007c4 	movi	r4,31
   285c4:	20807716 	blt	r4,r2,287a4 <__subdf3+0x8bc>
   285c8:	01000804 	movi	r4,32
   285cc:	2089c83a 	sub	r4,r4,r2
   285d0:	1914983a 	sll	r10,r3,r4
   285d4:	8890d83a 	srl	r8,r17,r2
   285d8:	8908983a 	sll	r4,r17,r4
   285dc:	1884d83a 	srl	r2,r3,r2
   285e0:	5222b03a 	or	r17,r10,r8
   285e4:	2006c03a 	cmpne	r3,r4,zero
   285e8:	88e2b03a 	or	r17,r17,r3
   285ec:	89a3883a 	add	r17,r17,r6
   285f0:	1145883a 	add	r2,r2,r5
   285f4:	898d803a 	cmpltu	r6,r17,r6
   285f8:	3087883a 	add	r3,r6,r2
   285fc:	4821883a 	mov	r16,r9
   28600:	003ed906 	br	28168 <__alt_data_end+0xfffe9968>
   28604:	2984b03a 	or	r2,r5,r6
   28608:	10004226 	beq	r2,zero,28714 <__subdf3+0x82c>
   2860c:	1808d0fa 	srli	r4,r3,3
   28610:	8822d0fa 	srli	r17,r17,3
   28614:	1806977a 	slli	r3,r3,29
   28618:	2080022c 	andhi	r2,r4,8
   2861c:	1c62b03a 	or	r17,r3,r17
   28620:	10000826 	beq	r2,zero,28644 <__subdf3+0x75c>
   28624:	2812d0fa 	srli	r9,r5,3
   28628:	4880022c 	andhi	r2,r9,8
   2862c:	1000051e 	bne	r2,zero,28644 <__subdf3+0x75c>
   28630:	300cd0fa 	srli	r6,r6,3
   28634:	2804977a 	slli	r2,r5,29
   28638:	4809883a 	mov	r4,r9
   2863c:	3825883a 	mov	r18,r7
   28640:	11a2b03a 	or	r17,r2,r6
   28644:	8806d77a 	srli	r3,r17,29
   28648:	200890fa 	slli	r4,r4,3
   2864c:	882290fa 	slli	r17,r17,3
   28650:	0401ffc4 	movi	r16,2047
   28654:	1906b03a 	or	r3,r3,r4
   28658:	003e4406 	br	27f6c <__alt_data_end+0xfffe976c>
   2865c:	2984b03a 	or	r2,r5,r6
   28660:	103e4226 	beq	r2,zero,27f6c <__alt_data_end+0xfffe976c>
   28664:	8989c83a 	sub	r4,r17,r6
   28668:	8911803a 	cmpltu	r8,r17,r4
   2866c:	1945c83a 	sub	r2,r3,r5
   28670:	1205c83a 	sub	r2,r2,r8
   28674:	1200202c 	andhi	r8,r2,128
   28678:	403e9a26 	beq	r8,zero,280e4 <__alt_data_end+0xfffe98e4>
   2867c:	3463c83a 	sub	r17,r6,r17
   28680:	28c5c83a 	sub	r2,r5,r3
   28684:	344d803a 	cmpltu	r6,r6,r17
   28688:	1187c83a 	sub	r3,r2,r6
   2868c:	3825883a 	mov	r18,r7
   28690:	003e3606 	br	27f6c <__alt_data_end+0xfffe976c>
   28694:	0101ffc4 	movi	r4,2047
   28698:	493fc71e 	bne	r9,r4,285b8 <__alt_data_end+0xfffe9db8>
   2869c:	2807883a 	mov	r3,r5
   286a0:	3023883a 	mov	r17,r6
   286a4:	4821883a 	mov	r16,r9
   286a8:	003e3006 	br	27f6c <__alt_data_end+0xfffe976c>
   286ac:	10003626 	beq	r2,zero,28788 <__subdf3+0x8a0>
   286b0:	2984b03a 	or	r2,r5,r6
   286b4:	10001726 	beq	r2,zero,28714 <__subdf3+0x82c>
   286b8:	1808d0fa 	srli	r4,r3,3
   286bc:	8822d0fa 	srli	r17,r17,3
   286c0:	1806977a 	slli	r3,r3,29
   286c4:	2080022c 	andhi	r2,r4,8
   286c8:	1c62b03a 	or	r17,r3,r17
   286cc:	10000726 	beq	r2,zero,286ec <__subdf3+0x804>
   286d0:	2812d0fa 	srli	r9,r5,3
   286d4:	4880022c 	andhi	r2,r9,8
   286d8:	1000041e 	bne	r2,zero,286ec <__subdf3+0x804>
   286dc:	300cd0fa 	srli	r6,r6,3
   286e0:	2804977a 	slli	r2,r5,29
   286e4:	4809883a 	mov	r4,r9
   286e8:	11a2b03a 	or	r17,r2,r6
   286ec:	8806d77a 	srli	r3,r17,29
   286f0:	200890fa 	slli	r4,r4,3
   286f4:	882290fa 	slli	r17,r17,3
   286f8:	3825883a 	mov	r18,r7
   286fc:	1906b03a 	or	r3,r3,r4
   28700:	0401ffc4 	movi	r16,2047
   28704:	003e1906 	br	27f6c <__alt_data_end+0xfffe976c>
   28708:	000b883a 	mov	r5,zero
   2870c:	0005883a 	mov	r2,zero
   28710:	003e2e06 	br	27fcc <__alt_data_end+0xfffe97cc>
   28714:	0401ffc4 	movi	r16,2047
   28718:	003e1406 	br	27f6c <__alt_data_end+0xfffe976c>
   2871c:	0005883a 	mov	r2,zero
   28720:	003f7506 	br	284f8 <__alt_data_end+0xfffe9cf8>
   28724:	0005883a 	mov	r2,zero
   28728:	0009883a 	mov	r4,zero
   2872c:	003e7806 	br	28110 <__alt_data_end+0xfffe9910>
   28730:	123ff804 	addi	r8,r2,-32
   28734:	01000804 	movi	r4,32
   28738:	1a10d83a 	srl	r8,r3,r8
   2873c:	11002526 	beq	r2,r4,287d4 <__subdf3+0x8ec>
   28740:	01001004 	movi	r4,64
   28744:	2085c83a 	sub	r2,r4,r2
   28748:	1884983a 	sll	r2,r3,r2
   2874c:	1444b03a 	or	r2,r2,r17
   28750:	1004c03a 	cmpne	r2,r2,zero
   28754:	40a2b03a 	or	r17,r8,r2
   28758:	0005883a 	mov	r2,zero
   2875c:	003f1606 	br	283b8 <__alt_data_end+0xfffe9bb8>
   28760:	02000434 	movhi	r8,16
   28764:	0009883a 	mov	r4,zero
   28768:	423fffc4 	addi	r8,r8,-1
   2876c:	00bfffc4 	movi	r2,-1
   28770:	0401ffc4 	movi	r16,2047
   28774:	003e6606 	br	28110 <__alt_data_end+0xfffe9910>
   28778:	1c62b03a 	or	r17,r3,r17
   2877c:	8822c03a 	cmpne	r17,r17,zero
   28780:	0005883a 	mov	r2,zero
   28784:	003f9906 	br	285ec <__alt_data_end+0xfffe9dec>
   28788:	2807883a 	mov	r3,r5
   2878c:	3023883a 	mov	r17,r6
   28790:	0401ffc4 	movi	r16,2047
   28794:	003df506 	br	27f6c <__alt_data_end+0xfffe976c>
   28798:	2807883a 	mov	r3,r5
   2879c:	3023883a 	mov	r17,r6
   287a0:	003df206 	br	27f6c <__alt_data_end+0xfffe976c>
   287a4:	123ff804 	addi	r8,r2,-32
   287a8:	01000804 	movi	r4,32
   287ac:	1a10d83a 	srl	r8,r3,r8
   287b0:	11000a26 	beq	r2,r4,287dc <__subdf3+0x8f4>
   287b4:	01001004 	movi	r4,64
   287b8:	2085c83a 	sub	r2,r4,r2
   287bc:	1884983a 	sll	r2,r3,r2
   287c0:	1444b03a 	or	r2,r2,r17
   287c4:	1004c03a 	cmpne	r2,r2,zero
   287c8:	40a2b03a 	or	r17,r8,r2
   287cc:	0005883a 	mov	r2,zero
   287d0:	003f8606 	br	285ec <__alt_data_end+0xfffe9dec>
   287d4:	0005883a 	mov	r2,zero
   287d8:	003fdc06 	br	2874c <__alt_data_end+0xfffe9f4c>
   287dc:	0005883a 	mov	r2,zero
   287e0:	003ff706 	br	287c0 <__alt_data_end+0xfffe9fc0>

000287e4 <__fixdfsi>:
   287e4:	280cd53a 	srli	r6,r5,20
   287e8:	00c00434 	movhi	r3,16
   287ec:	18ffffc4 	addi	r3,r3,-1
   287f0:	3181ffcc 	andi	r6,r6,2047
   287f4:	01c0ff84 	movi	r7,1022
   287f8:	28c6703a 	and	r3,r5,r3
   287fc:	280ad7fa 	srli	r5,r5,31
   28800:	3980120e 	bge	r7,r6,2884c <__fixdfsi+0x68>
   28804:	00810744 	movi	r2,1053
   28808:	11800c16 	blt	r2,r6,2883c <__fixdfsi+0x58>
   2880c:	00810cc4 	movi	r2,1075
   28810:	1185c83a 	sub	r2,r2,r6
   28814:	01c007c4 	movi	r7,31
   28818:	18c00434 	orhi	r3,r3,16
   2881c:	38800d16 	blt	r7,r2,28854 <__fixdfsi+0x70>
   28820:	31befb44 	addi	r6,r6,-1043
   28824:	2084d83a 	srl	r2,r4,r2
   28828:	1986983a 	sll	r3,r3,r6
   2882c:	1884b03a 	or	r2,r3,r2
   28830:	28000726 	beq	r5,zero,28850 <__fixdfsi+0x6c>
   28834:	0085c83a 	sub	r2,zero,r2
   28838:	f800283a 	ret
   2883c:	00a00034 	movhi	r2,32768
   28840:	10bfffc4 	addi	r2,r2,-1
   28844:	2885883a 	add	r2,r5,r2
   28848:	f800283a 	ret
   2884c:	0005883a 	mov	r2,zero
   28850:	f800283a 	ret
   28854:	008104c4 	movi	r2,1043
   28858:	1185c83a 	sub	r2,r2,r6
   2885c:	1884d83a 	srl	r2,r3,r2
   28860:	003ff306 	br	28830 <__alt_data_end+0xfffea030>

00028864 <__floatsidf>:
   28864:	defffd04 	addi	sp,sp,-12
   28868:	dfc00215 	stw	ra,8(sp)
   2886c:	dc400115 	stw	r17,4(sp)
   28870:	dc000015 	stw	r16,0(sp)
   28874:	20002b26 	beq	r4,zero,28924 <__floatsidf+0xc0>
   28878:	2023883a 	mov	r17,r4
   2887c:	2020d7fa 	srli	r16,r4,31
   28880:	20002d16 	blt	r4,zero,28938 <__floatsidf+0xd4>
   28884:	8809883a 	mov	r4,r17
   28888:	0028b900 	call	28b90 <__clzsi2>
   2888c:	01410784 	movi	r5,1054
   28890:	288bc83a 	sub	r5,r5,r2
   28894:	01010cc4 	movi	r4,1075
   28898:	2149c83a 	sub	r4,r4,r5
   2889c:	00c007c4 	movi	r3,31
   288a0:	1900160e 	bge	r3,r4,288fc <__floatsidf+0x98>
   288a4:	00c104c4 	movi	r3,1043
   288a8:	1947c83a 	sub	r3,r3,r5
   288ac:	88c6983a 	sll	r3,r17,r3
   288b0:	00800434 	movhi	r2,16
   288b4:	10bfffc4 	addi	r2,r2,-1
   288b8:	1886703a 	and	r3,r3,r2
   288bc:	2941ffcc 	andi	r5,r5,2047
   288c0:	800d883a 	mov	r6,r16
   288c4:	0005883a 	mov	r2,zero
   288c8:	280a953a 	slli	r5,r5,20
   288cc:	31803fcc 	andi	r6,r6,255
   288d0:	01000434 	movhi	r4,16
   288d4:	300c97fa 	slli	r6,r6,31
   288d8:	213fffc4 	addi	r4,r4,-1
   288dc:	1906703a 	and	r3,r3,r4
   288e0:	1946b03a 	or	r3,r3,r5
   288e4:	1986b03a 	or	r3,r3,r6
   288e8:	dfc00217 	ldw	ra,8(sp)
   288ec:	dc400117 	ldw	r17,4(sp)
   288f0:	dc000017 	ldw	r16,0(sp)
   288f4:	dec00304 	addi	sp,sp,12
   288f8:	f800283a 	ret
   288fc:	00c002c4 	movi	r3,11
   28900:	1887c83a 	sub	r3,r3,r2
   28904:	88c6d83a 	srl	r3,r17,r3
   28908:	8904983a 	sll	r2,r17,r4
   2890c:	01000434 	movhi	r4,16
   28910:	213fffc4 	addi	r4,r4,-1
   28914:	2941ffcc 	andi	r5,r5,2047
   28918:	1906703a 	and	r3,r3,r4
   2891c:	800d883a 	mov	r6,r16
   28920:	003fe906 	br	288c8 <__alt_data_end+0xfffea0c8>
   28924:	000d883a 	mov	r6,zero
   28928:	000b883a 	mov	r5,zero
   2892c:	0007883a 	mov	r3,zero
   28930:	0005883a 	mov	r2,zero
   28934:	003fe406 	br	288c8 <__alt_data_end+0xfffea0c8>
   28938:	0123c83a 	sub	r17,zero,r4
   2893c:	003fd106 	br	28884 <__alt_data_end+0xfffea084>

00028940 <__floatunsidf>:
   28940:	defffe04 	addi	sp,sp,-8
   28944:	dc000015 	stw	r16,0(sp)
   28948:	dfc00115 	stw	ra,4(sp)
   2894c:	2021883a 	mov	r16,r4
   28950:	20002226 	beq	r4,zero,289dc <__floatunsidf+0x9c>
   28954:	0028b900 	call	28b90 <__clzsi2>
   28958:	01010784 	movi	r4,1054
   2895c:	2089c83a 	sub	r4,r4,r2
   28960:	01810cc4 	movi	r6,1075
   28964:	310dc83a 	sub	r6,r6,r4
   28968:	00c007c4 	movi	r3,31
   2896c:	1980120e 	bge	r3,r6,289b8 <__floatunsidf+0x78>
   28970:	00c104c4 	movi	r3,1043
   28974:	1907c83a 	sub	r3,r3,r4
   28978:	80ca983a 	sll	r5,r16,r3
   2897c:	00800434 	movhi	r2,16
   28980:	10bfffc4 	addi	r2,r2,-1
   28984:	2101ffcc 	andi	r4,r4,2047
   28988:	0021883a 	mov	r16,zero
   2898c:	288a703a 	and	r5,r5,r2
   28990:	2008953a 	slli	r4,r4,20
   28994:	00c00434 	movhi	r3,16
   28998:	18ffffc4 	addi	r3,r3,-1
   2899c:	28c6703a 	and	r3,r5,r3
   289a0:	8005883a 	mov	r2,r16
   289a4:	1906b03a 	or	r3,r3,r4
   289a8:	dfc00117 	ldw	ra,4(sp)
   289ac:	dc000017 	ldw	r16,0(sp)
   289b0:	dec00204 	addi	sp,sp,8
   289b4:	f800283a 	ret
   289b8:	00c002c4 	movi	r3,11
   289bc:	188bc83a 	sub	r5,r3,r2
   289c0:	814ad83a 	srl	r5,r16,r5
   289c4:	00c00434 	movhi	r3,16
   289c8:	18ffffc4 	addi	r3,r3,-1
   289cc:	81a0983a 	sll	r16,r16,r6
   289d0:	2101ffcc 	andi	r4,r4,2047
   289d4:	28ca703a 	and	r5,r5,r3
   289d8:	003fed06 	br	28990 <__alt_data_end+0xfffea190>
   289dc:	0009883a 	mov	r4,zero
   289e0:	000b883a 	mov	r5,zero
   289e4:	003fea06 	br	28990 <__alt_data_end+0xfffea190>

000289e8 <__truncdfsf2>:
   289e8:	2810d53a 	srli	r8,r5,20
   289ec:	01c00434 	movhi	r7,16
   289f0:	39ffffc4 	addi	r7,r7,-1
   289f4:	29ce703a 	and	r7,r5,r7
   289f8:	4201ffcc 	andi	r8,r8,2047
   289fc:	380e90fa 	slli	r7,r7,3
   28a00:	200cd77a 	srli	r6,r4,29
   28a04:	42400044 	addi	r9,r8,1
   28a08:	4a41ffcc 	andi	r9,r9,2047
   28a0c:	00c00044 	movi	r3,1
   28a10:	280ad7fa 	srli	r5,r5,31
   28a14:	31ceb03a 	or	r7,r6,r7
   28a18:	200490fa 	slli	r2,r4,3
   28a1c:	1a40230e 	bge	r3,r9,28aac <__truncdfsf2+0xc4>
   28a20:	40ff2004 	addi	r3,r8,-896
   28a24:	01803f84 	movi	r6,254
   28a28:	30c01516 	blt	r6,r3,28a80 <__truncdfsf2+0x98>
   28a2c:	00c0380e 	bge	zero,r3,28b10 <__truncdfsf2+0x128>
   28a30:	200c91ba 	slli	r6,r4,6
   28a34:	380e90fa 	slli	r7,r7,3
   28a38:	1004d77a 	srli	r2,r2,29
   28a3c:	300cc03a 	cmpne	r6,r6,zero
   28a40:	31ccb03a 	or	r6,r6,r7
   28a44:	308cb03a 	or	r6,r6,r2
   28a48:	308001cc 	andi	r2,r6,7
   28a4c:	10000426 	beq	r2,zero,28a60 <__truncdfsf2+0x78>
   28a50:	308003cc 	andi	r2,r6,15
   28a54:	01000104 	movi	r4,4
   28a58:	11000126 	beq	r2,r4,28a60 <__truncdfsf2+0x78>
   28a5c:	31800104 	addi	r6,r6,4
   28a60:	3081002c 	andhi	r2,r6,1024
   28a64:	10001626 	beq	r2,zero,28ac0 <__truncdfsf2+0xd8>
   28a68:	18c00044 	addi	r3,r3,1
   28a6c:	00803fc4 	movi	r2,255
   28a70:	18800326 	beq	r3,r2,28a80 <__truncdfsf2+0x98>
   28a74:	300c91ba 	slli	r6,r6,6
   28a78:	300cd27a 	srli	r6,r6,9
   28a7c:	00000206 	br	28a88 <__truncdfsf2+0xa0>
   28a80:	00ffffc4 	movi	r3,-1
   28a84:	000d883a 	mov	r6,zero
   28a88:	18c03fcc 	andi	r3,r3,255
   28a8c:	180895fa 	slli	r4,r3,23
   28a90:	00c02034 	movhi	r3,128
   28a94:	280a97fa 	slli	r5,r5,31
   28a98:	18ffffc4 	addi	r3,r3,-1
   28a9c:	30c6703a 	and	r3,r6,r3
   28aa0:	1906b03a 	or	r3,r3,r4
   28aa4:	1944b03a 	or	r2,r3,r5
   28aa8:	f800283a 	ret
   28aac:	40000b1e 	bne	r8,zero,28adc <__truncdfsf2+0xf4>
   28ab0:	388cb03a 	or	r6,r7,r2
   28ab4:	0007883a 	mov	r3,zero
   28ab8:	30000426 	beq	r6,zero,28acc <__truncdfsf2+0xe4>
   28abc:	01800144 	movi	r6,5
   28ac0:	00803fc4 	movi	r2,255
   28ac4:	300cd0fa 	srli	r6,r6,3
   28ac8:	18800a26 	beq	r3,r2,28af4 <__truncdfsf2+0x10c>
   28acc:	00802034 	movhi	r2,128
   28ad0:	10bfffc4 	addi	r2,r2,-1
   28ad4:	308c703a 	and	r6,r6,r2
   28ad8:	003feb06 	br	28a88 <__alt_data_end+0xfffea288>
   28adc:	3888b03a 	or	r4,r7,r2
   28ae0:	203fe726 	beq	r4,zero,28a80 <__alt_data_end+0xfffea280>
   28ae4:	380c90fa 	slli	r6,r7,3
   28ae8:	00c03fc4 	movi	r3,255
   28aec:	31808034 	orhi	r6,r6,512
   28af0:	003fd506 	br	28a48 <__alt_data_end+0xfffea248>
   28af4:	303fe226 	beq	r6,zero,28a80 <__alt_data_end+0xfffea280>
   28af8:	00802034 	movhi	r2,128
   28afc:	31801034 	orhi	r6,r6,64
   28b00:	10bfffc4 	addi	r2,r2,-1
   28b04:	00ffffc4 	movi	r3,-1
   28b08:	308c703a 	and	r6,r6,r2
   28b0c:	003fde06 	br	28a88 <__alt_data_end+0xfffea288>
   28b10:	013ffa44 	movi	r4,-23
   28b14:	19000e16 	blt	r3,r4,28b50 <__truncdfsf2+0x168>
   28b18:	01000784 	movi	r4,30
   28b1c:	20c9c83a 	sub	r4,r4,r3
   28b20:	018007c4 	movi	r6,31
   28b24:	39c02034 	orhi	r7,r7,128
   28b28:	31000b16 	blt	r6,r4,28b58 <__truncdfsf2+0x170>
   28b2c:	423f2084 	addi	r8,r8,-894
   28b30:	120c983a 	sll	r6,r2,r8
   28b34:	3a0e983a 	sll	r7,r7,r8
   28b38:	1104d83a 	srl	r2,r2,r4
   28b3c:	300cc03a 	cmpne	r6,r6,zero
   28b40:	31ceb03a 	or	r7,r6,r7
   28b44:	388cb03a 	or	r6,r7,r2
   28b48:	0007883a 	mov	r3,zero
   28b4c:	003fbe06 	br	28a48 <__alt_data_end+0xfffea248>
   28b50:	0007883a 	mov	r3,zero
   28b54:	003fd906 	br	28abc <__alt_data_end+0xfffea2bc>
   28b58:	01bfff84 	movi	r6,-2
   28b5c:	30cdc83a 	sub	r6,r6,r3
   28b60:	00c00804 	movi	r3,32
   28b64:	398cd83a 	srl	r6,r7,r6
   28b68:	20c00726 	beq	r4,r3,28b88 <__truncdfsf2+0x1a0>
   28b6c:	423f2884 	addi	r8,r8,-862
   28b70:	3a0e983a 	sll	r7,r7,r8
   28b74:	3884b03a 	or	r2,r7,r2
   28b78:	1004c03a 	cmpne	r2,r2,zero
   28b7c:	118cb03a 	or	r6,r2,r6
   28b80:	0007883a 	mov	r3,zero
   28b84:	003fb006 	br	28a48 <__alt_data_end+0xfffea248>
   28b88:	000f883a 	mov	r7,zero
   28b8c:	003ff906 	br	28b74 <__alt_data_end+0xfffea374>

00028b90 <__clzsi2>:
   28b90:	00bfffd4 	movui	r2,65535
   28b94:	11000536 	bltu	r2,r4,28bac <__clzsi2+0x1c>
   28b98:	00803fc4 	movi	r2,255
   28b9c:	11000f36 	bltu	r2,r4,28bdc <__clzsi2+0x4c>
   28ba0:	00800804 	movi	r2,32
   28ba4:	0007883a 	mov	r3,zero
   28ba8:	00000506 	br	28bc0 <__clzsi2+0x30>
   28bac:	00804034 	movhi	r2,256
   28bb0:	10bfffc4 	addi	r2,r2,-1
   28bb4:	11000c2e 	bgeu	r2,r4,28be8 <__clzsi2+0x58>
   28bb8:	00800204 	movi	r2,8
   28bbc:	00c00604 	movi	r3,24
   28bc0:	20c8d83a 	srl	r4,r4,r3
   28bc4:	00c000f4 	movhi	r3,3
   28bc8:	18e9e684 	addi	r3,r3,-22630
   28bcc:	1909883a 	add	r4,r3,r4
   28bd0:	20c00003 	ldbu	r3,0(r4)
   28bd4:	10c5c83a 	sub	r2,r2,r3
   28bd8:	f800283a 	ret
   28bdc:	00800604 	movi	r2,24
   28be0:	00c00204 	movi	r3,8
   28be4:	003ff606 	br	28bc0 <__alt_data_end+0xfffea3c0>
   28be8:	00800404 	movi	r2,16
   28bec:	1007883a 	mov	r3,r2
   28bf0:	003ff306 	br	28bc0 <__alt_data_end+0xfffea3c0>

00028bf4 <close>:

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
   28bf4:	d0a00b17 	ldw	r2,-32724(gp)
   28bf8:	10000926 	beq	r2,zero,28c20 <close+0x2c>
#include "os/alt_syscall.h"

#ifdef ALT_USE_DIRECT_DRIVERS

int ALT_CLOSE (int fildes)
{
   28bfc:	deffff04 	addi	sp,sp,-4
   28c00:	dfc00015 	stw	ra,0(sp)
   28c04:	103ee83a 	callr	r2
  
  ALT_STUB_WARNING(close);
  
  /* Indicate an error */
  
  ALT_ERRNO = ENOSYS;
   28c08:	00c01604 	movi	r3,88
   28c0c:	10c00015 	stw	r3,0(r2)
  return -1;
}
   28c10:	00bfffc4 	movi	r2,-1
   28c14:	dfc00017 	ldw	ra,0(sp)
   28c18:	dec00104 	addi	sp,sp,4
   28c1c:	f800283a 	ret
   28c20:	d0a3c104 	addi	r2,gp,-28924
  
  ALT_STUB_WARNING(close);
  
  /* Indicate an error */
  
  ALT_ERRNO = ENOSYS;
   28c24:	00c01604 	movi	r3,88
   28c28:	10c00015 	stw	r3,0(r2)
  return -1;
}
   28c2c:	00bfffc4 	movi	r2,-1
   28c30:	f800283a 	ret

00028c34 <fstat>:
 * Provide minimal version that just describes all file descriptors 
 * as character devices for provided stdio devices.
 */
int ALT_FSTAT (int file, struct stat *st)
{
    switch (file) {
   28c34:	00800084 	movi	r2,2
   28c38:	11000436 	bltu	r2,r4,28c4c <fstat+0x18>
    case 1: /* stdout file descriptor */
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
#endif /* ALT_STDERR_PRESENT */
        st->st_mode = _IFCHR;
   28c3c:	00880004 	movi	r2,8192
   28c40:	28800115 	stw	r2,4(r5)
        return 0;
   28c44:	0005883a 	mov	r2,zero
   28c48:	f800283a 	ret
    default:
        return -1;
   28c4c:	00bfffc4 	movi	r2,-1

#if !defined(ALT_STDIN_PRESENT) && !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(fstat);
#endif
}
   28c50:	f800283a 	ret

00028c54 <gettimeofday>:
 */
 

#if defined (__GNUC__) && (__GNUC__ >= 4)
int ALT_GETTIMEOFDAY (struct timeval  *ptimeval, void *ptimezone_vptr)
{
   28c54:	defffb04 	addi	sp,sp,-20
   28c58:	dc800215 	stw	r18,8(sp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   28c5c:	d4a3d117 	ldw	r18,-28860(gp)
   28c60:	dcc00315 	stw	r19,12(sp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   28c64:	d4e3d017 	ldw	r19,-28864(gp)
   28c68:	dfc00415 	stw	ra,16(sp)
   28c6c:	dc400115 	stw	r17,4(sp)
   28c70:	dc000015 	stw	r16,0(sp)
   * non-zero system clock rate. If the system clock is not running, an error
   * is generated and the contents of "ptimeval" and "ptimezone" are not
   * updated.
   */

  if (tick_rate)
   28c74:	90003a26 	beq	r18,zero,28d60 <gettimeofday+0x10c>
   28c78:	2021883a 	mov	r16,r4
   28c7c:	2823883a 	mov	r17,r5
  {
    ptimeval->tv_sec  = alt_resettime.tv_sec  + nticks/tick_rate;
   28c80:	9809883a 	mov	r4,r19
   28c84:	900b883a 	mov	r5,r18
   28c88:	0025ec80 	call	25ec8 <__udivsi3>
   28c8c:	d0e3c817 	ldw	r3,-28896(gp)
    ptimeval->tv_usec = alt_resettime.tv_usec +
   28c90:	010003f4 	movhi	r4,15
   28c94:	900b883a 	mov	r5,r18
   * updated.
   */

  if (tick_rate)
  {
    ptimeval->tv_sec  = alt_resettime.tv_sec  + nticks/tick_rate;
   28c98:	1885883a 	add	r2,r3,r2
    ptimeval->tv_usec = alt_resettime.tv_usec +
   28c9c:	21109004 	addi	r4,r4,16960
   * updated.
   */

  if (tick_rate)
  {
    ptimeval->tv_sec  = alt_resettime.tv_sec  + nticks/tick_rate;
   28ca0:	80800015 	stw	r2,0(r16)
    ptimeval->tv_usec = alt_resettime.tv_usec +
   28ca4:	0025ec80 	call	25ec8 <__udivsi3>
   28ca8:	980d883a 	mov	r6,r19
   28cac:	000f883a 	mov	r7,zero
   28cb0:	1009883a 	mov	r4,r2
   28cb4:	000b883a 	mov	r5,zero
   28cb8:	0024a380 	call	24a38 <__muldi3>
   28cbc:	018003f4 	movhi	r6,15
   28cc0:	1009883a 	mov	r4,r2
   28cc4:	31909004 	addi	r6,r6,16960
   28cc8:	000f883a 	mov	r7,zero
   28ccc:	180b883a 	mov	r5,r3
   28cd0:	002580c0 	call	2580c <__umoddi3>
   28cd4:	d0e3c917 	ldw	r3,-28892(gp)
          break;
      }
      else
      {
          ptimeval->tv_sec--;
          ptimeval->tv_usec += ALT_US;
   28cd8:	010003f4 	movhi	r4,15
   28cdc:	21109004 	addi	r4,r4,16960
   */

  if (tick_rate)
  {
    ptimeval->tv_sec  = alt_resettime.tv_sec  + nticks/tick_rate;
    ptimeval->tv_usec = alt_resettime.tv_usec +
   28ce0:	1885883a 	add	r2,r3,r2
   28ce4:	80800115 	stw	r2,4(r16)
     (alt_u32)(((alt_u64)nticks*(ALT_US/tick_rate))%ALT_US);
      
    while(ptimeval->tv_usec < 0) {
   28ce8:	80800117 	ldw	r2,4(r16)
   28cec:	10000a0e 	bge	r2,zero,28d18 <gettimeofday+0xc4>
      if (ptimeval->tv_sec <= 0)
   28cf0:	80c00017 	ldw	r3,0(r16)
   28cf4:	00c00316 	blt	zero,r3,28d04 <gettimeofday+0xb0>
      {
          ptimeval->tv_sec = 0;
   28cf8:	80000015 	stw	zero,0(r16)
          ptimeval->tv_usec = 0;
   28cfc:	80000115 	stw	zero,4(r16)
   28d00:	00001106 	br	28d48 <gettimeofday+0xf4>
          break;
      }
      else
      {
          ptimeval->tv_sec--;
   28d04:	18ffffc4 	addi	r3,r3,-1
          ptimeval->tv_usec += ALT_US;
   28d08:	1105883a 	add	r2,r2,r4
          ptimeval->tv_usec = 0;
          break;
      }
      else
      {
          ptimeval->tv_sec--;
   28d0c:	80c00015 	stw	r3,0(r16)
          ptimeval->tv_usec += ALT_US;
   28d10:	80800115 	stw	r2,4(r16)
   28d14:	003ff406 	br	28ce8 <__alt_data_end+0xfffea4e8>
      }
    }
    
    while(ptimeval->tv_usec >= ALT_US) {
   28d18:	010003f4 	movhi	r4,15
      ptimeval->tv_sec++;
      ptimeval->tv_usec -= ALT_US;
   28d1c:	017ffc74 	movhi	r5,65521
          ptimeval->tv_sec--;
          ptimeval->tv_usec += ALT_US;
      }
    }
    
    while(ptimeval->tv_usec >= ALT_US) {
   28d20:	21108fc4 	addi	r4,r4,16959
      ptimeval->tv_sec++;
      ptimeval->tv_usec -= ALT_US;
   28d24:	296f7004 	addi	r5,r5,-16960
          ptimeval->tv_sec--;
          ptimeval->tv_usec += ALT_US;
      }
    }
    
    while(ptimeval->tv_usec >= ALT_US) {
   28d28:	80800117 	ldw	r2,4(r16)
   28d2c:	2080060e 	bge	r4,r2,28d48 <gettimeofday+0xf4>
      ptimeval->tv_sec++;
   28d30:	80c00017 	ldw	r3,0(r16)
      ptimeval->tv_usec -= ALT_US;
   28d34:	1145883a 	add	r2,r2,r5
   28d38:	80800115 	stw	r2,4(r16)
          ptimeval->tv_usec += ALT_US;
      }
    }
    
    while(ptimeval->tv_usec >= ALT_US) {
      ptimeval->tv_sec++;
   28d3c:	18c00044 	addi	r3,r3,1
   28d40:	80c00015 	stw	r3,0(r16)
   28d44:	003ff806 	br	28d28 <__alt_data_end+0xfffea528>
      ptimeval->tv_usec -= ALT_US;
    }
      
    if (ptimezone)
   28d48:	88000726 	beq	r17,zero,28d68 <gettimeofday+0x114>
    { 
      ptimezone->tz_minuteswest = alt_timezone.tz_minuteswest;
   28d4c:	d0a3ca17 	ldw	r2,-28888(gp)
   28d50:	88800015 	stw	r2,0(r17)
      ptimezone->tz_dsttime     = alt_timezone.tz_dsttime;
   28d54:	d0a3cb17 	ldw	r2,-28884(gp)
   28d58:	88800115 	stw	r2,4(r17)
   28d5c:	00000206 	br	28d68 <gettimeofday+0x114>
    }

    return 0;
  }

  return -ENOTSUP;
   28d60:	00bfde84 	movi	r2,-134
   28d64:	00000106 	br	28d6c <gettimeofday+0x118>
    { 
      ptimezone->tz_minuteswest = alt_timezone.tz_minuteswest;
      ptimezone->tz_dsttime     = alt_timezone.tz_dsttime;
    }

    return 0;
   28d68:	0005883a 	mov	r2,zero
  }

  return -ENOTSUP;
}
   28d6c:	dfc00417 	ldw	ra,16(sp)
   28d70:	dcc00317 	ldw	r19,12(sp)
   28d74:	dc800217 	ldw	r18,8(sp)
   28d78:	dc400117 	ldw	r17,4(sp)
   28d7c:	dc000017 	ldw	r16,0(sp)
   28d80:	dec00504 	addi	sp,sp,20
   28d84:	f800283a 	ret

00028d88 <alt_ic_isr_register>:
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
   28d88:	0028e141 	jmpi	28e14 <alt_iic_isr_register>

00028d8c <alt_ic_irq_enable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   28d8c:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   28d90:	00bfff84 	movi	r2,-2
   28d94:	2084703a 	and	r2,r4,r2
   28d98:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
   28d9c:	00c00044 	movi	r3,1
   28da0:	d0a3cc17 	ldw	r2,-28880(gp)
   28da4:	194a983a 	sll	r5,r3,r5
   28da8:	288ab03a 	or	r5,r5,r2
   28dac:	d163cc15 	stw	r5,-28880(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   28db0:	d0a3cc17 	ldw	r2,-28880(gp)
   28db4:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   28db8:	2001703a 	wrctl	status,r4
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_enable(irq);
}
   28dbc:	0005883a 	mov	r2,zero
   28dc0:	f800283a 	ret

00028dc4 <alt_ic_irq_disable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   28dc4:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   28dc8:	00bfff84 	movi	r2,-2
   28dcc:	2084703a 	and	r2,r4,r2
   28dd0:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
   28dd4:	00ffff84 	movi	r3,-2
   28dd8:	d0a3cc17 	ldw	r2,-28880(gp)
   28ddc:	194a183a 	rol	r5,r3,r5
   28de0:	288a703a 	and	r5,r5,r2
   28de4:	d163cc15 	stw	r5,-28880(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   28de8:	d0a3cc17 	ldw	r2,-28880(gp)
   28dec:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   28df0:	2001703a 	wrctl	status,r4
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_disable(irq);
}
   28df4:	0005883a 	mov	r2,zero
   28df8:	f800283a 	ret

00028dfc <alt_ic_irq_enabled>:
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
   28dfc:	000730fa 	rdctl	r3,ienable

    return (irq_enabled & (1 << irq)) ? 1: 0;
   28e00:	00800044 	movi	r2,1
   28e04:	1144983a 	sll	r2,r2,r5
   28e08:	10c4703a 	and	r2,r2,r3
}
   28e0c:	1004c03a 	cmpne	r2,r2,zero
   28e10:	f800283a 	ret

00028e14 <alt_iic_isr_register>:
{
  int rc = -EINVAL;  
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  alt_irq_context status;

  if (id < ALT_NIRQ)
   28e14:	00c007c4 	movi	r3,31
   28e18:	19401616 	blt	r3,r5,28e74 <alt_iic_isr_register+0x60>
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   28e1c:	defffe04 	addi	sp,sp,-8
   28e20:	dfc00115 	stw	ra,4(sp)
   28e24:	dc000015 	stw	r16,0(sp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   28e28:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   28e2c:	00ffff84 	movi	r3,-2
   28e30:	80c6703a 	and	r3,r16,r3
   28e34:	1801703a 	wrctl	status,r3
     * state.
     */

    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
   28e38:	280490fa 	slli	r2,r5,3
   28e3c:	00c000f4 	movhi	r3,3
   28e40:	18f61504 	addi	r3,r3,-10156
   28e44:	1885883a 	add	r2,r3,r2
   28e48:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = isr_context;
   28e4c:	11c00115 	stw	r7,4(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
   28e50:	30000226 	beq	r6,zero,28e5c <alt_iic_isr_register+0x48>
   28e54:	0028d8c0 	call	28d8c <alt_ic_irq_enable>
   28e58:	00000106 	br	28e60 <alt_iic_isr_register+0x4c>
   28e5c:	0028dc40 	call	28dc4 <alt_ic_irq_disable>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   28e60:	8001703a 	wrctl	status,r16

    alt_irq_enable_all(status);
  }

  return rc; 
}
   28e64:	dfc00117 	ldw	ra,4(sp)
   28e68:	dc000017 	ldw	r16,0(sp)
   28e6c:	dec00204 	addi	sp,sp,8
   28e70:	f800283a 	ret
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  int rc = -EINVAL;  
   28e74:	00bffa84 	movi	r2,-22
   28e78:	f800283a 	ret

00028e7c <isatty>:

#if !defined(ALT_STDIN_PRESENT) && !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(isatty);
#endif
}
   28e7c:	00800084 	movi	r2,2
   28e80:	1105403a 	cmpgeu	r2,r2,r4
   28e84:	f800283a 	ret

00028e88 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   28e88:	deffff04 	addi	sp,sp,-4
   28e8c:	010000f4 	movhi	r4,3
   28e90:	014000f4 	movhi	r5,3
   28e94:	dfc00015 	stw	ra,0(sp)
   28e98:	212a2704 	addi	r4,r4,-22372
   28e9c:	296dd404 	addi	r5,r5,-18608

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   28ea0:	2140061e 	bne	r4,r5,28ebc <alt_load+0x34>
   28ea4:	01000034 	movhi	r4,0
   28ea8:	01400034 	movhi	r5,0
   28eac:	21000804 	addi	r4,r4,32
   28eb0:	29400804 	addi	r5,r5,32
   28eb4:	2140121e 	bne	r4,r5,28f00 <alt_load+0x78>
   28eb8:	00000b06 	br	28ee8 <alt_load+0x60>
   28ebc:	00c000f4 	movhi	r3,3
   28ec0:	18edd404 	addi	r3,r3,-18608
   28ec4:	1907c83a 	sub	r3,r3,r4
   28ec8:	0005883a 	mov	r2,zero
  {
    while( to != end )
   28ecc:	10fff526 	beq	r2,r3,28ea4 <__alt_data_end+0xfffea6a4>
    {
      *to++ = *from++;
   28ed0:	114f883a 	add	r7,r2,r5
   28ed4:	39c00017 	ldw	r7,0(r7)
   28ed8:	110d883a 	add	r6,r2,r4
   28edc:	10800104 	addi	r2,r2,4
   28ee0:	31c00015 	stw	r7,0(r6)
   28ee4:	003ff906 	br	28ecc <__alt_data_end+0xfffea6cc>
   28ee8:	010000f4 	movhi	r4,3
   28eec:	014000f4 	movhi	r5,3
   28ef0:	2124d004 	addi	r4,r4,-27840
   28ef4:	2964d004 	addi	r5,r5,-27840

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   28ef8:	2140101e 	bne	r4,r5,28f3c <alt_load+0xb4>
   28efc:	00000b06 	br	28f2c <alt_load+0xa4>
   28f00:	00c00034 	movhi	r3,0
   28f04:	18c06004 	addi	r3,r3,384
   28f08:	1907c83a 	sub	r3,r3,r4
   28f0c:	0005883a 	mov	r2,zero
  {
    while( to != end )
   28f10:	10fff526 	beq	r2,r3,28ee8 <__alt_data_end+0xfffea6e8>
    {
      *to++ = *from++;
   28f14:	114f883a 	add	r7,r2,r5
   28f18:	39c00017 	ldw	r7,0(r7)
   28f1c:	110d883a 	add	r6,r2,r4
   28f20:	10800104 	addi	r2,r2,4
   28f24:	31c00015 	stw	r7,0(r6)
   28f28:	003ff906 	br	28f10 <__alt_data_end+0xfffea710>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   28f2c:	00292bc0 	call	292bc <alt_dcache_flush_all>
  alt_icache_flush_all();
}
   28f30:	dfc00017 	ldw	ra,0(sp)
   28f34:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
   28f38:	00292c01 	jmpi	292c0 <alt_icache_flush_all>
   28f3c:	00c000f4 	movhi	r3,3
   28f40:	18ea2704 	addi	r3,r3,-22372
   28f44:	1907c83a 	sub	r3,r3,r4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   28f48:	0005883a 	mov	r2,zero
  {
    while( to != end )
   28f4c:	18bff726 	beq	r3,r2,28f2c <__alt_data_end+0xfffea72c>
    {
      *to++ = *from++;
   28f50:	114f883a 	add	r7,r2,r5
   28f54:	39c00017 	ldw	r7,0(r7)
   28f58:	110d883a 	add	r6,r2,r4
   28f5c:	10800104 	addi	r2,r2,4
   28f60:	31c00015 	stw	r7,0(r6)
   28f64:	003ff906 	br	28f4c <__alt_data_end+0xfffea74c>

00028f68 <lseek>:
   28f68:	d0a00b17 	ldw	r2,-32724(gp)
   28f6c:	10000926 	beq	r2,zero,28f94 <lseek+0x2c>
#include "os/alt_syscall.h"

#ifdef ALT_USE_DIRECT_DRIVERS

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   28f70:	deffff04 	addi	sp,sp,-4
   28f74:	dfc00015 	stw	ra,0(sp)
   28f78:	103ee83a 	callr	r2
  
  ALT_STUB_WARNING(lseek);
  
  /* Indicate an error */
  
  ALT_ERRNO = ENOSYS;
   28f7c:	00c01604 	movi	r3,88
   28f80:	10c00015 	stw	r3,0(r2)
  return -1;
}
   28f84:	00bfffc4 	movi	r2,-1
   28f88:	dfc00017 	ldw	ra,0(sp)
   28f8c:	dec00104 	addi	sp,sp,4
   28f90:	f800283a 	ret
   28f94:	d0a3c104 	addi	r2,gp,-28924
  
  ALT_STUB_WARNING(lseek);
  
  /* Indicate an error */
  
  ALT_ERRNO = ENOSYS;
   28f98:	00c01604 	movi	r3,88
   28f9c:	10c00015 	stw	r3,0(r2)
  return -1;
}
   28fa0:	00bfffc4 	movi	r2,-1
   28fa4:	f800283a 	ret

00028fa8 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   28fa8:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   28fac:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   28fb0:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   28fb4:	00292080 	call	29208 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   28fb8:	00292280 	call	29228 <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
   28fbc:	d1a3cd17 	ldw	r6,-28876(gp)
   28fc0:	d163ce17 	ldw	r5,-28872(gp)
   28fc4:	d123cf17 	ldw	r4,-28868(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
   28fc8:	dfc00017 	ldw	ra,0(sp)
   28fcc:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
   28fd0:	00008701 	jmpi	870 <main>

00028fd4 <__malloc_lock>:
   28fd4:	f800283a 	ret

00028fd8 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   28fd8:	f800283a 	ret

00028fdc <open>:
   28fdc:	d0a00b17 	ldw	r2,-32724(gp)
   28fe0:	10000926 	beq	r2,zero,29008 <open+0x2c>
#include "os/alt_syscall.h"

#ifdef ALT_USE_DIRECT_DRIVERS

int ALT_OPEN (const char* file, int flags, int mode)
{
   28fe4:	deffff04 	addi	sp,sp,-4
   28fe8:	dfc00015 	stw	ra,0(sp)
   28fec:	103ee83a 	callr	r2
  
  ALT_STUB_WARNING(open);
  
  /* Indicate an error */
  
  ALT_ERRNO = ENOSYS;
   28ff0:	00c01604 	movi	r3,88
   28ff4:	10c00015 	stw	r3,0(r2)
  return -1;
}
   28ff8:	00bfffc4 	movi	r2,-1
   28ffc:	dfc00017 	ldw	ra,0(sp)
   29000:	dec00104 	addi	sp,sp,4
   29004:	f800283a 	ret
   29008:	d0a3c104 	addi	r2,gp,-28924
  
  ALT_STUB_WARNING(open);
  
  /* Indicate an error */
  
  ALT_ERRNO = ENOSYS;
   2900c:	00c01604 	movi	r3,88
   29010:	10c00015 	stw	r3,0(r2)
  return -1;
}
   29014:	00bfffc4 	movi	r2,-1
   29018:	f800283a 	ret

0002901c <read>:
#if !defined(ALT_STDIN_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(read);
#endif

    switch (file) {
   2901c:	2000041e 	bne	r4,zero,29030 <read+0x14>
#ifdef ALT_STDIN_PRESENT
    case 0: /* stdin file descriptor */
        return ALT_DRIVER_READ(ALT_STDIN_DEV, ptr, len, 0);
   29020:	010000f4 	movhi	r4,3
   29024:	000f883a 	mov	r7,zero
   29028:	212dd304 	addi	r4,r4,-18612
   2902c:	002922c1 	jmpi	2922c <altera_avalon_jtag_uart_read>
   29030:	d0a00b17 	ldw	r2,-32724(gp)
   29034:	10000926 	beq	r2,zero,2905c <read+0x40>
/*
 * Provide minimal version that just reads from the stdin device when provided.
 */

int ALT_READ (int file, void *ptr, size_t len)
{
   29038:	deffff04 	addi	sp,sp,-4
   2903c:	dfc00015 	stw	ra,0(sp)
   29040:	103ee83a 	callr	r2
#ifdef ALT_STDIN_PRESENT
    case 0: /* stdin file descriptor */
        return ALT_DRIVER_READ(ALT_STDIN_DEV, ptr, len, 0);
#endif /* ALT_STDIN_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   29044:	00c01444 	movi	r3,81
   29048:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   2904c:	00bfffc4 	movi	r2,-1
   29050:	dfc00017 	ldw	ra,0(sp)
   29054:	dec00104 	addi	sp,sp,4
   29058:	f800283a 	ret
   2905c:	d0a3c104 	addi	r2,gp,-28924
#ifdef ALT_STDIN_PRESENT
    case 0: /* stdin file descriptor */
        return ALT_DRIVER_READ(ALT_STDIN_DEV, ptr, len, 0);
#endif /* ALT_STDIN_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   29060:	00c01444 	movi	r3,81
   29064:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   29068:	00bfffc4 	movi	r2,-1
   2906c:	f800283a 	ret

00029070 <sbrk>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   29070:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   29074:	00bfff84 	movi	r2,-2
   29078:	2884703a 	and	r2,r5,r2
   2907c:	1001703a 	wrctl	status,r2
  char *prev_heap_end; 

  context = alt_irq_disable_all();

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   29080:	d0a00d17 	ldw	r2,-32716(gp)
   29084:	00ffff04 	movi	r3,-4
   29088:	108000c4 	addi	r2,r2,3
   2908c:	10c4703a 	and	r2,r2,r3
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   29090:	00c00134 	movhi	r3,4
  char *prev_heap_end; 

  context = alt_irq_disable_all();

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   29094:	d0a00d15 	stw	r2,-32716(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   29098:	1109883a 	add	r4,r2,r4
   2909c:	18fa0004 	addi	r3,r3,-6144
   290a0:	1900032e 	bgeu	r3,r4,290b0 <sbrk+0x40>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   290a4:	2801703a 	wrctl	status,r5
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   290a8:	00bfffc4 	movi	r2,-1
   290ac:	f800283a 	ret
  }
#endif

  prev_heap_end = heap_end; 
  heap_end += incr; 
   290b0:	d1200d15 	stw	r4,-32716(gp)
   290b4:	2801703a 	wrctl	status,r5
#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
} 
   290b8:	f800283a 	ret

000290bc <alt_alarm_stop>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   290bc:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   290c0:	00bfff84 	movi	r2,-2
   290c4:	1884703a 	and	r2,r3,r2
   290c8:	1001703a 	wrctl	status,r2
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   290cc:	21400117 	ldw	r5,4(r4)
   290d0:	20800017 	ldw	r2,0(r4)
   290d4:	11400115 	stw	r5,4(r2)
  entry->previous->next = entry->next;
   290d8:	21400117 	ldw	r5,4(r4)
   290dc:	28800015 	stw	r2,0(r5)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   290e0:	21000115 	stw	r4,4(r4)
  entry->next     = entry;
   290e4:	21000015 	stw	r4,0(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   290e8:	1801703a 	wrctl	status,r3
   290ec:	f800283a 	ret

000290f0 <alt_tick>:

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   290f0:	d0a3d017 	ldw	r2,-28864(gp)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   290f4:	defffb04 	addi	sp,sp,-20
   290f8:	dc000015 	stw	r16,0(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   290fc:	d4200e17 	ldw	r16,-32712(gp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   29100:	10800044 	addi	r2,r2,1
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   29104:	dc800215 	stw	r18,8(sp)
   29108:	dc400115 	stw	r17,4(sp)
   2910c:	dfc00415 	stw	ra,16(sp)
   29110:	dcc00315 	stw	r19,12(sp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   29114:	d0a3d015 	stw	r2,-28864(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   29118:	d4600e04 	addi	r17,gp,-32712
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
        {
          alarm->rollover = 1;
   2911c:	04800044 	movi	r18,1

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   29120:	84401a26 	beq	r16,r17,2918c <alt_tick+0x9c>
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   29124:	80800403 	ldbu	r2,16(r16)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  {
    next = (alt_alarm*) alarm->llist.next;
   29128:	84c00017 	ldw	r19,0(r16)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   2912c:	10000326 	beq	r2,zero,2913c <alt_tick+0x4c>
   29130:	d0a3d017 	ldw	r2,-28864(gp)
   29134:	1000011e 	bne	r2,zero,2913c <alt_tick+0x4c>
    {
      alarm->rollover = 0;
   29138:	80000405 	stb	zero,16(r16)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   2913c:	d0e3d017 	ldw	r3,-28864(gp)
   29140:	80800217 	ldw	r2,8(r16)
   29144:	18800f36 	bltu	r3,r2,29184 <alt_tick+0x94>
   29148:	80800403 	ldbu	r2,16(r16)
   2914c:	10000d1e 	bne	r2,zero,29184 <alt_tick+0x94>
    {
      next_callback = alarm->callback (alarm->context);
   29150:	80800317 	ldw	r2,12(r16)
   29154:	81000517 	ldw	r4,20(r16)
   29158:	103ee83a 	callr	r2

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   2915c:	1000031e 	bne	r2,zero,2916c <alt_tick+0x7c>
      {
        alt_alarm_stop (alarm);
   29160:	8009883a 	mov	r4,r16
   29164:	00290bc0 	call	290bc <alt_alarm_stop>
   29168:	00000606 	br	29184 <alt_tick+0x94>
      }
      else
      {
        alarm->time += next_callback;
   2916c:	80c00217 	ldw	r3,8(r16)
   29170:	10c5883a 	add	r2,r2,r3
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   29174:	d0e3d017 	ldw	r3,-28864(gp)
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
   29178:	80800215 	stw	r2,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   2917c:	10c0012e 	bgeu	r2,r3,29184 <alt_tick+0x94>
        {
          alarm->rollover = 1;
   29180:	84800405 	stb	r18,16(r16)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   29184:	9821883a 	mov	r16,r19
   29188:	003fe506 	br	29120 <__alt_data_end+0xfffea920>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
   2918c:	dfc00417 	ldw	ra,16(sp)
   29190:	dcc00317 	ldw	r19,12(sp)
   29194:	dc800217 	ldw	r18,8(sp)
   29198:	dc400117 	ldw	r17,4(sp)
   2919c:	dc000017 	ldw	r16,0(sp)
   291a0:	dec00504 	addi	sp,sp,20
   291a4:	f800283a 	ret

000291a8 <write>:
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
   291a8:	00800044 	movi	r2,1
   291ac:	20800226 	beq	r4,r2,291b8 <write+0x10>
   291b0:	00800084 	movi	r2,2
   291b4:	2080041e 	bne	r4,r2,291c8 <write+0x20>
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
   291b8:	010000f4 	movhi	r4,3
   291bc:	000f883a 	mov	r7,zero
   291c0:	212dd304 	addi	r4,r4,-18612
   291c4:	00292881 	jmpi	29288 <altera_avalon_jtag_uart_write>
   291c8:	d0a00b17 	ldw	r2,-32724(gp)
   291cc:	10000926 	beq	r2,zero,291f4 <write+0x4c>
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   291d0:	deffff04 	addi	sp,sp,-4
   291d4:	dfc00015 	stw	ra,0(sp)
   291d8:	103ee83a 	callr	r2
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   291dc:	00c01444 	movi	r3,81
   291e0:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   291e4:	00bfffc4 	movi	r2,-1
   291e8:	dfc00017 	ldw	ra,0(sp)
   291ec:	dec00104 	addi	sp,sp,4
   291f0:	f800283a 	ret
   291f4:	d0a3c104 	addi	r2,gp,-28924
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   291f8:	00c01444 	movi	r3,81
   291fc:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   29200:	00bfffc4 	movi	r2,-1
   29204:	f800283a 	ret

00029208 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   29208:	deffff04 	addi	sp,sp,-4
   2920c:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
   29210:	00293380 	call	29338 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   29214:	00800044 	movi	r2,1
   29218:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   2921c:	dfc00017 	ldw	ra,0(sp)
   29220:	dec00104 	addi	sp,sp,4
   29224:	f800283a 	ret

00029228 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   29228:	f800283a 	ret

0002922c <altera_avalon_jtag_uart_read>:

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
  unsigned int base = sp->base;
   2922c:	21000017 	ldw	r4,0(r4)

  char * ptr = buffer;
  char * end = buffer + space;
   29230:	298d883a 	add	r6,r5,r6

  while (ptr < end)
   29234:	2805883a 	mov	r2,r5

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
    else if(flags & O_NONBLOCK)
   29238:	3a10000c 	andi	r8,r7,16384
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
   2923c:	11800b2e 	bgeu	r2,r6,2926c <altera_avalon_jtag_uart_read+0x40>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   29240:	20c00037 	ldwio	r3,0(r4)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
   29244:	1a60000c 	andi	r9,r3,32768
   29248:	48000326 	beq	r9,zero,29258 <altera_avalon_jtag_uart_read+0x2c>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   2924c:	10c00005 	stb	r3,0(r2)
   29250:	10800044 	addi	r2,r2,1
   29254:	003ff906 	br	2923c <__alt_data_end+0xfffeaa3c>
    else if (ptr != buffer)
   29258:	11400226 	beq	r2,r5,29264 <altera_avalon_jtag_uart_read+0x38>
      break;   
    
  }

  if (ptr != buffer)
    return ptr - buffer;
   2925c:	1145c83a 	sub	r2,r2,r5
   29260:	f800283a 	ret

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
    else if(flags & O_NONBLOCK)
   29264:	403ff526 	beq	r8,zero,2923c <__alt_data_end+0xfffeaa3c>
   29268:	00000106 	br	29270 <altera_avalon_jtag_uart_read+0x44>
      break;   
    
  }

  if (ptr != buffer)
   2926c:	117ffb1e 	bne	r2,r5,2925c <__alt_data_end+0xfffeaa5c>
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
   29270:	39d0000c 	andi	r7,r7,16384
   29274:	3800021e 	bne	r7,zero,29280 <altera_avalon_jtag_uart_read+0x54>
    return -EWOULDBLOCK;
  else
    return -EIO;
   29278:	00bffec4 	movi	r2,-5
   2927c:	f800283a 	ret
  }

  if (ptr != buffer)
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
   29280:	00bffd44 	movi	r2,-11
  else
    return -EIO;
}
   29284:	f800283a 	ret

00029288 <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
   29288:	21000017 	ldw	r4,0(r4)
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   2928c:	3005883a 	mov	r2,r6
  unsigned int base = sp->base;

  const char * end = ptr + count;
   29290:	298d883a 	add	r6,r5,r6

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   29294:	21c00104 	addi	r7,r4,4
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
   29298:	2980072e 	bgeu	r5,r6,292b8 <altera_avalon_jtag_uart_write+0x30>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   2929c:	38c00037 	ldwio	r3,0(r7)
   292a0:	18ffffec 	andhi	r3,r3,65535
   292a4:	183ffc26 	beq	r3,zero,29298 <__alt_data_end+0xfffeaa98>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
   292a8:	28c00007 	ldb	r3,0(r5)
   292ac:	20c00035 	stwio	r3,0(r4)
   292b0:	29400044 	addi	r5,r5,1
   292b4:	003ff806 	br	29298 <__alt_data_end+0xfffeaa98>

  return count;
}
   292b8:	f800283a 	ret

000292bc <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   292bc:	f800283a 	ret

000292c0 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   292c0:	f800283a 	ret

000292c4 <alt_exception_cause_generated_bad_addr>:
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  switch (cause) {
   292c4:	213ffe84 	addi	r4,r4,-6
   292c8:	008003c4 	movi	r2,15
   292cc:	11001636 	bltu	r2,r4,29328 <alt_exception_cause_generated_bad_addr+0x64>
   292d0:	200890ba 	slli	r4,r4,2
   292d4:	008000f4 	movhi	r2,3
   292d8:	10a4ba04 	addi	r2,r2,-27928
   292dc:	2089883a 	add	r4,r4,r2
   292e0:	20800017 	ldw	r2,0(r4)
   292e4:	1000683a 	jmp	r2
   292e8:	00029330 	cmpltui	zero,zero,2636
   292ec:	00029330 	cmpltui	zero,zero,2636
   292f0:	00029328 	cmpgeui	zero,zero,2636
   292f4:	00029328 	cmpgeui	zero,zero,2636
   292f8:	00029328 	cmpgeui	zero,zero,2636
   292fc:	00029330 	cmpltui	zero,zero,2636
   29300:	00029328 	cmpgeui	zero,zero,2636
   29304:	00029328 	cmpgeui	zero,zero,2636
   29308:	00029330 	cmpltui	zero,zero,2636
   2930c:	00029330 	cmpltui	zero,zero,2636
   29310:	00029328 	cmpgeui	zero,zero,2636
   29314:	00029330 	cmpltui	zero,zero,2636
   29318:	00029328 	cmpgeui	zero,zero,2636
   2931c:	00029328 	cmpgeui	zero,zero,2636
   29320:	00029328 	cmpgeui	zero,zero,2636
   29324:	00029330 	cmpltui	zero,zero,2636
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
   29328:	0005883a 	mov	r2,zero
   2932c:	f800283a 	ret
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
   29330:	00800044 	movi	r2,1
    return 0;

  default:
    return 0;
  }
}
   29334:	f800283a 	ret

00029338 <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
   29338:	000170fa 	wrctl	ienable,zero
   2933c:	f800283a 	ret
