Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Wed Jul 12 21:14:55 2017
| Host             : DESKTOP-8A998EI running 64-bit major release  (build 9200)
| Command          : report_power -file gps_power_routed.rpt -pb gps_power_summary_routed.pb -rpx gps_power_routed.rpx
| Design           : gps
| Device           : xc7a100tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.113 |
| Dynamic (W)              | 0.016 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 2.7   |
| Max Ambient (C)          | 84.7  |
| Junction Temperature (C) | 25.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.004 |        3 |       --- |             --- |
| Slice Logic    |     0.001 |      882 |       --- |             --- |
|   LUT as Logic |     0.001 |      398 |     63400 |            0.63 |
|   CARRY4       |    <0.001 |       42 |     15850 |            0.26 |
|   Register     |    <0.001 |      304 |    126800 |            0.24 |
|   Others       |     0.000 |       56 |       --- |             --- |
| Signals        |     0.001 |      702 |       --- |             --- |
| Block RAM      |     0.002 |        1 |       135 |            0.74 |
| I/O            |     0.007 |       21 |       285 |            7.37 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.113 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.024 |       0.009 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+-----------+-----------------+
| Clock    | Domain    | Constraint (ns) |
+----------+-----------+-----------------+
| clk_200M | sys_clk_p |             5.0 |
+----------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------+-----------+
| Name                                                   | Power (W) |
+--------------------------------------------------------+-----------+
| gps                                                    |     0.016 |
|   SPI_0                                                |     0.002 |
|   fifo_ur                                              |     0.002 |
|     U0                                                 |     0.002 |
|       inst_fifo_gen                                    |     0.002 |
|         gconvfifo.rf                                   |     0.002 |
|           grf.rf                                       |     0.002 |
|             gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|               grss.rsts                                |    <0.001 |
|                 c1                                     |    <0.001 |
|                 c2                                     |    <0.001 |
|               rpntr                                    |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|               gwss.wsts                                |    <0.001 |
|                 c0                                     |    <0.001 |
|                 c1                                     |    <0.001 |
|                 gaf.c2                                 |    <0.001 |
|               wpntr                                    |    <0.001 |
|             gntv_or_sync_fifo.mem                      |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                 inst_blk_mem_gen                       |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                     valid.cstr                         |    <0.001 |
|                       ramloop[0].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|   fifo_ut                                              |     0.002 |
|     U0                                                 |     0.002 |
|       inst_fifo_gen                                    |     0.002 |
|         gconvfifo.rf                                   |     0.002 |
|           grf.rf                                       |     0.002 |
|             gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|               grss.rsts                                |    <0.001 |
|                 c1                                     |    <0.001 |
|                 c2                                     |    <0.001 |
|               rpntr                                    |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|               gwss.wsts                                |    <0.001 |
|                 c0                                     |    <0.001 |
|                 c1                                     |    <0.001 |
|                 gaf.c2                                 |    <0.001 |
|               wpntr                                    |    <0.001 |
|             gntv_or_sync_fifo.mem                      |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                 inst_blk_mem_gen                       |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                     valid.cstr                         |    <0.001 |
|                       ramloop[0].ram.r                 |    <0.001 |
|                         prim_noinit.ram                |    <0.001 |
|   uart_0                                               |     0.001 |
+--------------------------------------------------------+-----------+


