<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun May  4 17:25:57 2025" VIVADOVERSION="2023.1">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:cmod_a7-35t:part0:1.2" DEVICE="7a35t" NAME="accel" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="input_1_0_tvalid" SIGIS="undef" SIGNAME="myproject_0_input_1_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myproject_0" PORT="input_1_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="input_1_0_tready" SIGIS="undef" SIGNAME="myproject_0_input_1_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myproject_0" PORT="input_1_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="input_1_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="myproject_0_input_1_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myproject_0" PORT="input_1_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_ctrl_0_start" SIGIS="undef" SIGNAME="myproject_0_ap_start">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myproject_0" PORT="ap_start"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_0_done" SIGIS="undef" SIGNAME="myproject_0_ap_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myproject_0" PORT="ap_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_0_ready" SIGIS="undef" SIGNAME="myproject_0_ap_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myproject_0" PORT="ap_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_0_idle" SIGIS="undef" SIGNAME="myproject_0_ap_idle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myproject_0" PORT="ap_idle"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk_0" SIGIS="clk" SIGNAME="External_Ports_ap_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myproject_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myproject_0" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="layer16_out_0_tvalid" SIGIS="undef" SIGNAME="myproject_0_layer16_out_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myproject_0" PORT="layer16_out_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="layer16_out_0_tready" SIGIS="undef" SIGNAME="myproject_0_layer16_out_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myproject_0" PORT="layer16_out_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="layer16_out_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="myproject_0_layer16_out_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="myproject_0" PORT="layer16_out_TDATA"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_input_1_0" NAME="input_1_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="accel_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="input_1_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="input_1_0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="input_1_0_tdata"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl_0" NAME="ap_ctrl_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="start" PHYSICAL="ap_ctrl_0_start"/>
        <PORTMAP LOGICAL="done" PHYSICAL="ap_ctrl_0_done"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="ap_ctrl_0_ready"/>
        <PORTMAP LOGICAL="idle" PHYSICAL="ap_ctrl_0_idle"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="myproject_0_layer16_out" NAME="layer16_out_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="accel_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="layer16_out_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="layer16_out_0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="layer16_out_0_tdata"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="0" FULLNAME="/myproject_0" HWVERSION="1.0" INSTANCE="myproject_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="myproject" VLNV="Peter:PilotNet:myproject:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="accel_myproject_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="30"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="225244"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="input_1_TVALID" SIGIS="undef" SIGNAME="myproject_0_input_1_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="accel_imp" PORT="input_1_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="input_1_TREADY" SIGIS="undef" SIGNAME="myproject_0_input_1_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="accel_imp" PORT="input_1_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="input_1_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="myproject_0_input_1_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="accel_imp" PORT="input_1_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="layer16_out_TVALID" SIGIS="undef" SIGNAME="myproject_0_layer16_out_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="accel_imp" PORT="layer16_out_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="layer16_out_TREADY" SIGIS="undef" SIGNAME="myproject_0_layer16_out_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="accel_imp" PORT="layer16_out_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="layer16_out_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="myproject_0_layer16_out_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="accel_imp" PORT="layer16_out_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="myproject_0_ap_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="accel_imp" PORT="ap_ctrl_0_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef" SIGNAME="myproject_0_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="accel_imp" PORT="ap_ctrl_0_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef" SIGNAME="myproject_0_ap_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="accel_imp" PORT="ap_ctrl_0_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef" SIGNAME="myproject_0_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="accel_imp" PORT="ap_ctrl_0_idle"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_input_1_0" NAME="input_1" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="accel_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="input_1_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="input_1_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="input_1_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="myproject_0_layer16_out" NAME="layer16_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="accel_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="layer16_out_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="layer16_out_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="layer16_out_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl_0" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
