// Seed: 1082341345
macromodule module_0;
  assign id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    input tri1 id_5,
    output wor id_6,
    output tri0 id_7,
    output wor id_8,
    output tri0 id_9,
    output wire id_10,
    input wand id_11,
    output tri0 id_12,
    input supply0 id_13
);
  assign id_9 = id_11;
  initial deassign id_9;
  assign #1 id_9 = id_0;
  module_0();
endmodule
