Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Apr 22 14:49:03 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_test_timing_summary_routed.rpt -pb main_test_timing_summary_routed.pb -rpx main_test_timing_summary_routed.rpx -warn_on_violation
| Design       : main_test
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.696        0.000                      0                  185        0.175        0.000                      0                  185        4.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.696        0.000                      0                  185        0.175        0.000                      0                  185        4.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 2.394ns (55.839%)  route 1.893ns (44.161%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.224    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.321 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.321    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.733 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.733    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.822 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.911 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.918    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.007 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.007    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.096 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.096    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.185 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.274 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.274    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.508 r  tx/clk_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.508    tx/clk_cnt_reg[28]_i_1_n_4
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[31]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X86Y129        FDRE (Setup_fdre_C_D)        0.056    14.205    tx/clk_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 2.390ns (55.798%)  route 1.893ns (44.202%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.224    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.321 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.321    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.733 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.733    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.822 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.911 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.918    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.007 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.007    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.096 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.096    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.185 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.274 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.274    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.504 r  tx/clk_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.504    tx/clk_cnt_reg[28]_i_1_n_6
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[29]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X86Y129        FDRE (Setup_fdre_C_D)        0.056    14.205    tx/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 2.341ns (55.286%)  route 1.893ns (44.714%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.224    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.321 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.321    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.733 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.733    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.822 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.911 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.918    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.007 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.007    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.096 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.096    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.185 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.274 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.274    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.455 r  tx/clk_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.455    tx/clk_cnt_reg[28]_i_1_n_5
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[30]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X86Y129        FDRE (Setup_fdre_C_D)        0.056    14.205    tx/clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 2.319ns (55.053%)  route 1.893ns (44.947%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.224    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.321 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.321    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.733 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.733    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.822 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.911 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.918    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.007 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.007    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.096 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.096    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.185 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.274 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.274    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.433 r  tx/clk_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.433    tx/clk_cnt_reg[28]_i_1_n_7
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[28]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X86Y129        FDRE (Setup_fdre_C_D)        0.056    14.205    tx/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 2.305ns (54.903%)  route 1.893ns (45.097%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.224    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.321 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.321    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.733 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.733    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.822 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.911 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.918    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.007 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.007    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.096 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.096    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.185 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.419 r  tx/clk_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.419    tx/clk_cnt_reg[24]_i_1_n_4
    SLICE_X86Y128        FDRE                                         r  tx/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X86Y128        FDRE                                         r  tx/clk_cnt_reg[27]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X86Y128        FDRE (Setup_fdre_C_D)        0.056    14.203    tx/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 2.301ns (54.860%)  route 1.893ns (45.140%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.224    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.321 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.321    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.733 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.733    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.822 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.911 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.918    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.007 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.007    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.096 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.096    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.185 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.415 r  tx/clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.415    tx/clk_cnt_reg[24]_i_1_n_6
    SLICE_X86Y128        FDRE                                         r  tx/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X86Y128        FDRE                                         r  tx/clk_cnt_reg[25]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X86Y128        FDRE (Setup_fdre_C_D)        0.056    14.203    tx/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 2.252ns (54.326%)  route 1.893ns (45.674%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.324     7.224    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.321 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.321    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.733 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.733    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.822 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.911 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.918    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.007 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.007    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.096 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.096    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.185 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.185    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.366 r  tx/clk_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.366    tx/clk_cnt_reg[24]_i_1_n_5
    SLICE_X86Y128        FDRE                                         r  tx/clk_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X86Y128        FDRE                                         r  tx/clk_cnt_reg[26]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X86Y128        FDRE (Setup_fdre_C_D)        0.056    14.203    tx/clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 1.214ns (30.840%)  route 2.722ns (69.160%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.248     7.148    tx/state1_carry__2_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I4_O)        0.097     7.245 r  tx/clk_cnt[0]_i_1/O
                         net (fo=32, routed)          0.912     8.157    tx/clk_cnt
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[28]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X86Y129        FDRE (Setup_fdre_C_CE)      -0.150    13.999    tx/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         13.999    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 1.214ns (30.840%)  route 2.722ns (69.160%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.248     7.148    tx/state1_carry__2_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I4_O)        0.097     7.245 r  tx/clk_cnt[0]_i_1/O
                         net (fo=32, routed)          0.912     8.157    tx/clk_cnt
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[29]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X86Y129        FDRE (Setup_fdre_C_CE)      -0.150    13.999    tx/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         13.999    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 1.214ns (30.840%)  route 2.722ns (69.160%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.248     7.148    tx/state1_carry__2_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I4_O)        0.097     7.245 r  tx/clk_cnt[0]_i_1/O
                         net (fo=32, routed)          0.912     8.157    tx/clk_cnt
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[30]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X86Y129        FDRE (Setup_fdre_C_CE)      -0.150    13.999    tx/clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         13.999    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                  5.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bytes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X87Y122        FDRE                                         r  bytes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  bytes_reg[0]/Q
                         net (fo=1, routed)           0.099     1.751    tx/Q[0]
    SLICE_X88Y122        FDRE                                         r  tx/data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.025    tx/clk_IBUF_BUFG
    SLICE_X88Y122        FDRE                                         r  tx/data_r_reg[0]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X88Y122        FDRE (Hold_fdre_C_D)         0.052     1.575    tx/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 method/nfsr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            method/nfsr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.148ns (69.175%)  route 0.066ns (30.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.510    method/clk_IBUF_BUFG
    SLICE_X84Y129        FDRE                                         r  method/nfsr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_fdre_C_Q)         0.148     1.658 r  method/nfsr_reg[27]/Q
                         net (fo=2, routed)           0.066     1.724    method/nfsr_reg_n_0_[27]
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    method/clk_IBUF_BUFG
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[26]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X85Y129        FDRE (Hold_fdre_C_D)         0.023     1.546    method/nfsr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bytes_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.157%)  route 0.119ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X89Y122        FDRE                                         r  tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  tmp_reg[6]/Q
                         net (fo=2, routed)           0.119     1.771    tmp[6]
    SLICE_X89Y123        FDRE                                         r  bytes_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     2.023    clk_IBUF_BUFG
    SLICE_X89Y123        FDRE                                         r  bytes_reg[6]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X89Y123        FDRE (Hold_fdre_C_D)         0.070     1.591    bytes_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 method/nfsr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            method/nfsr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.246ns (78.859%)  route 0.066ns (21.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.510    method/clk_IBUF_BUFG
    SLICE_X84Y129        FDRE                                         r  method/nfsr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_fdre_C_Q)         0.148     1.658 r  method/nfsr_reg[27]/Q
                         net (fo=2, routed)           0.066     1.724    method/nfsr_reg_n_0_[27]
    SLICE_X84Y129        LUT5 (Prop_lut5_I2_O)        0.098     1.822 r  method/nfsr[31]_i_1/O
                         net (fo=1, routed)           0.000     1.822    method/nfsr[31]_i_1_n_0
    SLICE_X84Y129        FDRE                                         r  method/nfsr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    method/clk_IBUF_BUFG
    SLICE_X84Y129        FDRE                                         r  method/nfsr_reg[31]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X84Y129        FDRE (Hold_fdre_C_D)         0.120     1.630    method/nfsr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tx/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/sig_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.646%)  route 0.091ns (30.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.510    tx/clk_IBUF_BUFG
    SLICE_X88Y121        FDRE                                         r  tx/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  tx/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.091     1.766    tx/FSM_onehot_state_reg_n_0_[1]
    SLICE_X89Y121        LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  tx/sig_i_1/O
                         net (fo=1, routed)           0.000     1.811    tx/sig_i_1_n_0
    SLICE_X89Y121        FDSE                                         r  tx/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    tx/clk_IBUF_BUFG
    SLICE_X89Y121        FDSE                                         r  tx/sig_reg/C
                         clock pessimism             -0.502     1.523    
    SLICE_X89Y121        FDSE (Hold_fdse_C_D)         0.091     1.614    tx/sig_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 method/nfsr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            method/nfsr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.916%)  route 0.102ns (42.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.510    method/clk_IBUF_BUFG
    SLICE_X83Y129        FDSE                                         r  method/nfsr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y129        FDSE (Prop_fdse_C_Q)         0.141     1.651 r  method/nfsr_reg[13]/Q
                         net (fo=1, routed)           0.102     1.754    method/nfsr_reg_n_0_[13]
    SLICE_X83Y129        FDRE                                         r  method/nfsr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    method/clk_IBUF_BUFG
    SLICE_X83Y129        FDRE                                         r  method/nfsr_reg[12]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X83Y129        FDRE (Hold_fdre_C_D)         0.047     1.557    method/nfsr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 method/nfsr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            method/nfsr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.916%)  route 0.102ns (42.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.510    method/clk_IBUF_BUFG
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  method/nfsr_reg[23]/Q
                         net (fo=1, routed)           0.102     1.754    method/nfsr_reg_n_0_[23]
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    method/clk_IBUF_BUFG
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[22]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X85Y129        FDRE (Hold_fdre_C_D)         0.047     1.557    method/nfsr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bytes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.423%)  route 0.126ns (49.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X83Y122        FDRE                                         r  tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y122        FDRE (Prop_fdre_C_Q)         0.128     1.637 r  tmp_reg[3]/Q
                         net (fo=2, routed)           0.126     1.763    tmp[3]
    SLICE_X87Y122        FDRE                                         r  bytes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.025    clk_IBUF_BUFG
    SLICE_X87Y122        FDRE                                         r  bytes_reg[3]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X87Y122        FDRE (Hold_fdre_C_D)         0.019     1.564    bytes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 method/nfsr_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            method/nfsr_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.456%)  route 0.111ns (46.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.510    method/clk_IBUF_BUFG
    SLICE_X82Y129        FDSE                                         r  method/nfsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y129        FDSE (Prop_fdse_C_Q)         0.128     1.638 r  method/nfsr_reg[6]/Q
                         net (fo=2, routed)           0.111     1.750    method/nfsr_reg_n_0_[6]
    SLICE_X85Y129        FDSE                                         r  method/nfsr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    method/clk_IBUF_BUFG
    SLICE_X85Y129        FDSE                                         r  method/nfsr_reg[5]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X85Y129        FDSE (Hold_fdse_C_D)         0.024     1.548    method/nfsr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 method/obit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.212ns (65.144%)  route 0.113ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.509    method/clk_IBUF_BUFG
    SLICE_X84Y122        FDRE                                         r  method/obit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y122        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  method/obit_reg/Q
                         net (fo=9, routed)           0.113     1.787    method/obit
    SLICE_X85Y122        LUT3 (Prop_lut3_I0_O)        0.048     1.835 r  method/tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    method_n_6
    SLICE_X85Y122        FDRE                                         r  tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.024    clk_IBUF_BUFG
    SLICE_X85Y122        FDRE                                         r  tmp_reg[1]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X85Y122        FDRE (Hold_fdre_C_D)         0.107     1.629    tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X85Y122   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y122   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y122   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y122   buffer_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y122   bytes_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y122   bytes_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y122   bytes_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y122   bytes_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y122   bytes_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   buffer_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   buffer_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y122   bytes_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y122   bytes_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   buffer_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y122   buffer_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y122   bytes_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y122   bytes_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.929ns  (logic 3.519ns (71.383%)  route 1.411ns (28.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.291     4.222    tx/clk_IBUF_BUFG
    SLICE_X89Y121        FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDSE (Prop_fdse_C_Q)         0.341     4.563 r  tx/sig_reg/Q
                         net (fo=7, routed)           1.411     5.974    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.178     9.151 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     9.151    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.397ns (74.961%)  route 0.467ns (25.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.510    tx/clk_IBUF_BUFG
    SLICE_X89Y121        FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDSE (Prop_fdse_C_Q)         0.141     1.651 r  tx/sig_reg/Q
                         net (fo=7, routed)           0.467     2.118    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.374 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     3.374    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.002ns  (logic 1.423ns (23.704%)  route 4.579ns (76.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.040     4.366    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.463 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          1.539     6.002    method/nfsr_reg[15]_0
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[20]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.002ns  (logic 1.423ns (23.704%)  route 4.579ns (76.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.040     4.366    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.463 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          1.539     6.002    method/nfsr_reg[15]_0
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[21]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.002ns  (logic 1.423ns (23.704%)  route 4.579ns (76.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.040     4.366    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.463 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          1.539     6.002    method/nfsr_reg[15]_0
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[22]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.002ns  (logic 1.423ns (23.704%)  route 4.579ns (76.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.040     4.366    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.463 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          1.539     6.002    method/nfsr_reg[15]_0
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[23]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.002ns  (logic 1.423ns (23.704%)  route 4.579ns (76.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.040     4.366    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.463 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          1.539     6.002    method/nfsr_reg[15]_0
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[24]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.002ns  (logic 1.423ns (23.704%)  route 4.579ns (76.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.040     4.366    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.463 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          1.539     6.002    method/nfsr_reg[15]_0
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[25]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.002ns  (logic 1.423ns (23.704%)  route 4.579ns (76.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.040     4.366    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.463 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          1.539     6.002    method/nfsr_reg[15]_0
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X85Y129        FDRE                                         r  method/nfsr_reg[26]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.002ns  (logic 1.423ns (23.704%)  route 4.579ns (76.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.040     4.366    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.463 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          1.539     6.002    method/nfsr_reg[15]_0
    SLICE_X84Y129        FDRE                                         r  method/nfsr_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X84Y129        FDRE                                         r  method/nfsr_reg[27]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.002ns  (logic 1.423ns (23.704%)  route 4.579ns (76.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.040     4.366    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.463 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          1.539     6.002    method/nfsr_reg[15]_0
    SLICE_X84Y129        FDRE                                         r  method/nfsr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X84Y129        FDRE                                         r  method/nfsr_reg[28]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.002ns  (logic 1.423ns (23.704%)  route 4.579ns (76.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.040     4.366    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.097     4.463 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          1.539     6.002    method/nfsr_reg[15]_0
    SLICE_X84Y129        FDRE                                         r  method/nfsr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X84Y129        FDRE                                         r  method/nfsr_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.334ns (14.725%)  route 1.937ns (85.275%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.720     1.966    rstn_IBUF
    SLICE_X86Y121        LUT6 (Prop_lut6_I0_O)        0.045     2.011 r  tmp[5]_i_2/O
                         net (fo=1, routed)           0.217     2.227    method/tmp_reg[5]
    SLICE_X87Y121        LUT3 (Prop_lut3_I1_O)        0.044     2.271 r  method/tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.271    method_n_2
    SLICE_X87Y121        FDRE                                         r  tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    clk_IBUF_BUFG
    SLICE_X87Y121        FDRE                                         r  tmp_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/obit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.274ns  (logic 0.290ns (12.774%)  route 1.983ns (87.226%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.983     2.229    method/rstn_IBUF
    SLICE_X84Y122        LUT4 (Prop_lut4_I1_O)        0.045     2.274 r  method/obit_i_1/O
                         net (fo=1, routed)           0.000     2.274    method/obit_i_1_n_0
    SLICE_X84Y122        FDRE                                         r  method/obit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.024    method/clk_IBUF_BUFG
    SLICE_X84Y122        FDRE                                         r  method/obit_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.306ns  (logic 0.290ns (12.593%)  route 2.016ns (87.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.828     2.073    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.118 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.188     2.306    tx/rstn
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.025    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.306ns  (logic 0.290ns (12.593%)  route 2.016ns (87.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.828     2.073    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.118 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.188     2.306    tx/rstn
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.025    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.306ns  (logic 0.290ns (12.593%)  route 2.016ns (87.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.828     2.073    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.118 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.188     2.306    tx/rstn
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.025    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.306ns  (logic 0.290ns (12.593%)  route 2.016ns (87.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.828     2.073    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.118 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.188     2.306    tx/rstn
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.025    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.314ns  (logic 0.335ns (14.495%)  route 1.979ns (85.505%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.762     2.007    rstn_IBUF
    SLICE_X84Y122        LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  tmp[0]_i_2/O
                         net (fo=1, routed)           0.217     2.269    method/tmp_reg[0]
    SLICE_X85Y122        LUT3 (Prop_lut3_I1_O)        0.045     2.314 r  method/tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.314    method_n_7
    SLICE_X85Y122        FDRE                                         r  tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.024    clk_IBUF_BUFG
    SLICE_X85Y122        FDRE                                         r  tmp_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tmp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.316ns  (logic 0.290ns (12.539%)  route 2.026ns (87.461%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.828     2.073    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.118 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.198     2.316    tx_n_0
    SLICE_X87Y121        FDRE                                         r  tmp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    clk_IBUF_BUFG
    SLICE_X87Y121        FDRE                                         r  tmp_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tmp_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.316ns  (logic 0.290ns (12.539%)  route 2.026ns (87.461%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.828     2.073    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.118 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.198     2.316    tx_n_0
    SLICE_X87Y121        FDRE                                         r  tmp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    clk_IBUF_BUFG
    SLICE_X87Y121        FDRE                                         r  tmp_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/tx_done_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.316ns  (logic 0.290ns (12.539%)  route 2.026ns (87.461%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.828     2.073    tx/rstn_IBUF
    SLICE_X87Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.118 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.198     2.316    tx/rstn
    SLICE_X87Y121        FDSE                                         r  tx/tx_done_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    tx/clk_IBUF_BUFG
    SLICE_X87Y121        FDSE                                         r  tx/tx_done_reg/C





