#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc7b8c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc7ba50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xc6e2d0 .functor NOT 1, L_0xccb6b0, C4<0>, C4<0>, C4<0>;
L_0xccb490 .functor XOR 2, L_0xccb350, L_0xccb3f0, C4<00>, C4<00>;
L_0xccb5a0 .functor XOR 2, L_0xccb490, L_0xccb500, C4<00>, C4<00>;
v0xcc6bc0_0 .net *"_ivl_10", 1 0, L_0xccb500;  1 drivers
v0xcc6cc0_0 .net *"_ivl_12", 1 0, L_0xccb5a0;  1 drivers
v0xcc6da0_0 .net *"_ivl_2", 1 0, L_0xccb2b0;  1 drivers
v0xcc6e60_0 .net *"_ivl_4", 1 0, L_0xccb350;  1 drivers
v0xcc6f40_0 .net *"_ivl_6", 1 0, L_0xccb3f0;  1 drivers
v0xcc7070_0 .net *"_ivl_8", 1 0, L_0xccb490;  1 drivers
v0xcc7150_0 .net "a", 0 0, v0xcc3890_0;  1 drivers
v0xcc71f0_0 .net "b", 0 0, v0xcc3930_0;  1 drivers
v0xcc7290_0 .net "c", 0 0, v0xcc39d0_0;  1 drivers
v0xcc7330_0 .var "clk", 0 0;
v0xcc73d0_0 .net "d", 0 0, v0xcc3b10_0;  1 drivers
v0xcc7470_0 .net "out_pos_dut", 0 0, L_0xccb0b0;  1 drivers
v0xcc7510_0 .net "out_pos_ref", 0 0, L_0xcc8a40;  1 drivers
v0xcc75b0_0 .net "out_sop_dut", 0 0, L_0xcc9e70;  1 drivers
v0xcc7650_0 .net "out_sop_ref", 0 0, L_0xc9e040;  1 drivers
v0xcc76f0_0 .var/2u "stats1", 223 0;
v0xcc7790_0 .var/2u "strobe", 0 0;
v0xcc7830_0 .net "tb_match", 0 0, L_0xccb6b0;  1 drivers
v0xcc7900_0 .net "tb_mismatch", 0 0, L_0xc6e2d0;  1 drivers
v0xcc79a0_0 .net "wavedrom_enable", 0 0, v0xcc3de0_0;  1 drivers
v0xcc7a70_0 .net "wavedrom_title", 511 0, v0xcc3e80_0;  1 drivers
L_0xccb2b0 .concat [ 1 1 0 0], L_0xcc8a40, L_0xc9e040;
L_0xccb350 .concat [ 1 1 0 0], L_0xcc8a40, L_0xc9e040;
L_0xccb3f0 .concat [ 1 1 0 0], L_0xccb0b0, L_0xcc9e70;
L_0xccb500 .concat [ 1 1 0 0], L_0xcc8a40, L_0xc9e040;
L_0xccb6b0 .cmp/eeq 2, L_0xccb2b0, L_0xccb5a0;
S_0xc7bbe0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xc7ba50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xc6e6b0 .functor AND 1, v0xcc39d0_0, v0xcc3b10_0, C4<1>, C4<1>;
L_0xc6ea90 .functor NOT 1, v0xcc3890_0, C4<0>, C4<0>, C4<0>;
L_0xc6ee70 .functor NOT 1, v0xcc3930_0, C4<0>, C4<0>, C4<0>;
L_0xc6f0f0 .functor AND 1, L_0xc6ea90, L_0xc6ee70, C4<1>, C4<1>;
L_0xc864e0 .functor AND 1, L_0xc6f0f0, v0xcc39d0_0, C4<1>, C4<1>;
L_0xc9e040 .functor OR 1, L_0xc6e6b0, L_0xc864e0, C4<0>, C4<0>;
L_0xcc7ec0 .functor NOT 1, v0xcc3930_0, C4<0>, C4<0>, C4<0>;
L_0xcc7f30 .functor OR 1, L_0xcc7ec0, v0xcc3b10_0, C4<0>, C4<0>;
L_0xcc8040 .functor AND 1, v0xcc39d0_0, L_0xcc7f30, C4<1>, C4<1>;
L_0xcc8100 .functor NOT 1, v0xcc3890_0, C4<0>, C4<0>, C4<0>;
L_0xcc81d0 .functor OR 1, L_0xcc8100, v0xcc3930_0, C4<0>, C4<0>;
L_0xcc8240 .functor AND 1, L_0xcc8040, L_0xcc81d0, C4<1>, C4<1>;
L_0xcc83c0 .functor NOT 1, v0xcc3930_0, C4<0>, C4<0>, C4<0>;
L_0xcc8430 .functor OR 1, L_0xcc83c0, v0xcc3b10_0, C4<0>, C4<0>;
L_0xcc8350 .functor AND 1, v0xcc39d0_0, L_0xcc8430, C4<1>, C4<1>;
L_0xcc85c0 .functor NOT 1, v0xcc3890_0, C4<0>, C4<0>, C4<0>;
L_0xcc86c0 .functor OR 1, L_0xcc85c0, v0xcc3b10_0, C4<0>, C4<0>;
L_0xcc8780 .functor AND 1, L_0xcc8350, L_0xcc86c0, C4<1>, C4<1>;
L_0xcc8930 .functor XNOR 1, L_0xcc8240, L_0xcc8780, C4<0>, C4<0>;
v0xc6dc00_0 .net *"_ivl_0", 0 0, L_0xc6e6b0;  1 drivers
v0xc6e000_0 .net *"_ivl_12", 0 0, L_0xcc7ec0;  1 drivers
v0xc6e3e0_0 .net *"_ivl_14", 0 0, L_0xcc7f30;  1 drivers
v0xc6e7c0_0 .net *"_ivl_16", 0 0, L_0xcc8040;  1 drivers
v0xc6eba0_0 .net *"_ivl_18", 0 0, L_0xcc8100;  1 drivers
v0xc6ef80_0 .net *"_ivl_2", 0 0, L_0xc6ea90;  1 drivers
v0xc6f200_0 .net *"_ivl_20", 0 0, L_0xcc81d0;  1 drivers
v0xcc1e00_0 .net *"_ivl_24", 0 0, L_0xcc83c0;  1 drivers
v0xcc1ee0_0 .net *"_ivl_26", 0 0, L_0xcc8430;  1 drivers
v0xcc1fc0_0 .net *"_ivl_28", 0 0, L_0xcc8350;  1 drivers
v0xcc20a0_0 .net *"_ivl_30", 0 0, L_0xcc85c0;  1 drivers
v0xcc2180_0 .net *"_ivl_32", 0 0, L_0xcc86c0;  1 drivers
v0xcc2260_0 .net *"_ivl_36", 0 0, L_0xcc8930;  1 drivers
L_0x7f1df3a1c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xcc2320_0 .net *"_ivl_38", 0 0, L_0x7f1df3a1c018;  1 drivers
v0xcc2400_0 .net *"_ivl_4", 0 0, L_0xc6ee70;  1 drivers
v0xcc24e0_0 .net *"_ivl_6", 0 0, L_0xc6f0f0;  1 drivers
v0xcc25c0_0 .net *"_ivl_8", 0 0, L_0xc864e0;  1 drivers
v0xcc26a0_0 .net "a", 0 0, v0xcc3890_0;  alias, 1 drivers
v0xcc2760_0 .net "b", 0 0, v0xcc3930_0;  alias, 1 drivers
v0xcc2820_0 .net "c", 0 0, v0xcc39d0_0;  alias, 1 drivers
v0xcc28e0_0 .net "d", 0 0, v0xcc3b10_0;  alias, 1 drivers
v0xcc29a0_0 .net "out_pos", 0 0, L_0xcc8a40;  alias, 1 drivers
v0xcc2a60_0 .net "out_sop", 0 0, L_0xc9e040;  alias, 1 drivers
v0xcc2b20_0 .net "pos0", 0 0, L_0xcc8240;  1 drivers
v0xcc2be0_0 .net "pos1", 0 0, L_0xcc8780;  1 drivers
L_0xcc8a40 .functor MUXZ 1, L_0x7f1df3a1c018, L_0xcc8240, L_0xcc8930, C4<>;
S_0xcc2d60 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xc7ba50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xcc3890_0 .var "a", 0 0;
v0xcc3930_0 .var "b", 0 0;
v0xcc39d0_0 .var "c", 0 0;
v0xcc3a70_0 .net "clk", 0 0, v0xcc7330_0;  1 drivers
v0xcc3b10_0 .var "d", 0 0;
v0xcc3c00_0 .var/2u "fail", 0 0;
v0xcc3ca0_0 .var/2u "fail1", 0 0;
v0xcc3d40_0 .net "tb_match", 0 0, L_0xccb6b0;  alias, 1 drivers
v0xcc3de0_0 .var "wavedrom_enable", 0 0;
v0xcc3e80_0 .var "wavedrom_title", 511 0;
E_0xc7a230/0 .event negedge, v0xcc3a70_0;
E_0xc7a230/1 .event posedge, v0xcc3a70_0;
E_0xc7a230 .event/or E_0xc7a230/0, E_0xc7a230/1;
S_0xcc3090 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xcc2d60;
 .timescale -12 -12;
v0xcc32d0_0 .var/2s "i", 31 0;
E_0xc7a0d0 .event posedge, v0xcc3a70_0;
S_0xcc33d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xcc2d60;
 .timescale -12 -12;
v0xcc35d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xcc36b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xcc2d60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xcc4060 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xc7ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xcc8bf0 .functor AND 1, v0xcc3890_0, v0xcc3930_0, C4<1>, C4<1>;
L_0xcc8d90 .functor NOT 1, v0xcc39d0_0, C4<0>, C4<0>, C4<0>;
L_0xcc8f30 .functor AND 1, L_0xcc8bf0, L_0xcc8d90, C4<1>, C4<1>;
L_0xcc9040 .functor NOT 1, v0xcc3b10_0, C4<0>, C4<0>, C4<0>;
L_0xcc91f0 .functor AND 1, L_0xcc8f30, L_0xcc9040, C4<1>, C4<1>;
L_0xcc9300 .functor NOT 1, v0xcc3890_0, C4<0>, C4<0>, C4<0>;
L_0xcc94c0 .functor NOT 1, v0xcc3930_0, C4<0>, C4<0>, C4<0>;
L_0xcc9530 .functor AND 1, L_0xcc9300, L_0xcc94c0, C4<1>, C4<1>;
L_0xcc9690 .functor NOT 1, v0xcc39d0_0, C4<0>, C4<0>, C4<0>;
L_0xcc9700 .functor AND 1, L_0xcc9530, L_0xcc9690, C4<1>, C4<1>;
L_0xcc9870 .functor AND 1, L_0xcc9700, v0xcc3b10_0, C4<1>, C4<1>;
L_0xcc98e0 .functor OR 1, L_0xcc91f0, L_0xcc9870, C4<0>, C4<0>;
L_0xcc9a60 .functor NOT 1, v0xcc3890_0, C4<0>, C4<0>, C4<0>;
L_0xcc9ad0 .functor NOT 1, v0xcc3930_0, C4<0>, C4<0>, C4<0>;
L_0xcc99f0 .functor AND 1, L_0xcc9a60, L_0xcc9ad0, C4<1>, C4<1>;
L_0xcc9c60 .functor AND 1, L_0xcc99f0, v0xcc39d0_0, C4<1>, C4<1>;
L_0xcc9db0 .functor AND 1, L_0xcc9c60, v0xcc3b10_0, C4<1>, C4<1>;
L_0xcc9e70 .functor OR 1, L_0xcc98e0, L_0xcc9db0, C4<0>, C4<0>;
L_0xcca110 .functor NOT 1, v0xcc3890_0, C4<0>, C4<0>, C4<0>;
L_0xcca360 .functor NOT 1, v0xcc3930_0, C4<0>, C4<0>, C4<0>;
L_0xcca480 .functor NOT 1, v0xcc3b10_0, C4<0>, C4<0>, C4<0>;
L_0xcca720 .functor AND 1, L_0xcca270, L_0xcca680, C4<1>, C4<1>;
L_0xcca9d0 .functor NOT 1, v0xcc3890_0, C4<0>, C4<0>, C4<0>;
L_0xccaa40 .functor NOT 1, v0xcc3930_0, C4<0>, C4<0>, C4<0>;
L_0xccac20 .functor NOT 1, v0xcc39d0_0, C4<0>, C4<0>, C4<0>;
L_0xccadd0 .functor NOT 1, v0xcc3b10_0, C4<0>, C4<0>, C4<0>;
L_0xccb0b0 .functor AND 1, L_0xcca720, L_0xccb010, C4<1>, C4<1>;
v0xcc4220_0 .net *"_ivl_0", 0 0, L_0xcc8bf0;  1 drivers
v0xcc4300_0 .net *"_ivl_10", 0 0, L_0xcc9300;  1 drivers
v0xcc43e0_0 .net *"_ivl_12", 0 0, L_0xcc94c0;  1 drivers
v0xcc44d0_0 .net *"_ivl_14", 0 0, L_0xcc9530;  1 drivers
v0xcc45b0_0 .net *"_ivl_16", 0 0, L_0xcc9690;  1 drivers
v0xcc46e0_0 .net *"_ivl_18", 0 0, L_0xcc9700;  1 drivers
v0xcc47c0_0 .net *"_ivl_2", 0 0, L_0xcc8d90;  1 drivers
v0xcc48a0_0 .net *"_ivl_20", 0 0, L_0xcc9870;  1 drivers
v0xcc4980_0 .net *"_ivl_22", 0 0, L_0xcc98e0;  1 drivers
v0xcc4af0_0 .net *"_ivl_24", 0 0, L_0xcc9a60;  1 drivers
v0xcc4bd0_0 .net *"_ivl_26", 0 0, L_0xcc9ad0;  1 drivers
v0xcc4cb0_0 .net *"_ivl_28", 0 0, L_0xcc99f0;  1 drivers
v0xcc4d90_0 .net *"_ivl_30", 0 0, L_0xcc9c60;  1 drivers
v0xcc4e70_0 .net *"_ivl_32", 0 0, L_0xcc9db0;  1 drivers
v0xcc4f50_0 .net *"_ivl_36", 0 0, L_0xcca070;  1 drivers
v0xcc5030_0 .net *"_ivl_38", 0 0, L_0xcca180;  1 drivers
v0xcc5110_0 .net *"_ivl_4", 0 0, L_0xcc8f30;  1 drivers
v0xcc5300_0 .net *"_ivl_40", 0 0, L_0xcca270;  1 drivers
v0xcc53e0_0 .net *"_ivl_42", 0 0, L_0xcca110;  1 drivers
v0xcc54c0_0 .net *"_ivl_44", 0 0, L_0xcca360;  1 drivers
v0xcc55a0_0 .net *"_ivl_46", 0 0, L_0xcc9fd0;  1 drivers
v0xcc5680_0 .net *"_ivl_48", 0 0, L_0xcca590;  1 drivers
v0xcc5760_0 .net *"_ivl_50", 0 0, L_0xcca480;  1 drivers
v0xcc5840_0 .net *"_ivl_52", 0 0, L_0xcca680;  1 drivers
v0xcc5920_0 .net *"_ivl_54", 0 0, L_0xcca720;  1 drivers
v0xcc5a00_0 .net *"_ivl_56", 0 0, L_0xcca9d0;  1 drivers
v0xcc5ae0_0 .net *"_ivl_58", 0 0, L_0xccaa40;  1 drivers
v0xcc5bc0_0 .net *"_ivl_6", 0 0, L_0xcc9040;  1 drivers
v0xcc5ca0_0 .net *"_ivl_60", 0 0, L_0xccab80;  1 drivers
v0xcc5d80_0 .net *"_ivl_62", 0 0, L_0xccac20;  1 drivers
v0xcc5e60_0 .net *"_ivl_64", 0 0, L_0xccad30;  1 drivers
v0xcc5f40_0 .net *"_ivl_66", 0 0, L_0xccadd0;  1 drivers
v0xcc6020_0 .net *"_ivl_68", 0 0, L_0xccb010;  1 drivers
v0xcc6310_0 .net *"_ivl_8", 0 0, L_0xcc91f0;  1 drivers
v0xcc63f0_0 .net "a", 0 0, v0xcc3890_0;  alias, 1 drivers
v0xcc6490_0 .net "b", 0 0, v0xcc3930_0;  alias, 1 drivers
v0xcc6580_0 .net "c", 0 0, v0xcc39d0_0;  alias, 1 drivers
v0xcc6670_0 .net "d", 0 0, v0xcc3b10_0;  alias, 1 drivers
v0xcc6760_0 .net "out_pos", 0 0, L_0xccb0b0;  alias, 1 drivers
v0xcc6820_0 .net "out_sop", 0 0, L_0xcc9e70;  alias, 1 drivers
L_0xcca070 .arith/sum 1, v0xcc3890_0, v0xcc3930_0;
L_0xcca180 .arith/sum 1, L_0xcca070, v0xcc39d0_0;
L_0xcca270 .arith/sum 1, L_0xcca180, v0xcc3b10_0;
L_0xcc9fd0 .arith/sum 1, L_0xcca110, L_0xcca360;
L_0xcca590 .arith/sum 1, L_0xcc9fd0, v0xcc39d0_0;
L_0xcca680 .arith/sum 1, L_0xcca590, L_0xcca480;
L_0xccab80 .arith/sum 1, L_0xcca9d0, L_0xccaa40;
L_0xccad30 .arith/sum 1, L_0xccab80, L_0xccac20;
L_0xccb010 .arith/sum 1, L_0xccad30, L_0xccadd0;
S_0xcc69a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xc7ba50;
 .timescale -12 -12;
E_0xc639f0 .event anyedge, v0xcc7790_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xcc7790_0;
    %nor/r;
    %assign/vec4 v0xcc7790_0, 0;
    %wait E_0xc639f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xcc2d60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcc3c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcc3ca0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xcc2d60;
T_4 ;
    %wait E_0xc7a230;
    %load/vec4 v0xcc3d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcc3c00_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xcc2d60;
T_5 ;
    %wait E_0xc7a0d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3930_0, 0;
    %assign/vec4 v0xcc3890_0, 0;
    %wait E_0xc7a0d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3930_0, 0;
    %assign/vec4 v0xcc3890_0, 0;
    %wait E_0xc7a0d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3930_0, 0;
    %assign/vec4 v0xcc3890_0, 0;
    %wait E_0xc7a0d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3930_0, 0;
    %assign/vec4 v0xcc3890_0, 0;
    %wait E_0xc7a0d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3930_0, 0;
    %assign/vec4 v0xcc3890_0, 0;
    %wait E_0xc7a0d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3930_0, 0;
    %assign/vec4 v0xcc3890_0, 0;
    %wait E_0xc7a0d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3930_0, 0;
    %assign/vec4 v0xcc3890_0, 0;
    %wait E_0xc7a0d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3930_0, 0;
    %assign/vec4 v0xcc3890_0, 0;
    %wait E_0xc7a0d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3930_0, 0;
    %assign/vec4 v0xcc3890_0, 0;
    %wait E_0xc7a0d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3930_0, 0;
    %assign/vec4 v0xcc3890_0, 0;
    %wait E_0xc7a0d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3930_0, 0;
    %assign/vec4 v0xcc3890_0, 0;
    %wait E_0xc7a0d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3930_0, 0;
    %assign/vec4 v0xcc3890_0, 0;
    %wait E_0xc7a0d0;
    %load/vec4 v0xcc3c00_0;
    %store/vec4 v0xcc3ca0_0, 0, 1;
    %fork t_1, S_0xcc3090;
    %jmp t_0;
    .scope S_0xcc3090;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xcc32d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xcc32d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xc7a0d0;
    %load/vec4 v0xcc32d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3930_0, 0;
    %assign/vec4 v0xcc3890_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcc32d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xcc32d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xcc2d60;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc7a230;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3930_0, 0;
    %assign/vec4 v0xcc3890_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xcc3c00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xcc3ca0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xc7ba50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcc7330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcc7790_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xc7ba50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xcc7330_0;
    %inv;
    %store/vec4 v0xcc7330_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xc7ba50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xcc3a70_0, v0xcc7900_0, v0xcc7150_0, v0xcc71f0_0, v0xcc7290_0, v0xcc73d0_0, v0xcc7650_0, v0xcc75b0_0, v0xcc7510_0, v0xcc7470_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xc7ba50;
T_9 ;
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xc7ba50;
T_10 ;
    %wait E_0xc7a230;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcc76f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc76f0_0, 4, 32;
    %load/vec4 v0xcc7830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc76f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcc76f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc76f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xcc7650_0;
    %load/vec4 v0xcc7650_0;
    %load/vec4 v0xcc75b0_0;
    %xor;
    %load/vec4 v0xcc7650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc76f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc76f0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xcc7510_0;
    %load/vec4 v0xcc7510_0;
    %load/vec4 v0xcc7470_0;
    %xor;
    %load/vec4 v0xcc7510_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc76f0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xcc76f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc76f0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2013_q2/iter0/response22/top_module.sv";
