# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 11.0 Build 157 04/27/2011 SJ Full Version
# Date created = 21:15:38  May 11, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		theFFT_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE AUTO
set_global_assignment -name TOP_LEVEL_ENTITY theFFT
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 11.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:15:38  MAY 11, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION 11.0
set_global_assignment -name VERILOG_FILE "C:/witness/DE2_TV_restored/iptb_fft_temp447498443475445410/theFFT.v"
set_global_assignment -name VHDL_FILE "C:/altera/11.0/ip/altera/fft/lib/fft_pack_fft_110.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/11.0/ip/altera/fft/lib/auk_dspip_math_pkg_fft_110.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/11.0/ip/altera/fft/lib/auk_dspip_lib_pkg_fft_110.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/11.0/ip/altera/fft/lib/auk_dspip_text_pkg_fft_110.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/11.0/ip/altera/fft/lib/auk_dspip_roundsat_fft_110.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/11.0/ip/altera/fft/lib/auk_dspip_avalon_streaming_source_fft_110.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/11.0/ip/altera/fft/lib/auk_dspip_avalon_streaming_sink_fft_110.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/11.0/ip/altera/fft/lib/auk_dspip_avalon_streaming_controller_fft_110.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/11.0/ip/altera/fft/lib/auk_dspip_fpcompiler_alufp_fft_110.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/11.0/ip/altera/fft/lib/auk_dspip_fpcompiler_aslf_fft_110.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/11.0/ip/altera/fft/lib/auk_dspip_fpcompiler_castftox_fft_110.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/11.0/ip/altera/fft/lib/auk_dspip_fpcompiler_castxtof_fft_110.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/11.0/ip/altera/fft/lib/auk_dspip_fpcompiler_clzf_fft_110.vhd"
set_global_assignment -name VHDL_FILE "C:/altera/11.0/ip/altera/fft/lib/auk_dspip_fpcompiler_mulfp_fft_110.vhd"
set_global_assignment -name SEARCH_PATH "C:/altera/11.0/ip/altera/fft/lib/"
set_global_assignment -name STRATIX_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name SIMGEN_BLACKBOX_FILE "c:/altera/11.0/quartus/libraries/megafunctions/simgen_blackbox_list.txt"
set_global_assignment -name SIMGEN_PARAMETER "CBX_HDL_LANGUAGE=VERILOG"
set_global_assignment -name VERILOG_FILE ../theFFT.v
set_global_assignment -name VHDL_FILE ../../../../altera/11.0/ip/altera/fft/lib/fft_pack_fft_110.vhd
set_global_assignment -name VHDL_FILE ../../../../altera/11.0/ip/altera/fft/lib/auk_dspip_math_pkg_fft_110.vhd
set_global_assignment -name VHDL_FILE ../../../../altera/11.0/ip/altera/fft/lib/auk_dspip_lib_pkg_fft_110.vhd
set_global_assignment -name VHDL_FILE ../../../../altera/11.0/ip/altera/fft/lib/auk_dspip_text_pkg_fft_110.vhd
set_global_assignment -name VHDL_FILE ../../../../altera/11.0/ip/altera/fft/lib/auk_dspip_roundsat_fft_110.vhd
set_global_assignment -name VHDL_FILE ../../../../altera/11.0/ip/altera/fft/lib/auk_dspip_avalon_streaming_source_fft_110.vhd
set_global_assignment -name VHDL_FILE ../../../../altera/11.0/ip/altera/fft/lib/auk_dspip_avalon_streaming_sink_fft_110.vhd
set_global_assignment -name VHDL_FILE ../../../../altera/11.0/ip/altera/fft/lib/auk_dspip_avalon_streaming_controller_fft_110.vhd
set_global_assignment -name VHDL_FILE ../../../../altera/11.0/ip/altera/fft/lib/auk_dspip_fpcompiler_alufp_fft_110.vhd
set_global_assignment -name VHDL_FILE ../../../../altera/11.0/ip/altera/fft/lib/auk_dspip_fpcompiler_aslf_fft_110.vhd
set_global_assignment -name VHDL_FILE ../../../../altera/11.0/ip/altera/fft/lib/auk_dspip_fpcompiler_castftox_fft_110.vhd
set_global_assignment -name VHDL_FILE ../../../../altera/11.0/ip/altera/fft/lib/auk_dspip_fpcompiler_castxtof_fft_110.vhd
set_global_assignment -name VHDL_FILE ../../../../altera/11.0/ip/altera/fft/lib/auk_dspip_fpcompiler_clzf_fft_110.vhd
set_global_assignment -name VHDL_FILE ../../../../altera/11.0/ip/altera/fft/lib/auk_dspip_fpcompiler_mulfp_fft_110.vhd