module PSL.Interpreter.Bristol where

import UVMHS
import AddToUVMHS

import PSL.Syntax
import PSL.Interpreter.Types

import PSL.Interpreter.Circuits

-- Data Structures

data BGate =
    XorBG BWire BWire BWire
  | AndBG BWire BWire BWire
  | InvBG BWire BWire
  | NotBG BWire BWire
  | EqBG BWire BWire
  | EqwBG BWire BWire
  deriving (Eq,Ord,Show)

data BWire =
    TempBW â„• â„•
  | PlugBW Wire â„•
  | MidBW â„•
  | ZeroBW
  | ConstBW ğ”¹
  deriving (Eq,Ord,Show)

-- Offsets for reading in bristol
type WireMap = ğ¿ (â„• âˆ§ (â„• â†’ BWire))

-- Offsets for writing bristol
type RWireMap = (Wire â‡° â„•) âˆ§ â„•

-- RWST

data BCxt = BCxt
  { bcInputs âˆ· PrinVal â‡° (Wire â‡° Input)
  , bcGates âˆ· Wire â‡° Gate
  } deriving (Eq,Ord,Show)
makeLenses ''BCxt

instance Null BCxt where
  null = BCxt null null

data BState = BState
  { bsDone âˆ· ğ‘ƒ Wire
  }
makeLenses ''BState

instance Null BState where
  null = BState null

data BOut = BOut
  { boInput âˆ· ğ¿ ğ”¹
  , boInputOrders âˆ· PrinVal â‡° ğ¿ (Wire âˆ§ â„•)
  , boGateOrder âˆ· ğ¿ (Wire âˆ§ â„•)
  , boMidCount âˆ· â„•
  , boCir âˆ· ğ¿ BGate
  } deriving (Eq,Ord,Show)
makeLenses ''BOut

instance Null BOut where
  null = BOut null null null 0 null

instance Append BOut where
  (â§º) (BOut input1 inputOs1 gateOs1 oldCount oldGates) (BOut input2 inputOs2 gateOs2 newCount newGates) =
    let input' = input1 â§º input2
        inputOs' = unionWith (â§º) inputOs1 inputOs2
        gateOs' = gateOs1 â§º gateOs2
        count' = oldCount + newCount
        gates' = oldGates â§º map (mapGate $ nudgeMid oldCount) newGates
    in BOut input' inputOs' gateOs' count' gates'

instance Monoid BOut

newtype BM a = BM { unBM âˆ· RWST BCxt BOut BState IO a}
  deriving
  ( Functor,Return,Bind,Monad
  , MonadReader BCxt
  , MonadWriter BOut
  , MonadState BState
  , MonadIO
  )

--Bristol

brisCkt âˆ· Ckt â†’ BM (Wire âˆ§ â„•)
brisCkt (Ckt inputs gates output) = do
  bt â† local (BCxt inputs gates) $ brisCkt' output
  return $ output :* bt

brisCkt' âˆ· Wire â†’ BM â„•
brisCkt' output = do
  generateGates output
  pushPrinInputData
  pushGateInputOrder
  getBitLength ^$ getWireType output

addZero âˆ· BM ()
addZero = pushGates null 1 $ single $ XorBG (ConstBW False) (ConstBW False) ZeroBW

generateGates âˆ· Wire â†’ BM ()
generateGates lw = do
  done â† isDone lw
  case done of
    True â†’ skip
    False â†’ do
      gateO â† lookupGate lw
      case gateO of
        Some (BaseG bv) â†’ do
          let gates = case bv of
                BoolBV b â†’ bitsToCir (ğ•Ÿ64 1) b
                NatBV _ n â†’ bitsToCir (ğ•Ÿ64 64) $ ğ•Ÿ64 n
                IntBV _ i â†’ bitsToCir (ğ•Ÿ64 64) $ elimğ‘‚ (error "Int too big") id $ intO64 i
                FltBV _ f â†’ bitsToCir (ğ•Ÿ64 64) $ (coerce_UNSAFE f âˆ· â„•64)
          pushGates (single lw) 0 gates
        Some (PrimG op ws) â†’ do
          mapM generateGates ws
          t â† getWireType lw
          gates â† case op :* t of
            PlusO :* â„¤T _   â†’ io $ parseCircuitFile "bristol/adder64.txt"
            PlusO :* ğ”½T  _  â†’ io $ parseCircuitFile "bristol/FP-add.txt"
            MinusO :* â„¤T _  â†’ io $ parseCircuitFile "bristol/sub64.txt"
            TimesO :* â„¤T _  â†’ io $ parseCircuitFile "bristol/mult64.txt"
            TimesO :* ğ”½T _  â†’ io $ parseCircuitFile "bristol/FP-mul.txt"
            DivO :* â„¤T _    â†’ io $ parseCircuitFile "bristol/divide64.txt"
            DivO :* ğ”½T _    â†’ io $ parseCircuitFile "bristol/FP-div.txt"
            SqrtO :* ğ”½T _   â†’ io $ parseCircuitFile "bristol/FP-sqrt.txt"
            LTO :* ğ”½T _     â†’ io $ parseCircuitFile "bristol/FP-lt.txt"
            FltO _ :* ğ”½T _  â†’ io $ parseCircuitFile "bristol/FP-i2f.txt"
            IntO _ :* â„¤T _  â†’ io $ parseCircuitFile "bristol/FP-f2i.txt"
            CeilO _ :* ğ”½T _ â†’ io $ parseCircuitFile "bristol/FP-ceil.txt"
            OrO :* ğ”¹T       â†’ return orCir
            AndO :* ğ”¹T      â†’ return andCir
            NotO :* ğ”¹T      â†’ return $ invCir $ getBitLength t
            CondO :* _      â†’ return $ muxCir $ getBitLength t
            EqO :* _        â†’ return $ eqCir $ getBitLength t
          pushGates (ws â§º single lw) (count gates - getBitLength t) gates
        None â†’ markDone lw -- (Input)
      markDone lw

directGates âˆ· Wire â†’ Wire â†’ â„• â†’ ğ¿ BGate
directGates win wout n = list $ map (\n' â†’ XorBG (PlugBW win n') ZeroBW (PlugBW wout n')) $ frhs [0..(n-1)]

generateInput âˆ· PrinVal â‡° (Wire â‡° Input) â†’ ğ¿ ğ”¹
generateInput inputs = concat $ map
  (\case
      AvailableI bv â†’ case bv of
        BoolBV b â†’ bitBlast (ğ•Ÿ64 1) b
        NatBV _ n â†’ bitBlast (ğ•Ÿ64 64) $ ğ•Ÿ64 n
        IntBV _ i â†’ bitBlast (ğ•Ÿ64 64) $ elimğ‘‚ (error "Int too big") id $ intO64 i
        FltBV _ f â†’ bitBlast (ğ•Ÿ64 64) $ (coerce_UNSAFE f âˆ· â„•64)
      _ â†’ null
  ) $ map snd $ concat $ map iter $ map snd $ iter inputs

pushPrinInputData âˆ· BM ()
pushPrinInputData = do
  inputs â† askL bcInputsL
  let input = generateInput inputs
  let inputOrder = getPrinInputOrder inputs
  tell $ BOut input inputOrder null 0 null

getPrinInputOrder âˆ· PrinVal â‡° (Wire â‡° Input) â†’ PrinVal â‡° ğ¿ (Wire âˆ§ â„•)
getPrinInputOrder inputs = map
  (fold null
    (\(w :* i) acc â†’ case i of
        AvailableI bv â†’ (w :* (getBitLength $ typeOfBaseVal bv)) :& acc
        UnavailableI bt â†’ (w :* (getBitLength bt)) :& acc
    )
  ) inputs

pushGateInputOrder âˆ· BM ()
pushGateInputOrder = do
  inputs â† askL bcInputsL
  gates â† askL bcGatesL
  let gatesOrder = getGateInputOrder $ Ckt inputs gates null
  tell $ BOut null null gatesOrder null null

getGateInputOrder âˆ· Ckt â†’ ğ¿ (Wire âˆ§ â„•)
getGateInputOrder ckt@(Ckt _ gates _) = list $ map
  (\case
      w :* _ â†’ w :* (getBitLength $ wireType ckt w)
  ) $ iter gates

-- Util

isDone âˆ· Wire â†’ BM ğ”¹
isDone w = (w âˆˆ) ^$ getL bsDoneL

markDone âˆ· Wire â†’ BM ()
markDone lw = do
  modifyL bsDoneL (âˆª (single lw))

lookupGate âˆ· Wire â†’ BM (ğ‘‚ Gate)
lookupGate wire = (â‹•? wire) ^$ askL bcGatesL

getWireType âˆ· Wire â†’ BM BaseType
getWireType lw = do
  inputs â† askL bcInputsL
  gates â† askL bcGatesL
  return $ cktType $ Ckt inputs gates lw

getBitLengthType âˆ· Type â†’ â„•
getBitLengthType = \case
  t1 :+: t2 â†’ 1 + (getBitLengthType t1) â© (getBitLengthType t2)
  t1 :Ã—: t2 â†’ getBitLengthType t1 + getBitLengthType t2
  BaseT bt â†’ getBitLength bt

getBitLength âˆ· BaseType â†’ â„•
getBitLength = \case
  ğ”¹T â†’ 1
  â„•T _ â†’ 64
  â„¤T _ â†’ 64
  ğ”½T _ â†’ 64

getğ¿ âˆ· â„• â†’ ğ¿ a â†’ a
getğ¿ 0 (x :& _) = x
getğ¿ n (_ :& xs) = getğ¿ (n - 1) xs
getğ¿ _ _ = error "bad"

findğ¿ âˆ· (a â†’ ğ”¹) â†’ ğ¿ a â†’ a
findğ¿ _ Nil = error "bad"
findğ¿ f (x :& _) | f x = x
findğ¿ f (_ :& xs) = findğ¿ f xs

pushGates âˆ· ğ¿ Wire â†’ â„• â†’ ğ¿ BGate â†’ BM ()
pushGates pws c gates = do
  let f = fold id (\(i :* pw) acc â†’ assignTempWire i pw âˆ˜ acc) $ withIndex pws
  tell $ BOut null null null c $ map (mapGate f) gates

nudgeMid âˆ· â„• â†’ BWire â†’ BWire
nudgeMid offset = \case
  MidBW n â†’ MidBW $ n + offset
  w â†’ w

assignTempWire âˆ· â„• â†’ Wire â†’ BWire â†’ BWire
assignTempWire old new = \case
  TempBW n o | n == old â†’ PlugBW new o
  w â†’ w

mapGate âˆ· (BWire â†’ BWire) â†’ BGate â†’ BGate
mapGate f = \case
  XorBG w1 w2 w3 â†’ XorBG (f w1) (f w2) (f w3)
  AndBG w1 w2 w3 â†’ AndBG (f w1) (f w2) (f w3)
  InvBG w1 w2 â†’ InvBG (f w1) (f w2)
  NotBG w1 w2 â†’ NotBG (f w1) (f w2)
  EqBG w1 w2 â†’ EqBG (f w1) (f w2)
  EqwBG w1 w2 â†’ EqwBG (f w1) (f w2)

bitBlast âˆ· Bitty a â‡’ Eq a â‡’ â„•64 â†’ a â†’ ğ¿ ğ”¹
bitBlast s x = map (\i â†’ bget i x) $ frhs [ğ•Ÿ64 0..(s - (ğ•Ÿ64 1))]

unBitBlast âˆ· Bitty a â‡’ Null a â‡’ ğ¿ ğ”¹ â†’ a
unBitBlast = (fold null (\(i :* b) acc â†’ if b then bset i acc else acc)) âˆ˜ withIndex

-- Circuit Generation

invCir âˆ· â„• â†’ ğ¿ BGate
invCir bl = mapOn (frhs [0..(bl - 1)]) $ \i â†’ InvBG (TempBW 0 i) (TempBW 1 i)

muxCir âˆ· â„• â†’ ğ¿ BGate
muxCir bl =
  let g = InvBG (TempBW 0 0) (MidBW 0)
      ands1 = fold null (\i acc â†’ AndBG (TempBW 0 0) (TempBW 1 i) (MidBW $ 1 + i) :& acc) $ frhs [0..(bl - 1)]
      ands2 = fold null (\i acc â†’ AndBG (MidBW 0) (TempBW 2 i) (MidBW $ 1 + bl + i) :& acc) $ frhs [0..(bl - 1)]
      xors = fold null (\i acc â†’ XorBG (MidBW $ 1 + i) (MidBW $ 1 + bl + i) (TempBW 3 i) :& acc) $ frhs [0..(bl - 1)]
  in g :& ands1 â§º ands2 â§º xors

eqCir âˆ· â„• â†’ ğ¿ BGate
eqCir 0 = undefined
eqCir 1 = frhs [XorBG (TempBW 0 0) (TempBW 1 0) (MidBW 0), InvBG (MidBW 0) (TempBW 2 0)]
eqCir 2 = undefined
eqCir bl =
  let xors = fold null (\i acc â†’ XorBG (TempBW 0 i) (TempBW 1 i) (MidBW i) :& acc) $ frhs [0..(bl - 1)]
      invs = fold null (\i acc â†’ InvBG (MidBW i) (MidBW $ i + bl) :& acc) $ frhs [0..(bl - 1)]
      fand = AndBG (MidBW bl) (MidBW $ bl + 1) (MidBW $ bl + bl)
      ands = fold null (\i acc â†’ acc â§º (single $ AndBG (MidBW $ bl + bl + i) (MidBW $ 1 + i + bl) (MidBW $ 1 + bl + bl + i))) $ frhs [0..(bl - 3)]
      land = AndBG (MidBW $ bl + bl - 1) (MidBW $ bl + bl + bl - 2) (TempBW 2 0)
  in xors â§º invs â§º single fand â§º ands â§º single land

andCir âˆ· ğ¿ BGate
andCir = single $ AndBG (TempBW 0 0) (TempBW 1 0) (TempBW 2 0)

orCir âˆ· ğ¿ BGate
orCir = frhs
  [ InvBG (TempBW 0 0) (MidBW 0)
  , InvBG (TempBW 1 0) (MidBW 1)
  , AndBG (MidBW 0) (MidBW 1) (MidBW 2)
  , InvBG (MidBW 2) (TempBW 2 0)
  ]

bitsToCir âˆ· Bitty a â‡’ Eq a â‡’ â„•64 â†’ a â†’ ğ¿ BGate
bitsToCir s n = list $ map (\(i :* b) â†’
                                 if b
                                 then InvBG ZeroBW (TempBW 0 i)
                                 else XorBG ZeroBW ZeroBW (TempBW 0 i)
                              ) $ withIndex $ bitBlast s n

---- Reading

parseCircuitFile âˆ· ğ•Š â†’ IO (ğ¿ BGate)
parseCircuitFile fileName = parseCircuit ^$ fread fileName

parseCircuit âˆ· ğ•Š â†’ ğ¿ BGate
parseCircuit contents =
  let contents' = list $ splitOnğ•Š "\n" contents
  in case contents' of
       sizes :& inputs :& outputs :& _ :& gates â†’
         let _ :& wireCount :& _ = list $ splitOnğ•Š " " sizes
             _ :& inputs' = list $ filter (not âˆ˜ isEmpty) $ splitOnğ•Š " " inputs
             _ :& outputs' = list $ filter (not âˆ˜ isEmpty) $ splitOnğ•Š " " outputs
             inputBitLengths = map readğ•Š inputs'
             outputBitLength :& _ = map readğ•Š outputs'
             wm = makeWireMap inputBitLengths outputBitLength $ readğ•Š wireCount
         in list $ map (parseGate wm) $ filter (not âˆ˜ isEmpty) gates
       _ â†’ error "bad file"

parseGate âˆ· WireMap â†’ ğ•Š â†’ BGate
parseGate wm line =
  let _ :& _ :& line' = list $ splitOnğ•Š " " line
  in case line' of
    i1 :& i2 :& o :& "XOR" :& Nil â†’ XorBG (parseWire wm i1) (parseWire wm i2) (parseWire wm o)
    i1 :& i2 :& o :& "AND" :& Nil â†’ AndBG (parseWire wm i1) (parseWire wm i2) (parseWire wm o)
    i :& o :& "INV" :& Nil â†’ InvBG (parseWire wm i) (parseWire wm o)
    i :& o :& "NOT" :& Nil â†’ NotBG (parseWire wm i) (parseWire wm o)
    i :& o :& "EQ" :& Nil â†’ EqBG (ConstBW $ readğ•Š i) (parseWire wm o)
    i :& o :& "EQW" :& Nil â†’ EqwBG (parseWire wm i) (parseWire wm o)
    _ â†’ error "bad file"

parseWire âˆ· WireMap â†’ ğ•Š â†’ BWire
parseWire wm n =
  let n' = readğ•Š n
  in lookupWireMap wm n'

lookupWireMap âˆ· WireMap â†’ â„• â†’ BWire
lookupWireMap wm n = case wm of
  (n' :* f) :& _ | n < n' â†’ f n
  (n' :* _) :& wm' â†’ lookupWireMap wm' $ n - n'
  Nil â†’ error "bad"

makeWireMap âˆ· ğ¿ â„• â†’ â„• â†’ â„• â†’ WireMap
makeWireMap ibls obl s =
  let ps' = map (\(tw :* bl) â†’ bl :* TempBW tw) $ withIndex ibls
      o = single $ obl :* TempBW (count ibls)
      mid = single $ (s - sum ibls - obl) :* MidBW
  in list $ ps' â§º mid â§º o

---- Writing

printBristol âˆ· RWireMap â†’ ğ¿ â„• â†’ â„• â†’ ğ¿ BGate â†’ ğ•Š
printBristol rwm ins ot gates =
  let wgs = showğ•Š (count @â„• gates) â§º " " â§º showğ•Š (count @â„• gates + sum ins)
--      ins' = fold (showğ•Š $ count @â„• ins) (\i acc â†’ acc â§º " " â§º showğ•Š i) ins
      ins' = (showğ•Š $ sum ins) â§º " 0"
      ot' = "1 " â§º showğ•Š ot
      gates' = concat $ map (printBGateLn rwm) gates
  in wgs â§º "\n" â§º ins' â§º "\n" â§º ot' â§º "\n\n" â§º gates'

printBGateLn âˆ· RWireMap â†’ BGate â†’ ğ•Š
printBGateLn rwm = \case
  XorBG w1 w2 w3 â†’ "2 1 " â§º printBWire rwm w1 â§º " " â§º printBWire rwm w2 â§º " " â§º printBWire rwm w3 â§º " XOR\n"
  AndBG w1 w2 w3 â†’ "2 1 " â§º printBWire rwm w1 â§º " " â§º printBWire rwm w2 â§º " " â§º printBWire rwm w3 â§º " AND\n"
  InvBG w1 w2 â†’ "1 1 " â§º printBWire rwm w1 â§º " " â§º printBWire rwm w2 â§º " INV\n"
  NotBG w1 w2 â†’ "1 1 " â§º printBWire rwm w1 â§º " " â§º printBWire rwm w2 â§º " NOT\n"
  EqBG w1 w2 â†’ "1 1 " â§º printBWire rwm w1 â§º " " â§º printBWire rwm w2 â§º " EQ\n"
  EqwBG w1 w2 â†’ "1 1 " â§º printBWire rwm w1 â§º " " â§º printBWire rwm w2 â§º " EQW\n"

printBWire âˆ· RWireMap â†’ BWire â†’ ğ•Š
printBWire (ps :* mid) = showğ•Š âˆ˜ \case
  PlugBW n o â†’ (ps â‹•! n) + o
  MidBW o â†’ mid + o
  ZeroBW â†’ mid
  ConstBW True â†’ 1
  ConstBW False â†’ 0
  TempBW _ _ â†’ error "Bad"

makeReverseWireMap âˆ· ğ¿ (Wire âˆ§ â„•) â†’ ğ¿ (Wire âˆ§ â„•) â†’ â„• â†’ â„• â†’ RWireMap
makeReverseWireMap ((w1 :* fbl) :& wbls) ((fow :* fobl) :& owbls) inputSize gatesLength =
  let ws :* bls = split wbls
      ows :* obls = split owbls
      ps = dictğ¼ $ reverse $ fold (single $ w1 :* 0) (\(w :* bl) ((w' :* l) :& acc) â†’ (w :* (bl + l)) :& (w' :* l) :& acc) $ zip ws $ fbl :& bls
      mid = sum $ fbl :& bls
      os = dictğ¼ $ reverse $ fold (single $ fow :* (inputSize + gatesLength - (sum obls + fobl))) (\(w :* bl) ((w' :* l) :& acc) â†’ (w :* (bl + l)) :& (w' :* l) :& acc) $ zip ows $ fobl :& obls
--      o = (ow â†¦ (inputSize + gatesLength - obl))
  in (ps â©Œ os) :* mid
