// LIA-MD6000 LIA-MDF6000 LIF-MD6000 LIF-MDF6000
chip CHIP0 {
	kind crosslink;
	columns {
		null, // X0
		io_s[2, quad], // X1
		io_n[60, mipi], // X2
		null, // X3
		null, // X4
		io_s[2, quad], // X5
		null, // X6
		null, // X7
		null, // X8
		null, // X9
		null, // X10
		io_s[2, quad] + pclk_drive + pclk_break, // X11
		null, // X12
		null, // X13
		null, // X14
		io_s[2, quad], // X15
		null, // X16
		null, // X17
		null, // X18
		null, // X19
		null, // X20
		// clock
		pclk_break, // X21
		null, // X22
		null, // X23
		null, // X24
		null, // X25
		io_n[61, mipi], // X26
		null, // X27
		io_s[1, quad], // X28
		null, // X29
		null, // X30
		null, // X31
		pclk_drive + pclk_break, // X32
		io_s[1, quad], // X33
		null, // X34
		null, // X35
		null, // X36
		io_s[1, quad], // X37
		null, // X38
		null, // X39
		null, // X40
		null, // X41
		io_s[1, quad] + pclk_drive + pclk_break, // X42
		null, // X43
		null, // X44
		null, // X45
		io_s[0, single], // X46
		io_s[0, single], // X47
		io_s[0, single], // X48
		io_s[0, single], // X49
		io_s[0, single], // X50
		io_s[0, single], // X51
		io_s[0, single], // X52
	}
	col_clk X21;
	rows {
		io, // Y0
		plc, // Y1
		plc, // Y2
		plc, // Y3
		plc, // Y4
		plc, // Y5
		plc, // Y6
		plc, // Y7
		// clock
		ebr, // Y8
		plc, // Y9
		plc, // Y10
		plc, // Y11
		plc, // Y12
		plc, // Y13
		plc, // Y14
		plc, // Y15
		io, // Y16
	}
	row_clk Y8;
	special_loc PLL_SE0 = D0X23Y0;
	special_loc PCLK_IN_S0 = D0X5Y0;
	special_loc PCLK_IN_S1 = D0X33Y0;
	special_loc CONFIG = D0X49Y0;
	special_loc BC1 = D0X41Y0;
	special_loc BC2 = D0X10Y0;
	special_loc OSC = D0X26Y0;
	special_loc PMU = D0X52Y0;
	special_io CLOCK_S0 = IOB_S15_0;
	special_io CLOCK_S1 = IOB_S15_2;
	special_io CLOCK_S2 = IOB_S28_0;
	special_io CLOCK_S3 = IOB_S28_2;
	special_io CLOCK_S4 = IOB_S46_0;
	special_io CLOCK_S5 = IOB_S47_0;
	special_io PLL_IN0_SE0 = IOB_S11_0;
	special_io CS_N = IOB_S51_0;
	special_io D0 = IOB_S49_0;
	special_io D1 = IOB_S50_0;
	special_io D2 = IOB_S46_0;
	special_io D3 = IOB_S47_0;
	special_io CCLK = IOB_S52_0;
	special_io PMU_WAKEUP_N = IOB_S48_0;
	special_io MIPI_CLK_W = IOB_S1_2;
	special_io MIPI_CLK_E = IOB_S33_2;
}

// LIA-MD6000-WLCSP36 LIF-MD6000-WLCSP36
bond BOND0 {
	kind single;
	pin A1 = MIPI_N26_GNDMU;
	pin A2 = MIPI_N26_VCCMU;
	pin A3 = MIPI_N26_DATA_P2;
	pin A4 = MIPI_N26_DATA_N2;
	pin A5 = VPP;
	pin A6 = IOB_S1_2;
	pin B1 = MIPI_N26_DATA_P0;
	pin B2 = MIPI_N26_DATA_P1;
	pin B3 = MIPI_N26_DATA_P3;
	pin B4 = MIPI_N26_DATA_N3;
	pin B5 = IOB_S15_3;
	pin B6 = IOB_S1_3;
	pin C1 = MIPI_N26_DATA_N0;
	pin C2 = MIPI_N26_DATA_N1;
	pin C3 = IOB_S51_0;
	pin C4 = VCCINT;
	pin C5 = IOB_S15_2;
	pin C6 = GND;
	pin D1 = MIPI_N26_CLK_P;
	pin D2 = IOB_S47_0;
	pin D3 = IOB_S46_0;
	pin D4 = PROG_B;
	pin D5 = IOB_S15_1;
	pin D6 = IOB_S5_1;
	pin E1 = MIPI_N26_CLK_N;
	pin E2 = VCCIO0;
	pin E3 = GND;
	pin E4 = IOB_S49_0;
	pin E5 = IOB_S15_0;
	pin E6 = IOB_S5_0;
	pin F1 = IOB_S50_0;
	pin F2 = IOB_S48_0_CDONE;
	pin F3 = IOB_S52_0;
	pin F4 = IOB_S11_0;
	pin F5 = IOB_S11_1;
	pin F6 = VCCIO2;
}

// LIA-MD6000-UCFBGA64 LIF-MD6000-UCFBGA64
bond BOND1 {
	kind single;
	pin A1 = MIPI_N26_CLK_P;
	pin A2 = MIPI_N26_CLK_N;
	pin A3 = MIPI_N26_DATA_P3;
	pin A4 = MIPI_N26_DATA_N3;
	pin A5 = MIPI_N2_DATA_N2;
	pin A6 = MIPI_N2_DATA_P0;
	pin A7 = MIPI_N2_CLK_P;
	pin A8 = MIPI_N2_CLK_N;
	pin B1 = MIPI_N26_DATA_P2;
	pin B2 = MIPI_N26_DATA_N2;
	pin B3 = MIPI_N26_DATA_P1;
	pin B4 = MIPI_N26_DATA_N1;
	pin B5 = MIPI_N2_DATA_P2;
	pin B6 = MIPI_N2_DATA_N0;
	pin B7 = MIPI_N2_DATA_P3;
	pin B8 = MIPI_N2_DATA_N3;
	pin C1 = MIPI_N26_DATA_P0;
	pin C2 = MIPI_N26_DATA_N0;
	pin C3 = IOB_S46_0;
	pin C4 = MIPI_COMMON_VCCPLL;
	pin C5 = MIPI_COMMON_VCC;
	pin C6 = MIPI_COMMON_GND;
	pin C7 = MIPI_N2_DATA_P1;
	pin C8 = MIPI_N2_DATA_N1;
	pin D1 = IOB_S33_1;
	pin D2 = IOB_S33_0;
	pin D3 = IOB_S51_0;
	pin D4 = GND;
	pin D5 = VCCINT;
	pin D6 = VPP;
	pin D7 = IOB_S15_0;
	pin D8 = IOB_S11_0;
	pin E1 = IOB_S50_0;
	pin E2 = PROG_B;
	pin E3 = IOB_S47_0;
	pin E4 = VCCINT;
	pin E5 = GND;
	pin E6 = VCCIO2;
	pin E7 = IOB_S15_1;
	pin E8 = IOB_S11_1;
	pin F1 = IOB_S52_0;
	pin F2 = IOB_S49_0;
	pin F3 = VCCIO0;
	pin F4 = VCCIO1;
	pin F5 = GND;
	pin F6 = VCCIO2;
	pin F7 = IOB_S5_0;
	pin F8 = IOB_S5_1;
	pin G1 = IOB_S37_3;
	pin G2 = IOB_S37_2;
	pin G3 = IOB_S48_0;
	pin G4 = VCCPLL_ALL;
	pin G5 = IOB_S28_1;
	pin G6 = IOB_S28_0;
	pin G7 = IOB_S1_3;
	pin G8 = IOB_S1_2;
	pin H1 = IOB_S33_3;
	pin H2 = IOB_S33_2;
	pin H3 = IOB_S28_2;
	pin H4 = IOB_S28_3;
	pin H5 = IOB_S15_3;
	pin H6 = IOB_S15_2;
	pin H7 = IOB_S11_3;
	pin H8 = IOB_S11_2;
	pin CDONE_PB49 = DONE;
}

// LIA-MD6000-CKFBGA80 LIA-MD6000-CTFBGA80 LIA-MDF6000-CKFBGA80 LIF-MD6000-CKFBGA80 LIF-MD6000-CTFBGA80 LIF-MDF6000-CKFBGA80
bond BOND2 {
	kind single;
	pin A1 = MIPI_N26_DATA_N2;
	pin A2 = MIPI_N26_DATA_N0;
	pin A3 = MIPI_N26_CLK_N;
	pin A4 = MIPI_N26_DATA_N1;
	pin A5 = MIPI_N26_DATA_N3;
	pin A6 = MIPI_N2_DATA_N2;
	pin A7 = MIPI_N2_DATA_N0;
	pin A8 = MIPI_N2_CLK_N;
	pin A9 = MIPI_N2_DATA_N1;
	pin A10 = MIPI_N2_DATA_N3;
	pin B1 = MIPI_N26_DATA_P2;
	pin B2 = MIPI_N26_DATA_P0;
	pin B3 = MIPI_N26_CLK_P;
	pin B4 = MIPI_N26_DATA_P1;
	pin B5 = MIPI_N26_DATA_P3;
	pin B6 = MIPI_N2_DATA_P2;
	pin B7 = MIPI_N2_DATA_P0;
	pin B8 = MIPI_N2_CLK_P;
	pin B9 = MIPI_N2_DATA_P1;
	pin B10 = MIPI_N2_DATA_P3;
	pin C1 = GND;
	pin C2 = MIPI_N26_GND;
	pin C9 = MIPI_N2_GND;
	pin C10 = GND;
	pin D1 = IOB_S47_0;
	pin D2 = MIPI_N26_VCCPLL;
	pin D4 = MIPI_N26_VCC;
	pin D5 = VPP;
	pin D6 = MIPI_COMMON_GNDPLL;
	pin D7 = MIPI_N2_VCCPLL;
	pin D9 = IOB_S15_0;
	pin D10 = IOB_S15_1;
	pin E1 = IOB_S33_0;
	pin E2 = IOB_S33_1;
	pin E4 = VCCINT;
	pin E5 = GND;
	pin E6 = VCCINT;
	pin E7 = MIPI_N2_VCC;
	pin E9 = IOB_S11_0;
	pin E10 = IOB_S11_1;
	pin F1 = IOB_S37_0;
	pin F2 = IOB_S37_1;
	pin F4 = VCCIO0;
	pin F5 = VCCIO1;
	pin F6 = VCCIO2;
	pin F7 = VCCIO2;
	pin F9 = IOB_S5_0;
	pin F10 = IOB_S5_1;
	pin G1 = IOB_S49_0;
	pin G2 = GND;
	pin G4 = VCCIO1;
	pin G5 = GND;
	pin G6 = VCCPLL_ALL;
	pin G7 = GNDPLL_ALL;
	pin G9 = IOB_S1_0;
	pin G10 = IOB_S1_1;
	pin H1 = IOB_S51_0;
	pin H2 = PROG_B;
	pin H9 = IOB_S1_3;
	pin H10 = IOB_S1_2;
	pin J1 = IOB_S52_0;
	pin J2 = IOB_S48_0_CDONE;
	pin J3 = IOB_S42_3;
	pin J4 = IOB_S37_3;
	pin J5 = IOB_S33_3;
	pin J6 = IOB_S28_3;
	pin J7 = IOB_S28_0;
	pin J8 = IOB_S15_3;
	pin J9 = IOB_S5_3;
	pin J10 = IOB_S5_2;
	pin K1 = IOB_S50_0;
	pin K2 = IOB_S46_0;
	pin K3 = IOB_S42_2;
	pin K4 = IOB_S37_2;
	pin K5 = IOB_S33_2;
	pin K6 = IOB_S28_2;
	pin K7 = IOB_S28_1;
	pin K8 = IOB_S15_2;
	pin K9 = IOB_S11_3;
	pin K10 = IOB_S11_2;
}

// LIA-MD6000-CSFBGA81 LIF-MD6000-CSFBGA81
bond BOND3 {
	kind single;
	pin A1 = MIPI_N26_CLK_P;
	pin A2 = MIPI_N26_CLK_N;
	pin A3 = MIPI_N26_DATA_P1;
	pin A4 = MIPI_N26_DATA_P3;
	pin A5 = MIPI_N26_VCC;
	pin A6 = MIPI_N2_DATA_N2;
	pin A7 = MIPI_N2_DATA_N0;
	pin A8 = MIPI_N2_CLK_P;
	pin A9 = MIPI_N2_CLK_N;
	pin B1 = MIPI_N26_DATA_P0;
	pin B2 = MIPI_N26_DATA_N0;
	pin B3 = MIPI_N26_DATA_N1;
	pin B4 = MIPI_N26_DATA_N3;
	pin B5 = MIPI_COMMON_GNDPLL;
	pin B6 = MIPI_N2_DATA_P2;
	pin B7 = MIPI_N2_DATA_P0;
	pin B8 = MIPI_N2_DATA_P1;
	pin B9 = MIPI_N2_DATA_N1;
	pin C1 = MIPI_N26_DATA_P2;
	pin C2 = MIPI_N26_DATA_N2;
	pin C3 = MIPI_N26_GND;
	pin C4 = MIPI_N26_VCCPLL;
	pin C5 = GND;
	pin C6 = MIPI_N2_VCCPLL;
	pin C7 = MIPI_N2_GND;
	pin C8 = MIPI_N2_DATA_P3;
	pin C9 = MIPI_N2_DATA_N3;
	pin D1 = IOB_S33_0;
	pin D2 = IOB_S33_1;
	pin D3 = MIPI_N26_VCC;
	pin D4 = GND;
	pin D5 = VPP;
	pin D6 = GND;
	pin D7 = MIPI_N2_VCC;
	pin D8 = IOB_S15_1;
	pin D9 = IOB_S15_0;
	pin E1 = IOB_S37_0;
	pin E2 = IOB_S37_1;
	pin E3 = VCCINT;
	pin E4 = VCCINT;
	pin E5 = GND;
	pin E6 = VCCIO2;
	pin E7 = IOB_S11_1;
	pin E8 = IOB_S5_1;
	pin E9 = IOB_S5_0;
	pin F1 = IOB_S49_0;
	pin F2 = IOB_S47_0;
	pin F3 = VCCIO1;
	pin F4 = GND;
	pin F5 = GNDPLL_ALL;
	pin F6 = VCCIO2;
	pin F7 = IOB_S11_0;
	pin F8 = IOB_S1_1;
	pin F9 = IOB_S1_0;
	pin G1 = IOB_S51_0;
	pin G2 = PROG_B;
	pin G3 = VCCIO0;
	pin G4 = VCCIO1;
	pin G5 = VCCPLL_ALL;
	pin G6 = IOB_S28_1;
	pin G7 = IOB_S28_0;
	pin G8 = IOB_S1_3;
	pin G9 = IOB_S1_2;
	pin H1 = IOB_S52_0;
	pin H2 = IOB_S48_0_CDONE;
	pin H3 = IOB_S42_3;
	pin H4 = IOB_S37_3;
	pin H5 = IOB_S33_3;
	pin H6 = IOB_S28_3;
	pin H7 = IOB_S15_3;
	pin H8 = IOB_S5_3;
	pin H9 = IOB_S5_2;
	pin J1 = IOB_S50_0;
	pin J2 = IOB_S46_0;
	pin J3 = IOB_S42_2;
	pin J4 = IOB_S37_2;
	pin J5 = IOB_S33_2;
	pin J6 = IOB_S28_2;
	pin J7 = IOB_S15_2;
	pin J8 = IOB_S11_3;
	pin J9 = IOB_S11_2;
}

// LIA-MDF6000-UCFBGA64 LIF-MDF6000-UCFBGA64
bond BOND4 {
	kind single;
	pin A1 = MIPI_N26_CLK_P;
	pin A2 = MIPI_N26_CLK_N;
	pin A3 = MIPI_N26_DATA_P3;
	pin A4 = MIPI_N26_DATA_N3;
	pin A5 = MIPI_N2_DATA_N2;
	pin A6 = MIPI_N2_DATA_P0;
	pin A7 = MIPI_N2_CLK_P;
	pin A8 = MIPI_N2_CLK_N;
	pin B1 = MIPI_N26_DATA_P2;
	pin B2 = MIPI_N26_DATA_N2;
	pin B3 = MIPI_N26_DATA_P1;
	pin B4 = MIPI_N26_DATA_N1;
	pin B5 = MIPI_N2_DATA_P2;
	pin B6 = MIPI_N2_DATA_N0;
	pin B7 = MIPI_N2_DATA_P3;
	pin B8 = MIPI_N2_DATA_N3;
	pin C1 = MIPI_N26_DATA_P0;
	pin C2 = MIPI_N26_DATA_N0;
	pin C3 = IOB_S46_0;
	pin C4 = MIPI_COMMON_VCCPLL;
	pin C5 = MIPI_COMMON_VCC;
	pin C6 = MIPI_COMMON_GND;
	pin C7 = MIPI_N2_DATA_P1;
	pin C8 = MIPI_N2_DATA_N1;
	pin D1 = IOB_S33_1;
	pin D2 = IOB_S33_0;
	pin D3 = IOB_S51_0;
	pin D4 = GND;
	pin D5 = VCCINT;
	pin D6 = VPP;
	pin D7 = IOB_S15_0;
	pin D8 = IOB_S11_0;
	pin E1 = IOB_S50_0;
	pin E2 = PROG_B;
	pin E3 = IOB_S47_0;
	pin E4 = VCCINT;
	pin E5 = GND;
	pin E6 = VCCIO2;
	pin E7 = IOB_S15_1;
	pin E8 = IOB_S11_1;
	pin F1 = IOB_S52_0;
	pin F2 = IOB_S49_0;
	pin F3 = VCCIO0;
	pin F4 = VCCIO1;
	pin F5 = GND;
	pin F6 = VCCIO2;
	pin F7 = IOB_S5_0;
	pin F8 = IOB_S5_1;
	pin G1 = IOB_S37_3;
	pin G2 = IOB_S37_2;
	pin G3 = IOB_S48_0_CDONE;
	pin G4 = VCCPLL_ALL;
	pin G5 = IOB_S28_1;
	pin G6 = IOB_S28_0;
	pin G7 = IOB_S1_3;
	pin G8 = IOB_S1_2;
	pin H1 = IOB_S33_3;
	pin H2 = IOB_S33_2;
	pin H3 = IOB_S28_2;
	pin H4 = IOB_S28_3;
	pin H5 = IOB_S15_3;
	pin H6 = IOB_S15_2;
	pin H7 = IOB_S11_3;
	pin H8 = IOB_S11_2;
}

// LIA-MDF6000-CSFBGA81 LIF-MDF6000-CSFBGA81
bond BOND5 {
	kind single;
}

device LIA-MD6000 {
	chip CHIP0;
	bond WLCSP36 = BOND0;
	bond UCFBGA64 = BOND1;
	bond CKFBGA80 = BOND2;
	bond CTFBGA80 = BOND2;
	bond CSFBGA81 = BOND3;
	speed 6;
	combo WLCSP36 6;
	combo UCFBGA64 6;
	combo CKFBGA80 6;
	combo CTFBGA80 6;
	combo CSFBGA81 6;
}

device LIA-MDF6000 {
	chip CHIP0;
	bond UCFBGA64 = BOND4;
	bond CKFBGA80 = BOND2;
	bond CSFBGA81 = BOND5;
	speed 6;
	combo UCFBGA64 6;
	combo CKFBGA80 6;
	combo CSFBGA81 6;
}

device LIF-MD6000 {
	chip CHIP0;
	bond WLCSP36 = BOND0;
	bond UCFBGA64 = BOND1;
	bond CKFBGA80 = BOND2;
	bond CTFBGA80 = BOND2;
	bond CSFBGA81 = BOND3;
	speed 6;
	combo WLCSP36 6;
	combo UCFBGA64 6;
	combo CKFBGA80 6;
	combo CTFBGA80 6;
	combo CSFBGA81 6;
}

device LIF-MDF6000 {
	chip CHIP0;
	bond UCFBGA64 = BOND4;
	bond CKFBGA80 = BOND2;
	bond CSFBGA81 = BOND5;
	speed 6;
	combo UCFBGA64 6;
	combo CKFBGA80 6;
	combo CSFBGA81 6;
}

intdb {
	region_slot PCLK0;
	region_slot PCLK1;
	region_slot PCLK2;
	region_slot PCLK3;
	region_slot SCLK0;
	region_slot SCLK1;
	region_slot SCLK2;
	region_slot SCLK3;
	region_slot VSDCLK;
	wire TIE0: tie 0;
	wire TIE1: tie 1;
	wire X0_W0: mux;
	wire X0_W1: mux;
	wire X0_E0: mux;
	wire X0_E1: mux;
	wire X0_S0: mux;
	wire X0_S1: mux;
	wire X0_N0: mux;
	wire X0_N1: mux;
	wire X1_W0_0: mux;
	wire X1_W0_1: branch E;
	wire X1_W1_0: mux;
	wire X1_W1_1: branch E;
	wire X1_E0_0: mux;
	wire X1_E0_1: branch W;
	wire X1_E1_0: mux;
	wire X1_E1_1: branch W;
	wire X1_S0_0: mux;
	wire X1_S0_1: branch N;
	wire X1_S1_0: mux;
	wire X1_S1_1: branch N;
	wire X1_N0_0: mux;
	wire X1_N0_1: branch S;
	wire X1_N1_0: mux;
	wire X1_N1_1: branch S;
	wire X2_W0_0: mux;
	wire X2_W0_1: branch E;
	wire X2_W0_2: branch E;
	wire X2_W1_0: mux;
	wire X2_W1_1: branch E;
	wire X2_W1_2: branch E;
	wire X2_W2_0: mux;
	wire X2_W2_1: branch E;
	wire X2_W2_2: branch E;
	wire X2_W3_0: mux;
	wire X2_W3_1: branch E;
	wire X2_W3_2: branch E;
	wire X2_W4_0: mux;
	wire X2_W4_1: branch E;
	wire X2_W4_2: branch E;
	wire X2_W5_0: mux;
	wire X2_W5_1: branch E;
	wire X2_W5_2: branch E;
	wire X2_W6_0: mux;
	wire X2_W6_1: branch E;
	wire X2_W6_2: branch E;
	wire X2_W7_0: mux;
	wire X2_W7_1: branch E;
	wire X2_W7_2: branch E;
	wire X2_E0_0: mux;
	wire X2_E0_1: branch W;
	wire X2_E0_2: branch W;
	wire X2_E1_0: mux;
	wire X2_E1_1: branch W;
	wire X2_E1_2: branch W;
	wire X2_E2_0: mux;
	wire X2_E2_1: branch W;
	wire X2_E2_2: branch W;
	wire X2_E3_0: mux;
	wire X2_E3_1: branch W;
	wire X2_E3_2: branch W;
	wire X2_E4_0: mux;
	wire X2_E4_1: branch W;
	wire X2_E4_2: branch W;
	wire X2_E5_0: mux;
	wire X2_E5_1: branch W;
	wire X2_E5_2: branch W;
	wire X2_E6_0: mux;
	wire X2_E6_1: branch W;
	wire X2_E6_2: branch W;
	wire X2_E7_0: mux;
	wire X2_E7_1: branch W;
	wire X2_E7_2: branch W;
	wire X2_S0_0: mux;
	wire X2_S0_1: branch N;
	wire X2_S0_2: branch N;
	wire X2_S1_0: mux;
	wire X2_S1_1: branch N;
	wire X2_S1_2: branch N;
	wire X2_S2_0: mux;
	wire X2_S2_1: branch N;
	wire X2_S2_2: branch N;
	wire X2_S3_0: mux;
	wire X2_S3_1: branch N;
	wire X2_S3_2: branch N;
	wire X2_S4_0: mux;
	wire X2_S4_1: branch N;
	wire X2_S4_2: branch N;
	wire X2_S5_0: mux;
	wire X2_S5_1: branch N;
	wire X2_S5_2: branch N;
	wire X2_S6_0: mux;
	wire X2_S6_1: branch N;
	wire X2_S6_2: branch N;
	wire X2_S7_0: mux;
	wire X2_S7_1: branch N;
	wire X2_S7_2: branch N;
	wire X2_N0_0: mux;
	wire X2_N0_1: branch S;
	wire X2_N0_2: branch S;
	wire X2_N1_0: mux;
	wire X2_N1_1: branch S;
	wire X2_N1_2: branch S;
	wire X2_N2_0: mux;
	wire X2_N2_1: branch S;
	wire X2_N2_2: branch S;
	wire X2_N3_0: mux;
	wire X2_N3_1: branch S;
	wire X2_N3_2: branch S;
	wire X2_N4_0: mux;
	wire X2_N4_1: branch S;
	wire X2_N4_2: branch S;
	wire X2_N5_0: mux;
	wire X2_N5_1: branch S;
	wire X2_N5_2: branch S;
	wire X2_N6_0: mux;
	wire X2_N6_1: branch S;
	wire X2_N6_2: branch S;
	wire X2_N7_0: mux;
	wire X2_N7_1: branch S;
	wire X2_N7_2: branch S;
	wire X6_W0_0: mux;
	wire X6_W0_1: branch E;
	wire X6_W0_2: branch E;
	wire X6_W0_3: branch E;
	wire X6_W0_4: branch E;
	wire X6_W0_5: branch E;
	wire X6_W0_6: branch E;
	wire X6_W1_0: mux;
	wire X6_W1_1: branch E;
	wire X6_W1_2: branch E;
	wire X6_W1_3: branch E;
	wire X6_W1_4: branch E;
	wire X6_W1_5: branch E;
	wire X6_W1_6: branch E;
	wire X6_W2_0: mux;
	wire X6_W2_1: branch E;
	wire X6_W2_2: branch E;
	wire X6_W2_3: branch E;
	wire X6_W2_4: branch E;
	wire X6_W2_5: branch E;
	wire X6_W2_6: branch E;
	wire X6_W3_0: mux;
	wire X6_W3_1: branch E;
	wire X6_W3_2: branch E;
	wire X6_W3_3: branch E;
	wire X6_W3_4: branch E;
	wire X6_W3_5: branch E;
	wire X6_W3_6: branch E;
	wire X6_E0_0: mux;
	wire X6_E0_1: branch W;
	wire X6_E0_2: branch W;
	wire X6_E0_3: branch W;
	wire X6_E0_4: branch W;
	wire X6_E0_5: branch W;
	wire X6_E0_6: branch W;
	wire X6_E1_0: mux;
	wire X6_E1_1: branch W;
	wire X6_E1_2: branch W;
	wire X6_E1_3: branch W;
	wire X6_E1_4: branch W;
	wire X6_E1_5: branch W;
	wire X6_E1_6: branch W;
	wire X6_E2_0: mux;
	wire X6_E2_1: branch W;
	wire X6_E2_2: branch W;
	wire X6_E2_3: branch W;
	wire X6_E2_4: branch W;
	wire X6_E2_5: branch W;
	wire X6_E2_6: branch W;
	wire X6_E3_0: mux;
	wire X6_E3_1: branch W;
	wire X6_E3_2: branch W;
	wire X6_E3_3: branch W;
	wire X6_E3_4: branch W;
	wire X6_E3_5: branch W;
	wire X6_E3_6: branch W;
	wire X6_S0_0: mux;
	wire X6_S0_1: branch N;
	wire X6_S0_2: branch N;
	wire X6_S0_3: branch N;
	wire X6_S0_4: branch N;
	wire X6_S0_5: branch N;
	wire X6_S0_6: branch N;
	wire X6_S1_0: mux;
	wire X6_S1_1: branch N;
	wire X6_S1_2: branch N;
	wire X6_S1_3: branch N;
	wire X6_S1_4: branch N;
	wire X6_S1_5: branch N;
	wire X6_S1_6: branch N;
	wire X6_S2_0: mux;
	wire X6_S2_1: branch N;
	wire X6_S2_2: branch N;
	wire X6_S2_3: branch N;
	wire X6_S2_4: branch N;
	wire X6_S2_5: branch N;
	wire X6_S2_6: branch N;
	wire X6_S3_0: mux;
	wire X6_S3_1: branch N;
	wire X6_S3_2: branch N;
	wire X6_S3_3: branch N;
	wire X6_S3_4: branch N;
	wire X6_S3_5: branch N;
	wire X6_S3_6: branch N;
	wire X6_N0_0: mux;
	wire X6_N0_1: branch S;
	wire X6_N0_2: branch S;
	wire X6_N0_3: branch S;
	wire X6_N0_4: branch S;
	wire X6_N0_5: branch S;
	wire X6_N0_6: branch S;
	wire X6_N1_0: mux;
	wire X6_N1_1: branch S;
	wire X6_N1_2: branch S;
	wire X6_N1_3: branch S;
	wire X6_N1_4: branch S;
	wire X6_N1_5: branch S;
	wire X6_N1_6: branch S;
	wire X6_N2_0: mux;
	wire X6_N2_1: branch S;
	wire X6_N2_2: branch S;
	wire X6_N2_3: branch S;
	wire X6_N2_4: branch S;
	wire X6_N2_5: branch S;
	wire X6_N2_6: branch S;
	wire X6_N3_0: mux;
	wire X6_N3_1: branch S;
	wire X6_N3_2: branch S;
	wire X6_N3_3: branch S;
	wire X6_N3_4: branch S;
	wire X6_N3_5: branch S;
	wire X6_N3_6: branch S;
	wire PCLK0: regional PCLK0;
	wire PCLK1: regional PCLK0;
	wire PCLK2: regional PCLK0;
	wire PCLK3: regional PCLK0;
	wire PCLK4: regional PCLK0;
	wire PCLK5: regional PCLK0;
	wire PCLK6: regional PCLK0;
	wire PCLK7: regional PCLK0;
	wire IMUX_A0: mux;
	wire IMUX_A1: mux;
	wire IMUX_A2: mux;
	wire IMUX_A3: mux;
	wire IMUX_A4: mux;
	wire IMUX_A5: mux;
	wire IMUX_A6: mux;
	wire IMUX_A7: mux;
	wire IMUX_B0: mux;
	wire IMUX_B1: mux;
	wire IMUX_B2: mux;
	wire IMUX_B3: mux;
	wire IMUX_B4: mux;
	wire IMUX_B5: mux;
	wire IMUX_B6: mux;
	wire IMUX_B7: mux;
	wire IMUX_C0: mux;
	wire IMUX_C1: mux;
	wire IMUX_C2: mux;
	wire IMUX_C3: mux;
	wire IMUX_C4: mux;
	wire IMUX_C5: mux;
	wire IMUX_C6: mux;
	wire IMUX_C7: mux;
	wire IMUX_D0: mux;
	wire IMUX_D1: mux;
	wire IMUX_D2: mux;
	wire IMUX_D3: mux;
	wire IMUX_D4: mux;
	wire IMUX_D5: mux;
	wire IMUX_D6: mux;
	wire IMUX_D7: mux;
	wire IMUX_M0: mux;
	wire IMUX_M1: mux;
	wire IMUX_M2: mux;
	wire IMUX_M3: mux;
	wire IMUX_M4: mux;
	wire IMUX_M5: mux;
	wire IMUX_M6: mux;
	wire IMUX_M7: mux;
	wire IMUX_CLK0: mux;
	wire IMUX_CLK1: mux;
	wire IMUX_LSR0: mux;
	wire IMUX_LSR1: mux;
	wire IMUX_MUXCLK0: mux;
	wire IMUX_MUXCLK1: mux;
	wire IMUX_MUXCLK2: mux;
	wire IMUX_MUXCLK3: mux;
	wire IMUX_MUXLSR0: mux;
	wire IMUX_MUXLSR1: mux;
	wire IMUX_MUXLSR2: mux;
	wire IMUX_MUXLSR3: mux;
	wire IMUX_CE0: mux;
	wire IMUX_CE1: mux;
	wire IMUX_CE2: mux;
	wire IMUX_CE3: mux;
	wire OUT_F0: bel;
	wire OUT_F1: bel;
	wire OUT_F2: bel;
	wire OUT_F3: bel;
	wire OUT_F3_W: branch E;
	wire OUT_F4: bel;
	wire OUT_F5: bel;
	wire OUT_F6: bel;
	wire OUT_F7: bel;
	wire OUT_Q0: bel;
	wire OUT_Q1: bel;
	wire OUT_Q2: bel;
	wire OUT_Q3: bel;
	wire OUT_Q4: bel;
	wire OUT_Q5: bel;
	wire OUT_Q6: bel;
	wire OUT_Q7: bel;
	wire OUT_TI0: bel;
	wire OUT_TI1: bel;
	wire OUT_TI2: bel;
	wire OUT_TI3: bel;
	wire OUT_TI4: bel;
	wire OUT_TI5: bel;
	wire OUT_TI6: bel;
	wire OUT_TI7: bel;
	wire OUT_TI8: bel;
	wire OUT_TI9: bel;
	wire OUT_TI10: bel;
	wire OUT_TI11: bel;

	tile_slot INT {
		bel_slot INT: legacy;

		tile_class INT_PLC {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_W0_0 = X6_W1_6 | X6_E1_6 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W1_0 = X6_W3_6 | X6_E3_6 | PCLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_E0_6 | PCLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E1_0 = X6_W2_6 | X6_E2_6 | PCLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S1_6 | X6_N1_6 | PCLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S1_0 = X6_S3_6 | X6_N3_6 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_N0_6 | PCLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N1_0 = X6_S2_6 | X6_N2_6 | PCLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_W6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W4_2 | X2_W7_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W5_2 | X2_W6_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E3_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S4_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S5_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q7;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q6;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N0_0 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W1_0 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_CLK0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CLK1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK2 | PCLK3 | PCLK6 | PCLK7;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK2 | PCLK3 | PCLK6 | PCLK7;
				mux IMUX_MUXCLK0 = IMUX_CLK0 | IMUX_CLK1;
				mux IMUX_MUXCLK1 = IMUX_CLK0 | IMUX_CLK1;
				mux IMUX_MUXCLK2 = IMUX_CLK0 | IMUX_CLK1;
				mux IMUX_MUXCLK3 = IMUX_CLK0 | IMUX_CLK1;
				mux IMUX_MUXLSR0 = IMUX_LSR0 | IMUX_LSR1;
				mux IMUX_MUXLSR1 = IMUX_LSR0 | IMUX_LSR1;
				mux IMUX_MUXLSR2 = IMUX_LSR0 | IMUX_LSR1;
				mux IMUX_MUXLSR3 = IMUX_LSR0 | IMUX_LSR1;
				mux IMUX_CE0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CE1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CE2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CE3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
			}
		}

		tile_class INT_IO_S {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_W0_0 = X6_W1_6 | X6_E1_6 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W1_0 = X6_W3_6 | X6_E3_6 | PCLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_E0_6 | PCLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E1_0 = X6_W2_6 | X6_E2_6 | PCLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S1_6 | X6_N1_6 | PCLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S1_0 = X6_S3_6 | X6_N3_6 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_N0_6 | PCLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N1_0 = X6_S2_6 | X6_N2_6 | PCLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_W6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W4_2 | X2_W7_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W5_2 | X2_W6_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E3_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S4_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S5_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q7;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q6;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N0_0 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W1_0 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_CLK0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CLK1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK2 | PCLK3 | PCLK6 | PCLK7;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK2 | PCLK3 | PCLK6 | PCLK7;
				mux IMUX_CE0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CE1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CE2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CE3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
			}
		}

		tile_class INT_IO_N {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_W0_0 = X6_W1_6 | X6_E1_6 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W1_0 = X6_W3_6 | X6_E3_6 | PCLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_E0_6 | PCLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E1_0 = X6_W2_6 | X6_E2_6 | PCLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S1_6 | X6_N1_6 | PCLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S1_0 = X6_S3_6 | X6_N3_6 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_N0_6 | PCLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N1_0 = X6_S2_6 | X6_N2_6 | PCLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_W6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W4_2 | X2_W7_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W5_2 | X2_W6_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E3_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S4_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S5_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q7;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q6;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N0_0 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W1_0 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_CLK0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CLK1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK2 | PCLK3 | PCLK6 | PCLK7;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK2 | PCLK3 | PCLK6 | PCLK7;
				mux IMUX_CE0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CE1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CE2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CE3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
			}
		}

		tile_class INT_EBR {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_W1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X0_E0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_E1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_S0 = X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X0_S1 = X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X0_N0 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X1_W0_0 = X6_W1_6 | X6_E1_6 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_W1_0 = X6_W3_6 | X6_E3_6 | PCLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E0_0 = X6_W0_6 | X6_E0_6 | PCLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_E1_0 = X6_W2_6 | X6_E2_6 | PCLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S0_0 = X6_S1_6 | X6_N1_6 | PCLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_S1_0 = X6_S3_6 | X6_N3_6 | PCLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N0_0 = X6_S0_6 | X6_N0_6 | PCLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X1_N1_0 = X6_S2_6 | X6_N2_6 | PCLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7;
				mux X2_W0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X2_W7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_W3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_W4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W1_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_W6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W3_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_W7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E0_2 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_E3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E2_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_E4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E1_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_E6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E3_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_E7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S0_2 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S2_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_S4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S1_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S4_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_S6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S3_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_S7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S6_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N5_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N0_2 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F0 | OUT_F2 | OUT_Q0 | OUT_Q2;
				mux X2_N3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N2_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F1 | OUT_F3 | OUT_Q1 | OUT_Q3;
				mux X2_N4_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N1_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N5_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N4_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X2_N6_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N3_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F4 | OUT_F6 | OUT_Q4 | OUT_Q6;
				mux X2_N7_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N6_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F5 | OUT_F7 | OUT_Q5 | OUT_Q7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W3_2 | X6_W0_6 | X6_W3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_W1_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W1_2 | X2_W2_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_W2_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W4_2 | X2_W7_2 | X6_W1_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_W3_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W5_2 | X2_W6_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_E0_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E3_2 | X6_E0_6 | X6_E3_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_E1_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E1_2 | X2_E2_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E4_2 | X2_E7_2 | X6_E1_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_E3_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E5_2 | X2_E6_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X2_S3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_S1_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S1_2 | X2_S2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S4_2 | X2_S7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S1_6 | X6_S2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S5_2 | X2_S6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N0_2 | X2_N3_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N3_6 | OUT_F0 | OUT_F3 | OUT_Q0 | OUT_Q3;
				mux X6_N1_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N1_2 | X2_N2_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_Q2;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N4_2 | X2_N7_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N1_6 | X6_N2_6 | OUT_F4 | OUT_F7 | OUT_Q4 | OUT_Q7;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N5_2 | X2_N6_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F5 | OUT_F6 | OUT_Q5 | OUT_Q6;
				mux IMUX_A0 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A1 = X0_W0 | X0_W1 | X0_E0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A2 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A3 = X0_W1 | X0_S0 | X0_N0 | X1_E0_0 | X1_E0_1 | X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F5 | OUT_F7;
				mux IMUX_A4 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A5 = X0_S0 | X0_N0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F7 | OUT_Q5;
				mux IMUX_A6 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_F7;
				mux IMUX_A7 = X0_W0 | X0_E0 | X0_N1 | X1_W0_1 | X1_S1_1 | X1_N1_0 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q7;
				mux IMUX_B0 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B1 = X0_E1 | X0_S0 | X0_N0 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_Q1;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_E1 | X1_W1_0 | X1_W1_1 | X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_Q3;
				mux IMUX_B4 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B5 = X0_W0 | X0_E0 | X0_S1 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B6 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_B7 = X0_S0 | X0_S1 | X0_N0 | X1_E1_1 | X1_S0_0 | X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F3;
				mux IMUX_C0 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C2 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C3 = X0_W0 | X0_W1 | X0_E1 | X1_W0_1 | X1_S1_1 | X1_N0_0 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F4 | OUT_F6;
				mux IMUX_C4 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F6 | OUT_Q4;
				mux IMUX_C5 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_Q6;
				mux IMUX_C7 = X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X1_E1_0 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F4 | OUT_F6;
				mux IMUX_D0 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F2 | OUT_Q0;
				mux IMUX_D1 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D2 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_Q2;
				mux IMUX_D3 = X0_E0 | X0_S1 | X0_N1 | X1_E1_1 | X1_S0_1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | OUT_F0 | OUT_F2;
				mux IMUX_D4 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D5 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S0 | X1_W0_0 | X1_W1_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F0 | OUT_F2;
				mux IMUX_M0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E0_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S1_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M2 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N0_0 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2;
				mux IMUX_M3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W1_0 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_E1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_S0_0 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X1_N1_0 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2;
				mux IMUX_CLK0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CLK1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_LSR0 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK2 | PCLK3 | PCLK6 | PCLK7;
				mux IMUX_LSR1 = X0_S0 | X0_S1 | X0_N0 | X0_N1 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | PCLK2 | PCLK3 | PCLK6 | PCLK7;
				mux IMUX_CE0 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CE1 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CE2 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
				mux IMUX_CE3 = X0_W0 | X0_W1 | X0_E0 | X0_E1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | PCLK4 | PCLK5 | PCLK6 | PCLK7;
			}
		}
	}

	tile_slot IO {
		bel_slot IO0: legacy;
		bel_slot IO1: legacy;
		bel_slot IO2: legacy;
		bel_slot IO3: legacy;
		bel_slot IO4: legacy;
		bel_slot IO5: legacy;
		bel_slot IO6: legacy;
		bel_slot IO7: legacy;
		bel_slot IO8: legacy;
		bel_slot IO9: legacy;
		bel_slot IO10: legacy;
		bel_slot IO11: legacy;
		bel_slot PICTEST0: legacy;
		bel_slot PICTEST1: legacy;
		bel_slot PICTEST2: legacy;

		tile_class IO_S4 {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_Q1;
				input CLK = CELL0.IMUX_CLK0;
				output DI = CELL0.OUT_Q5;
				input DIRECTION = CELL0.IMUX_A0;
				input HSSEL = CELL0.IMUX_A4;
				output INFF = CELL0.OUT_Q0;
				input LOADN = CELL0.IMUX_C6;
				input LSR = CELL0.IMUX_LSR0;
				input MOVE = CELL0.IMUX_A6;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				output RXDATA10 = CELL1.OUT_F2;
				output RXDATA11 = CELL1.OUT_F3;
				output RXDATA12 = CELL1.OUT_F4;
				output RXDATA13 = CELL1.OUT_F5;
				output RXDATA14 = CELL1.OUT_F6;
				output RXDATA15 = CELL1.OUT_F7;
				output RXDATA2 = CELL0.OUT_F2;
				output RXDATA3 = CELL0.OUT_F3;
				output RXDATA4 = CELL0.OUT_F4;
				output RXDATA5 = CELL0.OUT_F5;
				output RXDATA6 = CELL0.OUT_F6;
				output RXDATA7 = CELL0.OUT_F7;
				output RXDATA8 = CELL1.OUT_F0;
				output RXDATA9 = CELL1.OUT_F1;
				input SLIP = CELL0.IMUX_C0;
				input TSDATA = CELL0.IMUX_C4;
				input TXDATA0 = CELL0.IMUX_D0;
				input TXDATA1 = CELL0.IMUX_B0;
				input TXDATA10 = CELL1.IMUX_D2;
				input TXDATA11 = CELL1.IMUX_B2;
				input TXDATA12 = CELL1.IMUX_D4;
				input TXDATA13 = CELL1.IMUX_B4;
				input TXDATA14 = CELL1.IMUX_D6;
				input TXDATA15 = CELL1.IMUX_B6;
				input TXDATA2 = CELL0.IMUX_D2;
				input TXDATA3 = CELL0.IMUX_B2;
				input TXDATA4 = CELL0.IMUX_D4;
				input TXDATA5 = CELL0.IMUX_B4;
				input TXDATA6 = CELL0.IMUX_D6;
				input TXDATA7 = CELL0.IMUX_B6;
				input TXDATA8 = CELL1.IMUX_D0;
				input TXDATA9 = CELL1.IMUX_B0;
			}

			bel IO1 {
				input CE = CELL1.IMUX_CE0;
				output CFLAG = CELL1.OUT_Q1;
				input CLK = CELL1.IMUX_CLK0;
				output DI = CELL1.OUT_Q5;
				input DIRECTION = CELL1.IMUX_A0;
				output INFF = CELL1.OUT_Q0;
				input LOADN = CELL1.IMUX_C6;
				input LSR = CELL1.IMUX_LSR0;
				input MOVE = CELL1.IMUX_A6;
				output RXDATA0 = CELL1.OUT_F0;
				output RXDATA1 = CELL1.OUT_F1;
				output RXDATA2 = CELL1.OUT_F2;
				output RXDATA3 = CELL1.OUT_F3;
				output RXDATA4 = CELL1.OUT_F4;
				output RXDATA5 = CELL1.OUT_F5;
				output RXDATA6 = CELL1.OUT_F6;
				output RXDATA7 = CELL1.OUT_F7;
				input SLIP = CELL1.IMUX_C0;
				input TSDATA = CELL1.IMUX_C4;
				input TXDATA0 = CELL1.IMUX_D0;
				input TXDATA1 = CELL1.IMUX_B0;
				input TXDATA2 = CELL1.IMUX_D2;
				input TXDATA3 = CELL1.IMUX_B2;
				input TXDATA4 = CELL1.IMUX_D4;
				input TXDATA5 = CELL1.IMUX_B4;
				input TXDATA6 = CELL1.IMUX_D6;
				input TXDATA7 = CELL1.IMUX_B6;
			}

			bel IO2 {
				input CE = CELL2.IMUX_CE0;
				output CFLAG = CELL2.OUT_Q1;
				input CLK = CELL2.IMUX_CLK0;
				output DI = CELL2.OUT_Q5;
				input DIRECTION = CELL2.IMUX_A0;
				input HSSEL = CELL2.IMUX_A4;
				output INFF = CELL2.OUT_Q0;
				input LOADN = CELL2.IMUX_C6;
				input LSR = CELL2.IMUX_LSR0;
				input MOVE = CELL2.IMUX_A6;
				output RXDATA0 = CELL2.OUT_F0;
				output RXDATA1 = CELL2.OUT_F1;
				output RXDATA10 = CELL3.OUT_F2;
				output RXDATA11 = CELL3.OUT_F3;
				output RXDATA12 = CELL3.OUT_F4;
				output RXDATA13 = CELL3.OUT_F5;
				output RXDATA14 = CELL3.OUT_F6;
				output RXDATA15 = CELL3.OUT_F7;
				output RXDATA2 = CELL2.OUT_F2;
				output RXDATA3 = CELL2.OUT_F3;
				output RXDATA4 = CELL2.OUT_F4;
				output RXDATA5 = CELL2.OUT_F5;
				output RXDATA6 = CELL2.OUT_F6;
				output RXDATA7 = CELL2.OUT_F7;
				output RXDATA8 = CELL3.OUT_F0;
				output RXDATA9 = CELL3.OUT_F1;
				input SLIP = CELL2.IMUX_C0;
				input TSDATA = CELL2.IMUX_C4;
				input TXDATA0 = CELL2.IMUX_D0;
				input TXDATA1 = CELL2.IMUX_B0;
				input TXDATA10 = CELL3.IMUX_D2;
				input TXDATA11 = CELL3.IMUX_B2;
				input TXDATA12 = CELL3.IMUX_D4;
				input TXDATA13 = CELL3.IMUX_B4;
				input TXDATA14 = CELL3.IMUX_D6;
				input TXDATA15 = CELL3.IMUX_B6;
				input TXDATA2 = CELL2.IMUX_D2;
				input TXDATA3 = CELL2.IMUX_B2;
				input TXDATA4 = CELL2.IMUX_D4;
				input TXDATA5 = CELL2.IMUX_B4;
				input TXDATA6 = CELL2.IMUX_D6;
				input TXDATA7 = CELL2.IMUX_B6;
				input TXDATA8 = CELL3.IMUX_D0;
				input TXDATA9 = CELL3.IMUX_B0;
			}

			bel IO3 {
				input CE = CELL3.IMUX_CE0;
				output CFLAG = CELL3.OUT_Q1;
				input CLK = CELL3.IMUX_CLK0;
				output DI = CELL3.OUT_Q5;
				input DIRECTION = CELL3.IMUX_A0;
				output INFF = CELL3.OUT_Q0;
				input LOADN = CELL3.IMUX_C6;
				input LSR = CELL3.IMUX_LSR0;
				input MOVE = CELL3.IMUX_A6;
				output RXDATA0 = CELL3.OUT_F0;
				output RXDATA1 = CELL3.OUT_F1;
				output RXDATA2 = CELL3.OUT_F2;
				output RXDATA3 = CELL3.OUT_F3;
				output RXDATA4 = CELL3.OUT_F4;
				output RXDATA5 = CELL3.OUT_F5;
				output RXDATA6 = CELL3.OUT_F6;
				output RXDATA7 = CELL3.OUT_F7;
				input SLIP = CELL3.IMUX_C0;
				input TSDATA = CELL3.IMUX_C4;
				input TXDATA0 = CELL3.IMUX_D0;
				input TXDATA1 = CELL3.IMUX_B0;
				input TXDATA2 = CELL3.IMUX_D2;
				input TXDATA3 = CELL3.IMUX_B2;
				input TXDATA4 = CELL3.IMUX_D4;
				input TXDATA5 = CELL3.IMUX_B4;
				input TXDATA6 = CELL3.IMUX_D6;
				input TXDATA7 = CELL3.IMUX_B6;
			}

			// wire CELL0.IMUX_A0                  IO0.DIRECTION
			// wire CELL0.IMUX_A4                  IO0.HSSEL
			// wire CELL0.IMUX_A6                  IO0.MOVE
			// wire CELL0.IMUX_B0                  IO0.TXDATA1
			// wire CELL0.IMUX_B2                  IO0.TXDATA3
			// wire CELL0.IMUX_B4                  IO0.TXDATA5
			// wire CELL0.IMUX_B6                  IO0.TXDATA7
			// wire CELL0.IMUX_C0                  IO0.SLIP
			// wire CELL0.IMUX_C4                  IO0.TSDATA
			// wire CELL0.IMUX_C6                  IO0.LOADN
			// wire CELL0.IMUX_D0                  IO0.TXDATA0
			// wire CELL0.IMUX_D2                  IO0.TXDATA2
			// wire CELL0.IMUX_D4                  IO0.TXDATA4
			// wire CELL0.IMUX_D6                  IO0.TXDATA6
			// wire CELL0.IMUX_CLK0                IO0.CLK
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.OUT_F0                   IO0.RXDATA0
			// wire CELL0.OUT_F1                   IO0.RXDATA1
			// wire CELL0.OUT_F2                   IO0.RXDATA2
			// wire CELL0.OUT_F3                   IO0.RXDATA3
			// wire CELL0.OUT_F4                   IO0.RXDATA4
			// wire CELL0.OUT_F5                   IO0.RXDATA5
			// wire CELL0.OUT_F6                   IO0.RXDATA6
			// wire CELL0.OUT_F7                   IO0.RXDATA7
			// wire CELL0.OUT_Q0                   IO0.INFF
			// wire CELL0.OUT_Q1                   IO0.CFLAG
			// wire CELL0.OUT_Q5                   IO0.DI
			// wire CELL1.IMUX_A0                  IO1.DIRECTION
			// wire CELL1.IMUX_A6                  IO1.MOVE
			// wire CELL1.IMUX_B0                  IO0.TXDATA9 IO1.TXDATA1
			// wire CELL1.IMUX_B2                  IO0.TXDATA11 IO1.TXDATA3
			// wire CELL1.IMUX_B4                  IO0.TXDATA13 IO1.TXDATA5
			// wire CELL1.IMUX_B6                  IO0.TXDATA15 IO1.TXDATA7
			// wire CELL1.IMUX_C0                  IO1.SLIP
			// wire CELL1.IMUX_C4                  IO1.TSDATA
			// wire CELL1.IMUX_C6                  IO1.LOADN
			// wire CELL1.IMUX_D0                  IO0.TXDATA8 IO1.TXDATA0
			// wire CELL1.IMUX_D2                  IO0.TXDATA10 IO1.TXDATA2
			// wire CELL1.IMUX_D4                  IO0.TXDATA12 IO1.TXDATA4
			// wire CELL1.IMUX_D6                  IO0.TXDATA14 IO1.TXDATA6
			// wire CELL1.IMUX_CLK0                IO1.CLK
			// wire CELL1.IMUX_LSR0                IO1.LSR
			// wire CELL1.IMUX_CE0                 IO1.CE
			// wire CELL1.OUT_F0                   IO0.RXDATA8 IO1.RXDATA0
			// wire CELL1.OUT_F1                   IO0.RXDATA9 IO1.RXDATA1
			// wire CELL1.OUT_F2                   IO0.RXDATA10 IO1.RXDATA2
			// wire CELL1.OUT_F3                   IO0.RXDATA11 IO1.RXDATA3
			// wire CELL1.OUT_F4                   IO0.RXDATA12 IO1.RXDATA4
			// wire CELL1.OUT_F5                   IO0.RXDATA13 IO1.RXDATA5
			// wire CELL1.OUT_F6                   IO0.RXDATA14 IO1.RXDATA6
			// wire CELL1.OUT_F7                   IO0.RXDATA15 IO1.RXDATA7
			// wire CELL1.OUT_Q0                   IO1.INFF
			// wire CELL1.OUT_Q1                   IO1.CFLAG
			// wire CELL1.OUT_Q5                   IO1.DI
			// wire CELL2.IMUX_A0                  IO2.DIRECTION
			// wire CELL2.IMUX_A4                  IO2.HSSEL
			// wire CELL2.IMUX_A6                  IO2.MOVE
			// wire CELL2.IMUX_B0                  IO2.TXDATA1
			// wire CELL2.IMUX_B2                  IO2.TXDATA3
			// wire CELL2.IMUX_B4                  IO2.TXDATA5
			// wire CELL2.IMUX_B6                  IO2.TXDATA7
			// wire CELL2.IMUX_C0                  IO2.SLIP
			// wire CELL2.IMUX_C4                  IO2.TSDATA
			// wire CELL2.IMUX_C6                  IO2.LOADN
			// wire CELL2.IMUX_D0                  IO2.TXDATA0
			// wire CELL2.IMUX_D2                  IO2.TXDATA2
			// wire CELL2.IMUX_D4                  IO2.TXDATA4
			// wire CELL2.IMUX_D6                  IO2.TXDATA6
			// wire CELL2.IMUX_CLK0                IO2.CLK
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.OUT_F0                   IO2.RXDATA0
			// wire CELL2.OUT_F1                   IO2.RXDATA1
			// wire CELL2.OUT_F2                   IO2.RXDATA2
			// wire CELL2.OUT_F3                   IO2.RXDATA3
			// wire CELL2.OUT_F4                   IO2.RXDATA4
			// wire CELL2.OUT_F5                   IO2.RXDATA5
			// wire CELL2.OUT_F6                   IO2.RXDATA6
			// wire CELL2.OUT_F7                   IO2.RXDATA7
			// wire CELL2.OUT_Q0                   IO2.INFF
			// wire CELL2.OUT_Q1                   IO2.CFLAG
			// wire CELL2.OUT_Q5                   IO2.DI
			// wire CELL3.IMUX_A0                  IO3.DIRECTION
			// wire CELL3.IMUX_A6                  IO3.MOVE
			// wire CELL3.IMUX_B0                  IO2.TXDATA9 IO3.TXDATA1
			// wire CELL3.IMUX_B2                  IO2.TXDATA11 IO3.TXDATA3
			// wire CELL3.IMUX_B4                  IO2.TXDATA13 IO3.TXDATA5
			// wire CELL3.IMUX_B6                  IO2.TXDATA15 IO3.TXDATA7
			// wire CELL3.IMUX_C0                  IO3.SLIP
			// wire CELL3.IMUX_C4                  IO3.TSDATA
			// wire CELL3.IMUX_C6                  IO3.LOADN
			// wire CELL3.IMUX_D0                  IO2.TXDATA8 IO3.TXDATA0
			// wire CELL3.IMUX_D2                  IO2.TXDATA10 IO3.TXDATA2
			// wire CELL3.IMUX_D4                  IO2.TXDATA12 IO3.TXDATA4
			// wire CELL3.IMUX_D6                  IO2.TXDATA14 IO3.TXDATA6
			// wire CELL3.IMUX_CLK0                IO3.CLK
			// wire CELL3.IMUX_LSR0                IO3.LSR
			// wire CELL3.IMUX_CE0                 IO3.CE
			// wire CELL3.OUT_F0                   IO2.RXDATA8 IO3.RXDATA0
			// wire CELL3.OUT_F1                   IO2.RXDATA9 IO3.RXDATA1
			// wire CELL3.OUT_F2                   IO2.RXDATA10 IO3.RXDATA2
			// wire CELL3.OUT_F3                   IO2.RXDATA11 IO3.RXDATA3
			// wire CELL3.OUT_F4                   IO2.RXDATA12 IO3.RXDATA4
			// wire CELL3.OUT_F5                   IO2.RXDATA13 IO3.RXDATA5
			// wire CELL3.OUT_F6                   IO2.RXDATA14 IO3.RXDATA6
			// wire CELL3.OUT_F7                   IO2.RXDATA15 IO3.RXDATA7
			// wire CELL3.OUT_Q0                   IO3.INFF
			// wire CELL3.OUT_Q1                   IO3.CFLAG
			// wire CELL3.OUT_Q5                   IO3.DI
		}

		tile_class IO_S1A {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_Q5;
				output INFF = OUT_F1;
				input LSR = IMUX_LSR0;
				input TSDATA = IMUX_B0;
				input TXDATA0 = IMUX_A3;
			}

			// wire IMUX_A3                        IO0.TXDATA0
			// wire IMUX_B0                        IO0.TSDATA
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire OUT_F1                         IO0.INFF
			// wire OUT_Q5                         IO0.DI
		}

		tile_class IO_S1B {
			cell CELL0;

			bel IO0 {
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				output DI = OUT_F5;
				output INFF = OUT_F1;
				input LSR = IMUX_LSR0;
				input TSDATA = IMUX_B0;
				input TXDATA0 = IMUX_A0;
			}

			// wire IMUX_A0                        IO0.TXDATA0
			// wire IMUX_B0                        IO0.TSDATA
			// wire IMUX_CLK0                      IO0.CLK
			// wire IMUX_LSR0                      IO0.LSR
			// wire IMUX_CE0                       IO0.CE
			// wire OUT_F1                         IO0.INFF
			// wire OUT_F5                         IO0.DI
		}
	}

	tile_slot BEL {
		bel_slot SLICE0: legacy;
		bel_slot SLICE1: legacy;
		bel_slot SLICE2: legacy;
		bel_slot SLICE3: legacy;
		bel_slot IO_INT: legacy;
		bel_slot DQS0: legacy;
		bel_slot DQS1: legacy;
		bel_slot DQSTEST: legacy;
		bel_slot DQSDLL: legacy;
		bel_slot DQSDLLTEST: legacy;
		bel_slot SERDES: legacy;
		bel_slot SERDES_CENTER: legacy;
		bel_slot SERDES_CORNER: legacy;
		bel_slot MACO: legacy;
		bel_slot MACO_INT: legacy;
		bel_slot MIPI: legacy;
		bel_slot CLKTEST_MIPI: legacy;
		bel_slot CIBTEST_SEL: legacy;
		bel_slot EBR0: legacy;
		bel_slot EBR1: legacy;
		bel_slot EBR2: legacy;
		bel_slot EBR3: legacy;
		bel_slot EBR_INT: legacy;
		bel_slot DSP0: legacy;
		bel_slot DSP1: legacy;
		bel_slot PLL0: legacy;
		bel_slot PLL1: legacy;
		bel_slot PLL_SMI: legacy;
		bel_slot PLLREFCS0: legacy;
		bel_slot PLLREFCS1: legacy;
		bel_slot DLL0: legacy;
		bel_slot DLL1: legacy;
		bel_slot DLL2: legacy;
		bel_slot DLL3: legacy;
		bel_slot DLL_DCNTL0: legacy;
		bel_slot DLL_DCNTL1: legacy;
		bel_slot PROMON: legacy;
		bel_slot RNET: legacy;
		bel_slot DDRDLL: legacy;
		bel_slot DTR: legacy;
		bel_slot ECLK_ALT_ROOT: legacy;
		bel_slot SPLL: legacy;
		bel_slot SYSBUS: legacy;
		bel_slot START: legacy;
		bel_slot OSC: legacy;
		bel_slot JTAG: legacy;
		bel_slot RDBK: legacy;
		bel_slot GSR: legacy;
		bel_slot TSALL: legacy;
		bel_slot SED: legacy;
		bel_slot M0: legacy;
		bel_slot M1: legacy;
		bel_slot M2: legacy;
		bel_slot M3: legacy;
		bel_slot RESETN: legacy;
		bel_slot RDCFGN: legacy;
		bel_slot CCLK: legacy;
		bel_slot TCK: legacy;
		bel_slot TMS: legacy;
		bel_slot TDI: legacy;
		bel_slot SPIM: legacy;
		bel_slot SSPI: legacy;
		bel_slot WAKEUP: legacy;
		bel_slot STF: legacy;
		bel_slot AMBOOT: legacy;
		bel_slot PERREG: legacy;
		bel_slot PCNTR: legacy;
		bel_slot EFB: legacy;
		bel_slot ESB: legacy;
		bel_slot I2C: legacy;
		bel_slot NVCMTEST: legacy;
		bel_slot PMU: legacy;
		bel_slot PMUTEST: legacy;
		bel_slot CFGTEST: legacy;
		bel_slot BCINRD: legacy;
		bel_slot BCLVDSO: legacy;
		bel_slot PVTTEST: legacy;
		bel_slot PVTCAL: legacy;
		bel_slot TESTIN: legacy;
		bel_slot TESTOUT: legacy;
		bel_slot DTS: legacy;

		tile_class PLC {
			cell CELL0;

			bel SLICE0 {
				input A0 = IMUX_A0;
				input A1 = IMUX_A1;
				input B0 = IMUX_B0;
				input B1 = IMUX_B1;
				input C0 = IMUX_C0;
				input C1 = IMUX_C1;
				input CE = IMUX_CE0;
				input CLK = IMUX_MUXCLK0;
				input D0 = IMUX_D0;
				input D1 = IMUX_D1;
				output F0 = OUT_F0;
				output F1 = OUT_F1;
				input LSR = IMUX_MUXLSR0;
				input M0 = IMUX_M0;
				input M1 = IMUX_M1;
				output Q0 = OUT_Q0;
				output Q1 = OUT_Q1;
			}

			bel SLICE1 {
				input A0 = IMUX_A2;
				input A1 = IMUX_A3;
				input B0 = IMUX_B2;
				input B1 = IMUX_B3;
				input C0 = IMUX_C2;
				input C1 = IMUX_C3;
				input CE = IMUX_CE1;
				input CLK = IMUX_MUXCLK1;
				input D0 = IMUX_D2;
				input D1 = IMUX_D3;
				output F0 = OUT_F2;
				output F1 = OUT_F3;
				input LSR = IMUX_MUXLSR1;
				input M0 = IMUX_M2;
				input M1 = IMUX_M3;
				output Q0 = OUT_Q2;
				output Q1 = OUT_Q3;
			}

			bel SLICE2 {
				input A0 = IMUX_A4;
				input A1 = IMUX_A5;
				input B0 = IMUX_B4;
				input B1 = IMUX_B5;
				input C0 = IMUX_C4;
				input C1 = IMUX_C5;
				input CE = IMUX_CE2;
				input CLK = IMUX_MUXCLK2;
				input D0 = IMUX_D4;
				input D1 = IMUX_D5;
				output F0 = OUT_F4;
				output F1 = OUT_F5;
				input LSR = IMUX_MUXLSR2;
				input M0 = IMUX_M4;
				input M1 = IMUX_M5;
				output Q0 = OUT_Q4;
				output Q1 = OUT_Q5;
				input WCK = IMUX_CLK1;
				input WRE = IMUX_LSR1;
			}

			bel SLICE3 {
				input A0 = IMUX_A6;
				input A1 = IMUX_A7;
				input B0 = IMUX_B6;
				input B1 = IMUX_B7;
				input C0 = IMUX_C6;
				input C1 = IMUX_C7;
				input CE = IMUX_CE3;
				input CLK = IMUX_MUXCLK3;
				input D0 = IMUX_D6;
				input D1 = IMUX_D7;
				output F0 = OUT_F6;
				output F1 = OUT_F7;
				input FXA = OUT_F3_W;
				input LSR = IMUX_MUXLSR3;
				input M0 = IMUX_M6;
				input M1 = IMUX_M7;
				output Q0 = OUT_Q6;
				output Q1 = OUT_Q7;
			}

			// wire IMUX_A0                        SLICE0.A0
			// wire IMUX_A1                        SLICE0.A1
			// wire IMUX_A2                        SLICE1.A0
			// wire IMUX_A3                        SLICE1.A1
			// wire IMUX_A4                        SLICE2.A0
			// wire IMUX_A5                        SLICE2.A1
			// wire IMUX_A6                        SLICE3.A0
			// wire IMUX_A7                        SLICE3.A1
			// wire IMUX_B0                        SLICE0.B0
			// wire IMUX_B1                        SLICE0.B1
			// wire IMUX_B2                        SLICE1.B0
			// wire IMUX_B3                        SLICE1.B1
			// wire IMUX_B4                        SLICE2.B0
			// wire IMUX_B5                        SLICE2.B1
			// wire IMUX_B6                        SLICE3.B0
			// wire IMUX_B7                        SLICE3.B1
			// wire IMUX_C0                        SLICE0.C0
			// wire IMUX_C1                        SLICE0.C1
			// wire IMUX_C2                        SLICE1.C0
			// wire IMUX_C3                        SLICE1.C1
			// wire IMUX_C4                        SLICE2.C0
			// wire IMUX_C5                        SLICE2.C1
			// wire IMUX_C6                        SLICE3.C0
			// wire IMUX_C7                        SLICE3.C1
			// wire IMUX_D0                        SLICE0.D0
			// wire IMUX_D1                        SLICE0.D1
			// wire IMUX_D2                        SLICE1.D0
			// wire IMUX_D3                        SLICE1.D1
			// wire IMUX_D4                        SLICE2.D0
			// wire IMUX_D5                        SLICE2.D1
			// wire IMUX_D6                        SLICE3.D0
			// wire IMUX_D7                        SLICE3.D1
			// wire IMUX_M0                        SLICE0.M0
			// wire IMUX_M1                        SLICE0.M1
			// wire IMUX_M2                        SLICE1.M0
			// wire IMUX_M3                        SLICE1.M1
			// wire IMUX_M4                        SLICE2.M0
			// wire IMUX_M5                        SLICE2.M1
			// wire IMUX_M6                        SLICE3.M0
			// wire IMUX_M7                        SLICE3.M1
			// wire IMUX_CLK1                      SLICE2.WCK
			// wire IMUX_LSR1                      SLICE2.WRE
			// wire IMUX_MUXCLK0                   SLICE0.CLK
			// wire IMUX_MUXCLK1                   SLICE1.CLK
			// wire IMUX_MUXCLK2                   SLICE2.CLK
			// wire IMUX_MUXCLK3                   SLICE3.CLK
			// wire IMUX_MUXLSR0                   SLICE0.LSR
			// wire IMUX_MUXLSR1                   SLICE1.LSR
			// wire IMUX_MUXLSR2                   SLICE2.LSR
			// wire IMUX_MUXLSR3                   SLICE3.LSR
			// wire IMUX_CE0                       SLICE0.CE
			// wire IMUX_CE1                       SLICE1.CE
			// wire IMUX_CE2                       SLICE2.CE
			// wire IMUX_CE3                       SLICE3.CE
			// wire OUT_F0                         SLICE0.F0
			// wire OUT_F1                         SLICE0.F1
			// wire OUT_F2                         SLICE1.F0
			// wire OUT_F3                         SLICE1.F1
			// wire OUT_F3_W                       SLICE3.FXA
			// wire OUT_F4                         SLICE2.F0
			// wire OUT_F5                         SLICE2.F1
			// wire OUT_F6                         SLICE3.F0
			// wire OUT_F7                         SLICE3.F1
			// wire OUT_Q0                         SLICE0.Q0
			// wire OUT_Q1                         SLICE0.Q1
			// wire OUT_Q2                         SLICE1.Q0
			// wire OUT_Q3                         SLICE1.Q1
			// wire OUT_Q4                         SLICE2.Q0
			// wire OUT_Q5                         SLICE2.Q1
			// wire OUT_Q6                         SLICE3.Q0
			// wire OUT_Q7                         SLICE3.Q1
		}

		tile_class EBR {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;

			bel EBR0 {
				input ADA0 = CELL0.IMUX_B2;
				input ADA1 = CELL0.IMUX_B4;
				input ADA10 = CELL0.IMUX_D5;
				input ADA11 = CELL0.IMUX_B6;
				input ADA12 = CELL0.IMUX_C7;
				input ADA2 = CELL0.IMUX_D7;
				input ADA3 = CELL0.IMUX_A7;
				input ADA4 = CELL0.IMUX_C0;
				input ADA5 = CELL0.IMUX_A1;
				input ADA6 = CELL0.IMUX_C2;
				input ADA7 = CELL0.IMUX_A3;
				input ADA8 = CELL0.IMUX_D1;
				input ADA9 = CELL0.IMUX_B0;
				input ADB0 = CELL1.IMUX_D3;
				input ADB1 = CELL1.IMUX_D7;
				input ADB10 = CELL1.IMUX_D5;
				input ADB11 = CELL1.IMUX_B6;
				input ADB12 = CELL1.IMUX_C7;
				input ADB2 = CELL1.IMUX_B4;
				input ADB3 = CELL1.IMUX_A7;
				input ADB4 = CELL1.IMUX_C0;
				input ADB5 = CELL1.IMUX_A0;
				input ADB6 = CELL1.IMUX_C4;
				input ADB7 = CELL1.IMUX_A4;
				input ADB8 = CELL1.IMUX_D1;
				input ADB9 = CELL1.IMUX_B0;
				input CEA = CELL0.IMUX_CE1;
				input CEB = CELL1.IMUX_CE1;
				input CLKA = CELL0.IMUX_CLK0;
				input CLKB = CELL1.IMUX_CLK0;
				input CSA0 = CELL0.IMUX_CE2;
				input CSA1 = CELL0.IMUX_CE3;
				input CSA2 = CELL1.IMUX_CE3;
				input CSB0 = CELL1.IMUX_CE2;
				input CSB1 = CELL2.IMUX_CE2;
				input CSB2 = CELL2.IMUX_CE3;
				input DIA0 = CELL0.IMUX_D0;
				input DIA1 = CELL0.IMUX_B1;
				input DIA2 = CELL0.IMUX_D2;
				input DIA3 = CELL0.IMUX_B3;
				input DIA4 = CELL0.IMUX_D4;
				input DIA5 = CELL0.IMUX_B5;
				input DIA6 = CELL0.IMUX_D6;
				input DIA7 = CELL0.IMUX_B7;
				input DIA8 = CELL1.IMUX_D0;
				input DIB0 = CELL1.IMUX_B1;
				input DIB1 = CELL1.IMUX_D2;
				input DIB2 = CELL1.IMUX_B3;
				input DIB3 = CELL1.IMUX_D4;
				input DIB4 = CELL1.IMUX_B5;
				input DIB5 = CELL1.IMUX_D6;
				input DIB6 = CELL1.IMUX_B7;
				input DIB7 = CELL2.IMUX_D0;
				input DIB8 = CELL2.IMUX_B1;
				output DOA0 = CELL0.OUT_F0;
				output DOA1 = CELL0.OUT_F1;
				output DOA2 = CELL0.OUT_F2;
				output DOA3 = CELL0.OUT_F3;
				output DOA4 = CELL0.OUT_F4;
				output DOA5 = CELL0.OUT_F5;
				output DOA6 = CELL0.OUT_F6;
				output DOA7 = CELL0.OUT_F7;
				output DOA8 = CELL1.OUT_F0;
				output DOB0 = CELL1.OUT_F1;
				output DOB1 = CELL1.OUT_F2;
				output DOB2 = CELL1.OUT_F3;
				output DOB3 = CELL1.OUT_F4;
				output DOB4 = CELL1.OUT_F5;
				output DOB5 = CELL1.OUT_F6;
				output DOB6 = CELL1.OUT_F7;
				output DOB7 = CELL2.OUT_F0;
				output DOB8 = CELL2.OUT_F1;
				input OCEA = CELL0.IMUX_CE0;
				input OCEB = CELL1.IMUX_CE0;
				input RSTA = CELL0.IMUX_LSR0;
				input RSTB = CELL1.IMUX_LSR0;
				input WEA = CELL0.IMUX_LSR1;
				input WEB = CELL1.IMUX_LSR1;
			}

			bel EBR1 {
				input ADA0 = CELL2.IMUX_B2;
				input ADA1 = CELL2.IMUX_B4;
				input ADA10 = CELL2.IMUX_D5;
				input ADA11 = CELL2.IMUX_B6;
				input ADA12 = CELL2.IMUX_C7;
				input ADA2 = CELL2.IMUX_D7;
				input ADA3 = CELL2.IMUX_A7;
				input ADA4 = CELL2.IMUX_C0;
				input ADA5 = CELL2.IMUX_A1;
				input ADA6 = CELL2.IMUX_C2;
				input ADA7 = CELL2.IMUX_A3;
				input ADA8 = CELL2.IMUX_D1;
				input ADA9 = CELL2.IMUX_B0;
				input ADB0 = CELL4.IMUX_D3;
				input ADB1 = CELL4.IMUX_D7;
				input ADB10 = CELL3.IMUX_D5;
				input ADB11 = CELL3.IMUX_B6;
				input ADB12 = CELL3.IMUX_C7;
				input ADB2 = CELL4.IMUX_B2;
				input ADB3 = CELL4.IMUX_A7;
				input ADB4 = CELL3.IMUX_C0;
				input ADB5 = CELL3.IMUX_A0;
				input ADB6 = CELL3.IMUX_C4;
				input ADB7 = CELL3.IMUX_A4;
				input ADB8 = CELL3.IMUX_D1;
				input ADB9 = CELL3.IMUX_B0;
				input CEA = CELL2.IMUX_CE1;
				input CEB = CELL3.IMUX_CE1;
				input CLKA = CELL2.IMUX_CLK0;
				input CLKB = CELL3.IMUX_CLK0;
				input CSA0 = CELL3.IMUX_CE2;
				input CSA1 = CELL3.IMUX_CE3;
				input CSA2 = CELL4.IMUX_CLK0;
				input CSB0 = CELL4.IMUX_CE0;
				input CSB1 = CELL4.IMUX_CE1;
				input CSB2 = CELL4.IMUX_LSR0;
				input DIA0 = CELL2.IMUX_D2;
				input DIA1 = CELL2.IMUX_B3;
				input DIA2 = CELL2.IMUX_D4;
				input DIA3 = CELL2.IMUX_B5;
				input DIA4 = CELL2.IMUX_D6;
				input DIA5 = CELL2.IMUX_B7;
				input DIA6 = CELL3.IMUX_D0;
				input DIA7 = CELL3.IMUX_B1;
				input DIA8 = CELL3.IMUX_D2;
				input DIB0 = CELL3.IMUX_B3;
				input DIB1 = CELL3.IMUX_D4;
				input DIB2 = CELL3.IMUX_B5;
				input DIB3 = CELL3.IMUX_D6;
				input DIB4 = CELL3.IMUX_B7;
				input DIB5 = CELL4.IMUX_D0;
				input DIB6 = CELL4.IMUX_B1;
				input DIB7 = CELL4.IMUX_D2;
				input DIB8 = CELL4.IMUX_B3;
				output DOA0 = CELL2.OUT_F2;
				output DOA1 = CELL2.OUT_F3;
				output DOA2 = CELL2.OUT_F4;
				output DOA3 = CELL2.OUT_F5;
				output DOA4 = CELL2.OUT_F6;
				output DOA5 = CELL2.OUT_F7;
				output DOA6 = CELL3.OUT_F0;
				output DOA7 = CELL3.OUT_F1;
				output DOA8 = CELL3.OUT_F2;
				output DOB0 = CELL3.OUT_F3;
				output DOB1 = CELL3.OUT_F4;
				output DOB2 = CELL3.OUT_F5;
				output DOB3 = CELL3.OUT_F6;
				output DOB4 = CELL3.OUT_F7;
				output DOB5 = CELL4.OUT_F0;
				output DOB6 = CELL4.OUT_F1;
				output DOB7 = CELL4.OUT_F2;
				output DOB8 = CELL4.OUT_F3;
				input OCEA = CELL2.IMUX_CE0;
				input OCEB = CELL3.IMUX_CE0;
				input RSTA = CELL2.IMUX_LSR0;
				input RSTB = CELL3.IMUX_LSR0;
				input WEA = CELL2.IMUX_LSR1;
				input WEB = CELL3.IMUX_LSR1;
			}

			bel EBR2 {
				input ADA0 = CELL5.IMUX_D3;
				input ADA1 = CELL5.IMUX_B4;
				input ADA10 = CELL5.IMUX_D5;
				input ADA11 = CELL5.IMUX_B6;
				input ADA12 = CELL5.IMUX_C7;
				input ADA2 = CELL5.IMUX_D7;
				input ADA3 = CELL5.IMUX_A7;
				input ADA4 = CELL5.IMUX_C0;
				input ADA5 = CELL5.IMUX_A1;
				input ADA6 = CELL5.IMUX_C2;
				input ADA7 = CELL5.IMUX_A3;
				input ADA8 = CELL5.IMUX_D1;
				input ADA9 = CELL5.IMUX_B1;
				input ADB0 = CELL6.IMUX_D3;
				input ADB1 = CELL6.IMUX_D7;
				input ADB10 = CELL6.IMUX_D5;
				input ADB11 = CELL6.IMUX_B6;
				input ADB12 = CELL6.IMUX_C7;
				input ADB2 = CELL6.IMUX_B4;
				input ADB3 = CELL6.IMUX_A7;
				input ADB4 = CELL6.IMUX_C0;
				input ADB5 = CELL6.IMUX_A0;
				input ADB6 = CELL6.IMUX_C4;
				input ADB7 = CELL6.IMUX_A4;
				input ADB8 = CELL6.IMUX_D1;
				input ADB9 = CELL6.IMUX_B0;
				input CEA = CELL5.IMUX_CE1;
				input CEB = CELL6.IMUX_CE1;
				input CLKA = CELL5.IMUX_CLK0;
				input CLKB = CELL6.IMUX_CLK0;
				input CSA0 = CELL4.IMUX_CE2;
				input CSA1 = CELL4.IMUX_CE3;
				input CSA2 = CELL4.IMUX_CLK1;
				input CSB0 = CELL5.IMUX_CE2;
				input CSB1 = CELL5.IMUX_CE3;
				input CSB2 = CELL4.IMUX_LSR1;
				input DIA0 = CELL4.IMUX_D4;
				input DIA1 = CELL4.IMUX_B5;
				input DIA2 = CELL4.IMUX_D6;
				input DIA3 = CELL4.IMUX_B7;
				input DIA4 = CELL5.IMUX_D0;
				input DIA5 = CELL5.IMUX_B0;
				input DIA6 = CELL5.IMUX_D2;
				input DIA7 = CELL5.IMUX_B2;
				input DIA8 = CELL5.IMUX_D4;
				input DIB0 = CELL5.IMUX_B5;
				input DIB1 = CELL5.IMUX_D6;
				input DIB2 = CELL5.IMUX_B7;
				input DIB3 = CELL6.IMUX_D0;
				input DIB4 = CELL6.IMUX_B1;
				input DIB5 = CELL6.IMUX_D2;
				input DIB6 = CELL6.IMUX_B3;
				input DIB7 = CELL6.IMUX_D4;
				input DIB8 = CELL6.IMUX_B5;
				output DOA0 = CELL4.OUT_F4;
				output DOA1 = CELL4.OUT_F5;
				output DOA2 = CELL4.OUT_F6;
				output DOA3 = CELL4.OUT_F7;
				output DOA4 = CELL5.OUT_F0;
				output DOA5 = CELL5.OUT_F1;
				output DOA6 = CELL5.OUT_F2;
				output DOA7 = CELL5.OUT_F3;
				output DOA8 = CELL5.OUT_F4;
				output DOB0 = CELL5.OUT_F5;
				output DOB1 = CELL5.OUT_F6;
				output DOB2 = CELL5.OUT_F7;
				output DOB3 = CELL6.OUT_F0;
				output DOB4 = CELL6.OUT_F1;
				output DOB5 = CELL6.OUT_F2;
				output DOB6 = CELL6.OUT_F3;
				output DOB7 = CELL6.OUT_F4;
				output DOB8 = CELL6.OUT_F5;
				input OCEA = CELL5.IMUX_CE0;
				input OCEB = CELL6.IMUX_CE0;
				input RSTA = CELL5.IMUX_LSR0;
				input RSTB = CELL6.IMUX_LSR0;
				input WEA = CELL5.IMUX_LSR1;
				input WEB = CELL6.IMUX_LSR1;
			}

			bel EBR3 {
				input ADA0 = CELL7.IMUX_B2;
				input ADA1 = CELL7.IMUX_B4;
				input ADA10 = CELL7.IMUX_D5;
				input ADA11 = CELL7.IMUX_B6;
				input ADA12 = CELL7.IMUX_C7;
				input ADA2 = CELL7.IMUX_D7;
				input ADA3 = CELL7.IMUX_A7;
				input ADA4 = CELL7.IMUX_C0;
				input ADA5 = CELL7.IMUX_A1;
				input ADA6 = CELL7.IMUX_C2;
				input ADA7 = CELL7.IMUX_A3;
				input ADA8 = CELL7.IMUX_D1;
				input ADA9 = CELL7.IMUX_B0;
				input ADB0 = CELL8.IMUX_D3;
				input ADB1 = CELL8.IMUX_D7;
				input ADB10 = CELL8.IMUX_D5;
				input ADB11 = CELL8.IMUX_B6;
				input ADB12 = CELL8.IMUX_C7;
				input ADB2 = CELL8.IMUX_B4;
				input ADB3 = CELL8.IMUX_A7;
				input ADB4 = CELL8.IMUX_C0;
				input ADB5 = CELL8.IMUX_A0;
				input ADB6 = CELL8.IMUX_C4;
				input ADB7 = CELL8.IMUX_A4;
				input ADB8 = CELL8.IMUX_D1;
				input ADB9 = CELL8.IMUX_B0;
				input CEA = CELL7.IMUX_CE1;
				input CEB = CELL8.IMUX_CE1;
				input CLKA = CELL7.IMUX_CLK0;
				input CLKB = CELL8.IMUX_CLK0;
				input CSA0 = CELL7.IMUX_CE2;
				input CSA1 = CELL6.IMUX_CE2;
				input CSA2 = CELL6.IMUX_CE3;
				input CSB0 = CELL8.IMUX_CE2;
				input CSB1 = CELL8.IMUX_CE3;
				input CSB2 = CELL7.IMUX_CE3;
				input DIA0 = CELL6.IMUX_D6;
				input DIA1 = CELL6.IMUX_B7;
				input DIA2 = CELL7.IMUX_D0;
				input DIA3 = CELL7.IMUX_B1;
				input DIA4 = CELL7.IMUX_D2;
				input DIA5 = CELL7.IMUX_B3;
				input DIA6 = CELL7.IMUX_D4;
				input DIA7 = CELL7.IMUX_B5;
				input DIA8 = CELL7.IMUX_D6;
				input DIB0 = CELL7.IMUX_B7;
				input DIB1 = CELL8.IMUX_D0;
				input DIB2 = CELL8.IMUX_B1;
				input DIB3 = CELL8.IMUX_D2;
				input DIB4 = CELL8.IMUX_B3;
				input DIB5 = CELL8.IMUX_D4;
				input DIB6 = CELL8.IMUX_B5;
				input DIB7 = CELL8.IMUX_D6;
				input DIB8 = CELL8.IMUX_B7;
				output DOA0 = CELL6.OUT_F6;
				output DOA1 = CELL6.OUT_F7;
				output DOA2 = CELL7.OUT_F0;
				output DOA3 = CELL7.OUT_F1;
				output DOA4 = CELL7.OUT_F2;
				output DOA5 = CELL7.OUT_F3;
				output DOA6 = CELL7.OUT_F4;
				output DOA7 = CELL7.OUT_F5;
				output DOA8 = CELL7.OUT_F6;
				output DOB0 = CELL7.OUT_F7;
				output DOB1 = CELL8.OUT_F0;
				output DOB2 = CELL8.OUT_F1;
				output DOB3 = CELL8.OUT_F2;
				output DOB4 = CELL8.OUT_F3;
				output DOB5 = CELL8.OUT_F4;
				output DOB6 = CELL8.OUT_F5;
				output DOB7 = CELL8.OUT_F6;
				output DOB8 = CELL8.OUT_F7;
				input OCEA = CELL7.IMUX_CE0;
				input OCEB = CELL8.IMUX_CE0;
				input RSTA = CELL7.IMUX_LSR0;
				input RSTB = CELL8.IMUX_LSR0;
				input WEA = CELL7.IMUX_LSR1;
				input WEB = CELL8.IMUX_LSR1;
			}

			// wire CELL0.IMUX_A1                  EBR0.ADA5
			// wire CELL0.IMUX_A3                  EBR0.ADA7
			// wire CELL0.IMUX_A7                  EBR0.ADA3
			// wire CELL0.IMUX_B0                  EBR0.ADA9
			// wire CELL0.IMUX_B1                  EBR0.DIA1
			// wire CELL0.IMUX_B2                  EBR0.ADA0
			// wire CELL0.IMUX_B3                  EBR0.DIA3
			// wire CELL0.IMUX_B4                  EBR0.ADA1
			// wire CELL0.IMUX_B5                  EBR0.DIA5
			// wire CELL0.IMUX_B6                  EBR0.ADA11
			// wire CELL0.IMUX_B7                  EBR0.DIA7
			// wire CELL0.IMUX_C0                  EBR0.ADA4
			// wire CELL0.IMUX_C2                  EBR0.ADA6
			// wire CELL0.IMUX_C7                  EBR0.ADA12
			// wire CELL0.IMUX_D0                  EBR0.DIA0
			// wire CELL0.IMUX_D1                  EBR0.ADA8
			// wire CELL0.IMUX_D2                  EBR0.DIA2
			// wire CELL0.IMUX_D4                  EBR0.DIA4
			// wire CELL0.IMUX_D5                  EBR0.ADA10
			// wire CELL0.IMUX_D6                  EBR0.DIA6
			// wire CELL0.IMUX_D7                  EBR0.ADA2
			// wire CELL0.IMUX_CLK0                EBR0.CLKA
			// wire CELL0.IMUX_LSR0                EBR0.RSTA
			// wire CELL0.IMUX_LSR1                EBR0.WEA
			// wire CELL0.IMUX_CE0                 EBR0.OCEA
			// wire CELL0.IMUX_CE1                 EBR0.CEA
			// wire CELL0.IMUX_CE2                 EBR0.CSA0
			// wire CELL0.IMUX_CE3                 EBR0.CSA1
			// wire CELL0.OUT_F0                   EBR0.DOA0
			// wire CELL0.OUT_F1                   EBR0.DOA1
			// wire CELL0.OUT_F2                   EBR0.DOA2
			// wire CELL0.OUT_F3                   EBR0.DOA3
			// wire CELL0.OUT_F4                   EBR0.DOA4
			// wire CELL0.OUT_F5                   EBR0.DOA5
			// wire CELL0.OUT_F6                   EBR0.DOA6
			// wire CELL0.OUT_F7                   EBR0.DOA7
			// wire CELL1.IMUX_A0                  EBR0.ADB5
			// wire CELL1.IMUX_A4                  EBR0.ADB7
			// wire CELL1.IMUX_A7                  EBR0.ADB3
			// wire CELL1.IMUX_B0                  EBR0.ADB9
			// wire CELL1.IMUX_B1                  EBR0.DIB0
			// wire CELL1.IMUX_B3                  EBR0.DIB2
			// wire CELL1.IMUX_B4                  EBR0.ADB2
			// wire CELL1.IMUX_B5                  EBR0.DIB4
			// wire CELL1.IMUX_B6                  EBR0.ADB11
			// wire CELL1.IMUX_B7                  EBR0.DIB6
			// wire CELL1.IMUX_C0                  EBR0.ADB4
			// wire CELL1.IMUX_C4                  EBR0.ADB6
			// wire CELL1.IMUX_C7                  EBR0.ADB12
			// wire CELL1.IMUX_D0                  EBR0.DIA8
			// wire CELL1.IMUX_D1                  EBR0.ADB8
			// wire CELL1.IMUX_D2                  EBR0.DIB1
			// wire CELL1.IMUX_D3                  EBR0.ADB0
			// wire CELL1.IMUX_D4                  EBR0.DIB3
			// wire CELL1.IMUX_D5                  EBR0.ADB10
			// wire CELL1.IMUX_D6                  EBR0.DIB5
			// wire CELL1.IMUX_D7                  EBR0.ADB1
			// wire CELL1.IMUX_CLK0                EBR0.CLKB
			// wire CELL1.IMUX_LSR0                EBR0.RSTB
			// wire CELL1.IMUX_LSR1                EBR0.WEB
			// wire CELL1.IMUX_CE0                 EBR0.OCEB
			// wire CELL1.IMUX_CE1                 EBR0.CEB
			// wire CELL1.IMUX_CE2                 EBR0.CSB0
			// wire CELL1.IMUX_CE3                 EBR0.CSA2
			// wire CELL1.OUT_F0                   EBR0.DOA8
			// wire CELL1.OUT_F1                   EBR0.DOB0
			// wire CELL1.OUT_F2                   EBR0.DOB1
			// wire CELL1.OUT_F3                   EBR0.DOB2
			// wire CELL1.OUT_F4                   EBR0.DOB3
			// wire CELL1.OUT_F5                   EBR0.DOB4
			// wire CELL1.OUT_F6                   EBR0.DOB5
			// wire CELL1.OUT_F7                   EBR0.DOB6
			// wire CELL2.IMUX_A1                  EBR1.ADA5
			// wire CELL2.IMUX_A3                  EBR1.ADA7
			// wire CELL2.IMUX_A7                  EBR1.ADA3
			// wire CELL2.IMUX_B0                  EBR1.ADA9
			// wire CELL2.IMUX_B1                  EBR0.DIB8
			// wire CELL2.IMUX_B2                  EBR1.ADA0
			// wire CELL2.IMUX_B3                  EBR1.DIA1
			// wire CELL2.IMUX_B4                  EBR1.ADA1
			// wire CELL2.IMUX_B5                  EBR1.DIA3
			// wire CELL2.IMUX_B6                  EBR1.ADA11
			// wire CELL2.IMUX_B7                  EBR1.DIA5
			// wire CELL2.IMUX_C0                  EBR1.ADA4
			// wire CELL2.IMUX_C2                  EBR1.ADA6
			// wire CELL2.IMUX_C7                  EBR1.ADA12
			// wire CELL2.IMUX_D0                  EBR0.DIB7
			// wire CELL2.IMUX_D1                  EBR1.ADA8
			// wire CELL2.IMUX_D2                  EBR1.DIA0
			// wire CELL2.IMUX_D4                  EBR1.DIA2
			// wire CELL2.IMUX_D5                  EBR1.ADA10
			// wire CELL2.IMUX_D6                  EBR1.DIA4
			// wire CELL2.IMUX_D7                  EBR1.ADA2
			// wire CELL2.IMUX_CLK0                EBR1.CLKA
			// wire CELL2.IMUX_LSR0                EBR1.RSTA
			// wire CELL2.IMUX_LSR1                EBR1.WEA
			// wire CELL2.IMUX_CE0                 EBR1.OCEA
			// wire CELL2.IMUX_CE1                 EBR1.CEA
			// wire CELL2.IMUX_CE2                 EBR0.CSB1
			// wire CELL2.IMUX_CE3                 EBR0.CSB2
			// wire CELL2.OUT_F0                   EBR0.DOB7
			// wire CELL2.OUT_F1                   EBR0.DOB8
			// wire CELL2.OUT_F2                   EBR1.DOA0
			// wire CELL2.OUT_F3                   EBR1.DOA1
			// wire CELL2.OUT_F4                   EBR1.DOA2
			// wire CELL2.OUT_F5                   EBR1.DOA3
			// wire CELL2.OUT_F6                   EBR1.DOA4
			// wire CELL2.OUT_F7                   EBR1.DOA5
			// wire CELL3.IMUX_A0                  EBR1.ADB5
			// wire CELL3.IMUX_A4                  EBR1.ADB7
			// wire CELL3.IMUX_B0                  EBR1.ADB9
			// wire CELL3.IMUX_B1                  EBR1.DIA7
			// wire CELL3.IMUX_B3                  EBR1.DIB0
			// wire CELL3.IMUX_B5                  EBR1.DIB2
			// wire CELL3.IMUX_B6                  EBR1.ADB11
			// wire CELL3.IMUX_B7                  EBR1.DIB4
			// wire CELL3.IMUX_C0                  EBR1.ADB4
			// wire CELL3.IMUX_C4                  EBR1.ADB6
			// wire CELL3.IMUX_C7                  EBR1.ADB12
			// wire CELL3.IMUX_D0                  EBR1.DIA6
			// wire CELL3.IMUX_D1                  EBR1.ADB8
			// wire CELL3.IMUX_D2                  EBR1.DIA8
			// wire CELL3.IMUX_D4                  EBR1.DIB1
			// wire CELL3.IMUX_D5                  EBR1.ADB10
			// wire CELL3.IMUX_D6                  EBR1.DIB3
			// wire CELL3.IMUX_CLK0                EBR1.CLKB
			// wire CELL3.IMUX_LSR0                EBR1.RSTB
			// wire CELL3.IMUX_LSR1                EBR1.WEB
			// wire CELL3.IMUX_CE0                 EBR1.OCEB
			// wire CELL3.IMUX_CE1                 EBR1.CEB
			// wire CELL3.IMUX_CE2                 EBR1.CSA0
			// wire CELL3.IMUX_CE3                 EBR1.CSA1
			// wire CELL3.OUT_F0                   EBR1.DOA6
			// wire CELL3.OUT_F1                   EBR1.DOA7
			// wire CELL3.OUT_F2                   EBR1.DOA8
			// wire CELL3.OUT_F3                   EBR1.DOB0
			// wire CELL3.OUT_F4                   EBR1.DOB1
			// wire CELL3.OUT_F5                   EBR1.DOB2
			// wire CELL3.OUT_F6                   EBR1.DOB3
			// wire CELL3.OUT_F7                   EBR1.DOB4
			// wire CELL4.IMUX_A7                  EBR1.ADB3
			// wire CELL4.IMUX_B1                  EBR1.DIB6
			// wire CELL4.IMUX_B2                  EBR1.ADB2
			// wire CELL4.IMUX_B3                  EBR1.DIB8
			// wire CELL4.IMUX_B5                  EBR2.DIA1
			// wire CELL4.IMUX_B7                  EBR2.DIA3
			// wire CELL4.IMUX_D0                  EBR1.DIB5
			// wire CELL4.IMUX_D2                  EBR1.DIB7
			// wire CELL4.IMUX_D3                  EBR1.ADB0
			// wire CELL4.IMUX_D4                  EBR2.DIA0
			// wire CELL4.IMUX_D6                  EBR2.DIA2
			// wire CELL4.IMUX_D7                  EBR1.ADB1
			// wire CELL4.IMUX_CLK0                EBR1.CSA2
			// wire CELL4.IMUX_CLK1                EBR2.CSA2
			// wire CELL4.IMUX_LSR0                EBR1.CSB2
			// wire CELL4.IMUX_LSR1                EBR2.CSB2
			// wire CELL4.IMUX_CE0                 EBR1.CSB0
			// wire CELL4.IMUX_CE1                 EBR1.CSB1
			// wire CELL4.IMUX_CE2                 EBR2.CSA0
			// wire CELL4.IMUX_CE3                 EBR2.CSA1
			// wire CELL4.OUT_F0                   EBR1.DOB5
			// wire CELL4.OUT_F1                   EBR1.DOB6
			// wire CELL4.OUT_F2                   EBR1.DOB7
			// wire CELL4.OUT_F3                   EBR1.DOB8
			// wire CELL4.OUT_F4                   EBR2.DOA0
			// wire CELL4.OUT_F5                   EBR2.DOA1
			// wire CELL4.OUT_F6                   EBR2.DOA2
			// wire CELL4.OUT_F7                   EBR2.DOA3
			// wire CELL5.IMUX_A1                  EBR2.ADA5
			// wire CELL5.IMUX_A3                  EBR2.ADA7
			// wire CELL5.IMUX_A7                  EBR2.ADA3
			// wire CELL5.IMUX_B0                  EBR2.DIA5
			// wire CELL5.IMUX_B1                  EBR2.ADA9
			// wire CELL5.IMUX_B2                  EBR2.DIA7
			// wire CELL5.IMUX_B4                  EBR2.ADA1
			// wire CELL5.IMUX_B5                  EBR2.DIB0
			// wire CELL5.IMUX_B6                  EBR2.ADA11
			// wire CELL5.IMUX_B7                  EBR2.DIB2
			// wire CELL5.IMUX_C0                  EBR2.ADA4
			// wire CELL5.IMUX_C2                  EBR2.ADA6
			// wire CELL5.IMUX_C7                  EBR2.ADA12
			// wire CELL5.IMUX_D0                  EBR2.DIA4
			// wire CELL5.IMUX_D1                  EBR2.ADA8
			// wire CELL5.IMUX_D2                  EBR2.DIA6
			// wire CELL5.IMUX_D3                  EBR2.ADA0
			// wire CELL5.IMUX_D4                  EBR2.DIA8
			// wire CELL5.IMUX_D5                  EBR2.ADA10
			// wire CELL5.IMUX_D6                  EBR2.DIB1
			// wire CELL5.IMUX_D7                  EBR2.ADA2
			// wire CELL5.IMUX_CLK0                EBR2.CLKA
			// wire CELL5.IMUX_LSR0                EBR2.RSTA
			// wire CELL5.IMUX_LSR1                EBR2.WEA
			// wire CELL5.IMUX_CE0                 EBR2.OCEA
			// wire CELL5.IMUX_CE1                 EBR2.CEA
			// wire CELL5.IMUX_CE2                 EBR2.CSB0
			// wire CELL5.IMUX_CE3                 EBR2.CSB1
			// wire CELL5.OUT_F0                   EBR2.DOA4
			// wire CELL5.OUT_F1                   EBR2.DOA5
			// wire CELL5.OUT_F2                   EBR2.DOA6
			// wire CELL5.OUT_F3                   EBR2.DOA7
			// wire CELL5.OUT_F4                   EBR2.DOA8
			// wire CELL5.OUT_F5                   EBR2.DOB0
			// wire CELL5.OUT_F6                   EBR2.DOB1
			// wire CELL5.OUT_F7                   EBR2.DOB2
			// wire CELL6.IMUX_A0                  EBR2.ADB5
			// wire CELL6.IMUX_A4                  EBR2.ADB7
			// wire CELL6.IMUX_A7                  EBR2.ADB3
			// wire CELL6.IMUX_B0                  EBR2.ADB9
			// wire CELL6.IMUX_B1                  EBR2.DIB4
			// wire CELL6.IMUX_B3                  EBR2.DIB6
			// wire CELL6.IMUX_B4                  EBR2.ADB2
			// wire CELL6.IMUX_B5                  EBR2.DIB8
			// wire CELL6.IMUX_B6                  EBR2.ADB11
			// wire CELL6.IMUX_B7                  EBR3.DIA1
			// wire CELL6.IMUX_C0                  EBR2.ADB4
			// wire CELL6.IMUX_C4                  EBR2.ADB6
			// wire CELL6.IMUX_C7                  EBR2.ADB12
			// wire CELL6.IMUX_D0                  EBR2.DIB3
			// wire CELL6.IMUX_D1                  EBR2.ADB8
			// wire CELL6.IMUX_D2                  EBR2.DIB5
			// wire CELL6.IMUX_D3                  EBR2.ADB0
			// wire CELL6.IMUX_D4                  EBR2.DIB7
			// wire CELL6.IMUX_D5                  EBR2.ADB10
			// wire CELL6.IMUX_D6                  EBR3.DIA0
			// wire CELL6.IMUX_D7                  EBR2.ADB1
			// wire CELL6.IMUX_CLK0                EBR2.CLKB
			// wire CELL6.IMUX_LSR0                EBR2.RSTB
			// wire CELL6.IMUX_LSR1                EBR2.WEB
			// wire CELL6.IMUX_CE0                 EBR2.OCEB
			// wire CELL6.IMUX_CE1                 EBR2.CEB
			// wire CELL6.IMUX_CE2                 EBR3.CSA1
			// wire CELL6.IMUX_CE3                 EBR3.CSA2
			// wire CELL6.OUT_F0                   EBR2.DOB3
			// wire CELL6.OUT_F1                   EBR2.DOB4
			// wire CELL6.OUT_F2                   EBR2.DOB5
			// wire CELL6.OUT_F3                   EBR2.DOB6
			// wire CELL6.OUT_F4                   EBR2.DOB7
			// wire CELL6.OUT_F5                   EBR2.DOB8
			// wire CELL6.OUT_F6                   EBR3.DOA0
			// wire CELL6.OUT_F7                   EBR3.DOA1
			// wire CELL7.IMUX_A1                  EBR3.ADA5
			// wire CELL7.IMUX_A3                  EBR3.ADA7
			// wire CELL7.IMUX_A7                  EBR3.ADA3
			// wire CELL7.IMUX_B0                  EBR3.ADA9
			// wire CELL7.IMUX_B1                  EBR3.DIA3
			// wire CELL7.IMUX_B2                  EBR3.ADA0
			// wire CELL7.IMUX_B3                  EBR3.DIA5
			// wire CELL7.IMUX_B4                  EBR3.ADA1
			// wire CELL7.IMUX_B5                  EBR3.DIA7
			// wire CELL7.IMUX_B6                  EBR3.ADA11
			// wire CELL7.IMUX_B7                  EBR3.DIB0
			// wire CELL7.IMUX_C0                  EBR3.ADA4
			// wire CELL7.IMUX_C2                  EBR3.ADA6
			// wire CELL7.IMUX_C7                  EBR3.ADA12
			// wire CELL7.IMUX_D0                  EBR3.DIA2
			// wire CELL7.IMUX_D1                  EBR3.ADA8
			// wire CELL7.IMUX_D2                  EBR3.DIA4
			// wire CELL7.IMUX_D4                  EBR3.DIA6
			// wire CELL7.IMUX_D5                  EBR3.ADA10
			// wire CELL7.IMUX_D6                  EBR3.DIA8
			// wire CELL7.IMUX_D7                  EBR3.ADA2
			// wire CELL7.IMUX_CLK0                EBR3.CLKA
			// wire CELL7.IMUX_LSR0                EBR3.RSTA
			// wire CELL7.IMUX_LSR1                EBR3.WEA
			// wire CELL7.IMUX_CE0                 EBR3.OCEA
			// wire CELL7.IMUX_CE1                 EBR3.CEA
			// wire CELL7.IMUX_CE2                 EBR3.CSA0
			// wire CELL7.IMUX_CE3                 EBR3.CSB2
			// wire CELL7.OUT_F0                   EBR3.DOA2
			// wire CELL7.OUT_F1                   EBR3.DOA3
			// wire CELL7.OUT_F2                   EBR3.DOA4
			// wire CELL7.OUT_F3                   EBR3.DOA5
			// wire CELL7.OUT_F4                   EBR3.DOA6
			// wire CELL7.OUT_F5                   EBR3.DOA7
			// wire CELL7.OUT_F6                   EBR3.DOA8
			// wire CELL7.OUT_F7                   EBR3.DOB0
			// wire CELL8.IMUX_A0                  EBR3.ADB5
			// wire CELL8.IMUX_A4                  EBR3.ADB7
			// wire CELL8.IMUX_A7                  EBR3.ADB3
			// wire CELL8.IMUX_B0                  EBR3.ADB9
			// wire CELL8.IMUX_B1                  EBR3.DIB2
			// wire CELL8.IMUX_B3                  EBR3.DIB4
			// wire CELL8.IMUX_B4                  EBR3.ADB2
			// wire CELL8.IMUX_B5                  EBR3.DIB6
			// wire CELL8.IMUX_B6                  EBR3.ADB11
			// wire CELL8.IMUX_B7                  EBR3.DIB8
			// wire CELL8.IMUX_C0                  EBR3.ADB4
			// wire CELL8.IMUX_C4                  EBR3.ADB6
			// wire CELL8.IMUX_C7                  EBR3.ADB12
			// wire CELL8.IMUX_D0                  EBR3.DIB1
			// wire CELL8.IMUX_D1                  EBR3.ADB8
			// wire CELL8.IMUX_D2                  EBR3.DIB3
			// wire CELL8.IMUX_D3                  EBR3.ADB0
			// wire CELL8.IMUX_D4                  EBR3.DIB5
			// wire CELL8.IMUX_D5                  EBR3.ADB10
			// wire CELL8.IMUX_D6                  EBR3.DIB7
			// wire CELL8.IMUX_D7                  EBR3.ADB1
			// wire CELL8.IMUX_CLK0                EBR3.CLKB
			// wire CELL8.IMUX_LSR0                EBR3.RSTB
			// wire CELL8.IMUX_LSR1                EBR3.WEB
			// wire CELL8.IMUX_CE0                 EBR3.OCEB
			// wire CELL8.IMUX_CE1                 EBR3.CEB
			// wire CELL8.IMUX_CE2                 EBR3.CSB0
			// wire CELL8.IMUX_CE3                 EBR3.CSB1
			// wire CELL8.OUT_F0                   EBR3.DOB1
			// wire CELL8.OUT_F1                   EBR3.DOB2
			// wire CELL8.OUT_F2                   EBR3.DOB3
			// wire CELL8.OUT_F3                   EBR3.DOB4
			// wire CELL8.OUT_F4                   EBR3.DOB5
			// wire CELL8.OUT_F5                   EBR3.DOB6
			// wire CELL8.OUT_F6                   EBR3.DOB7
			// wire CELL8.OUT_F7                   EBR3.DOB8
		}

		tile_class I2C_W {
			cell CELL0;
			cell CELL1;

			bel I2C {
				output ACKO = CELL1.OUT_Q3;
				input ADRI0 = CELL1.IMUX_C4;
				input ADRI1 = CELL1.IMUX_A4;
				input ADRI2 = CELL1.IMUX_C6;
				input ADRI3 = CELL1.IMUX_A6;
				input CLKI = CELL0.IMUX_CLK0;
				input CSI = CELL1.IMUX_A0;
				input DATI0 = CELL0.IMUX_D0;
				input DATI1 = CELL0.IMUX_B0;
				input DATI2 = CELL0.IMUX_D2;
				input DATI3 = CELL0.IMUX_B2;
				input DATI4 = CELL0.IMUX_D4;
				input DATI5 = CELL0.IMUX_B4;
				input DATI6 = CELL0.IMUX_D6;
				input DATI7 = CELL0.IMUX_B6;
				input DATI8 = CELL1.IMUX_D0;
				input DATI9 = CELL1.IMUX_B0;
				output DATO0 = CELL0.OUT_F0;
				output DATO1 = CELL0.OUT_F1;
				output DATO2 = CELL0.OUT_F2;
				output DATO3 = CELL0.OUT_F3;
				output DATO4 = CELL0.OUT_F4;
				output DATO5 = CELL0.OUT_F5;
				output DATO6 = CELL0.OUT_F6;
				output DATO7 = CELL0.OUT_F7;
				output DATO8 = CELL1.OUT_F0;
				output DATO9 = CELL1.OUT_F1;
				input FIFORST = CELL0.IMUX_LSR0;
				output I2CIRQ = CELL1.OUT_F7;
				output I2CWKUP = CELL0.OUT_Q0;
				output MRDCMPL = CELL1.OUT_Q2;
				output RXFIFOAF = CELL0.OUT_Q1;
				output RXFIFOE = CELL0.OUT_Q4;
				output RXFIFOF = CELL0.OUT_Q5;
				input SCLI = CELL0.IMUX_C4;
				output SCLO = CELL1.OUT_F3;
				output SCLOEN = CELL1.OUT_F2;
				input SDAI = CELL0.IMUX_A4;
				output SDAO = CELL1.OUT_F5;
				output SDAOEN = CELL1.OUT_F4;
				output SRDWR = CELL1.OUT_F6;
				input STBI = CELL1.IMUX_B2;
				output TXFIFOAE = CELL1.OUT_Q5;
				output TXFIFOE = CELL1.OUT_Q6;
				output TXFIFOF = CELL1.OUT_Q7;
				input WEI = CELL1.IMUX_D4;
			}

			// wire CELL0.IMUX_A4                  I2C.SDAI
			// wire CELL0.IMUX_B0                  I2C.DATI1
			// wire CELL0.IMUX_B2                  I2C.DATI3
			// wire CELL0.IMUX_B4                  I2C.DATI5
			// wire CELL0.IMUX_B6                  I2C.DATI7
			// wire CELL0.IMUX_C4                  I2C.SCLI
			// wire CELL0.IMUX_D0                  I2C.DATI0
			// wire CELL0.IMUX_D2                  I2C.DATI2
			// wire CELL0.IMUX_D4                  I2C.DATI4
			// wire CELL0.IMUX_D6                  I2C.DATI6
			// wire CELL0.IMUX_CLK0                I2C.CLKI
			// wire CELL0.IMUX_LSR0                I2C.FIFORST
			// wire CELL0.OUT_F0                   I2C.DATO0
			// wire CELL0.OUT_F1                   I2C.DATO1
			// wire CELL0.OUT_F2                   I2C.DATO2
			// wire CELL0.OUT_F3                   I2C.DATO3
			// wire CELL0.OUT_F4                   I2C.DATO4
			// wire CELL0.OUT_F5                   I2C.DATO5
			// wire CELL0.OUT_F6                   I2C.DATO6
			// wire CELL0.OUT_F7                   I2C.DATO7
			// wire CELL0.OUT_Q0                   I2C.I2CWKUP
			// wire CELL0.OUT_Q1                   I2C.RXFIFOAF
			// wire CELL0.OUT_Q4                   I2C.RXFIFOE
			// wire CELL0.OUT_Q5                   I2C.RXFIFOF
			// wire CELL1.IMUX_A0                  I2C.CSI
			// wire CELL1.IMUX_A4                  I2C.ADRI1
			// wire CELL1.IMUX_A6                  I2C.ADRI3
			// wire CELL1.IMUX_B0                  I2C.DATI9
			// wire CELL1.IMUX_B2                  I2C.STBI
			// wire CELL1.IMUX_C4                  I2C.ADRI0
			// wire CELL1.IMUX_C6                  I2C.ADRI2
			// wire CELL1.IMUX_D0                  I2C.DATI8
			// wire CELL1.IMUX_D4                  I2C.WEI
			// wire CELL1.OUT_F0                   I2C.DATO8
			// wire CELL1.OUT_F1                   I2C.DATO9
			// wire CELL1.OUT_F2                   I2C.SCLOEN
			// wire CELL1.OUT_F3                   I2C.SCLO
			// wire CELL1.OUT_F4                   I2C.SDAOEN
			// wire CELL1.OUT_F5                   I2C.SDAO
			// wire CELL1.OUT_F6                   I2C.SRDWR
			// wire CELL1.OUT_F7                   I2C.I2CIRQ
			// wire CELL1.OUT_Q2                   I2C.MRDCMPL
			// wire CELL1.OUT_Q3                   I2C.ACKO
			// wire CELL1.OUT_Q5                   I2C.TXFIFOAE
			// wire CELL1.OUT_Q6                   I2C.TXFIFOE
			// wire CELL1.OUT_Q7                   I2C.TXFIFOF
		}

		tile_class I2C_E {
			cell CELL0;
			cell CELL1;

			bel I2C {
				output ACKO = CELL1.OUT_Q3;
				input ADRI0 = CELL1.IMUX_C4;
				input ADRI1 = CELL1.IMUX_A4;
				input ADRI2 = CELL1.IMUX_C6;
				input ADRI3 = CELL1.IMUX_A6;
				input CLKI = CELL0.IMUX_CLK0;
				input CSI = CELL1.IMUX_A0;
				input DATI0 = CELL0.IMUX_D0;
				input DATI1 = CELL0.IMUX_B0;
				input DATI2 = CELL0.IMUX_D2;
				input DATI3 = CELL0.IMUX_B2;
				input DATI4 = CELL0.IMUX_D4;
				input DATI5 = CELL0.IMUX_B4;
				input DATI6 = CELL0.IMUX_D6;
				input DATI7 = CELL0.IMUX_B6;
				input DATI8 = CELL1.IMUX_D0;
				input DATI9 = CELL1.IMUX_B0;
				output DATO0 = CELL0.OUT_F0;
				output DATO1 = CELL0.OUT_F1;
				output DATO2 = CELL0.OUT_F2;
				output DATO3 = CELL0.OUT_F3;
				output DATO4 = CELL0.OUT_F4;
				output DATO5 = CELL0.OUT_F5;
				output DATO6 = CELL0.OUT_F6;
				output DATO7 = CELL0.OUT_F7;
				output DATO8 = CELL1.OUT_F0;
				output DATO9 = CELL1.OUT_F1;
				input FIFORST = CELL0.IMUX_LSR0;
				output I2CIRQ = CELL1.OUT_F7;
				output I2CWKUP = CELL0.OUT_Q0;
				output MRDCMPL = CELL1.OUT_Q2;
				output RXFIFOAF = CELL0.OUT_Q1;
				output RXFIFOE = CELL0.OUT_Q4;
				output RXFIFOF = CELL0.OUT_Q5;
				output SRDWR = CELL1.OUT_F6;
				input STBI = CELL1.IMUX_B2;
				output TXFIFOAE = CELL1.OUT_Q5;
				output TXFIFOE = CELL1.OUT_Q6;
				output TXFIFOF = CELL1.OUT_Q7;
				input WEI = CELL1.IMUX_D4;
			}

			bel NVCMTEST {
				input NVSCANCLK = CELL1.IMUX_A7;
				input NVSCANRESET = CELL1.IMUX_LSR0;
				input NVSCANSDI = CELL1.IMUX_A5;
				output NVSCANSDO = CELL1.OUT_Q4;
				input NVSCANSHIFTEN = CELL1.IMUX_C5;
				output SCANTESTMODE = CELL1.OUT_Q1;
			}

			// wire CELL0.IMUX_B0                  I2C.DATI1
			// wire CELL0.IMUX_B2                  I2C.DATI3
			// wire CELL0.IMUX_B4                  I2C.DATI5
			// wire CELL0.IMUX_B6                  I2C.DATI7
			// wire CELL0.IMUX_D0                  I2C.DATI0
			// wire CELL0.IMUX_D2                  I2C.DATI2
			// wire CELL0.IMUX_D4                  I2C.DATI4
			// wire CELL0.IMUX_D6                  I2C.DATI6
			// wire CELL0.IMUX_CLK0                I2C.CLKI
			// wire CELL0.IMUX_LSR0                I2C.FIFORST
			// wire CELL0.OUT_F0                   I2C.DATO0
			// wire CELL0.OUT_F1                   I2C.DATO1
			// wire CELL0.OUT_F2                   I2C.DATO2
			// wire CELL0.OUT_F3                   I2C.DATO3
			// wire CELL0.OUT_F4                   I2C.DATO4
			// wire CELL0.OUT_F5                   I2C.DATO5
			// wire CELL0.OUT_F6                   I2C.DATO6
			// wire CELL0.OUT_F7                   I2C.DATO7
			// wire CELL0.OUT_Q0                   I2C.I2CWKUP
			// wire CELL0.OUT_Q1                   I2C.RXFIFOAF
			// wire CELL0.OUT_Q4                   I2C.RXFIFOE
			// wire CELL0.OUT_Q5                   I2C.RXFIFOF
			// wire CELL1.IMUX_A0                  I2C.CSI
			// wire CELL1.IMUX_A4                  I2C.ADRI1
			// wire CELL1.IMUX_A5                  NVCMTEST.NVSCANSDI
			// wire CELL1.IMUX_A6                  I2C.ADRI3
			// wire CELL1.IMUX_A7                  NVCMTEST.NVSCANCLK
			// wire CELL1.IMUX_B0                  I2C.DATI9
			// wire CELL1.IMUX_B2                  I2C.STBI
			// wire CELL1.IMUX_C4                  I2C.ADRI0
			// wire CELL1.IMUX_C5                  NVCMTEST.NVSCANSHIFTEN
			// wire CELL1.IMUX_C6                  I2C.ADRI2
			// wire CELL1.IMUX_D0                  I2C.DATI8
			// wire CELL1.IMUX_D4                  I2C.WEI
			// wire CELL1.IMUX_LSR0                NVCMTEST.NVSCANRESET
			// wire CELL1.OUT_F0                   I2C.DATO8
			// wire CELL1.OUT_F1                   I2C.DATO9
			// wire CELL1.OUT_F6                   I2C.SRDWR
			// wire CELL1.OUT_F7                   I2C.I2CIRQ
			// wire CELL1.OUT_Q1                   NVCMTEST.SCANTESTMODE
			// wire CELL1.OUT_Q2                   I2C.MRDCMPL
			// wire CELL1.OUT_Q3                   I2C.ACKO
			// wire CELL1.OUT_Q4                   NVCMTEST.NVSCANSDO
			// wire CELL1.OUT_Q5                   I2C.TXFIFOAE
			// wire CELL1.OUT_Q6                   I2C.TXFIFOE
			// wire CELL1.OUT_Q7                   I2C.TXFIFOF
		}

		tile_class OSC {
			cell CELL0;

			bel OSC {
				input HFCLKDIV0 = IMUX_A1;
				input HFCLKDIV1 = IMUX_C1;
				output HFCLKOUT = OUT_F1;
				input HFOUTEN = IMUX_D7;
				output LFCLKOUT = OUT_F0;
			}

			// wire IMUX_A1                        OSC.HFCLKDIV0
			// wire IMUX_C1                        OSC.HFCLKDIV1
			// wire IMUX_D7                        OSC.HFOUTEN
			// wire OUT_F0                         OSC.LFCLKOUT
			// wire OUT_F1                         OSC.HFCLKOUT
		}

		tile_class CONFIG {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel GSR {
				input CLK = CELL3.IMUX_CLK0;
				input GSR = CELL0.IMUX_D4;
			}

			bel CFGTEST {
				input CFGSCANCLK = CELL2.IMUX_B4;
				input CFGSCANRESET = CELL2.IMUX_D5;
				input CFGSCANSDI = CELL2.IMUX_B5;
				output CFGSCANSDO = CELL1.OUT_F7;
				input CFGSCANSHIFTEN = CELL2.IMUX_D4;
			}

			// wire CELL0.IMUX_D4                  GSR.GSR
			// wire CELL1.OUT_F7                   CFGTEST.CFGSCANSDO
			// wire CELL2.IMUX_B4                  CFGTEST.CFGSCANCLK
			// wire CELL2.IMUX_B5                  CFGTEST.CFGSCANSDI
			// wire CELL2.IMUX_D4                  CFGTEST.CFGSCANSHIFTEN
			// wire CELL2.IMUX_D5                  CFGTEST.CFGSCANRESET
			// wire CELL3.IMUX_CLK0                GSR.CLK
		}

		tile_class PMU {
			cell CELL0;

			bel PMU {
				input SLEEP = IMUX_B7;
				input USRADR0 = IMUX_C2;
				input USRADR1 = IMUX_D3;
				input USRADR2 = IMUX_B3;
				input USRADR3 = IMUX_C3;
				input USRCLK = IMUX_CLK1;
				input USRCS = IMUX_A2;
				input USRDATA0 = IMUX_C4;
				input USRDATA1 = IMUX_A5;
				input USRDATA2 = IMUX_B5;
				input USRDATA3 = IMUX_C5;
				input USRDATA4 = IMUX_A6;
				input USRDATA5 = IMUX_C6;
				input USRDATA6 = IMUX_A7;
				input USRDATA7 = IMUX_C7;
				input USRSTB = IMUX_B2;
				output USRWDTDONE = OUT_F0;
				output USRWDTINT = OUT_F2;
			}

			bel PMUTEST {
				input PMUSCANCLK = IMUX_D6;
				input PMUSCANRESET = IMUX_LSR1;
				input PMUSCANSDI = IMUX_B6;
				output PMUSCANSDO = OUT_F3;
				input PMUSCANSHIFTEN = IMUX_D7;
			}

			// wire IMUX_A2                        PMU.USRCS
			// wire IMUX_A5                        PMU.USRDATA1
			// wire IMUX_A6                        PMU.USRDATA4
			// wire IMUX_A7                        PMU.USRDATA6
			// wire IMUX_B2                        PMU.USRSTB
			// wire IMUX_B3                        PMU.USRADR2
			// wire IMUX_B5                        PMU.USRDATA2
			// wire IMUX_B6                        PMUTEST.PMUSCANSDI
			// wire IMUX_B7                        PMU.SLEEP
			// wire IMUX_C2                        PMU.USRADR0
			// wire IMUX_C3                        PMU.USRADR3
			// wire IMUX_C4                        PMU.USRDATA0
			// wire IMUX_C5                        PMU.USRDATA3
			// wire IMUX_C6                        PMU.USRDATA5
			// wire IMUX_C7                        PMU.USRDATA7
			// wire IMUX_D3                        PMU.USRADR1
			// wire IMUX_D6                        PMUTEST.PMUSCANCLK
			// wire IMUX_D7                        PMUTEST.PMUSCANSHIFTEN
			// wire IMUX_CLK1                      PMU.USRCLK
			// wire IMUX_LSR1                      PMUTEST.PMUSCANRESET
			// wire OUT_F0                         PMU.USRWDTDONE
			// wire OUT_F2                         PMU.USRWDTINT
			// wire OUT_F3                         PMUTEST.PMUSCANSDO
		}

		tile_class BC {
			cell CELL0;

			bel DDRDLL {
				input CLK = IMUX_CLK0;
				output DCNTL0 = OUT_F0;
				output DCNTL1 = OUT_F1;
				output DCNTL2 = OUT_F2;
				output DCNTL3 = OUT_F3;
				output DCNTL4 = OUT_F4;
				output DCNTL5 = OUT_F5;
				output DCNTL6 = OUT_F6;
				output DCNTL7 = OUT_F7;
				output DIVOSC = OUT_Q1;
				input FREEZE = IMUX_A0;
				output LOCK = OUT_Q0;
				input RST = IMUX_LSR0;
				input UDDCNTLN = IMUX_B0;
			}

			bel BCINRD {
				input INRDENI = IMUX_B4;
			}

			bel BCLVDSO {
				input LVDSENI = IMUX_A4;
			}

			// wire IMUX_A0                        DDRDLL.FREEZE
			// wire IMUX_A4                        BCLVDSO.LVDSENI
			// wire IMUX_B0                        DDRDLL.UDDCNTLN
			// wire IMUX_B4                        BCINRD.INRDENI
			// wire IMUX_CLK0                      DDRDLL.CLK
			// wire IMUX_LSR0                      DDRDLL.RST
			// wire OUT_F0                         DDRDLL.DCNTL0
			// wire OUT_F1                         DDRDLL.DCNTL1
			// wire OUT_F2                         DDRDLL.DCNTL2
			// wire OUT_F3                         DDRDLL.DCNTL3
			// wire OUT_F4                         DDRDLL.DCNTL4
			// wire OUT_F5                         DDRDLL.DCNTL5
			// wire OUT_F6                         DDRDLL.DCNTL6
			// wire OUT_F7                         DDRDLL.DCNTL7
			// wire OUT_Q0                         DDRDLL.LOCK
			// wire OUT_Q1                         DDRDLL.DIVOSC
		}

		tile_class MIPI_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;
			cell CELL18;
			cell CELL19;
			cell CELL20;
			cell CELL21;
			cell CELL22;
			cell CELL23;

			bel MIPI {
				input CLKCDEN = CELL12.IMUX_D4;
				output CLKDCDN = CELL12.OUT_F4;
				output CLKDRXHS = CELL14.OUT_F6;
				output CLKDRXLPN = CELL12.OUT_F0;
				output CLKDRXLPP = CELL12.OUT_F1;
				input CLKDTXLPN = CELL11.IMUX_C0;
				input CLKDTXLPP = CELL11.IMUX_D4;
				output CLKHSBYTE = CELL14.OUT_F4;
				input CLKREF = CELL11.IMUX_CLK0;
				input CLKRXHSEN = CELL13.IMUX_C4;
				input CLKRXLPEN = CELL12.IMUX_C4;
				input CLKTXHSEN = CELL12.IMUX_D0;
				input CLKTXHSGATE = CELL10.IMUX_B4;
				input CLKTXHSPD = CELL11.IMUX_C4;
				input CLKTXLPEN = CELL10.IMUX_D6;
				input CM0 = CELL11.IMUX_A0;
				input CM1 = CELL11.IMUX_A4;
				input CM2 = CELL11.IMUX_B0;
				input CM3 = CELL11.IMUX_B4;
				input CM4 = CELL12.IMUX_A0;
				input CM5 = CELL12.IMUX_A4;
				input CM6 = CELL12.IMUX_B0;
				input CM7 = CELL12.IMUX_B4;
				input CN0 = CELL9.IMUX_C0;
				input CN1 = CELL9.IMUX_C4;
				input CN2 = CELL10.IMUX_C0;
				input CN3 = CELL10.IMUX_C4;
				input CN4 = CELL10.IMUX_C6;
				input CO0 = CELL14.IMUX_A0;
				input CO1 = CELL14.IMUX_A4;
				input D0CDEN = CELL17.IMUX_A3;
				output D0DCDN = CELL17.OUT_Q1;
				output D0DCDP = CELL17.OUT_Q0;
				output D0DRXHS = CELL19.OUT_F1;
				output D0DRXLPN = CELL16.OUT_F0;
				output D0DRXLPP = CELL16.OUT_F1;
				input D0DTXLPN = CELL15.IMUX_C4;
				input D0DTXLPP = CELL16.IMUX_A4;
				output D0ERRSYNC = CELL18.OUT_Q5;
				input D0HSDESEREN = CELL18.IMUX_A7;
				output D0HSRXDATA0 = CELL17.OUT_F0;
				output D0HSRXDATA1 = CELL17.OUT_F1;
				output D0HSRXDATA10 = CELL18.OUT_F2;
				output D0HSRXDATA11 = CELL18.OUT_F3;
				output D0HSRXDATA12 = CELL18.OUT_F4;
				output D0HSRXDATA13 = CELL18.OUT_F5;
				output D0HSRXDATA14 = CELL18.OUT_F6;
				output D0HSRXDATA15 = CELL18.OUT_F7;
				output D0HSRXDATA2 = CELL17.OUT_F2;
				output D0HSRXDATA3 = CELL17.OUT_F3;
				output D0HSRXDATA4 = CELL17.OUT_F4;
				output D0HSRXDATA5 = CELL17.OUT_F5;
				output D0HSRXDATA6 = CELL17.OUT_F6;
				output D0HSRXDATA7 = CELL17.OUT_F7;
				output D0HSRXDATA8 = CELL18.OUT_F0;
				output D0HSRXDATA9 = CELL18.OUT_F1;
				input D0HSSEREN = CELL14.IMUX_C4;
				input D0HSTXDATA0 = CELL15.IMUX_D0;
				input D0HSTXDATA1 = CELL15.IMUX_B0;
				input D0HSTXDATA10 = CELL16.IMUX_D2;
				input D0HSTXDATA11 = CELL16.IMUX_B2;
				input D0HSTXDATA12 = CELL16.IMUX_D4;
				input D0HSTXDATA13 = CELL16.IMUX_B4;
				input D0HSTXDATA14 = CELL16.IMUX_D6;
				input D0HSTXDATA15 = CELL16.IMUX_B6;
				input D0HSTXDATA2 = CELL15.IMUX_D2;
				input D0HSTXDATA3 = CELL15.IMUX_B2;
				input D0HSTXDATA4 = CELL15.IMUX_D4;
				input D0HSTXDATA5 = CELL15.IMUX_B4;
				input D0HSTXDATA6 = CELL15.IMUX_D6;
				input D0HSTXDATA7 = CELL15.IMUX_B6;
				input D0HSTXDATA8 = CELL16.IMUX_D0;
				input D0HSTXDATA9 = CELL16.IMUX_B0;
				output D0NOSYNC = CELL16.OUT_F3;
				input D0RXHSEN = CELL18.IMUX_A3;
				input D0RXLPEN = CELL16.IMUX_A0;
				output D0SYNC = CELL18.OUT_Q4;
				input D0TXHSEN = CELL16.IMUX_C0;
				input D0TXHSPD = CELL15.IMUX_A4;
				input D0TXLPEN = CELL15.IMUX_A0;
				input D1CDEN = CELL8.IMUX_A0;
				output D1DCDN = CELL7.OUT_F4;
				output D1DCDP = CELL7.OUT_F3;
				output D1DRXHS = CELL5.OUT_F1;
				output D1DRXLPN = CELL7.OUT_F0;
				output D1DRXLPP = CELL7.OUT_F1;
				input D1DTXLPN = CELL6.IMUX_A5;
				input D1DTXLPP = CELL6.IMUX_C2;
				output D1ERRSYNC = CELL9.OUT_Q1;
				input D1HSDESEREN = CELL9.IMUX_A4;
				output D1HSRXDATA0 = CELL8.OUT_F0;
				output D1HSRXDATA1 = CELL8.OUT_F1;
				output D1HSRXDATA10 = CELL9.OUT_F2;
				output D1HSRXDATA11 = CELL9.OUT_F3;
				output D1HSRXDATA12 = CELL9.OUT_F4;
				output D1HSRXDATA13 = CELL9.OUT_F5;
				output D1HSRXDATA14 = CELL9.OUT_F6;
				output D1HSRXDATA15 = CELL9.OUT_F7;
				output D1HSRXDATA2 = CELL8.OUT_F2;
				output D1HSRXDATA3 = CELL8.OUT_F3;
				output D1HSRXDATA4 = CELL8.OUT_F4;
				output D1HSRXDATA5 = CELL8.OUT_F5;
				output D1HSRXDATA6 = CELL8.OUT_F6;
				output D1HSRXDATA7 = CELL8.OUT_F7;
				output D1HSRXDATA8 = CELL9.OUT_F0;
				output D1HSRXDATA9 = CELL9.OUT_F1;
				input D1HSSEREN = CELL5.IMUX_A0;
				input D1HSTXDATA0 = CELL5.IMUX_D0;
				input D1HSTXDATA1 = CELL5.IMUX_B0;
				input D1HSTXDATA10 = CELL6.IMUX_D2;
				input D1HSTXDATA11 = CELL6.IMUX_B2;
				input D1HSTXDATA12 = CELL6.IMUX_D4;
				input D1HSTXDATA13 = CELL6.IMUX_B4;
				input D1HSTXDATA14 = CELL6.IMUX_D6;
				input D1HSTXDATA15 = CELL6.IMUX_B6;
				input D1HSTXDATA2 = CELL5.IMUX_D2;
				input D1HSTXDATA3 = CELL5.IMUX_B2;
				input D1HSTXDATA4 = CELL5.IMUX_D4;
				input D1HSTXDATA5 = CELL5.IMUX_B4;
				input D1HSTXDATA6 = CELL5.IMUX_D6;
				input D1HSTXDATA7 = CELL5.IMUX_B6;
				input D1HSTXDATA8 = CELL6.IMUX_D0;
				input D1HSTXDATA9 = CELL6.IMUX_B0;
				output D1NOSYNC = CELL7.OUT_F2;
				input D1RXHSEN = CELL9.IMUX_A0;
				input D1RXLPEN = CELL7.IMUX_C2;
				output D1SYNC = CELL9.OUT_Q0;
				input D1TXHSEN = CELL7.IMUX_D0;
				input D1TXHSPD = CELL6.IMUX_A2;
				input D1TXLPEN = CELL6.IMUX_A0;
				input D2CDEN = CELL22.IMUX_A4;
				output D2DCDN = CELL22.OUT_Q4;
				output D2DCDP = CELL22.OUT_Q1;
				output D2DRXHS = CELL19.OUT_F6;
				output D2DRXLPN = CELL21.OUT_F0;
				output D2DRXLPP = CELL21.OUT_F1;
				input D2DTXLPN = CELL20.IMUX_C4;
				input D2DTXLPP = CELL21.IMUX_A5;
				output D2ERRSYNC = CELL23.OUT_Q4;
				input D2HSDESEREN = CELL23.IMUX_A0;
				output D2HSRXDATA0 = CELL22.OUT_F0;
				output D2HSRXDATA1 = CELL22.OUT_F1;
				output D2HSRXDATA10 = CELL23.OUT_F2;
				output D2HSRXDATA11 = CELL23.OUT_F3;
				output D2HSRXDATA12 = CELL23.OUT_F4;
				output D2HSRXDATA13 = CELL23.OUT_F5;
				output D2HSRXDATA14 = CELL23.OUT_F6;
				output D2HSRXDATA15 = CELL23.OUT_F7;
				output D2HSRXDATA2 = CELL22.OUT_F2;
				output D2HSRXDATA3 = CELL22.OUT_F3;
				output D2HSRXDATA4 = CELL22.OUT_F4;
				output D2HSRXDATA5 = CELL22.OUT_F5;
				output D2HSRXDATA6 = CELL22.OUT_F6;
				output D2HSRXDATA7 = CELL22.OUT_F7;
				output D2HSRXDATA8 = CELL23.OUT_F0;
				output D2HSRXDATA9 = CELL23.OUT_F1;
				input D2HSSEREN = CELL19.IMUX_A6;
				input D2HSTXDATA0 = CELL20.IMUX_D0;
				input D2HSTXDATA1 = CELL20.IMUX_B0;
				input D2HSTXDATA10 = CELL21.IMUX_D2;
				input D2HSTXDATA11 = CELL21.IMUX_B2;
				input D2HSTXDATA12 = CELL21.IMUX_D4;
				input D2HSTXDATA13 = CELL21.IMUX_B4;
				input D2HSTXDATA14 = CELL21.IMUX_D6;
				input D2HSTXDATA15 = CELL21.IMUX_B6;
				input D2HSTXDATA2 = CELL20.IMUX_D2;
				input D2HSTXDATA3 = CELL20.IMUX_B2;
				input D2HSTXDATA4 = CELL20.IMUX_D4;
				input D2HSTXDATA5 = CELL20.IMUX_B4;
				input D2HSTXDATA6 = CELL20.IMUX_D6;
				input D2HSTXDATA7 = CELL20.IMUX_B6;
				input D2HSTXDATA8 = CELL21.IMUX_D0;
				input D2HSTXDATA9 = CELL21.IMUX_B0;
				output D2NOSYNC = CELL22.OUT_Q0;
				input D2RXHSEN = CELL23.IMUX_C4;
				input D2RXLPEN = CELL21.IMUX_A3;
				output D2SYNC = CELL23.OUT_Q3;
				input D2TXHSEN = CELL21.IMUX_C3;
				input D2TXHSPD = CELL20.IMUX_C0;
				input D2TXLPEN = CELL20.IMUX_A4;
				input D3CDEN = CELL3.IMUX_B0;
				output D3DCDN = CELL3.OUT_Q4;
				output D3DCDP = CELL3.OUT_Q1;
				output D3DRXHS = CELL5.OUT_F6;
				output D3DRXLPN = CELL2.OUT_F0;
				output D3DRXLPP = CELL2.OUT_F1;
				input D3DTXLPN = CELL1.IMUX_C4;
				input D3DTXLPP = CELL2.IMUX_A4;
				output D3ERRSYNC = CELL5.OUT_F0;
				input D3HSDESEREN = CELL4.IMUX_C4;
				output D3HSRXDATA0 = CELL3.OUT_F0;
				output D3HSRXDATA1 = CELL3.OUT_F1;
				output D3HSRXDATA10 = CELL4.OUT_F2;
				output D3HSRXDATA11 = CELL4.OUT_F3;
				output D3HSRXDATA12 = CELL4.OUT_F4;
				output D3HSRXDATA13 = CELL4.OUT_F5;
				output D3HSRXDATA14 = CELL4.OUT_F6;
				output D3HSRXDATA15 = CELL4.OUT_F7;
				output D3HSRXDATA2 = CELL3.OUT_F2;
				output D3HSRXDATA3 = CELL3.OUT_F3;
				output D3HSRXDATA4 = CELL3.OUT_F4;
				output D3HSRXDATA5 = CELL3.OUT_F5;
				output D3HSRXDATA6 = CELL3.OUT_F6;
				output D3HSRXDATA7 = CELL3.OUT_F7;
				output D3HSRXDATA8 = CELL4.OUT_F0;
				output D3HSRXDATA9 = CELL4.OUT_F1;
				input D3HSSEREN = CELL0.IMUX_A4;
				input D3HSTXDATA0 = CELL1.IMUX_D0;
				input D3HSTXDATA1 = CELL1.IMUX_B0;
				input D3HSTXDATA10 = CELL2.IMUX_D2;
				input D3HSTXDATA11 = CELL2.IMUX_B2;
				input D3HSTXDATA12 = CELL2.IMUX_D4;
				input D3HSTXDATA13 = CELL2.IMUX_B4;
				input D3HSTXDATA14 = CELL2.IMUX_D6;
				input D3HSTXDATA15 = CELL2.IMUX_B6;
				input D3HSTXDATA2 = CELL1.IMUX_D2;
				input D3HSTXDATA3 = CELL1.IMUX_B2;
				input D3HSTXDATA4 = CELL1.IMUX_D4;
				input D3HSTXDATA5 = CELL1.IMUX_B4;
				input D3HSTXDATA6 = CELL1.IMUX_D6;
				input D3HSTXDATA7 = CELL1.IMUX_B6;
				input D3HSTXDATA8 = CELL2.IMUX_D0;
				input D3HSTXDATA9 = CELL2.IMUX_B0;
				output D3NOSYNC = CELL3.OUT_Q0;
				input D3RXHSEN = CELL4.IMUX_C0;
				input D3RXLPEN = CELL2.IMUX_C4;
				output D3SYNC = CELL5.OUT_F4;
				input D3TXHSEN = CELL3.IMUX_A1;
				input D3TXHSPD = CELL1.IMUX_C2;
				input D3TXLPEN = CELL1.IMUX_A2;
				input LBEN = CELL9.IMUX_B0;
				output LOCK = CELL13.OUT_F0;
				input PDBIAS = CELL0.IMUX_C4;
				input PDCKG = CELL9.IMUX_B4;
				input PDDPHY = CELL10.IMUX_B0;
				input PDPLL = CELL14.IMUX_C0;
				input TST0 = CELL9.IMUX_D0;
				input TST1 = CELL9.IMUX_D4;
				input TST2 = CELL10.IMUX_D0;
				input TST3 = CELL10.IMUX_D4;
			}

			bel CLKTEST_MIPI {
				input TESTIN0 = CELL11.IMUX_B7;
				input TESTIN1 = CELL11.IMUX_C7;
			}

			// wire CELL0.IMUX_A4                  MIPI.D3HSSEREN
			// wire CELL0.IMUX_C4                  MIPI.PDBIAS
			// wire CELL1.IMUX_A2                  MIPI.D3TXLPEN
			// wire CELL1.IMUX_B0                  MIPI.D3HSTXDATA1
			// wire CELL1.IMUX_B2                  MIPI.D3HSTXDATA3
			// wire CELL1.IMUX_B4                  MIPI.D3HSTXDATA5
			// wire CELL1.IMUX_B6                  MIPI.D3HSTXDATA7
			// wire CELL1.IMUX_C2                  MIPI.D3TXHSPD
			// wire CELL1.IMUX_C4                  MIPI.D3DTXLPN
			// wire CELL1.IMUX_D0                  MIPI.D3HSTXDATA0
			// wire CELL1.IMUX_D2                  MIPI.D3HSTXDATA2
			// wire CELL1.IMUX_D4                  MIPI.D3HSTXDATA4
			// wire CELL1.IMUX_D6                  MIPI.D3HSTXDATA6
			// wire CELL2.IMUX_A4                  MIPI.D3DTXLPP
			// wire CELL2.IMUX_B0                  MIPI.D3HSTXDATA9
			// wire CELL2.IMUX_B2                  MIPI.D3HSTXDATA11
			// wire CELL2.IMUX_B4                  MIPI.D3HSTXDATA13
			// wire CELL2.IMUX_B6                  MIPI.D3HSTXDATA15
			// wire CELL2.IMUX_C4                  MIPI.D3RXLPEN
			// wire CELL2.IMUX_D0                  MIPI.D3HSTXDATA8
			// wire CELL2.IMUX_D2                  MIPI.D3HSTXDATA10
			// wire CELL2.IMUX_D4                  MIPI.D3HSTXDATA12
			// wire CELL2.IMUX_D6                  MIPI.D3HSTXDATA14
			// wire CELL2.OUT_F0                   MIPI.D3DRXLPN
			// wire CELL2.OUT_F1                   MIPI.D3DRXLPP
			// wire CELL3.IMUX_A1                  MIPI.D3TXHSEN
			// wire CELL3.IMUX_B0                  MIPI.D3CDEN
			// wire CELL3.OUT_F0                   MIPI.D3HSRXDATA0
			// wire CELL3.OUT_F1                   MIPI.D3HSRXDATA1
			// wire CELL3.OUT_F2                   MIPI.D3HSRXDATA2
			// wire CELL3.OUT_F3                   MIPI.D3HSRXDATA3
			// wire CELL3.OUT_F4                   MIPI.D3HSRXDATA4
			// wire CELL3.OUT_F5                   MIPI.D3HSRXDATA5
			// wire CELL3.OUT_F6                   MIPI.D3HSRXDATA6
			// wire CELL3.OUT_F7                   MIPI.D3HSRXDATA7
			// wire CELL3.OUT_Q0                   MIPI.D3NOSYNC
			// wire CELL3.OUT_Q1                   MIPI.D3DCDP
			// wire CELL3.OUT_Q4                   MIPI.D3DCDN
			// wire CELL4.IMUX_C0                  MIPI.D3RXHSEN
			// wire CELL4.IMUX_C4                  MIPI.D3HSDESEREN
			// wire CELL4.OUT_F0                   MIPI.D3HSRXDATA8
			// wire CELL4.OUT_F1                   MIPI.D3HSRXDATA9
			// wire CELL4.OUT_F2                   MIPI.D3HSRXDATA10
			// wire CELL4.OUT_F3                   MIPI.D3HSRXDATA11
			// wire CELL4.OUT_F4                   MIPI.D3HSRXDATA12
			// wire CELL4.OUT_F5                   MIPI.D3HSRXDATA13
			// wire CELL4.OUT_F6                   MIPI.D3HSRXDATA14
			// wire CELL4.OUT_F7                   MIPI.D3HSRXDATA15
			// wire CELL5.IMUX_A0                  MIPI.D1HSSEREN
			// wire CELL5.IMUX_B0                  MIPI.D1HSTXDATA1
			// wire CELL5.IMUX_B2                  MIPI.D1HSTXDATA3
			// wire CELL5.IMUX_B4                  MIPI.D1HSTXDATA5
			// wire CELL5.IMUX_B6                  MIPI.D1HSTXDATA7
			// wire CELL5.IMUX_D0                  MIPI.D1HSTXDATA0
			// wire CELL5.IMUX_D2                  MIPI.D1HSTXDATA2
			// wire CELL5.IMUX_D4                  MIPI.D1HSTXDATA4
			// wire CELL5.IMUX_D6                  MIPI.D1HSTXDATA6
			// wire CELL5.OUT_F0                   MIPI.D3ERRSYNC
			// wire CELL5.OUT_F1                   MIPI.D1DRXHS
			// wire CELL5.OUT_F4                   MIPI.D3SYNC
			// wire CELL5.OUT_F6                   MIPI.D3DRXHS
			// wire CELL6.IMUX_A0                  MIPI.D1TXLPEN
			// wire CELL6.IMUX_A2                  MIPI.D1TXHSPD
			// wire CELL6.IMUX_A5                  MIPI.D1DTXLPN
			// wire CELL6.IMUX_B0                  MIPI.D1HSTXDATA9
			// wire CELL6.IMUX_B2                  MIPI.D1HSTXDATA11
			// wire CELL6.IMUX_B4                  MIPI.D1HSTXDATA13
			// wire CELL6.IMUX_B6                  MIPI.D1HSTXDATA15
			// wire CELL6.IMUX_C2                  MIPI.D1DTXLPP
			// wire CELL6.IMUX_D0                  MIPI.D1HSTXDATA8
			// wire CELL6.IMUX_D2                  MIPI.D1HSTXDATA10
			// wire CELL6.IMUX_D4                  MIPI.D1HSTXDATA12
			// wire CELL6.IMUX_D6                  MIPI.D1HSTXDATA14
			// wire CELL7.IMUX_C2                  MIPI.D1RXLPEN
			// wire CELL7.IMUX_D0                  MIPI.D1TXHSEN
			// wire CELL7.OUT_F0                   MIPI.D1DRXLPN
			// wire CELL7.OUT_F1                   MIPI.D1DRXLPP
			// wire CELL7.OUT_F2                   MIPI.D1NOSYNC
			// wire CELL7.OUT_F3                   MIPI.D1DCDP
			// wire CELL7.OUT_F4                   MIPI.D1DCDN
			// wire CELL8.IMUX_A0                  MIPI.D1CDEN
			// wire CELL8.OUT_F0                   MIPI.D1HSRXDATA0
			// wire CELL8.OUT_F1                   MIPI.D1HSRXDATA1
			// wire CELL8.OUT_F2                   MIPI.D1HSRXDATA2
			// wire CELL8.OUT_F3                   MIPI.D1HSRXDATA3
			// wire CELL8.OUT_F4                   MIPI.D1HSRXDATA4
			// wire CELL8.OUT_F5                   MIPI.D1HSRXDATA5
			// wire CELL8.OUT_F6                   MIPI.D1HSRXDATA6
			// wire CELL8.OUT_F7                   MIPI.D1HSRXDATA7
			// wire CELL9.IMUX_A0                  MIPI.D1RXHSEN
			// wire CELL9.IMUX_A4                  MIPI.D1HSDESEREN
			// wire CELL9.IMUX_B0                  MIPI.LBEN
			// wire CELL9.IMUX_B4                  MIPI.PDCKG
			// wire CELL9.IMUX_C0                  MIPI.CN0
			// wire CELL9.IMUX_C4                  MIPI.CN1
			// wire CELL9.IMUX_D0                  MIPI.TST0
			// wire CELL9.IMUX_D4                  MIPI.TST1
			// wire CELL9.OUT_F0                   MIPI.D1HSRXDATA8
			// wire CELL9.OUT_F1                   MIPI.D1HSRXDATA9
			// wire CELL9.OUT_F2                   MIPI.D1HSRXDATA10
			// wire CELL9.OUT_F3                   MIPI.D1HSRXDATA11
			// wire CELL9.OUT_F4                   MIPI.D1HSRXDATA12
			// wire CELL9.OUT_F5                   MIPI.D1HSRXDATA13
			// wire CELL9.OUT_F6                   MIPI.D1HSRXDATA14
			// wire CELL9.OUT_F7                   MIPI.D1HSRXDATA15
			// wire CELL9.OUT_Q0                   MIPI.D1SYNC
			// wire CELL9.OUT_Q1                   MIPI.D1ERRSYNC
			// wire CELL10.IMUX_B0                 MIPI.PDDPHY
			// wire CELL10.IMUX_B4                 MIPI.CLKTXHSGATE
			// wire CELL10.IMUX_C0                 MIPI.CN2
			// wire CELL10.IMUX_C4                 MIPI.CN3
			// wire CELL10.IMUX_C6                 MIPI.CN4
			// wire CELL10.IMUX_D0                 MIPI.TST2
			// wire CELL10.IMUX_D4                 MIPI.TST3
			// wire CELL10.IMUX_D6                 MIPI.CLKTXLPEN
			// wire CELL11.IMUX_A0                 MIPI.CM0
			// wire CELL11.IMUX_A4                 MIPI.CM1
			// wire CELL11.IMUX_B0                 MIPI.CM2
			// wire CELL11.IMUX_B4                 MIPI.CM3
			// wire CELL11.IMUX_B7                 CLKTEST_MIPI.TESTIN0
			// wire CELL11.IMUX_C0                 MIPI.CLKDTXLPN
			// wire CELL11.IMUX_C4                 MIPI.CLKTXHSPD
			// wire CELL11.IMUX_C7                 CLKTEST_MIPI.TESTIN1
			// wire CELL11.IMUX_D4                 MIPI.CLKDTXLPP
			// wire CELL11.IMUX_CLK0               MIPI.CLKREF
			// wire CELL12.IMUX_A0                 MIPI.CM4
			// wire CELL12.IMUX_A4                 MIPI.CM5
			// wire CELL12.IMUX_B0                 MIPI.CM6
			// wire CELL12.IMUX_B4                 MIPI.CM7
			// wire CELL12.IMUX_C4                 MIPI.CLKRXLPEN
			// wire CELL12.IMUX_D0                 MIPI.CLKTXHSEN
			// wire CELL12.IMUX_D4                 MIPI.CLKCDEN
			// wire CELL12.OUT_F0                  MIPI.CLKDRXLPN
			// wire CELL12.OUT_F1                  MIPI.CLKDRXLPP
			// wire CELL12.OUT_F4                  MIPI.CLKDCDN
			// wire CELL13.IMUX_C4                 MIPI.CLKRXHSEN
			// wire CELL13.OUT_F0                  MIPI.LOCK
			// wire CELL14.IMUX_A0                 MIPI.CO0
			// wire CELL14.IMUX_A4                 MIPI.CO1
			// wire CELL14.IMUX_C0                 MIPI.PDPLL
			// wire CELL14.IMUX_C4                 MIPI.D0HSSEREN
			// wire CELL14.OUT_F4                  MIPI.CLKHSBYTE
			// wire CELL14.OUT_F6                  MIPI.CLKDRXHS
			// wire CELL15.IMUX_A0                 MIPI.D0TXLPEN
			// wire CELL15.IMUX_A4                 MIPI.D0TXHSPD
			// wire CELL15.IMUX_B0                 MIPI.D0HSTXDATA1
			// wire CELL15.IMUX_B2                 MIPI.D0HSTXDATA3
			// wire CELL15.IMUX_B4                 MIPI.D0HSTXDATA5
			// wire CELL15.IMUX_B6                 MIPI.D0HSTXDATA7
			// wire CELL15.IMUX_C4                 MIPI.D0DTXLPN
			// wire CELL15.IMUX_D0                 MIPI.D0HSTXDATA0
			// wire CELL15.IMUX_D2                 MIPI.D0HSTXDATA2
			// wire CELL15.IMUX_D4                 MIPI.D0HSTXDATA4
			// wire CELL15.IMUX_D6                 MIPI.D0HSTXDATA6
			// wire CELL16.IMUX_A0                 MIPI.D0RXLPEN
			// wire CELL16.IMUX_A4                 MIPI.D0DTXLPP
			// wire CELL16.IMUX_B0                 MIPI.D0HSTXDATA9
			// wire CELL16.IMUX_B2                 MIPI.D0HSTXDATA11
			// wire CELL16.IMUX_B4                 MIPI.D0HSTXDATA13
			// wire CELL16.IMUX_B6                 MIPI.D0HSTXDATA15
			// wire CELL16.IMUX_C0                 MIPI.D0TXHSEN
			// wire CELL16.IMUX_D0                 MIPI.D0HSTXDATA8
			// wire CELL16.IMUX_D2                 MIPI.D0HSTXDATA10
			// wire CELL16.IMUX_D4                 MIPI.D0HSTXDATA12
			// wire CELL16.IMUX_D6                 MIPI.D0HSTXDATA14
			// wire CELL16.OUT_F0                  MIPI.D0DRXLPN
			// wire CELL16.OUT_F1                  MIPI.D0DRXLPP
			// wire CELL16.OUT_F3                  MIPI.D0NOSYNC
			// wire CELL17.IMUX_A3                 MIPI.D0CDEN
			// wire CELL17.OUT_F0                  MIPI.D0HSRXDATA0
			// wire CELL17.OUT_F1                  MIPI.D0HSRXDATA1
			// wire CELL17.OUT_F2                  MIPI.D0HSRXDATA2
			// wire CELL17.OUT_F3                  MIPI.D0HSRXDATA3
			// wire CELL17.OUT_F4                  MIPI.D0HSRXDATA4
			// wire CELL17.OUT_F5                  MIPI.D0HSRXDATA5
			// wire CELL17.OUT_F6                  MIPI.D0HSRXDATA6
			// wire CELL17.OUT_F7                  MIPI.D0HSRXDATA7
			// wire CELL17.OUT_Q0                  MIPI.D0DCDP
			// wire CELL17.OUT_Q1                  MIPI.D0DCDN
			// wire CELL18.IMUX_A3                 MIPI.D0RXHSEN
			// wire CELL18.IMUX_A7                 MIPI.D0HSDESEREN
			// wire CELL18.OUT_F0                  MIPI.D0HSRXDATA8
			// wire CELL18.OUT_F1                  MIPI.D0HSRXDATA9
			// wire CELL18.OUT_F2                  MIPI.D0HSRXDATA10
			// wire CELL18.OUT_F3                  MIPI.D0HSRXDATA11
			// wire CELL18.OUT_F4                  MIPI.D0HSRXDATA12
			// wire CELL18.OUT_F5                  MIPI.D0HSRXDATA13
			// wire CELL18.OUT_F6                  MIPI.D0HSRXDATA14
			// wire CELL18.OUT_F7                  MIPI.D0HSRXDATA15
			// wire CELL18.OUT_Q4                  MIPI.D0SYNC
			// wire CELL18.OUT_Q5                  MIPI.D0ERRSYNC
			// wire CELL19.IMUX_A6                 MIPI.D2HSSEREN
			// wire CELL19.OUT_F1                  MIPI.D0DRXHS
			// wire CELL19.OUT_F6                  MIPI.D2DRXHS
			// wire CELL20.IMUX_A4                 MIPI.D2TXLPEN
			// wire CELL20.IMUX_B0                 MIPI.D2HSTXDATA1
			// wire CELL20.IMUX_B2                 MIPI.D2HSTXDATA3
			// wire CELL20.IMUX_B4                 MIPI.D2HSTXDATA5
			// wire CELL20.IMUX_B6                 MIPI.D2HSTXDATA7
			// wire CELL20.IMUX_C0                 MIPI.D2TXHSPD
			// wire CELL20.IMUX_C4                 MIPI.D2DTXLPN
			// wire CELL20.IMUX_D0                 MIPI.D2HSTXDATA0
			// wire CELL20.IMUX_D2                 MIPI.D2HSTXDATA2
			// wire CELL20.IMUX_D4                 MIPI.D2HSTXDATA4
			// wire CELL20.IMUX_D6                 MIPI.D2HSTXDATA6
			// wire CELL21.IMUX_A3                 MIPI.D2RXLPEN
			// wire CELL21.IMUX_A5                 MIPI.D2DTXLPP
			// wire CELL21.IMUX_B0                 MIPI.D2HSTXDATA9
			// wire CELL21.IMUX_B2                 MIPI.D2HSTXDATA11
			// wire CELL21.IMUX_B4                 MIPI.D2HSTXDATA13
			// wire CELL21.IMUX_B6                 MIPI.D2HSTXDATA15
			// wire CELL21.IMUX_C3                 MIPI.D2TXHSEN
			// wire CELL21.IMUX_D0                 MIPI.D2HSTXDATA8
			// wire CELL21.IMUX_D2                 MIPI.D2HSTXDATA10
			// wire CELL21.IMUX_D4                 MIPI.D2HSTXDATA12
			// wire CELL21.IMUX_D6                 MIPI.D2HSTXDATA14
			// wire CELL21.OUT_F0                  MIPI.D2DRXLPN
			// wire CELL21.OUT_F1                  MIPI.D2DRXLPP
			// wire CELL22.IMUX_A4                 MIPI.D2CDEN
			// wire CELL22.OUT_F0                  MIPI.D2HSRXDATA0
			// wire CELL22.OUT_F1                  MIPI.D2HSRXDATA1
			// wire CELL22.OUT_F2                  MIPI.D2HSRXDATA2
			// wire CELL22.OUT_F3                  MIPI.D2HSRXDATA3
			// wire CELL22.OUT_F4                  MIPI.D2HSRXDATA4
			// wire CELL22.OUT_F5                  MIPI.D2HSRXDATA5
			// wire CELL22.OUT_F6                  MIPI.D2HSRXDATA6
			// wire CELL22.OUT_F7                  MIPI.D2HSRXDATA7
			// wire CELL22.OUT_Q0                  MIPI.D2NOSYNC
			// wire CELL22.OUT_Q1                  MIPI.D2DCDP
			// wire CELL22.OUT_Q4                  MIPI.D2DCDN
			// wire CELL23.IMUX_A0                 MIPI.D2HSDESEREN
			// wire CELL23.IMUX_C4                 MIPI.D2RXHSEN
			// wire CELL23.OUT_F0                  MIPI.D2HSRXDATA8
			// wire CELL23.OUT_F1                  MIPI.D2HSRXDATA9
			// wire CELL23.OUT_F2                  MIPI.D2HSRXDATA10
			// wire CELL23.OUT_F3                  MIPI.D2HSRXDATA11
			// wire CELL23.OUT_F4                  MIPI.D2HSRXDATA12
			// wire CELL23.OUT_F5                  MIPI.D2HSRXDATA13
			// wire CELL23.OUT_F6                  MIPI.D2HSRXDATA14
			// wire CELL23.OUT_F7                  MIPI.D2HSRXDATA15
			// wire CELL23.OUT_Q3                  MIPI.D2SYNC
			// wire CELL23.OUT_Q4                  MIPI.D2ERRSYNC
		}

		tile_class MIPI_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;
			cell CELL18;
			cell CELL19;
			cell CELL20;
			cell CELL21;
			cell CELL22;
			cell CELL23;

			bel MIPI {
				input CLKCDEN = CELL12.IMUX_D4;
				output CLKDCDN = CELL12.OUT_F4;
				output CLKDRXHS = CELL14.OUT_F6;
				output CLKDRXLPN = CELL12.OUT_F0;
				output CLKDRXLPP = CELL12.OUT_F1;
				input CLKDTXLPN = CELL11.IMUX_C0;
				input CLKDTXLPP = CELL11.IMUX_D4;
				output CLKHSBYTE = CELL14.OUT_F4;
				input CLKREF = CELL13.IMUX_CLK0;
				input CLKRXHSEN = CELL13.IMUX_C4;
				input CLKRXLPEN = CELL12.IMUX_C4;
				input CLKTXHSEN = CELL12.IMUX_D0;
				input CLKTXHSGATE = CELL10.IMUX_B4;
				input CLKTXHSPD = CELL11.IMUX_C4;
				input CLKTXLPEN = CELL10.IMUX_D6;
				input CM0 = CELL11.IMUX_A0;
				input CM1 = CELL11.IMUX_A4;
				input CM2 = CELL11.IMUX_B0;
				input CM3 = CELL11.IMUX_B4;
				input CM4 = CELL12.IMUX_A0;
				input CM5 = CELL12.IMUX_A4;
				input CM6 = CELL12.IMUX_B0;
				input CM7 = CELL12.IMUX_B4;
				input CN0 = CELL9.IMUX_C0;
				input CN1 = CELL9.IMUX_C4;
				input CN2 = CELL10.IMUX_C0;
				input CN3 = CELL10.IMUX_C4;
				input CN4 = CELL10.IMUX_C6;
				input CO0 = CELL14.IMUX_A0;
				input CO1 = CELL14.IMUX_A4;
				input D0CDEN = CELL17.IMUX_A3;
				output D0DCDN = CELL17.OUT_Q1;
				output D0DCDP = CELL17.OUT_Q0;
				output D0DRXHS = CELL19.OUT_F1;
				output D0DRXLPN = CELL16.OUT_F0;
				output D0DRXLPP = CELL16.OUT_F1;
				input D0DTXLPN = CELL15.IMUX_C4;
				input D0DTXLPP = CELL16.IMUX_A4;
				output D0ERRSYNC = CELL18.OUT_Q5;
				input D0HSDESEREN = CELL18.IMUX_A7;
				output D0HSRXDATA0 = CELL17.OUT_F0;
				output D0HSRXDATA1 = CELL17.OUT_F1;
				output D0HSRXDATA10 = CELL18.OUT_F2;
				output D0HSRXDATA11 = CELL18.OUT_F3;
				output D0HSRXDATA12 = CELL18.OUT_F4;
				output D0HSRXDATA13 = CELL18.OUT_F5;
				output D0HSRXDATA14 = CELL18.OUT_F6;
				output D0HSRXDATA15 = CELL18.OUT_F7;
				output D0HSRXDATA2 = CELL17.OUT_F2;
				output D0HSRXDATA3 = CELL17.OUT_F3;
				output D0HSRXDATA4 = CELL17.OUT_F4;
				output D0HSRXDATA5 = CELL17.OUT_F5;
				output D0HSRXDATA6 = CELL17.OUT_F6;
				output D0HSRXDATA7 = CELL17.OUT_F7;
				output D0HSRXDATA8 = CELL18.OUT_F0;
				output D0HSRXDATA9 = CELL18.OUT_F1;
				input D0HSSEREN = CELL14.IMUX_C4;
				input D0HSTXDATA0 = CELL15.IMUX_D0;
				input D0HSTXDATA1 = CELL15.IMUX_B0;
				input D0HSTXDATA10 = CELL16.IMUX_D2;
				input D0HSTXDATA11 = CELL16.IMUX_B2;
				input D0HSTXDATA12 = CELL16.IMUX_D4;
				input D0HSTXDATA13 = CELL16.IMUX_B4;
				input D0HSTXDATA14 = CELL16.IMUX_D6;
				input D0HSTXDATA15 = CELL16.IMUX_B6;
				input D0HSTXDATA2 = CELL15.IMUX_D2;
				input D0HSTXDATA3 = CELL15.IMUX_B2;
				input D0HSTXDATA4 = CELL15.IMUX_D4;
				input D0HSTXDATA5 = CELL15.IMUX_B4;
				input D0HSTXDATA6 = CELL15.IMUX_D6;
				input D0HSTXDATA7 = CELL15.IMUX_B6;
				input D0HSTXDATA8 = CELL16.IMUX_D0;
				input D0HSTXDATA9 = CELL16.IMUX_B0;
				output D0NOSYNC = CELL16.OUT_F3;
				input D0RXHSEN = CELL18.IMUX_A3;
				input D0RXLPEN = CELL16.IMUX_A0;
				output D0SYNC = CELL18.OUT_Q4;
				input D0TXHSEN = CELL16.IMUX_C0;
				input D0TXHSPD = CELL15.IMUX_A4;
				input D0TXLPEN = CELL15.IMUX_A0;
				input D1CDEN = CELL8.IMUX_A0;
				output D1DCDN = CELL7.OUT_F4;
				output D1DCDP = CELL7.OUT_F3;
				output D1DRXHS = CELL5.OUT_F1;
				output D1DRXLPN = CELL7.OUT_F0;
				output D1DRXLPP = CELL7.OUT_F1;
				input D1DTXLPN = CELL6.IMUX_A5;
				input D1DTXLPP = CELL6.IMUX_C2;
				output D1ERRSYNC = CELL9.OUT_Q1;
				input D1HSDESEREN = CELL9.IMUX_A4;
				output D1HSRXDATA0 = CELL8.OUT_F0;
				output D1HSRXDATA1 = CELL8.OUT_F1;
				output D1HSRXDATA10 = CELL9.OUT_F2;
				output D1HSRXDATA11 = CELL9.OUT_F3;
				output D1HSRXDATA12 = CELL9.OUT_F4;
				output D1HSRXDATA13 = CELL9.OUT_F5;
				output D1HSRXDATA14 = CELL9.OUT_F6;
				output D1HSRXDATA15 = CELL9.OUT_F7;
				output D1HSRXDATA2 = CELL8.OUT_F2;
				output D1HSRXDATA3 = CELL8.OUT_F3;
				output D1HSRXDATA4 = CELL8.OUT_F4;
				output D1HSRXDATA5 = CELL8.OUT_F5;
				output D1HSRXDATA6 = CELL8.OUT_F6;
				output D1HSRXDATA7 = CELL8.OUT_F7;
				output D1HSRXDATA8 = CELL9.OUT_F0;
				output D1HSRXDATA9 = CELL9.OUT_F1;
				input D1HSSEREN = CELL5.IMUX_A0;
				input D1HSTXDATA0 = CELL5.IMUX_D0;
				input D1HSTXDATA1 = CELL5.IMUX_B0;
				input D1HSTXDATA10 = CELL6.IMUX_D2;
				input D1HSTXDATA11 = CELL6.IMUX_B2;
				input D1HSTXDATA12 = CELL6.IMUX_D4;
				input D1HSTXDATA13 = CELL6.IMUX_B4;
				input D1HSTXDATA14 = CELL6.IMUX_D6;
				input D1HSTXDATA15 = CELL6.IMUX_B6;
				input D1HSTXDATA2 = CELL5.IMUX_D2;
				input D1HSTXDATA3 = CELL5.IMUX_B2;
				input D1HSTXDATA4 = CELL5.IMUX_D4;
				input D1HSTXDATA5 = CELL5.IMUX_B4;
				input D1HSTXDATA6 = CELL5.IMUX_D6;
				input D1HSTXDATA7 = CELL5.IMUX_B6;
				input D1HSTXDATA8 = CELL6.IMUX_D0;
				input D1HSTXDATA9 = CELL6.IMUX_B0;
				output D1NOSYNC = CELL7.OUT_F2;
				input D1RXHSEN = CELL9.IMUX_A0;
				input D1RXLPEN = CELL7.IMUX_C2;
				output D1SYNC = CELL9.OUT_Q0;
				input D1TXHSEN = CELL7.IMUX_D0;
				input D1TXHSPD = CELL6.IMUX_A2;
				input D1TXLPEN = CELL6.IMUX_A0;
				input D2CDEN = CELL22.IMUX_A4;
				output D2DCDN = CELL22.OUT_Q4;
				output D2DCDP = CELL22.OUT_Q1;
				output D2DRXHS = CELL19.OUT_F6;
				output D2DRXLPN = CELL21.OUT_F0;
				output D2DRXLPP = CELL21.OUT_F1;
				input D2DTXLPN = CELL20.IMUX_C4;
				input D2DTXLPP = CELL21.IMUX_A5;
				output D2ERRSYNC = CELL23.OUT_Q4;
				input D2HSDESEREN = CELL23.IMUX_A0;
				output D2HSRXDATA0 = CELL22.OUT_F0;
				output D2HSRXDATA1 = CELL22.OUT_F1;
				output D2HSRXDATA10 = CELL23.OUT_F2;
				output D2HSRXDATA11 = CELL23.OUT_F3;
				output D2HSRXDATA12 = CELL23.OUT_F4;
				output D2HSRXDATA13 = CELL23.OUT_F5;
				output D2HSRXDATA14 = CELL23.OUT_F6;
				output D2HSRXDATA15 = CELL23.OUT_F7;
				output D2HSRXDATA2 = CELL22.OUT_F2;
				output D2HSRXDATA3 = CELL22.OUT_F3;
				output D2HSRXDATA4 = CELL22.OUT_F4;
				output D2HSRXDATA5 = CELL22.OUT_F5;
				output D2HSRXDATA6 = CELL22.OUT_F6;
				output D2HSRXDATA7 = CELL22.OUT_F7;
				output D2HSRXDATA8 = CELL23.OUT_F0;
				output D2HSRXDATA9 = CELL23.OUT_F1;
				input D2HSSEREN = CELL19.IMUX_A6;
				input D2HSTXDATA0 = CELL20.IMUX_D0;
				input D2HSTXDATA1 = CELL20.IMUX_B0;
				input D2HSTXDATA10 = CELL21.IMUX_D2;
				input D2HSTXDATA11 = CELL21.IMUX_B2;
				input D2HSTXDATA12 = CELL21.IMUX_D4;
				input D2HSTXDATA13 = CELL21.IMUX_B4;
				input D2HSTXDATA14 = CELL21.IMUX_D6;
				input D2HSTXDATA15 = CELL21.IMUX_B6;
				input D2HSTXDATA2 = CELL20.IMUX_D2;
				input D2HSTXDATA3 = CELL20.IMUX_B2;
				input D2HSTXDATA4 = CELL20.IMUX_D4;
				input D2HSTXDATA5 = CELL20.IMUX_B4;
				input D2HSTXDATA6 = CELL20.IMUX_D6;
				input D2HSTXDATA7 = CELL20.IMUX_B6;
				input D2HSTXDATA8 = CELL21.IMUX_D0;
				input D2HSTXDATA9 = CELL21.IMUX_B0;
				output D2NOSYNC = CELL22.OUT_Q0;
				input D2RXHSEN = CELL23.IMUX_C4;
				input D2RXLPEN = CELL21.IMUX_A3;
				output D2SYNC = CELL23.OUT_Q3;
				input D2TXHSEN = CELL21.IMUX_C3;
				input D2TXHSPD = CELL20.IMUX_C0;
				input D2TXLPEN = CELL20.IMUX_A4;
				input D3CDEN = CELL3.IMUX_B0;
				output D3DCDN = CELL3.OUT_Q4;
				output D3DCDP = CELL3.OUT_Q1;
				output D3DRXHS = CELL5.OUT_F6;
				output D3DRXLPN = CELL2.OUT_F0;
				output D3DRXLPP = CELL2.OUT_F1;
				input D3DTXLPN = CELL1.IMUX_C4;
				input D3DTXLPP = CELL2.IMUX_A4;
				output D3ERRSYNC = CELL5.OUT_F0;
				input D3HSDESEREN = CELL4.IMUX_C4;
				output D3HSRXDATA0 = CELL3.OUT_F0;
				output D3HSRXDATA1 = CELL3.OUT_F1;
				output D3HSRXDATA10 = CELL4.OUT_F2;
				output D3HSRXDATA11 = CELL4.OUT_F3;
				output D3HSRXDATA12 = CELL4.OUT_F4;
				output D3HSRXDATA13 = CELL4.OUT_F5;
				output D3HSRXDATA14 = CELL4.OUT_F6;
				output D3HSRXDATA15 = CELL4.OUT_F7;
				output D3HSRXDATA2 = CELL3.OUT_F2;
				output D3HSRXDATA3 = CELL3.OUT_F3;
				output D3HSRXDATA4 = CELL3.OUT_F4;
				output D3HSRXDATA5 = CELL3.OUT_F5;
				output D3HSRXDATA6 = CELL3.OUT_F6;
				output D3HSRXDATA7 = CELL3.OUT_F7;
				output D3HSRXDATA8 = CELL4.OUT_F0;
				output D3HSRXDATA9 = CELL4.OUT_F1;
				input D3HSSEREN = CELL0.IMUX_A4;
				input D3HSTXDATA0 = CELL1.IMUX_D0;
				input D3HSTXDATA1 = CELL1.IMUX_B0;
				input D3HSTXDATA10 = CELL2.IMUX_D2;
				input D3HSTXDATA11 = CELL2.IMUX_B2;
				input D3HSTXDATA12 = CELL2.IMUX_D4;
				input D3HSTXDATA13 = CELL2.IMUX_B4;
				input D3HSTXDATA14 = CELL2.IMUX_D6;
				input D3HSTXDATA15 = CELL2.IMUX_B6;
				input D3HSTXDATA2 = CELL1.IMUX_D2;
				input D3HSTXDATA3 = CELL1.IMUX_B2;
				input D3HSTXDATA4 = CELL1.IMUX_D4;
				input D3HSTXDATA5 = CELL1.IMUX_B4;
				input D3HSTXDATA6 = CELL1.IMUX_D6;
				input D3HSTXDATA7 = CELL1.IMUX_B6;
				input D3HSTXDATA8 = CELL2.IMUX_D0;
				input D3HSTXDATA9 = CELL2.IMUX_B0;
				output D3NOSYNC = CELL3.OUT_Q0;
				input D3RXHSEN = CELL4.IMUX_C0;
				input D3RXLPEN = CELL2.IMUX_C4;
				output D3SYNC = CELL5.OUT_F4;
				input D3TXHSEN = CELL3.IMUX_A1;
				input D3TXHSPD = CELL1.IMUX_C2;
				input D3TXLPEN = CELL1.IMUX_A2;
				input LBEN = CELL9.IMUX_B0;
				output LOCK = CELL13.OUT_F0;
				input PDBIAS = CELL0.IMUX_C4;
				input PDCKG = CELL9.IMUX_B4;
				input PDDPHY = CELL10.IMUX_B0;
				input PDPLL = CELL14.IMUX_C0;
				input TST0 = CELL9.IMUX_D0;
				input TST1 = CELL9.IMUX_D4;
				input TST2 = CELL10.IMUX_D0;
				input TST3 = CELL10.IMUX_D4;
			}

			bel CLKTEST_MIPI {
				input TESTIN0 = CELL13.IMUX_B7;
				input TESTIN1 = CELL13.IMUX_C7;
			}

			// wire CELL0.IMUX_A4                  MIPI.D3HSSEREN
			// wire CELL0.IMUX_C4                  MIPI.PDBIAS
			// wire CELL1.IMUX_A2                  MIPI.D3TXLPEN
			// wire CELL1.IMUX_B0                  MIPI.D3HSTXDATA1
			// wire CELL1.IMUX_B2                  MIPI.D3HSTXDATA3
			// wire CELL1.IMUX_B4                  MIPI.D3HSTXDATA5
			// wire CELL1.IMUX_B6                  MIPI.D3HSTXDATA7
			// wire CELL1.IMUX_C2                  MIPI.D3TXHSPD
			// wire CELL1.IMUX_C4                  MIPI.D3DTXLPN
			// wire CELL1.IMUX_D0                  MIPI.D3HSTXDATA0
			// wire CELL1.IMUX_D2                  MIPI.D3HSTXDATA2
			// wire CELL1.IMUX_D4                  MIPI.D3HSTXDATA4
			// wire CELL1.IMUX_D6                  MIPI.D3HSTXDATA6
			// wire CELL2.IMUX_A4                  MIPI.D3DTXLPP
			// wire CELL2.IMUX_B0                  MIPI.D3HSTXDATA9
			// wire CELL2.IMUX_B2                  MIPI.D3HSTXDATA11
			// wire CELL2.IMUX_B4                  MIPI.D3HSTXDATA13
			// wire CELL2.IMUX_B6                  MIPI.D3HSTXDATA15
			// wire CELL2.IMUX_C4                  MIPI.D3RXLPEN
			// wire CELL2.IMUX_D0                  MIPI.D3HSTXDATA8
			// wire CELL2.IMUX_D2                  MIPI.D3HSTXDATA10
			// wire CELL2.IMUX_D4                  MIPI.D3HSTXDATA12
			// wire CELL2.IMUX_D6                  MIPI.D3HSTXDATA14
			// wire CELL2.OUT_F0                   MIPI.D3DRXLPN
			// wire CELL2.OUT_F1                   MIPI.D3DRXLPP
			// wire CELL3.IMUX_A1                  MIPI.D3TXHSEN
			// wire CELL3.IMUX_B0                  MIPI.D3CDEN
			// wire CELL3.OUT_F0                   MIPI.D3HSRXDATA0
			// wire CELL3.OUT_F1                   MIPI.D3HSRXDATA1
			// wire CELL3.OUT_F2                   MIPI.D3HSRXDATA2
			// wire CELL3.OUT_F3                   MIPI.D3HSRXDATA3
			// wire CELL3.OUT_F4                   MIPI.D3HSRXDATA4
			// wire CELL3.OUT_F5                   MIPI.D3HSRXDATA5
			// wire CELL3.OUT_F6                   MIPI.D3HSRXDATA6
			// wire CELL3.OUT_F7                   MIPI.D3HSRXDATA7
			// wire CELL3.OUT_Q0                   MIPI.D3NOSYNC
			// wire CELL3.OUT_Q1                   MIPI.D3DCDP
			// wire CELL3.OUT_Q4                   MIPI.D3DCDN
			// wire CELL4.IMUX_C0                  MIPI.D3RXHSEN
			// wire CELL4.IMUX_C4                  MIPI.D3HSDESEREN
			// wire CELL4.OUT_F0                   MIPI.D3HSRXDATA8
			// wire CELL4.OUT_F1                   MIPI.D3HSRXDATA9
			// wire CELL4.OUT_F2                   MIPI.D3HSRXDATA10
			// wire CELL4.OUT_F3                   MIPI.D3HSRXDATA11
			// wire CELL4.OUT_F4                   MIPI.D3HSRXDATA12
			// wire CELL4.OUT_F5                   MIPI.D3HSRXDATA13
			// wire CELL4.OUT_F6                   MIPI.D3HSRXDATA14
			// wire CELL4.OUT_F7                   MIPI.D3HSRXDATA15
			// wire CELL5.IMUX_A0                  MIPI.D1HSSEREN
			// wire CELL5.IMUX_B0                  MIPI.D1HSTXDATA1
			// wire CELL5.IMUX_B2                  MIPI.D1HSTXDATA3
			// wire CELL5.IMUX_B4                  MIPI.D1HSTXDATA5
			// wire CELL5.IMUX_B6                  MIPI.D1HSTXDATA7
			// wire CELL5.IMUX_D0                  MIPI.D1HSTXDATA0
			// wire CELL5.IMUX_D2                  MIPI.D1HSTXDATA2
			// wire CELL5.IMUX_D4                  MIPI.D1HSTXDATA4
			// wire CELL5.IMUX_D6                  MIPI.D1HSTXDATA6
			// wire CELL5.OUT_F0                   MIPI.D3ERRSYNC
			// wire CELL5.OUT_F1                   MIPI.D1DRXHS
			// wire CELL5.OUT_F4                   MIPI.D3SYNC
			// wire CELL5.OUT_F6                   MIPI.D3DRXHS
			// wire CELL6.IMUX_A0                  MIPI.D1TXLPEN
			// wire CELL6.IMUX_A2                  MIPI.D1TXHSPD
			// wire CELL6.IMUX_A5                  MIPI.D1DTXLPN
			// wire CELL6.IMUX_B0                  MIPI.D1HSTXDATA9
			// wire CELL6.IMUX_B2                  MIPI.D1HSTXDATA11
			// wire CELL6.IMUX_B4                  MIPI.D1HSTXDATA13
			// wire CELL6.IMUX_B6                  MIPI.D1HSTXDATA15
			// wire CELL6.IMUX_C2                  MIPI.D1DTXLPP
			// wire CELL6.IMUX_D0                  MIPI.D1HSTXDATA8
			// wire CELL6.IMUX_D2                  MIPI.D1HSTXDATA10
			// wire CELL6.IMUX_D4                  MIPI.D1HSTXDATA12
			// wire CELL6.IMUX_D6                  MIPI.D1HSTXDATA14
			// wire CELL7.IMUX_C2                  MIPI.D1RXLPEN
			// wire CELL7.IMUX_D0                  MIPI.D1TXHSEN
			// wire CELL7.OUT_F0                   MIPI.D1DRXLPN
			// wire CELL7.OUT_F1                   MIPI.D1DRXLPP
			// wire CELL7.OUT_F2                   MIPI.D1NOSYNC
			// wire CELL7.OUT_F3                   MIPI.D1DCDP
			// wire CELL7.OUT_F4                   MIPI.D1DCDN
			// wire CELL8.IMUX_A0                  MIPI.D1CDEN
			// wire CELL8.OUT_F0                   MIPI.D1HSRXDATA0
			// wire CELL8.OUT_F1                   MIPI.D1HSRXDATA1
			// wire CELL8.OUT_F2                   MIPI.D1HSRXDATA2
			// wire CELL8.OUT_F3                   MIPI.D1HSRXDATA3
			// wire CELL8.OUT_F4                   MIPI.D1HSRXDATA4
			// wire CELL8.OUT_F5                   MIPI.D1HSRXDATA5
			// wire CELL8.OUT_F6                   MIPI.D1HSRXDATA6
			// wire CELL8.OUT_F7                   MIPI.D1HSRXDATA7
			// wire CELL9.IMUX_A0                  MIPI.D1RXHSEN
			// wire CELL9.IMUX_A4                  MIPI.D1HSDESEREN
			// wire CELL9.IMUX_B0                  MIPI.LBEN
			// wire CELL9.IMUX_B4                  MIPI.PDCKG
			// wire CELL9.IMUX_C0                  MIPI.CN0
			// wire CELL9.IMUX_C4                  MIPI.CN1
			// wire CELL9.IMUX_D0                  MIPI.TST0
			// wire CELL9.IMUX_D4                  MIPI.TST1
			// wire CELL9.OUT_F0                   MIPI.D1HSRXDATA8
			// wire CELL9.OUT_F1                   MIPI.D1HSRXDATA9
			// wire CELL9.OUT_F2                   MIPI.D1HSRXDATA10
			// wire CELL9.OUT_F3                   MIPI.D1HSRXDATA11
			// wire CELL9.OUT_F4                   MIPI.D1HSRXDATA12
			// wire CELL9.OUT_F5                   MIPI.D1HSRXDATA13
			// wire CELL9.OUT_F6                   MIPI.D1HSRXDATA14
			// wire CELL9.OUT_F7                   MIPI.D1HSRXDATA15
			// wire CELL9.OUT_Q0                   MIPI.D1SYNC
			// wire CELL9.OUT_Q1                   MIPI.D1ERRSYNC
			// wire CELL10.IMUX_B0                 MIPI.PDDPHY
			// wire CELL10.IMUX_B4                 MIPI.CLKTXHSGATE
			// wire CELL10.IMUX_C0                 MIPI.CN2
			// wire CELL10.IMUX_C4                 MIPI.CN3
			// wire CELL10.IMUX_C6                 MIPI.CN4
			// wire CELL10.IMUX_D0                 MIPI.TST2
			// wire CELL10.IMUX_D4                 MIPI.TST3
			// wire CELL10.IMUX_D6                 MIPI.CLKTXLPEN
			// wire CELL11.IMUX_A0                 MIPI.CM0
			// wire CELL11.IMUX_A4                 MIPI.CM1
			// wire CELL11.IMUX_B0                 MIPI.CM2
			// wire CELL11.IMUX_B4                 MIPI.CM3
			// wire CELL11.IMUX_C0                 MIPI.CLKDTXLPN
			// wire CELL11.IMUX_C4                 MIPI.CLKTXHSPD
			// wire CELL11.IMUX_D4                 MIPI.CLKDTXLPP
			// wire CELL12.IMUX_A0                 MIPI.CM4
			// wire CELL12.IMUX_A4                 MIPI.CM5
			// wire CELL12.IMUX_B0                 MIPI.CM6
			// wire CELL12.IMUX_B4                 MIPI.CM7
			// wire CELL12.IMUX_C4                 MIPI.CLKRXLPEN
			// wire CELL12.IMUX_D0                 MIPI.CLKTXHSEN
			// wire CELL12.IMUX_D4                 MIPI.CLKCDEN
			// wire CELL12.OUT_F0                  MIPI.CLKDRXLPN
			// wire CELL12.OUT_F1                  MIPI.CLKDRXLPP
			// wire CELL12.OUT_F4                  MIPI.CLKDCDN
			// wire CELL13.IMUX_B7                 CLKTEST_MIPI.TESTIN0
			// wire CELL13.IMUX_C4                 MIPI.CLKRXHSEN
			// wire CELL13.IMUX_C7                 CLKTEST_MIPI.TESTIN1
			// wire CELL13.IMUX_CLK0               MIPI.CLKREF
			// wire CELL13.OUT_F0                  MIPI.LOCK
			// wire CELL14.IMUX_A0                 MIPI.CO0
			// wire CELL14.IMUX_A4                 MIPI.CO1
			// wire CELL14.IMUX_C0                 MIPI.PDPLL
			// wire CELL14.IMUX_C4                 MIPI.D0HSSEREN
			// wire CELL14.OUT_F4                  MIPI.CLKHSBYTE
			// wire CELL14.OUT_F6                  MIPI.CLKDRXHS
			// wire CELL15.IMUX_A0                 MIPI.D0TXLPEN
			// wire CELL15.IMUX_A4                 MIPI.D0TXHSPD
			// wire CELL15.IMUX_B0                 MIPI.D0HSTXDATA1
			// wire CELL15.IMUX_B2                 MIPI.D0HSTXDATA3
			// wire CELL15.IMUX_B4                 MIPI.D0HSTXDATA5
			// wire CELL15.IMUX_B6                 MIPI.D0HSTXDATA7
			// wire CELL15.IMUX_C4                 MIPI.D0DTXLPN
			// wire CELL15.IMUX_D0                 MIPI.D0HSTXDATA0
			// wire CELL15.IMUX_D2                 MIPI.D0HSTXDATA2
			// wire CELL15.IMUX_D4                 MIPI.D0HSTXDATA4
			// wire CELL15.IMUX_D6                 MIPI.D0HSTXDATA6
			// wire CELL16.IMUX_A0                 MIPI.D0RXLPEN
			// wire CELL16.IMUX_A4                 MIPI.D0DTXLPP
			// wire CELL16.IMUX_B0                 MIPI.D0HSTXDATA9
			// wire CELL16.IMUX_B2                 MIPI.D0HSTXDATA11
			// wire CELL16.IMUX_B4                 MIPI.D0HSTXDATA13
			// wire CELL16.IMUX_B6                 MIPI.D0HSTXDATA15
			// wire CELL16.IMUX_C0                 MIPI.D0TXHSEN
			// wire CELL16.IMUX_D0                 MIPI.D0HSTXDATA8
			// wire CELL16.IMUX_D2                 MIPI.D0HSTXDATA10
			// wire CELL16.IMUX_D4                 MIPI.D0HSTXDATA12
			// wire CELL16.IMUX_D6                 MIPI.D0HSTXDATA14
			// wire CELL16.OUT_F0                  MIPI.D0DRXLPN
			// wire CELL16.OUT_F1                  MIPI.D0DRXLPP
			// wire CELL16.OUT_F3                  MIPI.D0NOSYNC
			// wire CELL17.IMUX_A3                 MIPI.D0CDEN
			// wire CELL17.OUT_F0                  MIPI.D0HSRXDATA0
			// wire CELL17.OUT_F1                  MIPI.D0HSRXDATA1
			// wire CELL17.OUT_F2                  MIPI.D0HSRXDATA2
			// wire CELL17.OUT_F3                  MIPI.D0HSRXDATA3
			// wire CELL17.OUT_F4                  MIPI.D0HSRXDATA4
			// wire CELL17.OUT_F5                  MIPI.D0HSRXDATA5
			// wire CELL17.OUT_F6                  MIPI.D0HSRXDATA6
			// wire CELL17.OUT_F7                  MIPI.D0HSRXDATA7
			// wire CELL17.OUT_Q0                  MIPI.D0DCDP
			// wire CELL17.OUT_Q1                  MIPI.D0DCDN
			// wire CELL18.IMUX_A3                 MIPI.D0RXHSEN
			// wire CELL18.IMUX_A7                 MIPI.D0HSDESEREN
			// wire CELL18.OUT_F0                  MIPI.D0HSRXDATA8
			// wire CELL18.OUT_F1                  MIPI.D0HSRXDATA9
			// wire CELL18.OUT_F2                  MIPI.D0HSRXDATA10
			// wire CELL18.OUT_F3                  MIPI.D0HSRXDATA11
			// wire CELL18.OUT_F4                  MIPI.D0HSRXDATA12
			// wire CELL18.OUT_F5                  MIPI.D0HSRXDATA13
			// wire CELL18.OUT_F6                  MIPI.D0HSRXDATA14
			// wire CELL18.OUT_F7                  MIPI.D0HSRXDATA15
			// wire CELL18.OUT_Q4                  MIPI.D0SYNC
			// wire CELL18.OUT_Q5                  MIPI.D0ERRSYNC
			// wire CELL19.IMUX_A6                 MIPI.D2HSSEREN
			// wire CELL19.OUT_F1                  MIPI.D0DRXHS
			// wire CELL19.OUT_F6                  MIPI.D2DRXHS
			// wire CELL20.IMUX_A4                 MIPI.D2TXLPEN
			// wire CELL20.IMUX_B0                 MIPI.D2HSTXDATA1
			// wire CELL20.IMUX_B2                 MIPI.D2HSTXDATA3
			// wire CELL20.IMUX_B4                 MIPI.D2HSTXDATA5
			// wire CELL20.IMUX_B6                 MIPI.D2HSTXDATA7
			// wire CELL20.IMUX_C0                 MIPI.D2TXHSPD
			// wire CELL20.IMUX_C4                 MIPI.D2DTXLPN
			// wire CELL20.IMUX_D0                 MIPI.D2HSTXDATA0
			// wire CELL20.IMUX_D2                 MIPI.D2HSTXDATA2
			// wire CELL20.IMUX_D4                 MIPI.D2HSTXDATA4
			// wire CELL20.IMUX_D6                 MIPI.D2HSTXDATA6
			// wire CELL21.IMUX_A3                 MIPI.D2RXLPEN
			// wire CELL21.IMUX_A5                 MIPI.D2DTXLPP
			// wire CELL21.IMUX_B0                 MIPI.D2HSTXDATA9
			// wire CELL21.IMUX_B2                 MIPI.D2HSTXDATA11
			// wire CELL21.IMUX_B4                 MIPI.D2HSTXDATA13
			// wire CELL21.IMUX_B6                 MIPI.D2HSTXDATA15
			// wire CELL21.IMUX_C3                 MIPI.D2TXHSEN
			// wire CELL21.IMUX_D0                 MIPI.D2HSTXDATA8
			// wire CELL21.IMUX_D2                 MIPI.D2HSTXDATA10
			// wire CELL21.IMUX_D4                 MIPI.D2HSTXDATA12
			// wire CELL21.IMUX_D6                 MIPI.D2HSTXDATA14
			// wire CELL21.OUT_F0                  MIPI.D2DRXLPN
			// wire CELL21.OUT_F1                  MIPI.D2DRXLPP
			// wire CELL22.IMUX_A4                 MIPI.D2CDEN
			// wire CELL22.OUT_F0                  MIPI.D2HSRXDATA0
			// wire CELL22.OUT_F1                  MIPI.D2HSRXDATA1
			// wire CELL22.OUT_F2                  MIPI.D2HSRXDATA2
			// wire CELL22.OUT_F3                  MIPI.D2HSRXDATA3
			// wire CELL22.OUT_F4                  MIPI.D2HSRXDATA4
			// wire CELL22.OUT_F5                  MIPI.D2HSRXDATA5
			// wire CELL22.OUT_F6                  MIPI.D2HSRXDATA6
			// wire CELL22.OUT_F7                  MIPI.D2HSRXDATA7
			// wire CELL22.OUT_Q0                  MIPI.D2NOSYNC
			// wire CELL22.OUT_Q1                  MIPI.D2DCDP
			// wire CELL22.OUT_Q4                  MIPI.D2DCDN
			// wire CELL23.IMUX_A0                 MIPI.D2HSDESEREN
			// wire CELL23.IMUX_C4                 MIPI.D2RXHSEN
			// wire CELL23.OUT_F0                  MIPI.D2HSRXDATA8
			// wire CELL23.OUT_F1                  MIPI.D2HSRXDATA9
			// wire CELL23.OUT_F2                  MIPI.D2HSRXDATA10
			// wire CELL23.OUT_F3                  MIPI.D2HSRXDATA11
			// wire CELL23.OUT_F4                  MIPI.D2HSRXDATA12
			// wire CELL23.OUT_F5                  MIPI.D2HSRXDATA13
			// wire CELL23.OUT_F6                  MIPI.D2HSRXDATA14
			// wire CELL23.OUT_F7                  MIPI.D2HSRXDATA15
			// wire CELL23.OUT_Q3                  MIPI.D2SYNC
			// wire CELL23.OUT_Q4                  MIPI.D2ERRSYNC
		}

		tile_class PLL {
			cell CELL0;
			cell CELL1;

			bel PLL0 {
				input CLKFB = CELL1.IMUX_CLK0;
				output CLKOP = CELL1.OUT_F0;
				output CLKOS = CELL1.OUT_F1;
				output CLKOS2 = CELL1.OUT_F2;
				output CLKOS3 = CELL1.OUT_F3;
				input ENCLKOP = CELL1.IMUX_B6;
				input ENCLKOS = CELL1.IMUX_A4;
				input ENCLKOS2 = CELL1.IMUX_A2;
				input ENCLKOS3 = CELL1.IMUX_A0;
				output INTLOCK = CELL1.OUT_F5;
				output LOCK = CELL1.OUT_F6;
				output PFDDN = CELL1.OUT_Q7;
				output PFDUP = CELL1.OUT_Q6;
				input PHASEDIR = CELL1.IMUX_C4;
				input PHASELOADREG = CELL1.IMUX_C2;
				input PHASESEL0 = CELL1.IMUX_B0;
				input PHASESEL1 = CELL1.IMUX_B4;
				input PHASESTEP = CELL1.IMUX_C0;
				input PLLWAKESYNC = CELL1.IMUX_D6;
				output REFCLK = CELL1.OUT_F4;
				input RST = CELL1.IMUX_C6;
				input USRSTDBY = CELL1.IMUX_LSR0;
			}

			bel PLLREFCS0 {
				input CLK0 = CELL0.IMUX_CLK0;
				input CLK1 = CELL0.IMUX_CLK1;
				input SEL = CELL1.IMUX_A6;
			}

			// wire CELL0.IMUX_CLK0                PLLREFCS0.CLK0
			// wire CELL0.IMUX_CLK1                PLLREFCS0.CLK1
			// wire CELL1.IMUX_A0                  PLL0.ENCLKOS3
			// wire CELL1.IMUX_A2                  PLL0.ENCLKOS2
			// wire CELL1.IMUX_A4                  PLL0.ENCLKOS
			// wire CELL1.IMUX_A6                  PLLREFCS0.SEL
			// wire CELL1.IMUX_B0                  PLL0.PHASESEL0
			// wire CELL1.IMUX_B4                  PLL0.PHASESEL1
			// wire CELL1.IMUX_B6                  PLL0.ENCLKOP
			// wire CELL1.IMUX_C0                  PLL0.PHASESTEP
			// wire CELL1.IMUX_C2                  PLL0.PHASELOADREG
			// wire CELL1.IMUX_C4                  PLL0.PHASEDIR
			// wire CELL1.IMUX_C6                  PLL0.RST
			// wire CELL1.IMUX_D6                  PLL0.PLLWAKESYNC
			// wire CELL1.IMUX_CLK0                PLL0.CLKFB
			// wire CELL1.IMUX_LSR0                PLL0.USRSTDBY
			// wire CELL1.OUT_F0                   PLL0.CLKOP
			// wire CELL1.OUT_F1                   PLL0.CLKOS
			// wire CELL1.OUT_F2                   PLL0.CLKOS2
			// wire CELL1.OUT_F3                   PLL0.CLKOS3
			// wire CELL1.OUT_F4                   PLL0.REFCLK
			// wire CELL1.OUT_F5                   PLL0.INTLOCK
			// wire CELL1.OUT_F6                   PLL0.LOCK
			// wire CELL1.OUT_Q6                   PLL0.PFDUP
			// wire CELL1.OUT_Q7                   PLL0.PFDDN
		}
	}

	tile_slot BC {
		bel_slot BCPG: legacy;
		bel_slot BCSLEWRATE: legacy;
		bel_slot BCPUSL: legacy;
		bel_slot BREFTEST: legacy;
	}

	tile_slot CLK {
		bel_slot DLLDEL0: legacy;
		bel_slot DLLDEL1: legacy;
		bel_slot DLLDEL2: legacy;
		bel_slot DLLDEL3: legacy;
		bel_slot DLLDEL4: legacy;
		bel_slot DLLDEL5: legacy;
		bel_slot DLLDEL6: legacy;
		bel_slot DLLDEL7: legacy;
		bel_slot CLKDIV0: legacy;
		bel_slot CLKDIV1: legacy;
		bel_slot CLKDIV2: legacy;
		bel_slot CLKDIV3: legacy;
		bel_slot PCSCLKDIV0: legacy;
		bel_slot PCSCLKDIV1: legacy;
		bel_slot PCSCLKDIV2: legacy;
		bel_slot PCSCLKDIV3: legacy;
		bel_slot DCC_SW0: legacy;
		bel_slot DCC_SW1: legacy;
		bel_slot DCC_SW2: legacy;
		bel_slot DCC_SW3: legacy;
		bel_slot DCC_SW4: legacy;
		bel_slot DCC_SW5: legacy;
		bel_slot DCC_SE0: legacy;
		bel_slot DCC_SE1: legacy;
		bel_slot DCC_SE2: legacy;
		bel_slot DCC_SE3: legacy;
		bel_slot DCC_SE4: legacy;
		bel_slot DCC_SE5: legacy;
		bel_slot DCC_NW0: legacy;
		bel_slot DCC_NW1: legacy;
		bel_slot DCC_NW2: legacy;
		bel_slot DCC_NW3: legacy;
		bel_slot DCC_NW4: legacy;
		bel_slot DCC_NW5: legacy;
		bel_slot DCC_NE0: legacy;
		bel_slot DCC_NE1: legacy;
		bel_slot DCC_NE2: legacy;
		bel_slot DCC_NE3: legacy;
		bel_slot DCC_NE4: legacy;
		bel_slot DCC_NE5: legacy;
		bel_slot DCS_SW0: legacy;
		bel_slot DCS_SW1: legacy;
		bel_slot DCS_SE0: legacy;
		bel_slot DCS_SE1: legacy;
		bel_slot DCS_NW0: legacy;
		bel_slot DCS_NW1: legacy;
		bel_slot DCS_NE0: legacy;
		bel_slot DCS_NE1: legacy;
		bel_slot DCC0: legacy;
		bel_slot DCC1: legacy;
		bel_slot DCC2: legacy;
		bel_slot DCC3: legacy;
		bel_slot DCC4: legacy;
		bel_slot DCC5: legacy;
		bel_slot DCC6: legacy;
		bel_slot DCC7: legacy;
		bel_slot DCC8: legacy;
		bel_slot DCC9: legacy;
		bel_slot DCC10: legacy;
		bel_slot DCC11: legacy;
		bel_slot DCC12: legacy;
		bel_slot DCC13: legacy;
		bel_slot DCC14: legacy;
		bel_slot DCC15: legacy;
		bel_slot DCM0: legacy;
		bel_slot DCM1: legacy;
		bel_slot DCS0: legacy;
		bel_slot DCS1: legacy;
		bel_slot ECLKBRIDGECS0: legacy;
		bel_slot ECLKBRIDGECS1: legacy;
		bel_slot BRGECLKSYNC0: legacy;
		bel_slot BRGECLKSYNC1: legacy;
		bel_slot CLKFBBUF0: legacy;
		bel_slot CLKFBBUF1: legacy;
		bel_slot CLK_ROOT: legacy;
		bel_slot CLK_EDGE: legacy;
		bel_slot CLKTEST: legacy;
		bel_slot ECLK_ROOT: legacy;
		bel_slot ECLKSYNC0: legacy;
		bel_slot ECLKSYNC1: legacy;
		bel_slot ECLKSYNC2: legacy;
		bel_slot ECLKSYNC3: legacy;
		bel_slot ECLKSYNC4: legacy;
		bel_slot ECLKSYNC5: legacy;
		bel_slot ECLKSYNC6: legacy;
		bel_slot ECLKSYNC7: legacy;
		bel_slot ECLKSYNC8: legacy;
		bel_slot ECLKSYNC9: legacy;
		bel_slot ECLKSYNC10: legacy;
		bel_slot ECLKSYNC11: legacy;
		bel_slot ECLKSYNC12: legacy;
		bel_slot ECLKSYNC13: legacy;
		bel_slot ECLKSYNC14: legacy;
		bel_slot ECLKSYNC15: legacy;
		bel_slot CLKTEST_ECLK: legacy;

		tile_class CLK_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;

			bel DLLDEL0 {
				output CFLAG = CELL0.OUT_Q7;
				input DIRECTION = CELL0.IMUX_D6;
				input LOADN = CELL0.IMUX_B6;
				input MOVE = CELL0.IMUX_C6;
			}

			bel DLLDEL1 {
				output CFLAG = CELL1.OUT_Q7;
				input DIRECTION = CELL1.IMUX_D6;
				input LOADN = CELL1.IMUX_B6;
				input MOVE = CELL1.IMUX_C6;
			}

			bel DLLDEL2 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel CLKDIV0 {
				input ALIGNWD = CELL1.IMUX_A3;
				output CDIVX = CELL1.OUT_F2;
				input RST = CELL1.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input ALIGNWD = CELL1.IMUX_B3;
				output CDIVX = CELL1.OUT_F3;
				input RST = CELL1.IMUX_LSR1;
			}

			bel CLKDIV2 {
				input ALIGNWD = CELL1.IMUX_C2;
				output CDIVX = CELL2.OUT_F2;
				input RST = CELL2.IMUX_LSR0;
			}

			bel CLKDIV3 {
				input ALIGNWD = CELL1.IMUX_D2;
				output CDIVX = CELL2.OUT_F3;
				input RST = CELL2.IMUX_LSR1;
			}

			bel DCC0 {
				input CE = CELL2.IMUX_A0;
			}

			bel DCC1 {
				input CE = CELL2.IMUX_A1;
			}

			bel DCC2 {
				input CE = CELL2.IMUX_A2;
			}

			bel DCC3 {
				input CE = CELL2.IMUX_A3;
			}

			bel DCC4 {
				input CE = CELL2.IMUX_A4;
			}

			bel DCC5 {
				input CE = CELL2.IMUX_A5;
			}

			bel DCC6 {
				input CE = CELL2.IMUX_A6;
			}

			bel DCC7 {
				input CE = CELL2.IMUX_A7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL4.IMUX_D7;
				input INT_IN_1 = CELL5.IMUX_D7;
			}

			bel CLKTEST {
				input TESTIN0 = CELL2.IMUX_B0;
				input TESTIN1 = CELL2.IMUX_B1;
				input TESTIN2 = CELL2.IMUX_B2;
			}

			bel ECLKSYNC0 {
				output ECLK = CELL1.OUT_F0;
				input ECLKI = CELL1.IMUX_CLK0;
				input STOP = CELL1.IMUX_A0;
			}

			bel ECLKSYNC1 {
				output ECLK = CELL1.OUT_F1;
				input ECLKI = CELL1.IMUX_CLK0;
				input STOP = CELL1.IMUX_B0;
			}

			bel ECLKSYNC2 {
				output ECLK = CELL2.OUT_F0;
				input ECLKI = CELL1.IMUX_CLK1;
				input STOP = CELL1.IMUX_C0;
			}

			bel ECLKSYNC3 {
				output ECLK = CELL2.OUT_F1;
				input ECLKI = CELL1.IMUX_CLK1;
				input STOP = CELL1.IMUX_D0;
			}

			bel CLKTEST_ECLK {
				input TESTIN0 = CELL1.IMUX_A4;
				input TESTIN1 = CELL1.IMUX_B4;
				input TESTIN2 = CELL1.IMUX_C4;
				input TESTIN3 = CELL1.IMUX_A5;
				input TESTIN4 = CELL1.IMUX_B5;
				input TESTIN5 = CELL1.IMUX_C5;
			}

			// wire CELL0.IMUX_B6                  DLLDEL0.LOADN
			// wire CELL0.IMUX_C6                  DLLDEL0.MOVE
			// wire CELL0.IMUX_D6                  DLLDEL0.DIRECTION
			// wire CELL0.OUT_Q7                   DLLDEL0.CFLAG
			// wire CELL1.IMUX_A0                  ECLKSYNC0.STOP
			// wire CELL1.IMUX_A3                  CLKDIV0.ALIGNWD
			// wire CELL1.IMUX_A4                  CLKTEST_ECLK.TESTIN0
			// wire CELL1.IMUX_A5                  CLKTEST_ECLK.TESTIN3
			// wire CELL1.IMUX_B0                  ECLKSYNC1.STOP
			// wire CELL1.IMUX_B3                  CLKDIV1.ALIGNWD
			// wire CELL1.IMUX_B4                  CLKTEST_ECLK.TESTIN1
			// wire CELL1.IMUX_B5                  CLKTEST_ECLK.TESTIN4
			// wire CELL1.IMUX_B6                  DLLDEL1.LOADN
			// wire CELL1.IMUX_C0                  ECLKSYNC2.STOP
			// wire CELL1.IMUX_C2                  CLKDIV2.ALIGNWD
			// wire CELL1.IMUX_C4                  CLKTEST_ECLK.TESTIN2
			// wire CELL1.IMUX_C5                  CLKTEST_ECLK.TESTIN5
			// wire CELL1.IMUX_C6                  DLLDEL1.MOVE
			// wire CELL1.IMUX_D0                  ECLKSYNC3.STOP
			// wire CELL1.IMUX_D2                  CLKDIV3.ALIGNWD
			// wire CELL1.IMUX_D6                  DLLDEL1.DIRECTION
			// wire CELL1.IMUX_CLK0                ECLKSYNC0.ECLKI ECLKSYNC1.ECLKI
			// wire CELL1.IMUX_CLK1                ECLKSYNC2.ECLKI ECLKSYNC3.ECLKI
			// wire CELL1.IMUX_LSR0                CLKDIV0.RST
			// wire CELL1.IMUX_LSR1                CLKDIV1.RST
			// wire CELL1.OUT_F0                   ECLKSYNC0.ECLK
			// wire CELL1.OUT_F1                   ECLKSYNC1.ECLK
			// wire CELL1.OUT_F2                   CLKDIV0.CDIVX
			// wire CELL1.OUT_F3                   CLKDIV1.CDIVX
			// wire CELL1.OUT_Q7                   DLLDEL1.CFLAG
			// wire CELL2.IMUX_A0                  DCC0.CE
			// wire CELL2.IMUX_A1                  DCC1.CE
			// wire CELL2.IMUX_A2                  DCC2.CE
			// wire CELL2.IMUX_A3                  DCC3.CE
			// wire CELL2.IMUX_A4                  DCC4.CE
			// wire CELL2.IMUX_A5                  DCC5.CE
			// wire CELL2.IMUX_A6                  DCC6.CE
			// wire CELL2.IMUX_A7                  DCC7.CE
			// wire CELL2.IMUX_B0                  CLKTEST.TESTIN0
			// wire CELL2.IMUX_B1                  CLKTEST.TESTIN1
			// wire CELL2.IMUX_B2                  CLKTEST.TESTIN2
			// wire CELL2.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL2.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL2.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL2.IMUX_LSR0                CLKDIV2.RST
			// wire CELL2.IMUX_LSR1                CLKDIV3.RST
			// wire CELL2.OUT_F0                   ECLKSYNC2.ECLK
			// wire CELL2.OUT_F1                   ECLKSYNC3.ECLK
			// wire CELL2.OUT_F2                   CLKDIV2.CDIVX
			// wire CELL2.OUT_F3                   CLKDIV3.CDIVX
			// wire CELL2.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL3.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL3.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL3.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL3.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL4.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL5.IMUX_D7                  CLK_EDGE.INT_IN_1
		}

		tile_class CLK_N {
			cell CELL0;
			cell CELL1;

			bel DCC0 {
				input CE = CELL1.IMUX_A0;
			}

			bel DCC1 {
				input CE = CELL1.IMUX_A1;
			}

			bel DCC2 {
				input CE = CELL1.IMUX_A2;
			}

			bel DCC3 {
				input CE = CELL1.IMUX_A3;
			}

			bel DCC4 {
				input CE = CELL1.IMUX_A4;
			}

			bel DCC5 {
				input CE = CELL1.IMUX_A5;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL0.IMUX_D7;
				input INT_IN_1 = CELL1.IMUX_D7;
			}

			bel CLKTEST {
				input TESTIN0 = CELL1.IMUX_B4;
				input TESTIN1 = CELL1.IMUX_D5;
				input TESTIN2 = CELL1.IMUX_B6;
			}

			// wire CELL0.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL1.IMUX_A0                  DCC0.CE
			// wire CELL1.IMUX_A1                  DCC1.CE
			// wire CELL1.IMUX_A2                  DCC2.CE
			// wire CELL1.IMUX_A3                  DCC3.CE
			// wire CELL1.IMUX_A4                  DCC4.CE
			// wire CELL1.IMUX_A5                  DCC5.CE
			// wire CELL1.IMUX_B4                  CLKTEST.TESTIN0
			// wire CELL1.IMUX_B6                  CLKTEST.TESTIN2
			// wire CELL1.IMUX_D5                  CLKTEST.TESTIN1
			// wire CELL1.IMUX_D7                  CLK_EDGE.INT_IN_1
		}

		tile_class CLK_ROOT {
			cell CELL0;

			bel DCS0 {
				input MODESEL = IMUX_A2;
				input SEL0 = IMUX_A0;
				input SEL1 = IMUX_A1;
			}

			bel CLK_ROOT {
				output PCLK0 = PCLK0;
				output PCLK1 = PCLK1;
				output PCLK2 = PCLK2;
				output PCLK3 = PCLK3;
				output PCLK4 = PCLK4;
				output PCLK5 = PCLK5;
				output PCLK6 = PCLK6;
				output PCLK7 = PCLK7;
			}

			bel CLKTEST {
				input TESTIN0 = IMUX_B0;
				input TESTIN1 = IMUX_B1;
				input TESTIN2 = IMUX_B2;
				input TESTIN3 = IMUX_B3;
			}

			// wire PCLK0                          CLK_ROOT.PCLK0
			// wire PCLK1                          CLK_ROOT.PCLK1
			// wire PCLK2                          CLK_ROOT.PCLK2
			// wire PCLK3                          CLK_ROOT.PCLK3
			// wire PCLK4                          CLK_ROOT.PCLK4
			// wire PCLK5                          CLK_ROOT.PCLK5
			// wire PCLK6                          CLK_ROOT.PCLK6
			// wire PCLK7                          CLK_ROOT.PCLK7
			// wire IMUX_A0                        DCS0.SEL0
			// wire IMUX_A1                        DCS0.SEL1
			// wire IMUX_A2                        DCS0.MODESEL
			// wire IMUX_B0                        CLKTEST.TESTIN0
			// wire IMUX_B1                        CLKTEST.TESTIN1
			// wire IMUX_B2                        CLKTEST.TESTIN2
			// wire IMUX_B3                        CLKTEST.TESTIN3
		}
	}

	tile_slot SCLK_SOURCE {
		bel_slot SCLK_SOURCE: legacy;
	}

	tile_slot PCLK_SOURCE {
		bel_slot PCLK_SOURCE_W: legacy;
		bel_slot PCLK_SOURCE_E: legacy;
		bel_slot PCLK_DCC0: legacy;
		bel_slot PCLK_DCC1: legacy;
	}

	tile_slot ECLK_TAP {
		bel_slot ECLK_TAP: legacy;
	}

	tile_slot HSDCLK_SPLITTER {
		bel_slot HSDCLK_ROOT: legacy;
		bel_slot HSDCLK_SPLITTER: legacy;
	}

	conn_slot W {
		opposite E;

		conn_class PASS_W {
			pass X1_E0_1 = X1_E0_0;
			pass X1_E1_1 = X1_E1_0;
			pass X2_E0_1 = X2_E0_0;
			pass X2_E0_2 = X2_E0_1;
			pass X2_E1_1 = X2_E1_0;
			pass X2_E1_2 = X2_E1_1;
			pass X2_E2_1 = X2_E2_0;
			pass X2_E2_2 = X2_E2_1;
			pass X2_E3_1 = X2_E3_0;
			pass X2_E3_2 = X2_E3_1;
			pass X2_E4_1 = X2_E4_0;
			pass X2_E4_2 = X2_E4_1;
			pass X2_E5_1 = X2_E5_0;
			pass X2_E5_2 = X2_E5_1;
			pass X2_E6_1 = X2_E6_0;
			pass X2_E6_2 = X2_E6_1;
			pass X2_E7_1 = X2_E7_0;
			pass X2_E7_2 = X2_E7_1;
			pass X6_E0_1 = X6_E0_0;
			pass X6_E0_2 = X6_E0_1;
			pass X6_E0_3 = X6_E0_2;
			pass X6_E0_4 = X6_E0_3;
			pass X6_E0_5 = X6_E0_4;
			pass X6_E0_6 = X6_E0_5;
			pass X6_E1_1 = X6_E1_0;
			pass X6_E1_2 = X6_E1_1;
			pass X6_E1_3 = X6_E1_2;
			pass X6_E1_4 = X6_E1_3;
			pass X6_E1_5 = X6_E1_4;
			pass X6_E1_6 = X6_E1_5;
			pass X6_E2_1 = X6_E2_0;
			pass X6_E2_2 = X6_E2_1;
			pass X6_E2_3 = X6_E2_2;
			pass X6_E2_4 = X6_E2_3;
			pass X6_E2_5 = X6_E2_4;
			pass X6_E2_6 = X6_E2_5;
			pass X6_E3_1 = X6_E3_0;
			pass X6_E3_2 = X6_E3_1;
			pass X6_E3_3 = X6_E3_2;
			pass X6_E3_4 = X6_E3_3;
			pass X6_E3_5 = X6_E3_4;
			pass X6_E3_6 = X6_E3_5;
		}

		conn_class TERM_W {
			reflect X1_E0_1 = X1_W0_0;
			reflect X1_E1_1 = X1_W1_0;
			reflect X2_E0_1 = X2_W0_0;
			reflect X2_E0_2 = X2_W0_1;
			reflect X2_E1_1 = X2_W1_0;
			reflect X2_E1_2 = X2_W1_1;
			reflect X2_E2_1 = X2_W2_0;
			reflect X2_E2_2 = X2_W2_1;
			reflect X2_E3_1 = X2_W3_0;
			reflect X2_E3_2 = X2_W3_1;
			reflect X2_E4_1 = X2_W4_0;
			reflect X2_E4_2 = X2_W4_1;
			reflect X2_E5_1 = X2_W5_0;
			reflect X2_E5_2 = X2_W5_1;
			reflect X2_E6_1 = X2_W6_0;
			reflect X2_E6_2 = X2_W6_1;
			reflect X2_E7_1 = X2_W7_0;
			reflect X2_E7_2 = X2_W7_1;
			reflect X6_E0_1 = X6_W0_0;
			reflect X6_E0_2 = X6_W0_1;
			reflect X6_E0_3 = X6_W0_2;
			reflect X6_E0_4 = X6_W0_3;
			reflect X6_E0_5 = X6_W0_4;
			reflect X6_E0_6 = X6_W0_5;
			reflect X6_E1_1 = X6_W1_0;
			reflect X6_E1_2 = X6_W1_1;
			reflect X6_E1_3 = X6_W1_2;
			reflect X6_E1_4 = X6_W1_3;
			reflect X6_E1_5 = X6_W1_4;
			reflect X6_E1_6 = X6_W1_5;
			reflect X6_E2_1 = X6_W2_0;
			reflect X6_E2_2 = X6_W2_1;
			reflect X6_E2_3 = X6_W2_2;
			reflect X6_E2_4 = X6_W2_3;
			reflect X6_E2_5 = X6_W2_4;
			reflect X6_E2_6 = X6_W2_5;
			reflect X6_E3_1 = X6_W3_0;
			reflect X6_E3_2 = X6_W3_1;
			reflect X6_E3_3 = X6_W3_2;
			reflect X6_E3_4 = X6_W3_3;
			reflect X6_E3_5 = X6_W3_4;
			reflect X6_E3_6 = X6_W3_5;
		}
	}

	conn_slot E {
		opposite W;

		conn_class PASS_E {
			pass X1_W0_1 = X1_W0_0;
			pass X1_W1_1 = X1_W1_0;
			pass X2_W0_1 = X2_W0_0;
			pass X2_W0_2 = X2_W0_1;
			pass X2_W1_1 = X2_W1_0;
			pass X2_W1_2 = X2_W1_1;
			pass X2_W2_1 = X2_W2_0;
			pass X2_W2_2 = X2_W2_1;
			pass X2_W3_1 = X2_W3_0;
			pass X2_W3_2 = X2_W3_1;
			pass X2_W4_1 = X2_W4_0;
			pass X2_W4_2 = X2_W4_1;
			pass X2_W5_1 = X2_W5_0;
			pass X2_W5_2 = X2_W5_1;
			pass X2_W6_1 = X2_W6_0;
			pass X2_W6_2 = X2_W6_1;
			pass X2_W7_1 = X2_W7_0;
			pass X2_W7_2 = X2_W7_1;
			pass X6_W0_1 = X6_W0_0;
			pass X6_W0_2 = X6_W0_1;
			pass X6_W0_3 = X6_W0_2;
			pass X6_W0_4 = X6_W0_3;
			pass X6_W0_5 = X6_W0_4;
			pass X6_W0_6 = X6_W0_5;
			pass X6_W1_1 = X6_W1_0;
			pass X6_W1_2 = X6_W1_1;
			pass X6_W1_3 = X6_W1_2;
			pass X6_W1_4 = X6_W1_3;
			pass X6_W1_5 = X6_W1_4;
			pass X6_W1_6 = X6_W1_5;
			pass X6_W2_1 = X6_W2_0;
			pass X6_W2_2 = X6_W2_1;
			pass X6_W2_3 = X6_W2_2;
			pass X6_W2_4 = X6_W2_3;
			pass X6_W2_5 = X6_W2_4;
			pass X6_W2_6 = X6_W2_5;
			pass X6_W3_1 = X6_W3_0;
			pass X6_W3_2 = X6_W3_1;
			pass X6_W3_3 = X6_W3_2;
			pass X6_W3_4 = X6_W3_3;
			pass X6_W3_5 = X6_W3_4;
			pass X6_W3_6 = X6_W3_5;
			pass OUT_F3_W = OUT_F3;
		}

		conn_class TERM_E {
			reflect X1_W0_1 = X1_E0_0;
			reflect X1_W1_1 = X1_E1_0;
			reflect X2_W0_1 = X2_E0_0;
			reflect X2_W0_2 = X2_E0_1;
			reflect X2_W1_1 = X2_E1_0;
			reflect X2_W1_2 = X2_E1_1;
			reflect X2_W2_1 = X2_E2_0;
			reflect X2_W2_2 = X2_E2_1;
			reflect X2_W3_1 = X2_E3_0;
			reflect X2_W3_2 = X2_E3_1;
			reflect X2_W4_1 = X2_E4_0;
			reflect X2_W4_2 = X2_E4_1;
			reflect X2_W5_1 = X2_E5_0;
			reflect X2_W5_2 = X2_E5_1;
			reflect X2_W6_1 = X2_E6_0;
			reflect X2_W6_2 = X2_E6_1;
			reflect X2_W7_1 = X2_E7_0;
			reflect X2_W7_2 = X2_E7_1;
			reflect X6_W0_1 = X6_E0_0;
			reflect X6_W0_2 = X6_E0_1;
			reflect X6_W0_3 = X6_E0_2;
			reflect X6_W0_4 = X6_E0_3;
			reflect X6_W0_5 = X6_E0_4;
			reflect X6_W0_6 = X6_E0_5;
			reflect X6_W1_1 = X6_E1_0;
			reflect X6_W1_2 = X6_E1_1;
			reflect X6_W1_3 = X6_E1_2;
			reflect X6_W1_4 = X6_E1_3;
			reflect X6_W1_5 = X6_E1_4;
			reflect X6_W1_6 = X6_E1_5;
			reflect X6_W2_1 = X6_E2_0;
			reflect X6_W2_2 = X6_E2_1;
			reflect X6_W2_3 = X6_E2_2;
			reflect X6_W2_4 = X6_E2_3;
			reflect X6_W2_5 = X6_E2_4;
			reflect X6_W2_6 = X6_E2_5;
			reflect X6_W3_1 = X6_E3_0;
			reflect X6_W3_2 = X6_E3_1;
			reflect X6_W3_3 = X6_E3_2;
			reflect X6_W3_4 = X6_E3_3;
			reflect X6_W3_5 = X6_E3_4;
			reflect X6_W3_6 = X6_E3_5;
		}
	}

	conn_slot S {
		opposite N;

		conn_class PASS_S {
			pass X1_N0_1 = X1_N0_0;
			pass X1_N1_1 = X1_N1_0;
			pass X2_N0_1 = X2_N0_0;
			pass X2_N0_2 = X2_N0_1;
			pass X2_N1_1 = X2_N1_0;
			pass X2_N1_2 = X2_N1_1;
			pass X2_N2_1 = X2_N2_0;
			pass X2_N2_2 = X2_N2_1;
			pass X2_N3_1 = X2_N3_0;
			pass X2_N3_2 = X2_N3_1;
			pass X2_N4_1 = X2_N4_0;
			pass X2_N4_2 = X2_N4_1;
			pass X2_N5_1 = X2_N5_0;
			pass X2_N5_2 = X2_N5_1;
			pass X2_N6_1 = X2_N6_0;
			pass X2_N6_2 = X2_N6_1;
			pass X2_N7_1 = X2_N7_0;
			pass X2_N7_2 = X2_N7_1;
			pass X6_N0_1 = X6_N0_0;
			pass X6_N0_2 = X6_N0_1;
			pass X6_N0_3 = X6_N0_2;
			pass X6_N0_4 = X6_N0_3;
			pass X6_N0_5 = X6_N0_4;
			pass X6_N0_6 = X6_N0_5;
			pass X6_N1_1 = X6_N1_0;
			pass X6_N1_2 = X6_N1_1;
			pass X6_N1_3 = X6_N1_2;
			pass X6_N1_4 = X6_N1_3;
			pass X6_N1_5 = X6_N1_4;
			pass X6_N1_6 = X6_N1_5;
			pass X6_N2_1 = X6_N2_0;
			pass X6_N2_2 = X6_N2_1;
			pass X6_N2_3 = X6_N2_2;
			pass X6_N2_4 = X6_N2_3;
			pass X6_N2_5 = X6_N2_4;
			pass X6_N2_6 = X6_N2_5;
			pass X6_N3_1 = X6_N3_0;
			pass X6_N3_2 = X6_N3_1;
			pass X6_N3_3 = X6_N3_2;
			pass X6_N3_4 = X6_N3_3;
			pass X6_N3_5 = X6_N3_4;
			pass X6_N3_6 = X6_N3_5;
		}

		conn_class TERM_S {
			reflect X1_N0_1 = X1_S0_0;
			reflect X1_N1_1 = X1_S1_0;
			reflect X2_N0_1 = X2_S0_0;
			reflect X2_N0_2 = X2_S0_1;
			reflect X2_N1_1 = X2_S1_0;
			reflect X2_N1_2 = X2_S1_1;
			reflect X2_N2_1 = X2_S2_0;
			reflect X2_N2_2 = X2_S2_1;
			reflect X2_N3_1 = X2_S3_0;
			reflect X2_N3_2 = X2_S3_1;
			reflect X2_N4_1 = X2_S4_0;
			reflect X2_N4_2 = X2_S4_1;
			reflect X2_N5_1 = X2_S5_0;
			reflect X2_N5_2 = X2_S5_1;
			reflect X2_N6_1 = X2_S6_0;
			reflect X2_N6_2 = X2_S6_1;
			reflect X2_N7_1 = X2_S7_0;
			reflect X2_N7_2 = X2_S7_1;
			reflect X6_N0_1 = X6_S0_0;
			reflect X6_N0_2 = X6_S0_1;
			reflect X6_N0_3 = X6_S0_2;
			reflect X6_N0_4 = X6_S0_3;
			reflect X6_N0_5 = X6_S0_4;
			reflect X6_N0_6 = X6_S0_5;
			reflect X6_N1_1 = X6_S1_0;
			reflect X6_N1_2 = X6_S1_1;
			reflect X6_N1_3 = X6_S1_2;
			reflect X6_N1_4 = X6_S1_3;
			reflect X6_N1_5 = X6_S1_4;
			reflect X6_N1_6 = X6_S1_5;
			reflect X6_N2_1 = X6_S2_0;
			reflect X6_N2_2 = X6_S2_1;
			reflect X6_N2_3 = X6_S2_2;
			reflect X6_N2_4 = X6_S2_3;
			reflect X6_N2_5 = X6_S2_4;
			reflect X6_N2_6 = X6_S2_5;
			reflect X6_N3_1 = X6_S3_0;
			reflect X6_N3_2 = X6_S3_1;
			reflect X6_N3_3 = X6_S3_2;
			reflect X6_N3_4 = X6_S3_3;
			reflect X6_N3_5 = X6_S3_4;
			reflect X6_N3_6 = X6_S3_5;
		}
	}

	conn_slot N {
		opposite S;

		conn_class PASS_N {
			pass X1_S0_1 = X1_S0_0;
			pass X1_S1_1 = X1_S1_0;
			pass X2_S0_1 = X2_S0_0;
			pass X2_S0_2 = X2_S0_1;
			pass X2_S1_1 = X2_S1_0;
			pass X2_S1_2 = X2_S1_1;
			pass X2_S2_1 = X2_S2_0;
			pass X2_S2_2 = X2_S2_1;
			pass X2_S3_1 = X2_S3_0;
			pass X2_S3_2 = X2_S3_1;
			pass X2_S4_1 = X2_S4_0;
			pass X2_S4_2 = X2_S4_1;
			pass X2_S5_1 = X2_S5_0;
			pass X2_S5_2 = X2_S5_1;
			pass X2_S6_1 = X2_S6_0;
			pass X2_S6_2 = X2_S6_1;
			pass X2_S7_1 = X2_S7_0;
			pass X2_S7_2 = X2_S7_1;
			pass X6_S0_1 = X6_S0_0;
			pass X6_S0_2 = X6_S0_1;
			pass X6_S0_3 = X6_S0_2;
			pass X6_S0_4 = X6_S0_3;
			pass X6_S0_5 = X6_S0_4;
			pass X6_S0_6 = X6_S0_5;
			pass X6_S1_1 = X6_S1_0;
			pass X6_S1_2 = X6_S1_1;
			pass X6_S1_3 = X6_S1_2;
			pass X6_S1_4 = X6_S1_3;
			pass X6_S1_5 = X6_S1_4;
			pass X6_S1_6 = X6_S1_5;
			pass X6_S2_1 = X6_S2_0;
			pass X6_S2_2 = X6_S2_1;
			pass X6_S2_3 = X6_S2_2;
			pass X6_S2_4 = X6_S2_3;
			pass X6_S2_5 = X6_S2_4;
			pass X6_S2_6 = X6_S2_5;
			pass X6_S3_1 = X6_S3_0;
			pass X6_S3_2 = X6_S3_1;
			pass X6_S3_3 = X6_S3_2;
			pass X6_S3_4 = X6_S3_3;
			pass X6_S3_5 = X6_S3_4;
			pass X6_S3_6 = X6_S3_5;
		}

		conn_class TERM_N {
			reflect X1_S0_1 = X1_N0_0;
			reflect X1_S1_1 = X1_N1_0;
			reflect X2_S0_1 = X2_N0_0;
			reflect X2_S0_2 = X2_N0_1;
			reflect X2_S1_1 = X2_N1_0;
			reflect X2_S1_2 = X2_N1_1;
			reflect X2_S2_1 = X2_N2_0;
			reflect X2_S2_2 = X2_N2_1;
			reflect X2_S3_1 = X2_N3_0;
			reflect X2_S3_2 = X2_N3_1;
			reflect X2_S4_1 = X2_N4_0;
			reflect X2_S4_2 = X2_N4_1;
			reflect X2_S5_1 = X2_N5_0;
			reflect X2_S5_2 = X2_N5_1;
			reflect X2_S6_1 = X2_N6_0;
			reflect X2_S6_2 = X2_N6_1;
			reflect X2_S7_1 = X2_N7_0;
			reflect X2_S7_2 = X2_N7_1;
			reflect X6_S0_1 = X6_N0_0;
			reflect X6_S0_2 = X6_N0_1;
			reflect X6_S0_3 = X6_N0_2;
			reflect X6_S0_4 = X6_N0_3;
			reflect X6_S0_5 = X6_N0_4;
			reflect X6_S0_6 = X6_N0_5;
			reflect X6_S1_1 = X6_N1_0;
			reflect X6_S1_2 = X6_N1_1;
			reflect X6_S1_3 = X6_N1_2;
			reflect X6_S1_4 = X6_N1_3;
			reflect X6_S1_5 = X6_N1_4;
			reflect X6_S1_6 = X6_N1_5;
			reflect X6_S2_1 = X6_N2_0;
			reflect X6_S2_2 = X6_N2_1;
			reflect X6_S2_3 = X6_N2_2;
			reflect X6_S2_4 = X6_N2_3;
			reflect X6_S2_5 = X6_N2_4;
			reflect X6_S2_6 = X6_N2_5;
			reflect X6_S3_1 = X6_N3_0;
			reflect X6_S3_2 = X6_N3_1;
			reflect X6_S3_3 = X6_N3_2;
			reflect X6_S3_4 = X6_N3_3;
			reflect X6_S3_5 = X6_N3_4;
			reflect X6_S3_6 = X6_N3_5;
		}
	}

	conn_slot SW {
		opposite SE;

		conn_class PASS_SW {
		}
	}

	conn_slot SE {
		opposite SW;

		conn_class PASS_SE {
		}
	}

	conn_slot EBR_W {
		opposite EBR_E;
	}

	conn_slot EBR_E {
		opposite EBR_W;
	}

	conn_slot IO_W {
		opposite IO_E;
	}

	conn_slot IO_E {
		opposite IO_W;
	}
}

