{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572355921432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572355921433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 10:32:01 2019 " "Processing started: Tue Oct 29 10:32:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572355921433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355921433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio-despertador-digital -c relogio-despertador-digital " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio-despertador-digital -c relogio-despertador-digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355921433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572355921862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572355921862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio-despertador-digital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio-despertador-digital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogiodespertador2-configuracao " "Found design unit 1: relogiodespertador2-configuracao" {  } { { "relogio-despertador-digital.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogio-despertador-digital.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938330 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogiodespertador2 " "Found entity 1: relogiodespertador2" {  } { { "relogio-despertador-digital.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogio-despertador-digital.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-decod " "Found design unit 1: decodificador-decod" {  } { { "decodificador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/decodificador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938331 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificadordeteclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codificadordeteclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codificadordeteclado-codificador " "Found design unit 1: codificadordeteclado-codificador" {  } { { "codificadordeteclado.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/codificadordeteclado.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938332 ""} { "Info" "ISGN_ENTITY_NAME" "1 codificadordeteclado " "Found entity 1: codificadordeteclado" {  } { { "codificadordeteclado.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/codificadordeteclado.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1-structural " "Found design unit 1: mux_4x1-structural" {  } { { "mux_4x1.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_4x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938333 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogiodespertador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogiodespertador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogiodespertador-configuracao " "Found design unit 1: relogiodespertador-configuracao" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938334 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogiodespertador " "Found entity 1: relogiodespertador" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificadorteclado_esq.bdf 1 1 " "Found 1 design units, including 1 entities, in source file codificadorteclado_esq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 codificadorteclado_esq " "Found entity 1: codificadorteclado_esq" {  } { { "codificadorteclado_esq.bdf" "" { Schematic "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/codificadorteclado_esq.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_esq.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1_esq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_esq " "Found entity 1: mux_4x1_esq" {  } { { "mux_4x1_esq.bdf" "" { Schematic "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_4x1_esq.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_4bits " "Found entity 1: mux4x1_4bits" {  } { { "mux4x1_4bits.bdf" "" { Schematic "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux4x1_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_esq.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_esq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_esq " "Found entity 1: decodificador_esq" {  } { { "decodificador_esq.bdf" "" { Schematic "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/decodificador_esq.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 completo " "Found entity 1: completo" {  } { { "completo.bdf" "" { Schematic "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff-tipoD.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ff-tipoD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ff-tipoD " "Found entity 1: ff-tipoD" {  } { { "ff-tipoD.bdf" "" { Schematic "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/ff-tipoD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.bdf" "" { Schematic "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.bdf" "" { Schematic "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterwbits2-arch_1 " "Found design unit 1: counterwbits2-arch_1" {  } { { "counter.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938338 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterwbits2 " "Found entity 1: counterwbits2" {  } { { "counter.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador2-arq_reg " "Found design unit 1: registrador2-arq_reg" {  } { { "registrador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938339 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador2 " "Found entity 1: registrador2" {  } { { "registrador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fftipod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fftipod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fftipod-arq_ff_d " "Found design unit 1: fftipod-arq_ff_d" {  } { { "fftipod.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/fftipod.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938340 ""} { "Info" "ISGN_ENTITY_NAME" "1 fftipod " "Found entity 1: fftipod" {  } { { "fftipod.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/fftipod.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterwbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterwbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterwbits-arch_1 " "Found design unit 1: counterwbits-arch_1" {  } { { "counterwbits.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/counterwbits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938340 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterwbits " "Found entity 1: counterwbits" {  } { { "counterwbits.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/counterwbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-structural " "Found design unit 1: mux_2x1-structural" {  } { { "mux_2x1.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_2x1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938341 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_2x1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_Wbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_Wbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_Wbits-structural " "Found design unit 1: mux_2x1_Wbits-structural" {  } { { "mux_2x1_Wbits.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_2x1_Wbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938342 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_Wbits " "Found entity 1: mux_2x1_Wbits" {  } { { "mux_2x1_Wbits.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_2x1_Wbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572355938342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355938342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogiodespertador " "Elaborating entity \"relogiodespertador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572355938418 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o2 relogiodespertador.vhd(13) " "VHDL Signal Declaration warning at relogiodespertador.vhd(13): used implicit default value for signal \"o2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572355938421 "|relogiodespertador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o3 relogiodespertador.vhd(13) " "VHDL Signal Declaration warning at relogiodespertador.vhd(13): used implicit default value for signal \"o3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572355938421 "|relogiodespertador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o4 relogiodespertador.vhd(13) " "VHDL Signal Declaration warning at relogiodespertador.vhd(13): used implicit default value for signal \"o4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572355938421 "|relogiodespertador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a01 relogiodespertador.vhd(62) " "Verilog HDL or VHDL warning at relogiodespertador.vhd(62): object \"a01\" assigned a value but never read" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572355938421 "|relogiodespertador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a02 relogiodespertador.vhd(62) " "Verilog HDL or VHDL warning at relogiodespertador.vhd(62): object \"a02\" assigned a value but never read" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572355938421 "|relogiodespertador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a03 relogiodespertador.vhd(62) " "Verilog HDL or VHDL warning at relogiodespertador.vhd(62): object \"a03\" assigned a value but never read" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572355938421 "|relogiodespertador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificadordeteclado codificadordeteclado:p1 " "Elaborating entity \"codificadordeteclado\" for hierarchy \"codificadordeteclado:p1\"" {  } { { "relogiodespertador.vhd" "p1" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572355938423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterwbits counterwbits:p2 " "Elaborating entity \"counterwbits\" for hierarchy \"counterwbits:p2\"" {  } { { "relogiodespertador.vhd" "p2" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572355938425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador2 registrador2:p6 " "Elaborating entity \"registrador2\" for hierarchy \"registrador2:p6\"" {  } { { "relogiodespertador.vhd" "p6" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572355938429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 mux_4x1:p10 " "Elaborating entity \"mux_4x1\" for hierarchy \"mux_4x1:p10\"" {  } { { "relogiodespertador.vhd" "p10" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572355938431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_Wbits mux_2x1_Wbits:p15 " "Elaborating entity \"mux_2x1_Wbits\" for hierarchy \"mux_2x1_Wbits:p15\"" {  } { { "relogiodespertador.vhd" "p15" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572355938434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:p19 " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:p19\"" {  } { { "relogiodespertador.vhd" "p19" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572355938437 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[0\] GND " "Pin \"o2\[0\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[1\] GND " "Pin \"o2\[1\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[2\] GND " "Pin \"o2\[2\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[3\] GND " "Pin \"o2\[3\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[4\] GND " "Pin \"o2\[4\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[5\] GND " "Pin \"o2\[5\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[6\] GND " "Pin \"o2\[6\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[0\] GND " "Pin \"o3\[0\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[1\] GND " "Pin \"o3\[1\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[2\] GND " "Pin \"o3\[2\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[3\] GND " "Pin \"o3\[3\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[4\] GND " "Pin \"o3\[4\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[5\] GND " "Pin \"o3\[5\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[6\] GND " "Pin \"o3\[6\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o4\[0\] GND " "Pin \"o4\[0\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o4\[1\] GND " "Pin \"o4\[1\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o4\[2\] GND " "Pin \"o4\[2\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o4\[3\] GND " "Pin \"o4\[3\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o4\[4\] GND " "Pin \"o4\[4\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o4\[5\] GND " "Pin \"o4\[5\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o4\[6\] GND " "Pin \"o4\[6\]\" is stuck at GND" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572355939232 "|relogiodespertador|o4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572355939232 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572355939351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572355939829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572355939829 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alarme " "No output dependent on input pin \"alarme\"" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572355939883 "|relogiodespertador|alarme"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[0\] " "No output dependent on input pin \"a1\[0\]\"" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572355939883 "|relogiodespertador|a1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[1\] " "No output dependent on input pin \"a1\[1\]\"" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572355939883 "|relogiodespertador|a1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[2\] " "No output dependent on input pin \"a1\[2\]\"" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572355939883 "|relogiodespertador|a1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[3\] " "No output dependent on input pin \"a1\[3\]\"" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572355939883 "|relogiodespertador|a1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[4\] " "No output dependent on input pin \"a1\[4\]\"" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572355939883 "|relogiodespertador|a1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[5\] " "No output dependent on input pin \"a1\[5\]\"" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572355939883 "|relogiodespertador|a1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[6\] " "No output dependent on input pin \"a1\[6\]\"" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572355939883 "|relogiodespertador|a1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[7\] " "No output dependent on input pin \"a1\[7\]\"" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572355939883 "|relogiodespertador|a1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[8\] " "No output dependent on input pin \"a1\[8\]\"" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572355939883 "|relogiodespertador|a1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a1\[9\] " "No output dependent on input pin \"a1\[9\]\"" {  } { { "relogiodespertador.vhd" "" { Text "/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572355939883 "|relogiodespertador|a1[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572355939883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572355939884 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572355939884 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572355939884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572355939884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1075 " "Peak virtual memory: 1075 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572355939897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 10:32:19 2019 " "Processing ended: Tue Oct 29 10:32:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572355939897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572355939897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572355939897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572355939897 ""}
