Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Apr 15 13:49:05 2017
| Host         : asbestos running 64-bit Ubuntu 16.10
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a200t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------------------+--------------------------+------------------+----------------+
|          Clock Signal         |       Enable Signal       |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-------------------------------+---------------------------+--------------------------+------------------+----------------+
| ~codec/serialclkmon/clk9600   | codec/configbus/sda_n_0   | led_OBUF[0]              |                1 |              2 |
| ~codec/serialclkmon/clk9600   |                           |                          |                2 |              3 |
|  fsmclkmon/curstate_reg[1][0] |                           |                          |                1 |              4 |
|  clkmon0/inst/clk_out1        |                           | bclkmon/count[4]_i_1_n_0 |                1 |              5 |
| ~codec/serialclkmon/clk9600   | codec/configbus/count_n_0 | led_OBUF[0]              |                3 |              7 |
| ~clkmon0/inst/clk_out1        |                           | led_OBUF[0]              |                3 |             13 |
|  clkmon0/inst/clk_out1        |                           |                          |                5 |             14 |
|  clkmon0/inst/clk_out1        |                           | fsmclkmon/output_reg     |                5 |             17 |
+-------------------------------+---------------------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 7      |                     1 |
| 13     |                     1 |
| 14     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


