/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_QPC0_MASKS_H_
#define ASIC_REG_NIC0_QPC0_MASKS_H_

/*****************************************
 *   NIC0_QPC0
 *   (Prototype: NIC_QPC)
 *****************************************
 */

/* NIC0_QPC0_REQ_QPC_CACHE_INVALIDATE */
#define NIC0_QPC0_REQ_QPC_CACHE_INVALIDATE_R_SHIFT 0
#define NIC0_QPC0_REQ_QPC_CACHE_INVALIDATE_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_REQ_QPC_CACHE_INV_STATUS */
#define NIC0_QPC0_REQ_QPC_CACHE_INV_STATUS_INVALIDATE_DONE_SHIFT 0
#define NIC0_QPC0_REQ_QPC_CACHE_INV_STATUS_INVALIDATE_DONE_MASK 0x1
#define NIC0_QPC0_REQ_QPC_CACHE_INV_STATUS_CACHE_IDLE_SHIFT 1
#define NIC0_QPC0_REQ_QPC_CACHE_INV_STATUS_CACHE_IDLE_MASK 0x2

/* NIC0_QPC0_REQ_STATIC_CONFIG */
#define NIC0_QPC0_REQ_STATIC_CONFIG_PLRU_EVICTION_SHIFT 0
#define NIC0_QPC0_REQ_STATIC_CONFIG_PLRU_EVICTION_MASK 0x1
#define NIC0_QPC0_REQ_STATIC_CONFIG_RELEASE_INVALIDATE_SHIFT 1
#define NIC0_QPC0_REQ_STATIC_CONFIG_RELEASE_INVALIDATE_MASK 0x2
#define NIC0_QPC0_REQ_STATIC_CONFIG_LINK_LIST_EN_SHIFT 2
#define NIC0_QPC0_REQ_STATIC_CONFIG_LINK_LIST_EN_MASK 0x4
#define NIC0_QPC0_REQ_STATIC_CONFIG_TIMER_EN_SHIFT 3
#define NIC0_QPC0_REQ_STATIC_CONFIG_TIMER_EN_MASK 0x8
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_PUSH_TO_ERR_FIFO_NON_V_SHIFT 4
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_PUSH_TO_ERR_FIFO_NON_V_MASK 0x10
#define NIC0_QPC0_REQ_STATIC_CONFIG_TX_PUSH_TO_ERR_FIFO_NON_V_SHIFT 5
#define NIC0_QPC0_REQ_STATIC_CONFIG_TX_PUSH_TO_ERR_FIFO_NON_V_MASK 0x20
#define NIC0_QPC0_REQ_STATIC_CONFIG_CACHE_STOP_SHIFT 6
#define NIC0_QPC0_REQ_STATIC_CONFIG_CACHE_STOP_MASK 0x40
#define NIC0_QPC0_REQ_STATIC_CONFIG_INVALIDATE_WRITEBACK_SHIFT 7
#define NIC0_QPC0_REQ_STATIC_CONFIG_INVALIDATE_WRITEBACK_MASK 0x80
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_PUSH_TO_ERROR_SECURITY_SHIFT 8
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_PUSH_TO_ERROR_SECURITY_MASK 0x100
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_PUSH_ERR_PI_EX_LAST_SHIFT 9
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_PUSH_ERR_PI_EX_LAST_MASK 0x200
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_PUSH_ERR_UPDATE_WQ_RD_SHIFT 10
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_PUSH_ERR_UPDATE_WQ_RD_MASK 0x400
#define NIC0_QPC0_REQ_STATIC_CONFIG_RDV_PUSH_ERR_RPI_EX_LAST_SHIFT 14
#define NIC0_QPC0_REQ_STATIC_CONFIG_RDV_PUSH_ERR_RPI_EX_LAST_MASK 0x4000
#define NIC0_QPC0_REQ_STATIC_CONFIG_RDV_PUSH_ERR_NON_VALID_SHIFT 15
#define NIC0_QPC0_REQ_STATIC_CONFIG_RDV_PUSH_ERR_NON_VALID_MASK 0x8000
#define NIC0_QPC0_REQ_STATIC_CONFIG_RDV_PUSH_ERR_WRONG_WQ_SHIFT 16
#define NIC0_QPC0_REQ_STATIC_CONFIG_RDV_PUSH_ERR_WRONG_WQ_MASK 0x10000
#define NIC0_QPC0_REQ_STATIC_CONFIG_RESEND_WQE_ON_ROLLBACK_SHIFT 19
#define NIC0_QPC0_REQ_STATIC_CONFIG_RESEND_WQE_ON_ROLLBACK_MASK 0x80000
#define NIC0_QPC0_REQ_STATIC_CONFIG_RX_PUSH_TO_ERR_FIFO_NON_V_SHIFT 20
#define NIC0_QPC0_REQ_STATIC_CONFIG_RX_PUSH_TO_ERR_FIFO_NON_V_MASK 0x100000
#define NIC0_QPC0_REQ_STATIC_CONFIG_TX_PUSH_ERR_FIFO_WQE_RDV_SHIFT 21
#define NIC0_QPC0_REQ_STATIC_CONFIG_TX_PUSH_ERR_FIFO_WQE_RDV_MASK 0x200000
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_UPD_IGNORE_SECUR_ERR_SHIFT 22
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_UPD_IGNORE_SECUR_ERR_MASK 0x400000
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_MOVEQP2ERR_SECUR_ERR_SHIFT 23
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_MOVEQP2ERR_SECUR_ERR_MASK 0x800000
#define NIC0_QPC0_REQ_STATIC_CONFIG_TX_PUSH_QP_IGNORE_ERROR_SHIFT 24
#define NIC0_QPC0_REQ_STATIC_CONFIG_TX_PUSH_QP_IGNORE_ERROR_MASK 0x1000000
#define NIC0_QPC0_REQ_STATIC_CONFIG_OVR_QP_VALID_TO_NOT_VALID_SHIFT 25
#define NIC0_QPC0_REQ_STATIC_CONFIG_OVR_QP_VALID_TO_NOT_VALID_MASK 0x2000000
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_PUSH_TO_ERROR_ASID_SHIFT 26
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_PUSH_TO_ERROR_ASID_MASK 0x4000000
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_UPD_IGNORE_ASID_ERR_SHIFT 27
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_UPD_IGNORE_ASID_ERR_MASK 0x8000000
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_MOVEQP2ERR_ASID_ERR_SHIFT 28
#define NIC0_QPC0_REQ_STATIC_CONFIG_QM_MOVEQP2ERR_ASID_ERR_MASK 0x10000000

/* NIC0_QPC0_REQ_BASE_ADDRESS_63_32 */
#define NIC0_QPC0_REQ_BASE_ADDRESS_63_32_R_SHIFT 0
#define NIC0_QPC0_REQ_BASE_ADDRESS_63_32_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_REQ_BASE_ADDRESS_31_7 */
#define NIC0_QPC0_REQ_BASE_ADDRESS_31_7_R_SHIFT 0
#define NIC0_QPC0_REQ_BASE_ADDRESS_31_7_R_MASK 0x1FFFFFF

/* NIC0_QPC0_REQ_CLEAN_LINK_LIST */
#define NIC0_QPC0_REQ_CLEAN_LINK_LIST_R_SHIFT 0
#define NIC0_QPC0_REQ_CLEAN_LINK_LIST_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_REQ_ERR_FIFO_PUSH_63_32 */
#define NIC0_QPC0_REQ_ERR_FIFO_PUSH_63_32_R_SHIFT 0
#define NIC0_QPC0_REQ_ERR_FIFO_PUSH_63_32_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_REQ_ERR_FIFO_PUSH_31_0 */
#define NIC0_QPC0_REQ_ERR_FIFO_PUSH_31_0_R_SHIFT 0
#define NIC0_QPC0_REQ_ERR_FIFO_PUSH_31_0_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_REQ_ERR_QP_STATE_63_32 */
#define NIC0_QPC0_REQ_ERR_QP_STATE_63_32_R_SHIFT 0
#define NIC0_QPC0_REQ_ERR_QP_STATE_63_32_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_REQ_ERR_QP_STATE_31_0 */
#define NIC0_QPC0_REQ_ERR_QP_STATE_31_0_R_SHIFT 0
#define NIC0_QPC0_REQ_ERR_QP_STATE_31_0_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_RETRY_COUNT_MAX */
#define NIC0_QPC0_RETRY_COUNT_MAX_TIMEOUT_SHIFT 0
#define NIC0_QPC0_RETRY_COUNT_MAX_TIMEOUT_MASK 0xFF
#define NIC0_QPC0_RETRY_COUNT_MAX_SEQUENCE_ERROR_SHIFT 8
#define NIC0_QPC0_RETRY_COUNT_MAX_SEQUENCE_ERROR_MASK 0xFF00

/* NIC0_QPC0_AXI_PROT */
#define NIC0_QPC0_AXI_PROT_REQ_RD_SHIFT 0
#define NIC0_QPC0_AXI_PROT_REQ_RD_MASK 0x7
#define NIC0_QPC0_AXI_PROT_REQ_WR_SHIFT 3
#define NIC0_QPC0_AXI_PROT_REQ_WR_MASK 0x38
#define NIC0_QPC0_AXI_PROT_RES_RD_SHIFT 6
#define NIC0_QPC0_AXI_PROT_RES_RD_MASK 0x1C0
#define NIC0_QPC0_AXI_PROT_RES_WR_SHIFT 9
#define NIC0_QPC0_AXI_PROT_RES_WR_MASK 0xE00
#define NIC0_QPC0_AXI_PROT_DB_WR_SHIFT 12
#define NIC0_QPC0_AXI_PROT_DB_WR_MASK 0x7000
#define NIC0_QPC0_AXI_PROT_EQ_WR_SHIFT 15
#define NIC0_QPC0_AXI_PROT_EQ_WR_MASK 0x38000
#define NIC0_QPC0_AXI_PROT_ERR_WR_SHIFT 18
#define NIC0_QPC0_AXI_PROT_ERR_WR_MASK 0x1C0000
#define NIC0_QPC0_AXI_PROT_CONGQ_WR_SHIFT 21
#define NIC0_QPC0_AXI_PROT_CONGQ_WR_MASK 0xE00000

/* NIC0_QPC0_RES_QPC_CACHE_INVALIDATE */
#define NIC0_QPC0_RES_QPC_CACHE_INVALIDATE_R_SHIFT 0
#define NIC0_QPC0_RES_QPC_CACHE_INVALIDATE_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_RES_QPC_CACHE_INV_STATUS */
#define NIC0_QPC0_RES_QPC_CACHE_INV_STATUS_INVALIDATE_DONE_SHIFT 0
#define NIC0_QPC0_RES_QPC_CACHE_INV_STATUS_INVALIDATE_DONE_MASK 0x1
#define NIC0_QPC0_RES_QPC_CACHE_INV_STATUS_CACHE_IDLE_SHIFT 1
#define NIC0_QPC0_RES_QPC_CACHE_INV_STATUS_CACHE_IDLE_MASK 0x2

/* NIC0_QPC0_RES_STATIC_CONFIG */
#define NIC0_QPC0_RES_STATIC_CONFIG_PLRU_EVICTION_SHIFT 0
#define NIC0_QPC0_RES_STATIC_CONFIG_PLRU_EVICTION_MASK 0x1
#define NIC0_QPC0_RES_STATIC_CONFIG_RELEASE_INVALIDATE_SHIFT 1
#define NIC0_QPC0_RES_STATIC_CONFIG_RELEASE_INVALIDATE_MASK 0x2
#define NIC0_QPC0_RES_STATIC_CONFIG_LINK_LIST_EN_SHIFT 2
#define NIC0_QPC0_RES_STATIC_CONFIG_LINK_LIST_EN_MASK 0x4
#define NIC0_QPC0_RES_STATIC_CONFIG_RX_PUSH_TO_ERR_FIFO_NON_V_SHIFT 3
#define NIC0_QPC0_RES_STATIC_CONFIG_RX_PUSH_TO_ERR_FIFO_NON_V_MASK 0x8
#define NIC0_QPC0_RES_STATIC_CONFIG_TX_PUSH_TO_ERR_FIFO_NON_V_SHIFT 4
#define NIC0_QPC0_RES_STATIC_CONFIG_TX_PUSH_TO_ERR_FIFO_NON_V_MASK 0x10
#define NIC0_QPC0_RES_STATIC_CONFIG_CACHE_STOP_SHIFT 5
#define NIC0_QPC0_RES_STATIC_CONFIG_CACHE_STOP_MASK 0x20
#define NIC0_QPC0_RES_STATIC_CONFIG_INVALIDATE_WRITEBACK_SHIFT 6
#define NIC0_QPC0_RES_STATIC_CONFIG_INVALIDATE_WRITEBACK_MASK 0x40
#define NIC0_QPC0_RES_STATIC_CONFIG_OVR_QP_VALID_TO_NOT_VALID_SHIFT 7
#define NIC0_QPC0_RES_STATIC_CONFIG_OVR_QP_VALID_TO_NOT_VALID_MASK 0x80

/* NIC0_QPC0_RES_BASE_ADDRESS_63_32 */
#define NIC0_QPC0_RES_BASE_ADDRESS_63_32_R_SHIFT 0
#define NIC0_QPC0_RES_BASE_ADDRESS_63_32_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_RES_BASE_ADDRESS_31_7 */
#define NIC0_QPC0_RES_BASE_ADDRESS_31_7_R_SHIFT 0
#define NIC0_QPC0_RES_BASE_ADDRESS_31_7_R_MASK 0x1FFFFFF

/* NIC0_QPC0_RES_CLEAN_LINK_LIST */
#define NIC0_QPC0_RES_CLEAN_LINK_LIST_R_SHIFT 0
#define NIC0_QPC0_RES_CLEAN_LINK_LIST_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_ERR_FIFO_WRITE_INDEX */
#define NIC0_QPC0_ERR_FIFO_WRITE_INDEX_R_SHIFT 0
#define NIC0_QPC0_ERR_FIFO_WRITE_INDEX_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_ERR_FIFO_PRODUCER_INDEX */
#define NIC0_QPC0_ERR_FIFO_PRODUCER_INDEX_R_SHIFT 0
#define NIC0_QPC0_ERR_FIFO_PRODUCER_INDEX_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_ERR_FIFO_CONSUMER_INDEX */
#define NIC0_QPC0_ERR_FIFO_CONSUMER_INDEX_R_SHIFT 0
#define NIC0_QPC0_ERR_FIFO_CONSUMER_INDEX_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_ERR_FIFO_MASK */
#define NIC0_QPC0_ERR_FIFO_MASK_R_SHIFT 0
#define NIC0_QPC0_ERR_FIFO_MASK_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_ERR_FIFO_CREDIT */
#define NIC0_QPC0_ERR_FIFO_CREDIT_MAX_CREDIT_SHIFT 0
#define NIC0_QPC0_ERR_FIFO_CREDIT_MAX_CREDIT_MASK 0x1F
#define NIC0_QPC0_ERR_FIFO_CREDIT_FORCE_FULL_SHIFT 5
#define NIC0_QPC0_ERR_FIFO_CREDIT_FORCE_FULL_MASK 0x20

/* NIC0_QPC0_ERR_FIFO_CFG */
#define NIC0_QPC0_ERR_FIFO_CFG_ENABLE_SHIFT 0
#define NIC0_QPC0_ERR_FIFO_CFG_ENABLE_MASK 0x1
#define NIC0_QPC0_ERR_FIFO_CFG_WRAPAROUND_EN_SHIFT 1
#define NIC0_QPC0_ERR_FIFO_CFG_WRAPAROUND_EN_MASK 0x2
#define NIC0_QPC0_ERR_FIFO_CFG_WRAPAROUND_OCCURRED_SHIFT 2
#define NIC0_QPC0_ERR_FIFO_CFG_WRAPAROUND_OCCURRED_MASK 0x4

/* NIC0_QPC0_ERR_FIFO_INTR_MASK */
#define NIC0_QPC0_ERR_FIFO_INTR_MASK_R_SHIFT 0
#define NIC0_QPC0_ERR_FIFO_INTR_MASK_R_MASK 0x1

/* NIC0_QPC0_ERR_FIFO_BASE_ADDR_63_32 */
#define NIC0_QPC0_ERR_FIFO_BASE_ADDR_63_32_R_SHIFT 0
#define NIC0_QPC0_ERR_FIFO_BASE_ADDR_63_32_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_ERR_FIFO_BASE_ADDR_31_7 */
#define NIC0_QPC0_ERR_FIFO_BASE_ADDR_31_7_R_SHIFT 7
#define NIC0_QPC0_ERR_FIFO_BASE_ADDR_31_7_R_MASK 0xFFFFFF80

/* NIC0_QPC0_GW_BUSY */
#define NIC0_QPC0_GW_BUSY_R_SHIFT 0
#define NIC0_QPC0_GW_BUSY_R_MASK 0x1

/* NIC0_QPC0_GW_CTRL */
#define NIC0_QPC0_GW_CTRL_QPN_SHIFT 0
#define NIC0_QPC0_GW_CTRL_QPN_MASK 0xFFFFFF
#define NIC0_QPC0_GW_CTRL_REQUESTER_SHIFT 24
#define NIC0_QPC0_GW_CTRL_REQUESTER_MASK 0x1000000
#define NIC0_QPC0_GW_CTRL_DOORBELL_MASK_SHIFT 25
#define NIC0_QPC0_GW_CTRL_DOORBELL_MASK_MASK 0x2000000
#define NIC0_QPC0_GW_CTRL_DOORBELL_FORCE_SHIFT 26
#define NIC0_QPC0_GW_CTRL_DOORBELL_FORCE_MASK 0x4000000

/* NIC0_QPC0_GW_DATA */
#define NIC0_QPC0_GW_DATA_R_SHIFT 0
#define NIC0_QPC0_GW_DATA_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_GW_MASK */
#define NIC0_QPC0_GW_MASK_R_SHIFT 0
#define NIC0_QPC0_GW_MASK_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_CC_TIMEOUT */
#define NIC0_QPC0_CC_TIMEOUT_HW_EN_SHIFT 0
#define NIC0_QPC0_CC_TIMEOUT_HW_EN_MASK 0x1
#define NIC0_QPC0_CC_TIMEOUT_SW_EN_SHIFT 1
#define NIC0_QPC0_CC_TIMEOUT_SW_EN_MASK 0x2

/* NIC0_QPC0_CC_WINDOW_INC_EN */
#define NIC0_QPC0_CC_WINDOW_INC_EN_THERSHOLD_SHIFT 0
#define NIC0_QPC0_CC_WINDOW_INC_EN_THERSHOLD_MASK 0xFFFFFF

/* NIC0_QPC0_CC_TICK_WRAP */
#define NIC0_QPC0_CC_TICK_WRAP_R_SHIFT 0
#define NIC0_QPC0_CC_TICK_WRAP_R_MASK 0xFFFF

/* NIC0_QPC0_CC_ROLLBACK */
#define NIC0_QPC0_CC_ROLLBACK_MANTISSA_SHIFT 0
#define NIC0_QPC0_CC_ROLLBACK_MANTISSA_MASK 0xFFFFFF
#define NIC0_QPC0_CC_ROLLBACK_EXPONENT_SHIFT 24
#define NIC0_QPC0_CC_ROLLBACK_EXPONENT_MASK 0x1F000000
#define NIC0_QPC0_CC_ROLLBACK_HW_EN_SHIFT 29
#define NIC0_QPC0_CC_ROLLBACK_HW_EN_MASK 0x20000000
#define NIC0_QPC0_CC_ROLLBACK_SW_EN_SHIFT 30
#define NIC0_QPC0_CC_ROLLBACK_SW_EN_MASK 0x40000000
#define NIC0_QPC0_CC_ROLLBACK_TRIGGER_HW_EN_SHIFT 31
#define NIC0_QPC0_CC_ROLLBACK_TRIGGER_HW_EN_MASK 0x80000000

/* NIC0_QPC0_CC_MAX_WINDOW_SIZE */
#define NIC0_QPC0_CC_MAX_WINDOW_SIZE_R_SHIFT 0
#define NIC0_QPC0_CC_MAX_WINDOW_SIZE_R_MASK 0xFFFFFF

/* NIC0_QPC0_CC_MIN_WINDOW_SIZE */
#define NIC0_QPC0_CC_MIN_WINDOW_SIZE_R_SHIFT 0
#define NIC0_QPC0_CC_MIN_WINDOW_SIZE_R_MASK 0xFFFFFF

/* NIC0_QPC0_CC_ALPHA_LINEAR */
#define NIC0_QPC0_CC_ALPHA_LINEAR_MANTISSA_SHIFT 0
#define NIC0_QPC0_CC_ALPHA_LINEAR_MANTISSA_MASK 0xFFFFFF
#define NIC0_QPC0_CC_ALPHA_LINEAR_EXPONENT_SHIFT 24
#define NIC0_QPC0_CC_ALPHA_LINEAR_EXPONENT_MASK 0x1F000000

/* NIC0_QPC0_CC_ALPHA_LOG */
#define NIC0_QPC0_CC_ALPHA_LOG_MANTISSA_SHIFT 0
#define NIC0_QPC0_CC_ALPHA_LOG_MANTISSA_MASK 0xFFFFFF
#define NIC0_QPC0_CC_ALPHA_LOG_EXPONENT_SHIFT 24
#define NIC0_QPC0_CC_ALPHA_LOG_EXPONENT_MASK 0x1F000000

/* NIC0_QPC0_CC_ALPHA_LOG_THRESHOLD */
#define NIC0_QPC0_CC_ALPHA_LOG_THRESHOLD_R_SHIFT 0
#define NIC0_QPC0_CC_ALPHA_LOG_THRESHOLD_R_MASK 0x1F

/* NIC0_QPC0_CC_WINDOW_INC */
#define NIC0_QPC0_CC_WINDOW_INC_R_SHIFT 0
#define NIC0_QPC0_CC_WINDOW_INC_R_MASK 0xFFFFFF

/* NIC0_QPC0_CC_WINDOW_IN_THRESHOLD */
#define NIC0_QPC0_CC_WINDOW_IN_THRESHOLD_R_SHIFT 0
#define NIC0_QPC0_CC_WINDOW_IN_THRESHOLD_R_MASK 0x1FFFFFF

/* NIC0_QPC0_DB_FIFO_USER_OVRD */
#define NIC0_QPC0_DB_FIFO_USER_OVRD_0_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_0_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_1_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_1_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_2_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_2_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_3_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_3_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_4_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_4_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_5_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_5_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_6_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_6_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_7_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_7_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_8_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_8_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_9_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_9_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_10_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_10_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_11_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_11_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_12_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_12_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_13_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_13_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_14_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_14_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_15_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_15_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_16_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_16_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_17_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_17_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_18_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_18_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_19_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_19_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_20_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_20_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_21_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_21_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_22_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_22_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_23_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_23_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_24_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_24_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_25_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_25_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_26_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_26_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_27_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_27_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_28_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_28_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_29_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_29_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_30_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_30_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_31_ASID_SHIFT 0
#define NIC0_QPC0_DB_FIFO_USER_OVRD_31_ASID_MASK 0x3FF
#define NIC0_QPC0_DB_FIFO_USER_OVRD_MMU_BYPASS_SHIFT 10
#define NIC0_QPC0_DB_FIFO_USER_OVRD_MMU_BYPASS_MASK 0x400

/* NIC0_QPC0_DB_FIFO_CFG */
#define NIC0_QPC0_DB_FIFO_CFG_BBR_DB_SHIFT 0
#define NIC0_QPC0_DB_FIFO_CFG_BBR_DB_MASK 0x1

/* NIC0_QPC0_SECURED_DB_FIRST32 */
#define NIC0_QPC0_SECURED_DB_FIRST32_DATA_SHIFT 0
#define NIC0_QPC0_SECURED_DB_FIRST32_DATA_MASK 0xFFFFFFFF

/* NIC0_QPC0_SECURED_DB_SECOND32 */
#define NIC0_QPC0_SECURED_DB_SECOND32_DATA_SHIFT 0
#define NIC0_QPC0_SECURED_DB_SECOND32_DATA_MASK 0xFFFFFFFF

/* NIC0_QPC0_SECURED_DB_THIRD32 */
#define NIC0_QPC0_SECURED_DB_THIRD32_DATA_SHIFT 0
#define NIC0_QPC0_SECURED_DB_THIRD32_DATA_MASK 0xFFFF

/* NIC0_QPC0_SECURED_DB_FOURTH32 */
#define NIC0_QPC0_SECURED_DB_FOURTH32_DATA_SHIFT 0
#define NIC0_QPC0_SECURED_DB_FOURTH32_DATA_MASK 0xFFFFFFFF

/* NIC0_QPC0_PRIVILEGE_DB_FIRST32 */
#define NIC0_QPC0_PRIVILEGE_DB_FIRST32_DATA_SHIFT 0
#define NIC0_QPC0_PRIVILEGE_DB_FIRST32_DATA_MASK 0xFFFFFFFF

/* NIC0_QPC0_PRIVILEGE_DB_SECOND32 */
#define NIC0_QPC0_PRIVILEGE_DB_SECOND32_DATA_SHIFT 0
#define NIC0_QPC0_PRIVILEGE_DB_SECOND32_DATA_MASK 0xFFFFFFFF

/* NIC0_QPC0_PRIVILEGE_DB_THIRD32 */
#define NIC0_QPC0_PRIVILEGE_DB_THIRD32_DATA_SHIFT 0
#define NIC0_QPC0_PRIVILEGE_DB_THIRD32_DATA_MASK 0xFFFF

/* NIC0_QPC0_PRIVILEGE_DB_FOURTH32 */
#define NIC0_QPC0_PRIVILEGE_DB_FOURTH32_DATA_SHIFT 0
#define NIC0_QPC0_PRIVILEGE_DB_FOURTH32_DATA_MASK 0xFFFFFFFF

/* NIC0_QPC0_DBG_INDICATION */
#define NIC0_QPC0_DBG_INDICATION_CLOCK_GATE_OPEN_SHIFT 0
#define NIC0_QPC0_DBG_INDICATION_CLOCK_GATE_OPEN_MASK 0x1
#define NIC0_QPC0_DBG_INDICATION_REQUESTER_ALL_SLICES_IDLE_SHIFT 1
#define NIC0_QPC0_DBG_INDICATION_REQUESTER_ALL_SLICES_IDLE_MASK 0x2
#define NIC0_QPC0_DBG_INDICATION_RESPONDER_ALL_SLICES_IDLE_SHIFT 2
#define NIC0_QPC0_DBG_INDICATION_RESPONDER_ALL_SLICES_IDLE_MASK 0x4
#define NIC0_QPC0_DBG_INDICATION_WTD_ALL_SLICES_IDLE_SHIFT 3
#define NIC0_QPC0_DBG_INDICATION_WTD_ALL_SLICES_IDLE_MASK 0x8
#define NIC0_QPC0_DBG_INDICATION_DB_FIFOS_EMPTY_SHIFT 4
#define NIC0_QPC0_DBG_INDICATION_DB_FIFOS_EMPTY_MASK 0x10

/* NIC0_QPC0_WTD_WC_FSM */
#define NIC0_QPC0_WTD_WC_FSM_STATE_SHIFT 0
#define NIC0_QPC0_WTD_WC_FSM_STATE_MASK 0x3

/* NIC0_QPC0_WTD_SLICE_FSM */
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE0_STATE_SHIFT 0
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE0_STATE_MASK 0x7
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE1_STATE_SHIFT 4
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE1_STATE_MASK 0x70
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE2_STATE_SHIFT 8
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE2_STATE_MASK 0x700
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE3_STATE_SHIFT 12
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE3_STATE_MASK 0x7000
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE4_STATE_SHIFT 16
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE4_STATE_MASK 0x70000
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE5_STATE_SHIFT 20
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE5_STATE_MASK 0x700000
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE6_STATE_SHIFT 24
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE6_STATE_MASK 0x7000000
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE7_STATE_SHIFT 28
#define NIC0_QPC0_WTD_SLICE_FSM_SLICE7_STATE_MASK 0x70000000

/* NIC0_QPC0_REQ_TX_EMPTY_CNT */
#define NIC0_QPC0_REQ_TX_EMPTY_CNT_CNT_SHIFT 0
#define NIC0_QPC0_REQ_TX_EMPTY_CNT_CNT_MASK 0xFFFFFF

/* NIC0_QPC0_RES_TX_EMPTY_CNT */
#define NIC0_QPC0_RES_TX_EMPTY_CNT_CNT_SHIFT 0
#define NIC0_QPC0_RES_TX_EMPTY_CNT_CNT_MASK 0xFFFFFF

/* NIC0_QPC0_NUM_ROLLBACKS */
#define NIC0_QPC0_NUM_ROLLBACKS_NUM_SHIFT 0
#define NIC0_QPC0_NUM_ROLLBACKS_NUM_MASK 0xFFFFFFFF

/* NIC0_QPC0_LAST_QP_ROLLED_BACK */
#define NIC0_QPC0_LAST_QP_ROLLED_BACK_QPN_SHIFT 0
#define NIC0_QPC0_LAST_QP_ROLLED_BACK_QPN_MASK 0xFFFFFF

/* NIC0_QPC0_NUM_TIMEOUTS */
#define NIC0_QPC0_NUM_TIMEOUTS_NUM_SHIFT 0
#define NIC0_QPC0_NUM_TIMEOUTS_NUM_MASK 0xFFFFFFFF

/* NIC0_QPC0_LAST_QP_TIMED_OUT */
#define NIC0_QPC0_LAST_QP_TIMED_OUT_QPN_SHIFT 0
#define NIC0_QPC0_LAST_QP_TIMED_OUT_QPN_MASK 0xFFFFFF

/* NIC0_QPC0_WTD_SLICE_FSM_HI */
#define NIC0_QPC0_WTD_SLICE_FSM_HI_SLICE8_STATE_SHIFT 0
#define NIC0_QPC0_WTD_SLICE_FSM_HI_SLICE8_STATE_MASK 0x7
#define NIC0_QPC0_WTD_SLICE_FSM_HI_SLICE9_STATE_SHIFT 3
#define NIC0_QPC0_WTD_SLICE_FSM_HI_SLICE9_STATE_MASK 0x38

/* NIC0_QPC0_INTERRUPT_BASE */
#define NIC0_QPC0_INTERRUPT_BASE_R_SHIFT 0
#define NIC0_QPC0_INTERRUPT_BASE_R_MASK 0xFFFFFFF

/* NIC0_QPC0_INTERRUPT_DATA */
#define NIC0_QPC0_INTERRUPT_DATA_R_SHIFT 0
#define NIC0_QPC0_INTERRUPT_DATA_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_DBG_COUNT_SELECT */
#define NIC0_QPC0_DBG_COUNT_SELECT_R_SHIFT 0
#define NIC0_QPC0_DBG_COUNT_SELECT_R_MASK 0x3F

/* NIC0_QPC0_DOORBELL_SECURITY */
#define NIC0_QPC0_DOORBELL_SECURITY_QMAN_SHIFT 0
#define NIC0_QPC0_DOORBELL_SECURITY_QMAN_MASK 0x3
#define NIC0_QPC0_DOORBELL_SECURITY_UNSECURED_SHIFT 2
#define NIC0_QPC0_DOORBELL_SECURITY_UNSECURED_MASK 0xC
#define NIC0_QPC0_DOORBELL_SECURITY_SECURED_SHIFT 4
#define NIC0_QPC0_DOORBELL_SECURITY_SECURED_MASK 0x30
#define NIC0_QPC0_DOORBELL_SECURITY_PRIVILEGE_SHIFT 6
#define NIC0_QPC0_DOORBELL_SECURITY_PRIVILEGE_MASK 0xC0
#define NIC0_QPC0_DOORBELL_SECURITY_QMAN_ASID_SHIFT 8
#define NIC0_QPC0_DOORBELL_SECURITY_QMAN_ASID_MASK 0x3FF00

/* NIC0_QPC0_DBG_CFG */
#define NIC0_QPC0_DBG_CFG_TRIG_SHIFT 0
#define NIC0_QPC0_DBG_CFG_TRIG_MASK 0x7F
#define NIC0_QPC0_DBG_CFG_REQ_DATA_EVENT_EVERY_UPD_SHIFT 7
#define NIC0_QPC0_DBG_CFG_REQ_DATA_EVENT_EVERY_UPD_MASK 0x80
#define NIC0_QPC0_DBG_CFG_SELECT_WTD_SLICE_SHIFT 8
#define NIC0_QPC0_DBG_CFG_SELECT_WTD_SLICE_MASK 0x700

/* NIC0_QPC0_RES_RING0_PI */
#define NIC0_QPC0_RES_RING0_PI_R_SHIFT 0
#define NIC0_QPC0_RES_RING0_PI_R_MASK 0xFFFFFF

/* NIC0_QPC0_RES_RING0_CI */
#define NIC0_QPC0_RES_RING0_CI_R_SHIFT 0
#define NIC0_QPC0_RES_RING0_CI_R_MASK 0xFFFFFF

/* NIC0_QPC0_RES_RING0_CFG */
#define NIC0_QPC0_RES_RING0_CFG_QPN_SHIFT 0
#define NIC0_QPC0_RES_RING0_CFG_QPN_MASK 0xFFFFFF
#define NIC0_QPC0_RES_RING0_CFG_LOG_RING_BUF_SIZE_MASK_SHIFT 24
#define NIC0_QPC0_RES_RING0_CFG_LOG_RING_BUF_SIZE_MASK_MASK 0x1F000000
#define NIC0_QPC0_RES_RING0_CFG_WRAPAROUND_SHIFT 31
#define NIC0_QPC0_RES_RING0_CFG_WRAPAROUND_MASK 0x80000000

/* NIC0_QPC0_RES_RING1_PI */
#define NIC0_QPC0_RES_RING1_PI_R_SHIFT 0
#define NIC0_QPC0_RES_RING1_PI_R_MASK 0xFFFFFF

/* NIC0_QPC0_RES_RING1_CI */
#define NIC0_QPC0_RES_RING1_CI_R_SHIFT 0
#define NIC0_QPC0_RES_RING1_CI_R_MASK 0xFFFFFF

/* NIC0_QPC0_RES_RING1_CFG */
#define NIC0_QPC0_RES_RING1_CFG_QPN_SHIFT 0
#define NIC0_QPC0_RES_RING1_CFG_QPN_MASK 0xFFFFFF
#define NIC0_QPC0_RES_RING1_CFG_WRAPAROUND_SHIFT 31
#define NIC0_QPC0_RES_RING1_CFG_WRAPAROUND_MASK 0x80000000

/* NIC0_QPC0_RES_RING2_PI */
#define NIC0_QPC0_RES_RING2_PI_R_SHIFT 0
#define NIC0_QPC0_RES_RING2_PI_R_MASK 0xFFFFFF

/* NIC0_QPC0_RES_RING2_CI */
#define NIC0_QPC0_RES_RING2_CI_R_SHIFT 0
#define NIC0_QPC0_RES_RING2_CI_R_MASK 0xFFFFFF

/* NIC0_QPC0_RES_RING2_CFG */
#define NIC0_QPC0_RES_RING2_CFG_QPN_SHIFT 0
#define NIC0_QPC0_RES_RING2_CFG_QPN_MASK 0xFFFFFF
#define NIC0_QPC0_RES_RING2_CFG_WRAPAROUND_SHIFT 24
#define NIC0_QPC0_RES_RING2_CFG_WRAPAROUND_MASK 0x1000000

/* NIC0_QPC0_RES_RING3_PI */
#define NIC0_QPC0_RES_RING3_PI_R_SHIFT 0
#define NIC0_QPC0_RES_RING3_PI_R_MASK 0xFFFFFF

/* NIC0_QPC0_RES_RING3_CI */
#define NIC0_QPC0_RES_RING3_CI_R_SHIFT 0
#define NIC0_QPC0_RES_RING3_CI_R_MASK 0xFFFFFF

/* NIC0_QPC0_RES_RING3_CFG */
#define NIC0_QPC0_RES_RING3_CFG_QPN_SHIFT 0
#define NIC0_QPC0_RES_RING3_CFG_QPN_MASK 0xFFFFFF
#define NIC0_QPC0_RES_RING3_CFG_WRAPAROUND_SHIFT 24
#define NIC0_QPC0_RES_RING3_CFG_WRAPAROUND_MASK 0x1000000

/* NIC0_QPC0_REQ_RING0_CI */
#define NIC0_QPC0_REQ_RING0_CI_R_SHIFT 0
#define NIC0_QPC0_REQ_RING0_CI_R_MASK 0x3FFFFF

/* NIC0_QPC0_REQ_RING1_CI */
#define NIC0_QPC0_REQ_RING1_CI_R_SHIFT 0
#define NIC0_QPC0_REQ_RING1_CI_R_MASK 0x3FFFFF

/* NIC0_QPC0_REQ_RING2_CI */
#define NIC0_QPC0_REQ_RING2_CI_R_SHIFT 0
#define NIC0_QPC0_REQ_RING2_CI_R_MASK 0x3FFFFF

/* NIC0_QPC0_REQ_RING3_CI */
#define NIC0_QPC0_REQ_RING3_CI_R_SHIFT 0
#define NIC0_QPC0_REQ_RING3_CI_R_MASK 0x3FFFFF

/* NIC0_QPC0_INTERRUPT_CAUSE */
#define NIC0_QPC0_INTERRUPT_CAUSE_R_SHIFT 0
#define NIC0_QPC0_INTERRUPT_CAUSE_R_MASK 0x7FF

/* NIC0_QPC0_INTERRUPT_MASK */
#define NIC0_QPC0_INTERRUPT_MASK_R_SHIFT 0
#define NIC0_QPC0_INTERRUPT_MASK_R_MASK 0x7FF

/* NIC0_QPC0_INTERRUPT_CLR */
#define NIC0_QPC0_INTERRUPT_CLR_R_SHIFT 0
#define NIC0_QPC0_INTERRUPT_CLR_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_INTERRUPT_EN */
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT0_WIRE_EN_SHIFT 0
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT0_WIRE_EN_MASK 0x1
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT0_MSI_EN_SHIFT 1
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT0_MSI_EN_MASK 0x2
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT1_WIRE_EN_SHIFT 2
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT1_WIRE_EN_MASK 0x4
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT1_MSI_EN_SHIFT 3
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT1_MSI_EN_MASK 0x8
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT2_WIRE_EN_SHIFT 4
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT2_WIRE_EN_MASK 0x10
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT2_MSI_EN_SHIFT 5
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT2_MSI_EN_MASK 0x20
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT3_WIRE_EN_SHIFT 6
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT3_WIRE_EN_MASK 0x40
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT3_MSI_EN_SHIFT 7
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT3_MSI_EN_MASK 0x80
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT4_WIRE_EN_SHIFT 8
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT4_WIRE_EN_MASK 0x100
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT4_MSI_EN_SHIFT 9
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT4_MSI_EN_MASK 0x200
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT5_WIRE_EN_SHIFT 10
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT5_WIRE_EN_MASK 0x400
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT5_MSI_EN_SHIFT 11
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT5_MSI_EN_MASK 0x800
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT6_WIRE_EN_SHIFT 12
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT6_WIRE_EN_MASK 0x1000
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT6_MSI_EN_SHIFT 13
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT6_MSI_EN_MASK 0x2000
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT7_WIRE_EN_SHIFT 14
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT7_WIRE_EN_MASK 0x4000
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT7_MSI_EN_SHIFT 15
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT7_MSI_EN_MASK 0x8000
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT8_WIRE_EN_SHIFT 16
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT8_WIRE_EN_MASK 0x10000
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT8_MSI_EN_SHIFT 17
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT8_MSI_EN_MASK 0x20000
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT9_WIRE_EN_SHIFT 18
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT9_WIRE_EN_MASK 0x40000
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT9_MSI_EN_SHIFT 19
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT9_MSI_EN_MASK 0x80000
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT10_WIRE_EN_SHIFT 20
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT10_WIRE_EN_MASK 0x100000
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT10_MSI_EN_SHIFT 21
#define NIC0_QPC0_INTERRUPT_EN_INTERRUPT10_MSI_EN_MASK 0x200000

/* NIC0_QPC0_INTERRUPT_CFG */
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT0_EACH_UPDATE_SHIFT 0
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT0_EACH_UPDATE_MASK 0x1
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT1_EACH_UPDATE_SHIFT 1
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT1_EACH_UPDATE_MASK 0x2
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT2_EACH_UPDATE_SHIFT 2
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT2_EACH_UPDATE_MASK 0x4
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT3_EACH_UPDATE_SHIFT 3
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT3_EACH_UPDATE_MASK 0x8
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT4_EACH_UPDATE_SHIFT 4
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT4_EACH_UPDATE_MASK 0x10
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT5_EACH_UPDATE_SHIFT 5
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT5_EACH_UPDATE_MASK 0x20
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT6_EACH_UPDATE_SHIFT 6
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT6_EACH_UPDATE_MASK 0x40
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT7_EACH_UPDATE_SHIFT 7
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT7_EACH_UPDATE_MASK 0x80
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT8_EACH_UPDATE_SHIFT 8
#define NIC0_QPC0_INTERRUPT_CFG_INTERRUPT8_EACH_UPDATE_MASK 0x100

/* NIC0_QPC0_INTERRUPT_RESP_ERR_CAUSE */
#define NIC0_QPC0_INTERRUPT_RESP_ERR_CAUSE_R_SHIFT 0
#define NIC0_QPC0_INTERRUPT_RESP_ERR_CAUSE_R_MASK 0x7F

/* NIC0_QPC0_INTERRUPT_RESP_ERR_MASK */
#define NIC0_QPC0_INTERRUPT_RESP_ERR_MASK_R_SHIFT 0
#define NIC0_QPC0_INTERRUPT_RESP_ERR_MASK_R_MASK 0x7F

/* NIC0_QPC0_INTERRUPR_RESP_ERR_CLR */
#define NIC0_QPC0_INTERRUPR_RESP_ERR_CLR_R_SHIFT 0
#define NIC0_QPC0_INTERRUPR_RESP_ERR_CLR_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_TMR_GW_VALID */
#define NIC0_QPC0_TMR_GW_VALID_R_SHIFT 0
#define NIC0_QPC0_TMR_GW_VALID_R_MASK 0x1

/* NIC0_QPC0_TMR_GW_DATA0 */
#define NIC0_QPC0_TMR_GW_DATA0_OPCODE_SHIFT 0
#define NIC0_QPC0_TMR_GW_DATA0_OPCODE_MASK 0x3

/* NIC0_QPC0_TMR_GW_DATA1 */
#define NIC0_QPC0_TMR_GW_DATA1_QPN_SHIFT 0
#define NIC0_QPC0_TMR_GW_DATA1_QPN_MASK 0xFFFFFF
#define NIC0_QPC0_TMR_GW_DATA1_TIMER_GRANULARITY_SHIFT 24
#define NIC0_QPC0_TMR_GW_DATA1_TIMER_GRANULARITY_MASK 0x7F000000

/* NIC0_QPC0_RNR_RETRY_COUNT_EN */
#define NIC0_QPC0_RNR_RETRY_COUNT_EN_R_SHIFT 0
#define NIC0_QPC0_RNR_RETRY_COUNT_EN_R_MASK 0x1

/* NIC0_QPC0_EVENT_QUE_BASE_ADDR_63_32 */
#define NIC0_QPC0_EVENT_QUE_BASE_ADDR_63_32_R_SHIFT 0
#define NIC0_QPC0_EVENT_QUE_BASE_ADDR_63_32_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_EVENT_QUE_BASE_ADDR_31_7 */
#define NIC0_QPC0_EVENT_QUE_BASE_ADDR_31_7_R_SHIFT 0
#define NIC0_QPC0_EVENT_QUE_BASE_ADDR_31_7_R_MASK 0x1FFFFFF

/* NIC0_QPC0_EVENT_QUE_LOG_SIZE */
#define NIC0_QPC0_EVENT_QUE_LOG_SIZE_R_SHIFT 0
#define NIC0_QPC0_EVENT_QUE_LOG_SIZE_R_MASK 0x1F

/* NIC0_QPC0_EVENT_QUE_WRITE_INDEX */
#define NIC0_QPC0_EVENT_QUE_WRITE_INDEX_R_SHIFT 0
#define NIC0_QPC0_EVENT_QUE_WRITE_INDEX_R_MASK 0xFFFFFF

/* NIC0_QPC0_EVENT_QUE_PRODUCER_INDEX */
#define NIC0_QPC0_EVENT_QUE_PRODUCER_INDEX_R_SHIFT 0
#define NIC0_QPC0_EVENT_QUE_PRODUCER_INDEX_R_MASK 0xFFFFFF

/* NIC0_QPC0_EVENT_QUE_PI_ADDR_63_32 */
#define NIC0_QPC0_EVENT_QUE_PI_ADDR_63_32_R_SHIFT 0
#define NIC0_QPC0_EVENT_QUE_PI_ADDR_63_32_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_EVENT_QUE_PI_ADDR_31_7 */
#define NIC0_QPC0_EVENT_QUE_PI_ADDR_31_7_R_SHIFT 0
#define NIC0_QPC0_EVENT_QUE_PI_ADDR_31_7_R_MASK 0x1FFFFFF

/* NIC0_QPC0_EVENT_QUE_CONSUMER_INDEX_CB */
#define NIC0_QPC0_EVENT_QUE_CONSUMER_INDEX_CB_R_SHIFT 0
#define NIC0_QPC0_EVENT_QUE_CONSUMER_INDEX_CB_R_MASK 0xFFFFFF

/* NIC0_QPC0_EVENT_QUE_CFG */
#define NIC0_QPC0_EVENT_QUE_CFG_ENABLE_SHIFT 0
#define NIC0_QPC0_EVENT_QUE_CFG_ENABLE_MASK 0x1
#define NIC0_QPC0_EVENT_QUE_CFG_OVERRUN_EN_SHIFT 1
#define NIC0_QPC0_EVENT_QUE_CFG_OVERRUN_EN_MASK 0x2
#define NIC0_QPC0_EVENT_QUE_CFG_WINDOW_WRAPAROUND_EN_SHIFT 2
#define NIC0_QPC0_EVENT_QUE_CFG_WINDOW_WRAPAROUND_EN_MASK 0x4
#define NIC0_QPC0_EVENT_QUE_CFG_WRITE_PI_EN_SHIFT 3
#define NIC0_QPC0_EVENT_QUE_CFG_WRITE_PI_EN_MASK 0x8
#define NIC0_QPC0_EVENT_QUE_CFG_INTERRUPT_PER_EQE_SHIFT 4
#define NIC0_QPC0_EVENT_QUE_CFG_INTERRUPT_PER_EQE_MASK 0x10
#define NIC0_QPC0_EVENT_QUE_CFG_INTERRUPT_FIRST_EQE_SHIFT 5
#define NIC0_QPC0_EVENT_QUE_CFG_INTERRUPT_FIRST_EQE_MASK 0x20
#define NIC0_QPC0_EVENT_QUE_CFG_INTERRUPT_CI_UPDATE_SHIFT 6
#define NIC0_QPC0_EVENT_QUE_CFG_INTERRUPT_CI_UPDATE_MASK 0x40

/* NIC0_QPC0_LBW_PROT */
#define NIC0_QPC0_LBW_PROT_INTERRUPT_SHIFT 0
#define NIC0_QPC0_LBW_PROT_INTERRUPT_MASK 0x7
#define NIC0_QPC0_LBW_PROT_WQE_BP_SHIFT 3
#define NIC0_QPC0_LBW_PROT_WQE_BP_MASK 0x38

/* NIC0_QPC0_MEM_WRITE_INIT */
#define NIC0_QPC0_MEM_WRITE_INIT_REQ_MEM_WRITE_INIT_SHIFT 0
#define NIC0_QPC0_MEM_WRITE_INIT_REQ_MEM_WRITE_INIT_MASK 0x3
#define NIC0_QPC0_MEM_WRITE_INIT_RES_MEM_WRITE_INIT_SHIFT 2
#define NIC0_QPC0_MEM_WRITE_INIT_RES_MEM_WRITE_INIT_MASK 0xC
#define NIC0_QPC0_MEM_WRITE_INIT_DB_MEM_WRITE_INIT_SHIFT 4
#define NIC0_QPC0_MEM_WRITE_INIT_DB_MEM_WRITE_INIT_MASK 0x10

/* NIC0_QPC0_QMAN_DOORBELL */
#define NIC0_QPC0_QMAN_DOORBELL_R_SHIFT 0
#define NIC0_QPC0_QMAN_DOORBELL_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_QMAN_DOORBELL_QPN */
#define NIC0_QPC0_QMAN_DOORBELL_QPN_R_SHIFT 0
#define NIC0_QPC0_QMAN_DOORBELL_QPN_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_SECURED_CQ_NUMBER */
#define NIC0_QPC0_SECURED_CQ_NUMBER_CQ_NUM_SHIFT 0
#define NIC0_QPC0_SECURED_CQ_NUMBER_CQ_NUM_MASK 0xFFFF

/* NIC0_QPC0_SECURED_CQ_CONSUMER_INDEX */
#define NIC0_QPC0_SECURED_CQ_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 0
#define NIC0_QPC0_SECURED_CQ_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xFFFFFFFF

/* NIC0_QPC0_PRIVILEGE_CQ_NUMBER */
#define NIC0_QPC0_PRIVILEGE_CQ_NUMBER_CQ_NUM_SHIFT 0
#define NIC0_QPC0_PRIVILEGE_CQ_NUMBER_CQ_NUM_MASK 0xFFFF

/* NIC0_QPC0_PRIVILEGE_CQ_CONSUMER_INDEX */
#define NIC0_QPC0_PRIVILEGE_CQ_CONSUMER_INDEX_CONSUMER_INDEX_SHIFT 0
#define NIC0_QPC0_PRIVILEGE_CQ_CONSUMER_INDEX_CONSUMER_INDEX_MASK 0xFFFFFFFF

/* NIC0_QPC0_TX_WQ_BASE_ADDR_63_32 */
#define NIC0_QPC0_TX_WQ_BASE_ADDR_63_32_VAL_SHIFT 0
#define NIC0_QPC0_TX_WQ_BASE_ADDR_63_32_VAL_MASK 0xFFFFFFFF

/* NIC0_QPC0_TX_WQ_BASE_ADDR_31_0 */
#define NIC0_QPC0_TX_WQ_BASE_ADDR_31_0_VAL_SHIFT 0
#define NIC0_QPC0_TX_WQ_BASE_ADDR_31_0_VAL_MASK 0xFFFFFFFF

/* NIC0_QPC0_LOG_MAX_TX_WQ_SIZE */
#define NIC0_QPC0_LOG_MAX_TX_WQ_SIZE_VAL_SHIFT 0
#define NIC0_QPC0_LOG_MAX_TX_WQ_SIZE_VAL_MASK 0x1F

/* NIC0_QPC0_MMU_BYPASS_TX_WQ */
#define NIC0_QPC0_MMU_BYPASS_TX_WQ_VAL_SHIFT 0
#define NIC0_QPC0_MMU_BYPASS_TX_WQ_VAL_MASK 0x1

/* NIC0_QPC0_RX_WQ_BASE_ADDR_63_32 */
#define NIC0_QPC0_RX_WQ_BASE_ADDR_63_32_VAL_SHIFT 0
#define NIC0_QPC0_RX_WQ_BASE_ADDR_63_32_VAL_MASK 0xFFFFFFFF

/* NIC0_QPC0_RX_WQ_BASE_ADDR_31_0 */
#define NIC0_QPC0_RX_WQ_BASE_ADDR_31_0_VAL_SHIFT 0
#define NIC0_QPC0_RX_WQ_BASE_ADDR_31_0_VAL_MASK 0xFFFFFFFF

/* NIC0_QPC0_LOG_MAX_RX_WQ_SIZE */
#define NIC0_QPC0_LOG_MAX_RX_WQ_SIZE_VAL_SHIFT 0
#define NIC0_QPC0_LOG_MAX_RX_WQ_SIZE_VAL_MASK 0x1F

/* NIC0_QPC0_MMU_BYPASS_RX_WQ */
#define NIC0_QPC0_MMU_BYPASS_RX_WQ_VAL_SHIFT 0
#define NIC0_QPC0_MMU_BYPASS_RX_WQ_VAL_MASK 0x1

/* NIC0_QPC0_WQE_MEM_WRITE_AXI_PROT */
#define NIC0_QPC0_WQE_MEM_WRITE_AXI_PROT_TX_PRIVILEGE_SHIFT 0
#define NIC0_QPC0_WQE_MEM_WRITE_AXI_PROT_TX_PRIVILEGE_MASK 0x7
#define NIC0_QPC0_WQE_MEM_WRITE_AXI_PROT_TX_SECURED_SHIFT 3
#define NIC0_QPC0_WQE_MEM_WRITE_AXI_PROT_TX_SECURED_MASK 0x38
#define NIC0_QPC0_WQE_MEM_WRITE_AXI_PROT_TX_UNSECURED_SHIFT 6
#define NIC0_QPC0_WQE_MEM_WRITE_AXI_PROT_TX_UNSECURED_MASK 0x1C0
#define NIC0_QPC0_WQE_MEM_WRITE_AXI_PROT_RX_PRIVILEGE_SHIFT 9
#define NIC0_QPC0_WQE_MEM_WRITE_AXI_PROT_RX_PRIVILEGE_MASK 0xE00
#define NIC0_QPC0_WQE_MEM_WRITE_AXI_PROT_RX_SECURED_SHIFT 12
#define NIC0_QPC0_WQE_MEM_WRITE_AXI_PROT_RX_SECURED_MASK 0x7000
#define NIC0_QPC0_WQE_MEM_WRITE_AXI_PROT_RX_UNSECURED_SHIFT 15
#define NIC0_QPC0_WQE_MEM_WRITE_AXI_PROT_RX_UNSECURED_MASK 0x38000

/* NIC0_QPC0_WQ_UPPER_THRESHOLD */
#define NIC0_QPC0_WQ_UPPER_THRESHOLD_VAL_SHIFT 0
#define NIC0_QPC0_WQ_UPPER_THRESHOLD_VAL_MASK 0x3FFFFF

/* NIC0_QPC0_WQ_LOWER_THRESHOLD */
#define NIC0_QPC0_WQ_LOWER_THRESHOLD_VAL_SHIFT 0
#define NIC0_QPC0_WQ_LOWER_THRESHOLD_VAL_MASK 0x3FFFFF

/* NIC0_QPC0_WQ_BP_2ARC_ADDR */
#define NIC0_QPC0_WQ_BP_2ARC_ADDR_VAL_SHIFT 0
#define NIC0_QPC0_WQ_BP_2ARC_ADDR_VAL_MASK 0xFFFFFFF

/* NIC0_QPC0_WQ_BP_2QMAN_ADDR */
#define NIC0_QPC0_WQ_BP_2QMAN_ADDR_VAL_SHIFT 0
#define NIC0_QPC0_WQ_BP_2QMAN_ADDR_VAL_MASK 0xFFFFFFF

/* NIC0_QPC0_WTD_CONFIG */
#define NIC0_QPC0_WTD_CONFIG_TX_WQE_CACHE_EN_SHIFT 0
#define NIC0_QPC0_WTD_CONFIG_TX_WQE_CACHE_EN_MASK 0x1
#define NIC0_QPC0_WTD_CONFIG_IGNORE_QP_ERR_SEND2MEM_SHIFT 1
#define NIC0_QPC0_WTD_CONFIG_IGNORE_QP_ERR_SEND2MEM_MASK 0x2
#define NIC0_QPC0_WTD_CONFIG_IGNORE_QP_ERR_SEND2CACHE_SHIFT 2
#define NIC0_QPC0_WTD_CONFIG_IGNORE_QP_ERR_SEND2CACHE_MASK 0x4
#define NIC0_QPC0_WTD_CONFIG_WQ_BP_2ARC_EN_SHIFT 4
#define NIC0_QPC0_WTD_CONFIG_WQ_BP_2ARC_EN_MASK 0x10
#define NIC0_QPC0_WTD_CONFIG_WQ_BP_2QMAN_EN_SHIFT 5
#define NIC0_QPC0_WTD_CONFIG_WQ_BP_2QMAN_EN_MASK 0x20
#define NIC0_QPC0_WTD_CONFIG_WQ_BP_DB_ACCOUNTED_SHIFT 6
#define NIC0_QPC0_WTD_CONFIG_WQ_BP_DB_ACCOUNTED_MASK 0x40
#define NIC0_QPC0_WTD_CONFIG_WC_TIMEOUT_EN_SHIFT 7
#define NIC0_QPC0_WTD_CONFIG_WC_TIMEOUT_EN_MASK 0x80
#define NIC0_QPC0_WTD_CONFIG_WC_TIMER_WRAP_SHIFT 8
#define NIC0_QPC0_WTD_CONFIG_WC_TIMER_WRAP_MASK 0xFFFF00
#define NIC0_QPC0_WTD_CONFIG_WQ_BACKPRESS_IGNORE_QPERR_SHIFT 24
#define NIC0_QPC0_WTD_CONFIG_WQ_BACKPRESS_IGNORE_QPERR_MASK 0x1000000
#define NIC0_QPC0_WTD_CONFIG_WTD_WAIT_QPC_UPD_SHIFT 25
#define NIC0_QPC0_WTD_CONFIG_WTD_WAIT_QPC_UPD_MASK 0x2000000

/* NIC0_QPC0_REQTX_ERR_FIFO_PUSH_63_32 */
#define NIC0_QPC0_REQTX_ERR_FIFO_PUSH_63_32_VAL_SHIFT 0
#define NIC0_QPC0_REQTX_ERR_FIFO_PUSH_63_32_VAL_MASK 0xFFFFFFFF

/* NIC0_QPC0_REQTX_ERR_FIFO_PUSH_31_0 */
#define NIC0_QPC0_REQTX_ERR_FIFO_PUSH_31_0_VAL_SHIFT 0
#define NIC0_QPC0_REQTX_ERR_FIFO_PUSH_31_0_VAL_MASK 0xFFFFFFFF

/* NIC0_QPC0_REQTX_ERR_QP_STATE_63_32 */
#define NIC0_QPC0_REQTX_ERR_QP_STATE_63_32_VAL_SHIFT 0
#define NIC0_QPC0_REQTX_ERR_QP_STATE_63_32_VAL_MASK 0xFFFFFFFF

/* NIC0_QPC0_REQTX_ERR_QP_STATE_31_0 */
#define NIC0_QPC0_REQTX_ERR_QP_STATE_31_0_VAL_SHIFT 0
#define NIC0_QPC0_REQTX_ERR_QP_STATE_31_0_VAL_MASK 0xFFFFFFFF

/* NIC0_QPC0_EVENT_QUE_CONSUMER_INDEX */
#define NIC0_QPC0_EVENT_QUE_CONSUMER_INDEX_CI_SHIFT 0
#define NIC0_QPC0_EVENT_QUE_CONSUMER_INDEX_CI_MASK 0xFFFFFF
#define NIC0_QPC0_EVENT_QUE_CONSUMER_INDEX_EQ_NUM_SHIFT 24
#define NIC0_QPC0_EVENT_QUE_CONSUMER_INDEX_EQ_NUM_MASK 0xFF000000

/* NIC0_QPC0_ARM_CQ_NUM */
#define NIC0_QPC0_ARM_CQ_NUM_CQ_NUM_SHIFT 0
#define NIC0_QPC0_ARM_CQ_NUM_CQ_NUM_MASK 0xFFFF

/* NIC0_QPC0_ARM_CQ_INDEX */
#define NIC0_QPC0_ARM_CQ_INDEX_ARM_INDEX_SHIFT 0
#define NIC0_QPC0_ARM_CQ_INDEX_ARM_INDEX_MASK 0xFFFFFFFF

/* NIC0_QPC0_QPC_CLOCK_GATE */
#define NIC0_QPC0_QPC_CLOCK_GATE_STAY_OPEN_AFTER_TRIG_SHIFT 0
#define NIC0_QPC0_QPC_CLOCK_GATE_STAY_OPEN_AFTER_TRIG_MASK 0xFFFF

/* NIC0_QPC0_QPC_CLOCK_GATE_DIS */
#define NIC0_QPC0_QPC_CLOCK_GATE_DIS_QPC_CG_DIS_SHIFT 0
#define NIC0_QPC0_QPC_CLOCK_GATE_DIS_QPC_CG_DIS_MASK 0x1

/* NIC0_QPC0_CONG_QUE_BASE_ADDR_63_32 */
#define NIC0_QPC0_CONG_QUE_BASE_ADDR_63_32_R_SHIFT 0
#define NIC0_QPC0_CONG_QUE_BASE_ADDR_63_32_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_CONG_QUE_BASE_ADDR_31_7 */
#define NIC0_QPC0_CONG_QUE_BASE_ADDR_31_7_R_SHIFT 0
#define NIC0_QPC0_CONG_QUE_BASE_ADDR_31_7_R_MASK 0x1FFFFFF

/* NIC0_QPC0_CONG_QUE_LOG_SIZE */
#define NIC0_QPC0_CONG_QUE_LOG_SIZE_R_SHIFT 0
#define NIC0_QPC0_CONG_QUE_LOG_SIZE_R_MASK 0x1F

/* NIC0_QPC0_CONG_QUE_WRITE_INDEX */
#define NIC0_QPC0_CONG_QUE_WRITE_INDEX_R_SHIFT 0
#define NIC0_QPC0_CONG_QUE_WRITE_INDEX_R_MASK 0xFFFFFF

/* NIC0_QPC0_CONG_QUE_PRODUCER_INDEX */
#define NIC0_QPC0_CONG_QUE_PRODUCER_INDEX_R_SHIFT 0
#define NIC0_QPC0_CONG_QUE_PRODUCER_INDEX_R_MASK 0xFFFFFF

/* NIC0_QPC0_CONG_QUE_PI_ADDR_63_32 */
#define NIC0_QPC0_CONG_QUE_PI_ADDR_63_32_R_SHIFT 0
#define NIC0_QPC0_CONG_QUE_PI_ADDR_63_32_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_CONG_QUE_PI_ADDR_31_7 */
#define NIC0_QPC0_CONG_QUE_PI_ADDR_31_7_R_SHIFT 0
#define NIC0_QPC0_CONG_QUE_PI_ADDR_31_7_R_MASK 0x1FFFFFF

/* NIC0_QPC0_CONG_QUE_CONSUMER_INDEX_CB */
#define NIC0_QPC0_CONG_QUE_CONSUMER_INDEX_CB_R_SHIFT 0
#define NIC0_QPC0_CONG_QUE_CONSUMER_INDEX_CB_R_MASK 0xFFFFFF

/* NIC0_QPC0_CONG_QUE_CFG */
#define NIC0_QPC0_CONG_QUE_CFG_ENABLE_SHIFT 0
#define NIC0_QPC0_CONG_QUE_CFG_ENABLE_MASK 0x1
#define NIC0_QPC0_CONG_QUE_CFG_OVERRUN_EN_SHIFT 1
#define NIC0_QPC0_CONG_QUE_CFG_OVERRUN_EN_MASK 0x2
#define NIC0_QPC0_CONG_QUE_CFG_WINDOW_WRAPAROUND_EN_SHIFT 2
#define NIC0_QPC0_CONG_QUE_CFG_WINDOW_WRAPAROUND_EN_MASK 0x4
#define NIC0_QPC0_CONG_QUE_CFG_WRITE_PI_EN_SHIFT 3
#define NIC0_QPC0_CONG_QUE_CFG_WRITE_PI_EN_MASK 0x8
#define NIC0_QPC0_CONG_QUE_CFG_EVENT_PER_EQE_SHIFT 4
#define NIC0_QPC0_CONG_QUE_CFG_EVENT_PER_EQE_MASK 0x10
#define NIC0_QPC0_CONG_QUE_CFG_EVENT_FIRST_EQE_SHIFT 5
#define NIC0_QPC0_CONG_QUE_CFG_EVENT_FIRST_EQE_MASK 0x20
#define NIC0_QPC0_CONG_QUE_CFG_EVENT_CI_UPDATE_SHIFT 6
#define NIC0_QPC0_CONG_QUE_CFG_EVENT_CI_UPDATE_MASK 0x40

/* NIC0_QPC0_CONG_QUE_CONSUMER_INDEX */
#define NIC0_QPC0_CONG_QUE_CONSUMER_INDEX_CI_SHIFT 0
#define NIC0_QPC0_CONG_QUE_CONSUMER_INDEX_CI_MASK 0xFFFFFF

/* NIC0_QPC0_LINEAR_WQE_STATIC */
#define NIC0_QPC0_LINEAR_WQE_STATIC_R_SHIFT 0
#define NIC0_QPC0_LINEAR_WQE_STATIC_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_LINEAR_WQE_DYNAMIC */
#define NIC0_QPC0_LINEAR_WQE_DYNAMIC_R_SHIFT 0
#define NIC0_QPC0_LINEAR_WQE_DYNAMIC_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_LINEAR_WQE_QPN */
#define NIC0_QPC0_LINEAR_WQE_QPN_R_SHIFT 0
#define NIC0_QPC0_LINEAR_WQE_QPN_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_MULTI_STRIDE_WQE_STATIC */
#define NIC0_QPC0_MULTI_STRIDE_WQE_STATIC_R_SHIFT 0
#define NIC0_QPC0_MULTI_STRIDE_WQE_STATIC_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_MULTI_STRIDE_WQE_DYNAMIC */
#define NIC0_QPC0_MULTI_STRIDE_WQE_DYNAMIC_R_SHIFT 0
#define NIC0_QPC0_MULTI_STRIDE_WQE_DYNAMIC_R_MASK 0xFFFFFFFF

/* NIC0_QPC0_MULTI_STRIDE_WQE_QPN */
#define NIC0_QPC0_MULTI_STRIDE_WQE_QPN_R_SHIFT 0
#define NIC0_QPC0_MULTI_STRIDE_WQE_QPN_R_MASK 0xFFFFFFFF

#endif /* ASIC_REG_NIC0_QPC0_MASKS_H_ */
