

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_col_bound_height_col_bound_row'
================================================================
* Date:           Sat Apr  5 07:23:28 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.998 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      482|      482|  2.410 us|  2.410 us|  482|  482|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- col_bound_height_col_bound_row  |      480|      480|         2|          1|          1|   480|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      108|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       46|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       46|      180|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln21_1_fu_166_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln21_fu_140_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln22_fu_224_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln24_fu_213_p2       |         +|   0|  0|  21|          14|          14|
    |icmp_ln21_fu_134_p2      |      icmp|   0|  0|  11|           9|           7|
    |icmp_ln22_fu_152_p2      |      icmp|   0|  0|  10|           5|           6|
    |or_ln21_fu_188_p2        |        or|   0|  0|  14|          14|           9|
    |select_ln21_1_fu_172_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln21_fu_158_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 108|          64|          47|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_k_load                 |   9|          2|    5|         10|
    |i_fu_56                                 |   9|          2|    5|         10|
    |indvar_flatten12_fu_60                  |   9|          2|    9|         18|
    |k_fu_52                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   40|         80|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_56                  |   5|   0|    5|          0|
    |indvar_flatten12_fu_60   |   9|   0|    9|          0|
    |k_fu_52                  |   5|   0|    5|          0|
    |zext_ln23_reg_269        |  10|   0|   64|         54|
    |zext_ln24_reg_279        |  14|   0|   64|         50|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  46|   0|  150|        104|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_col_bound_height_col_bound_row|  return value|
|orig_address0  |  out|   14|   ap_memory|                                               orig|         array|
|orig_ce0       |  out|    1|   ap_memory|                                               orig|         array|
|orig_q0        |   in|   32|   ap_memory|                                               orig|         array|
|orig_address1  |  out|   14|   ap_memory|                                               orig|         array|
|orig_ce1       |  out|    1|   ap_memory|                                               orig|         array|
|orig_q1        |   in|   32|   ap_memory|                                               orig|         array|
|sol_address0   |  out|   14|   ap_memory|                                                sol|         array|
|sol_ce0        |  out|    1|   ap_memory|                                                sol|         array|
|sol_we0        |  out|    1|   ap_memory|                                                sol|         array|
|sol_d0         |  out|   32|   ap_memory|                                                sol|         array|
|sol_address1   |  out|   14|   ap_memory|                                                sol|         array|
|sol_ce1        |  out|    1|   ap_memory|                                                sol|         array|
|sol_we1        |  out|    1|   ap_memory|                                                sol|         array|
|sol_d1         |  out|   32|   ap_memory|                                                sol|         array|
+---------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten12"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 1, i5 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i9 %indvar_flatten12" [stencil.c:21]   --->   Operation 14 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.59ns)   --->   "%icmp_ln21 = icmp_eq  i9 %indvar_flatten12_load, i9 480" [stencil.c:21]   --->   Operation 16 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.71ns)   --->   "%add_ln21 = add i9 %indvar_flatten12_load, i9 1" [stencil.c:21]   --->   Operation 17 'add' 'add_ln21' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc56, void %for.inc89.preheader.exitStub" [stencil.c:21]   --->   Operation 18 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [stencil.c:22]   --->   Operation 19 'load' 'k_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [stencil.c:21]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.63ns)   --->   "%icmp_ln22 = icmp_eq  i5 %k_load, i5 16" [stencil.c:22]   --->   Operation 21 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln21 = select i1 %icmp_ln22, i5 0, i5 %k_load" [stencil.c:21]   --->   Operation 22 'select' 'select_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%add_ln21_1 = add i5 %i_load, i5 1" [stencil.c:21]   --->   Operation 23 'add' 'add_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.27ns)   --->   "%select_ln21_1 = select i1 %icmp_ln22, i5 %add_ln21_1, i5 %i_load" [stencil.c:21]   --->   Operation 24 'select' 'select_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln24)   --->   "%p_mid211_v = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 %select_ln21_1, i9 0" [stencil.c:21]   --->   Operation 25 'bitconcatenate' 'p_mid211_v' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln24)   --->   "%or_ln21 = or i14 %p_mid211_v, i14 496" [stencil.c:21]   --->   Operation 26 'or' 'or_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln24)   --->   "%k_1_cast = zext i5 %select_ln21" [stencil.c:21]   --->   Operation 27 'zext' 'k_1_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i4.i5, i5 %select_ln21_1, i4 0, i5 %select_ln21" [stencil.c:23]   --->   Operation 28 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i14 %add_ln" [stencil.c:23]   --->   Operation 29 'zext' 'zext_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%orig_addr_2 = getelementptr i32 %orig, i64 0, i64 %zext_ln23" [stencil.c:23]   --->   Operation 30 'getelementptr' 'orig_addr_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.24ns)   --->   "%orig_load_2 = load i14 %orig_addr_2" [stencil.c:23]   --->   Operation 31 'load' 'orig_load_2' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 32 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln24 = add i14 %k_1_cast, i14 %or_ln21" [stencil.c:24]   --->   Operation 32 'add' 'add_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i14 %add_ln24" [stencil.c:24]   --->   Operation 33 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%orig_addr_3 = getelementptr i32 %orig, i64 0, i64 %zext_ln24" [stencil.c:24]   --->   Operation 34 'getelementptr' 'orig_addr_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.24ns)   --->   "%orig_load_3 = load i14 %orig_addr_3" [stencil.c:24]   --->   Operation 35 'load' 'orig_load_3' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln22 = add i5 %select_ln21, i5 1" [stencil.c:22]   --->   Operation 36 'add' 'add_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln22 = store i9 %add_ln21, i9 %indvar_flatten12" [stencil.c:22]   --->   Operation 37 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln22 = store i5 %select_ln21_1, i5 %i" [stencil.c:22]   --->   Operation 38 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln22 = store i5 %add_ln22, i5 %k" [stencil.c:22]   --->   Operation 39 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @col_bound_height_col_bound_row_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 480, i64 480, i64 480"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [stencil.c:11]   --->   Operation 43 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (1.24ns)   --->   "%orig_load_2 = load i14 %orig_addr_2" [stencil.c:23]   --->   Operation 44 'load' 'orig_load_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln23" [stencil.c:23]   --->   Operation 45 'getelementptr' 'sol_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.24ns)   --->   "%store_ln23 = store i32 %orig_load_2, i14 %sol_addr" [stencil.c:23]   --->   Operation 46 'store' 'store_ln23' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 47 [1/2] (1.24ns)   --->   "%orig_load_3 = load i14 %orig_addr_3" [stencil.c:24]   --->   Operation 47 'load' 'orig_load_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sol_addr_2 = getelementptr i32 %sol, i64 0, i64 %zext_ln24" [stencil.c:24]   --->   Operation 48 'getelementptr' 'sol_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.24ns)   --->   "%store_ln24 = store i32 %orig_load_3, i14 %sol_addr_2" [stencil.c:24]   --->   Operation 49 'store' 'store_ln24' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc53" [stencil.c:22]   --->   Operation 50 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ orig]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sol]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 010]
i                     (alloca           ) [ 010]
indvar_flatten12      (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten12_load (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln21             (icmp             ) [ 010]
add_ln21              (add              ) [ 000]
br_ln21               (br               ) [ 000]
k_load                (load             ) [ 000]
i_load                (load             ) [ 000]
icmp_ln22             (icmp             ) [ 000]
select_ln21           (select           ) [ 000]
add_ln21_1            (add              ) [ 000]
select_ln21_1         (select           ) [ 000]
p_mid211_v            (bitconcatenate   ) [ 000]
or_ln21               (or               ) [ 000]
k_1_cast              (zext             ) [ 000]
add_ln                (bitconcatenate   ) [ 000]
zext_ln23             (zext             ) [ 011]
orig_addr_2           (getelementptr    ) [ 011]
add_ln24              (add              ) [ 000]
zext_ln24             (zext             ) [ 011]
orig_addr_3           (getelementptr    ) [ 011]
add_ln22              (add              ) [ 000]
store_ln22            (store            ) [ 000]
store_ln22            (store            ) [ 000]
store_ln22            (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
empty                 (speclooptripcount) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
specloopname_ln11     (specloopname     ) [ 000]
orig_load_2           (load             ) [ 000]
sol_addr              (getelementptr    ) [ 000]
store_ln23            (store            ) [ 000]
orig_load_3           (load             ) [ 000]
sol_addr_2            (getelementptr    ) [ 000]
store_ln24            (store            ) [ 000]
br_ln22               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="orig">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sol">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i5.i9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i5.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_bound_height_col_bound_row_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="k_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten12_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="orig_addr_2_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="14" slack="0"/>
<pin id="68" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_2/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="14" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="0"/>
<pin id="76" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="77" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
<pin id="79" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orig_load_2/1 orig_load_3/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="orig_addr_3_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="14" slack="0"/>
<pin id="85" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_3/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="sol_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="14" slack="1"/>
<pin id="93" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="101" dir="0" index="4" bw="14" slack="0"/>
<pin id="102" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="104" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 store_ln24/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sol_addr_2_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="14" slack="1"/>
<pin id="111" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr_2/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="9" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="5" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="indvar_flatten12_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln21_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln21_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="k_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln22_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln21_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln21_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln21_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_mid211_v_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="0"/>
<pin id="182" dir="0" index="1" bw="5" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid211_v/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="or_ln21_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="14" slack="0"/>
<pin id="190" dir="0" index="1" bw="14" slack="0"/>
<pin id="191" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="k_1_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="0" index="3" bw="5" slack="0"/>
<pin id="203" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln23_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="14" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln24_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="14" slack="0"/>
<pin id="216" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln24_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln22_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln22_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="0" index="1" bw="9" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln22_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln22_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="k_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="259" class="1005" name="indvar_flatten12_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="269" class="1005" name="zext_ln23_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="274" class="1005" name="orig_addr_2_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="1"/>
<pin id="276" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="zext_ln24_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="284" class="1005" name="orig_addr_3_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="14" slack="1"/>
<pin id="286" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="80"><net_src comp="64" pin="3"/><net_sink comp="71" pin=2"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="40" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="81" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="105"><net_src comp="71" pin="7"/><net_sink comp="96" pin=4"/></net>

<net id="106"><net_src comp="89" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="71" pin="3"/><net_sink comp="96" pin=1"/></net>

<net id="115"><net_src comp="107" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="146" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="149" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="152" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="149" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="172" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="158" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="172" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="158" pin="3"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="198" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="217"><net_src comp="194" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="188" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="228"><net_src comp="158" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="140" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="172" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="224" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="52" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="255"><net_src comp="56" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="262"><net_src comp="60" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="272"><net_src comp="208" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="277"><net_src comp="64" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="282"><net_src comp="219" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="287"><net_src comp="81" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="71" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: orig | {}
	Port: sol | {2 }
 - Input state : 
	Port: stencil3d_Pipeline_col_bound_height_col_bound_row : orig | {1 2 }
	Port: stencil3d_Pipeline_col_bound_height_col_bound_row : sol | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten12_load : 1
		icmp_ln21 : 2
		add_ln21 : 2
		br_ln21 : 3
		k_load : 1
		i_load : 1
		icmp_ln22 : 2
		select_ln21 : 3
		add_ln21_1 : 2
		select_ln21_1 : 3
		p_mid211_v : 4
		or_ln21 : 5
		k_1_cast : 4
		add_ln : 4
		zext_ln23 : 5
		orig_addr_2 : 6
		orig_load_2 : 7
		add_ln24 : 5
		zext_ln24 : 6
		orig_addr_3 : 7
		orig_load_3 : 8
		add_ln22 : 4
		store_ln22 : 3
		store_ln22 : 4
		store_ln22 : 5
	State 2
		store_ln23 : 1
		store_ln24 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    add_ln21_fu_140   |    0    |    16   |
|    add   |   add_ln21_1_fu_166  |    0    |    12   |
|          |    add_ln24_fu_213   |    0    |    21   |
|          |    add_ln22_fu_224   |    0    |    12   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln21_fu_134   |    0    |    11   |
|          |   icmp_ln22_fu_152   |    0    |    9    |
|----------|----------------------|---------|---------|
|  select  |  select_ln21_fu_158  |    0    |    5    |
|          | select_ln21_1_fu_172 |    0    |    5    |
|----------|----------------------|---------|---------|
|bitconcatenate|   p_mid211_v_fu_180  |    0    |    0    |
|          |     add_ln_fu_198    |    0    |    0    |
|----------|----------------------|---------|---------|
|    or    |    or_ln21_fu_188    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    k_1_cast_fu_194   |    0    |    0    |
|   zext   |   zext_ln23_fu_208   |    0    |    0    |
|          |   zext_ln24_fu_219   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    91   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        i_reg_252       |    5   |
|indvar_flatten12_reg_259|    9   |
|        k_reg_245       |    5   |
|   orig_addr_2_reg_274  |   14   |
|   orig_addr_3_reg_284  |   14   |
|    zext_ln23_reg_269   |   64   |
|    zext_ln24_reg_279   |   64   |
+------------------------+--------+
|          Total         |   175  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_71 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   91   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   175  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   175  |   109  |
+-----------+--------+--------+--------+
