** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 13:50:17 on May 07,2022
vcom -2008 -work xil_defaultlib ../../../../projet_system_info.srcs/sources_1/new/types.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package types
-- Compiling package body types
-- Loading package types
End time: 13:50:17 on May 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 13:50:17 on May 07,2022
vcom -93 -work xil_defaultlib ../../../../projet_system_info.srcs/sources_1/new/memory_manager.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package types
-- Compiling entity memory_manager
-- Compiling architecture behavioral of memory_manager
End time: 13:50:17 on May 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 13:50:17 on May 07,2022
vcom -2008 -work xil_defaultlib ../../../../projet_system_info.srcs/sources_1/new/ALU.vhd ../../../../projet_system_info.srcs/sources_1/new/registers.vhd ../../../../projet_system_info.srcs/sources_1/new/decoder.vhd ../../../../projet_system_info.srcs/sources_1/new/write_back.vhd ../../../../projet_system_info.srcs/sources_1/new/ROM.vhd ../../../../projet_system_info.srcs/sources_1/new/branch_manager.vhd ../../../../projet_system_info.srcs/sources_1/new/data_fetch.vhd ../../../../projet_system_info.srcs/sources_1/new/CPU.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package types
-- Compiling entity alu
-- Compiling architecture behavioral of alu
-- Loading package NUMERIC_STD
-- Compiling entity registers
-- Compiling architecture behavioral of registers
-- Compiling entity decoder
-- Compiling architecture behavioral of decoder
-- Compiling entity write_back
-- Compiling architecture behavioral of write_back
-- Compiling entity rom
-- Compiling architecture behavioral of rom
-- Compiling entity branch_manager
-- Compiling architecture behavioral of branch_manager
-- Compiling entity data_fetch
-- Compiling architecture behavioral of data_fetch
-- Loading entity alu
-- Loading entity registers
-- Loading entity decoder
-- Loading entity write_back
-- Loading entity rom
-- Loading entity branch_manager
-- Loading entity data_fetch
-- Loading entity memory_manager
-- Compiling entity CPU
-- Compiling architecture Behavioral of CPU
End time: 13:50:17 on May 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
