============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 12 2025  05:38:11 pm
  Module:                 mcrb
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (2941 ps) Setup Check with Pin skew_addr_cntr_reg[4]/clk->d
          Group: clk
     Startpoint: (R) skew_addr_cntr_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) skew_addr_cntr_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
       Uncertainty:-      50                  
     Required Time:=    4756                  
      Launch Clock:-       0                  
         Data Path:-    1815                  
             Slack:=    2941                  

#---------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  skew_addr_cntr_reg[3]/clk     -       -        R     (arrival)            6    -    10     0       0    (-,-) 
  skew_addr_cntr_reg[3]/q       (u)     clk->q   F     unmapped_d_flop      4  5.1     0   594     594    (-,-) 
  lte_13_77/g4/z                (u)     in_0->z  R     unmapped_not         2  3.8     0    64     658    (-,-) 
  lte_13_77/g16/z               (u)     in_1->z  F     unmapped_nor2        2  3.2     0   119     777    (-,-) 
  lte_13_77/g26/z               (u)     in_1->z  R     unmapped_nor2        1  1.9     0   102     879    (-,-) 
  lte_13_77/g30/z               (u)     in_0->z  F     unmapped_nand2       1  1.6     0   102     981    (-,-) 
  lte_13_77/g31/z               (u)     in_1->z  R     unmapped_nand2       1  1.9     0   102    1083    (-,-) 
  lte_13_77/g33/z               (u)     in_0->z  F     unmapped_nand2       1  1.6     0   102    1185    (-,-) 
  lte_13_77/g34/z               (u)     in_1->z  R     unmapped_nand2       1  1.9     0   102    1287    (-,-) 
  g1/z                          (u)     in_1->z  R     unmapped_and2        5  9.5     0   168    1455    (-,-) 
  mux_skew_addr_cntr_22_14/g1/z (u)     sel0->z  R     unmapped_bmux3       1  1.9     0   180    1635    (-,-) 
  mux_skew_addr_cntr_20_14/g1/z (u)     data0->z R     unmapped_bmux3       1  1.9     0   180    1815    (-,-) 
  skew_addr_cntr_reg[4]/d       <<<     -        R     unmapped_d_flop      1    -     -     0    1815    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

