{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634287991527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634287991532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 15 16:53:10 2021 " "Processing started: Fri Oct 15 16:53:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634287991532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287991532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off music -c music " "Command: quartus_map --read_settings_files=on --write_settings_files=off music -c music" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287991532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634287991876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634287991876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.v 1 1 " "Found 1 design units, including 1 entities, in source file music.v" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Found entity 1: music" {  } { { "music.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287998450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287998450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yindiao.v 1 1 " "Found 1 design units, including 1 entities, in source file yindiao.v" { { "Info" "ISGN_ENTITY_NAME" "1 yindiao " "Found entity 1: yindiao" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287998453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287998453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file music1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 music1_rom " "Found entity 1: music1_rom" {  } { { "music1_rom.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music1_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287998455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287998455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music2_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file music2_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 music2_rom " "Found entity 1: music2_rom" {  } { { "music2_rom.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music2_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287998458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287998458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "music " "Elaborating entity \"music\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634287998536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yindiao yindiao:hz0 " "Elaborating entity \"yindiao\" for hierarchy \"yindiao:hz0\"" {  } { { "music.v" "hz0" { Text "C:/intelFPGA_lite/17.1/project/music/music.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287998538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(11) " "Verilog HDL assignment warning at yindiao.v(11): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998539 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(12) " "Verilog HDL assignment warning at yindiao.v(12): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998539 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(13) " "Verilog HDL assignment warning at yindiao.v(13): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998539 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(14) " "Verilog HDL assignment warning at yindiao.v(14): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998539 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(15) " "Verilog HDL assignment warning at yindiao.v(15): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998539 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(16) " "Verilog HDL assignment warning at yindiao.v(16): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998539 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(17) " "Verilog HDL assignment warning at yindiao.v(17): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998539 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(18) " "Verilog HDL assignment warning at yindiao.v(18): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998539 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(19) " "Verilog HDL assignment warning at yindiao.v(19): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998539 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(20) " "Verilog HDL assignment warning at yindiao.v(20): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998539 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(21) " "Verilog HDL assignment warning at yindiao.v(21): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998539 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(22) " "Verilog HDL assignment warning at yindiao.v(22): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998539 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(23) " "Verilog HDL assignment warning at yindiao.v(23): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998539 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(24) " "Verilog HDL assignment warning at yindiao.v(24): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(25) " "Verilog HDL assignment warning at yindiao.v(25): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(26) " "Verilog HDL assignment warning at yindiao.v(26): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(27) " "Verilog HDL assignment warning at yindiao.v(27): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(28) " "Verilog HDL assignment warning at yindiao.v(28): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(29) " "Verilog HDL assignment warning at yindiao.v(29): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(30) " "Verilog HDL assignment warning at yindiao.v(30): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(31) " "Verilog HDL assignment warning at yindiao.v(31): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(32) " "Verilog HDL assignment warning at yindiao.v(32): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(33) " "Verilog HDL assignment warning at yindiao.v(33): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(34) " "Verilog HDL assignment warning at yindiao.v(34): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(35) " "Verilog HDL assignment warning at yindiao.v(35): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(36) " "Verilog HDL assignment warning at yindiao.v(36): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(37) " "Verilog HDL assignment warning at yindiao.v(37): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(38) " "Verilog HDL assignment warning at yindiao.v(38): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(39) " "Verilog HDL assignment warning at yindiao.v(39): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(40) " "Verilog HDL assignment warning at yindiao.v(40): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(41) " "Verilog HDL assignment warning at yindiao.v(41): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(42) " "Verilog HDL assignment warning at yindiao.v(42): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(43) " "Verilog HDL assignment warning at yindiao.v(43): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(44) " "Verilog HDL assignment warning at yindiao.v(44): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yindiao.v(45) " "Verilog HDL assignment warning at yindiao.v(45): truncated value with size 32 to match size of target (20)" {  } { { "yindiao.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/yindiao.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634287998540 "|music|yindiao:hz0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music1_rom music1_rom:m1 " "Elaborating entity \"music1_rom\" for hierarchy \"music1_rom:m1\"" {  } { { "music.v" "m1" { Text "C:/intelFPGA_lite/17.1/project/music/music.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287998545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram music1_rom:m1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"music1_rom:m1\|altsyncram:altsyncram_component\"" {  } { { "music1_rom.v" "altsyncram_component" { Text "C:/intelFPGA_lite/17.1/project/music/music1_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287998582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music1_rom:m1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"music1_rom:m1\|altsyncram:altsyncram_component\"" {  } { { "music1_rom.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music1_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287998583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music1_rom:m1\|altsyncram:altsyncram_component " "Instantiated megafunction \"music1_rom:m1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file music.mif " "Parameter \"init_file\" = \"music.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998583 ""}  } { { "music1_rom.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music1_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634287998583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t491 " "Found entity 1: altsyncram_t491" {  } { { "db/altsyncram_t491.tdf" "" { Text "C:/intelFPGA_lite/17.1/project/music/db/altsyncram_t491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287998617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287998617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t491 music1_rom:m1\|altsyncram:altsyncram_component\|altsyncram_t491:auto_generated " "Elaborating entity \"altsyncram_t491\" for hierarchy \"music1_rom:m1\|altsyncram:altsyncram_component\|altsyncram_t491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287998618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music2_rom music2_rom:m2 " "Elaborating entity \"music2_rom\" for hierarchy \"music2_rom:m2\"" {  } { { "music.v" "m2" { Text "C:/intelFPGA_lite/17.1/project/music/music.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287998649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram music2_rom:m2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"music2_rom:m2\|altsyncram:altsyncram_component\"" {  } { { "music2_rom.v" "altsyncram_component" { Text "C:/intelFPGA_lite/17.1/project/music/music2_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287998657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music2_rom:m2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"music2_rom:m2\|altsyncram:altsyncram_component\"" {  } { { "music2_rom.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music2_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287998658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music2_rom:m2\|altsyncram:altsyncram_component " "Instantiated megafunction \"music2_rom:m2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file music2.mif " "Parameter \"init_file\" = \"music2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998658 ""}  } { { "music2_rom.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music2_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634287998658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f691 " "Found entity 1: altsyncram_f691" {  } { { "db/altsyncram_f691.tdf" "" { Text "C:/intelFPGA_lite/17.1/project/music/db/altsyncram_f691.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287998692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287998692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f691 music2_rom:m2\|altsyncram:altsyncram_component\|altsyncram_f691:auto_generated " "Elaborating entity \"altsyncram_f691\" for hierarchy \"music2_rom:m2\|altsyncram:altsyncram_component\|altsyncram_f691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287998693 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "music.v" "Mult0" { Text "C:/intelFPGA_lite/17.1/project/music/music.v" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634287998893 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1634287998893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "music.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287998931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 23 " "Parameter \"LPM_WIDTHB\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634287998931 ""}  } { { "music.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634287998931 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "music.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music.v" 104 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287998976 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "music.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music.v" 104 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287999001 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "music.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music.v" 104 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287999036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "C:/intelFPGA_lite/17.1/project/music/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634287999071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634287999071 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "music.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music.v" 104 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634287999089 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634287999239 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "music.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music.v" 7 -1 0 } } { "music.v" "" { Text "C:/intelFPGA_lite/17.1/project/music/music.v" 104 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1634287999247 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1634287999247 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634287999338 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634287999885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634288000012 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634288000012 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "361 " "Implemented 361 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634288000067 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634288000067 ""} { "Info" "ICUT_CUT_TM_LCELLS" "341 " "Implemented 341 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634288000067 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1634288000067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634288000067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634288000080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 15 16:53:20 2021 " "Processing ended: Fri Oct 15 16:53:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634288000080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634288000080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634288000080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634288000080 ""}
