

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_88_1'
================================================================
* Date:           Thu Jan 14 20:07:07 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        wide_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      144|      207| 0.576 us | 0.828 us |   76|  139| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                   |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |v1_rd_proc5_U0     |v1_rd_proc5     |       75|      138| 0.300 us | 0.552 us |   75|  138|   none  |
        |v2_rd_add_proc_U0  |v2_rd_add_proc  |       74|      137| 0.296 us | 0.548 us |   74|  137|   none  |
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       14|    -|
|FIFO                 |       30|     -|      607|      299|    -|
|Instance             |        -|     -|     2247|     2599|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       30|     0|     2854|     2912|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+----+------+------+-----+
    |      Instance     |     Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------+----------------+---------+----+------+------+-----+
    |v1_rd_proc5_U0     |v1_rd_proc5     |        0|   0|  1346|  1034|    0|
    |v2_rd_add_proc_U0  |v2_rd_add_proc  |        0|   0|   901|  1565|    0|
    +-------------------+----------------+---------+----+------+------+-----+
    |Total              |                |        0|   0|  2247|  2599|    0|
    +-------------------+----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+-----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+-----+----+-----+------+-----+---------+
    |i_c_U         |        0|   99|   0|    -|     2|   64|      128|
    |out_c_U       |        0|   99|   0|    -|     2|   64|      128|
    |size_c_U      |        0|   99|   0|    -|     2|   32|       64|
    |v1_local_V_U  |       15|  155|   0|    -|    64|  512|    32768|
    |v2_local_V_U  |       15|  155|   0|    -|    64|  512|    32768|
    +--------------+---------+-----+----+-----+------+-----+---------+
    |Total         |       30|  607|   0|    0|   134| 1184|    65856|
    +--------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n      |    and   |   0|  0|   2|           1|           1|
    |ap_ext_blocking_sub_n  |    and   |   0|  0|   2|           1|           1|
    |ap_idle                |    and   |   0|  0|   2|           1|           1|
    |ap_int_blocking_n      |    and   |   0|  0|   2|           1|           1|
    |ap_int_blocking_sub_n  |    and   |   0|  0|   2|           1|           1|
    |ap_str_blocking_n      |    and   |   0|  0|   2|           1|           1|
    |ap_str_blocking_sub_n  |    and   |   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  14|           7|           7|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|i                     |  in |   64|   ap_none  |                 i                |    scalar    |
|i_ap_vld              |  in |    1|   ap_none  |                 i                |    scalar    |
|size                  |  in |   32|   ap_none  |               size               |    scalar    |
|size_ap_vld           |  in |    1|   ap_none  |               size               |    scalar    |
|in1                   |  in |   64|   ap_none  |                in1               |    scalar    |
|in1_ap_vld            |  in |    1|   ap_none  |                in1               |    scalar    |
|m_axi_gmem_AWVALID    | out |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_AWREADY    |  in |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_AWADDR     | out |   64|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_AWID       | out |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_AWLEN      | out |   32|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_AWSIZE     | out |    3|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_AWBURST    | out |    2|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_AWLOCK     | out |    2|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_AWCACHE    | out |    4|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_AWPROT     | out |    3|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_AWQOS      | out |    4|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_AWREGION   | out |    4|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_AWUSER     | out |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_WVALID     | out |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_WREADY     |  in |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_WDATA      | out |  512|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_WSTRB      | out |   64|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_WLAST      | out |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_WID        | out |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_WUSER      | out |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_ARVALID    | out |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_ARREADY    |  in |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_ARADDR     | out |   64|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_ARID       | out |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_ARLEN      | out |   32|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_ARSIZE     | out |    3|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_ARBURST    | out |    2|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_ARLOCK     | out |    2|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_ARCACHE    | out |    4|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_ARPROT     | out |    3|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_ARQOS      | out |    4|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_ARREGION   | out |    4|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_ARUSER     | out |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_RVALID     |  in |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_RREADY     | out |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_RDATA      |  in |  512|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_RLAST      |  in |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_RID        |  in |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_RUSER      |  in |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_RRESP      |  in |    2|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_BVALID     |  in |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_BREADY     | out |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_BRESP      |  in |    2|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_BID        |  in |    1|    m_axi   |               gmem               |    pointer   |
|m_axi_gmem_BUSER      |  in |    1|    m_axi   |               gmem               |    pointer   |
|in2                   |  in |   64|   ap_none  |                in2               |    scalar    |
|in2_ap_vld            |  in |    1|   ap_none  |                in2               |    scalar    |
|m_axi_gmem1_AWVALID   | out |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_AWREADY   |  in |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_AWADDR    | out |   64|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_AWID      | out |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_AWLEN     | out |   32|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_AWSIZE    | out |    3|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_AWBURST   | out |    2|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_AWLOCK    | out |    2|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_AWCACHE   | out |    4|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_AWPROT    | out |    3|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_AWQOS     | out |    4|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_AWREGION  | out |    4|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_AWUSER    | out |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_WVALID    | out |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_WREADY    |  in |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_WDATA     | out |  512|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_WSTRB     | out |   64|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_WLAST     | out |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_WID       | out |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_WUSER     | out |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_ARVALID   | out |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_ARREADY   |  in |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_ARADDR    | out |   64|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_ARID      | out |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_ARLEN     | out |   32|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_ARSIZE    | out |    3|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_ARBURST   | out |    2|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_ARLOCK    | out |    2|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_ARCACHE   | out |    4|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_ARPROT    | out |    3|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_ARQOS     | out |    4|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_ARREGION  | out |    4|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_ARUSER    | out |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_RVALID    |  in |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_RREADY    | out |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_RDATA     |  in |  512|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_RLAST     |  in |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_RID       |  in |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_RUSER     |  in |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_RRESP     |  in |    2|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_BVALID    |  in |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_BREADY    | out |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_BRESP     |  in |    2|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_BID       |  in |    1|    m_axi   |               gmem1              |    pointer   |
|m_axi_gmem1_BUSER     |  in |    1|    m_axi   |               gmem1              |    pointer   |
|out_r                 |  in |   64|   ap_none  |               out_r              |    scalar    |
|out_r_ap_vld          |  in |    1|   ap_none  |               out_r              |    scalar    |
|m_axi_gmem2_AWVALID   | out |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_AWREADY   |  in |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_AWADDR    | out |   64|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_AWID      | out |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_AWLEN     | out |   32|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_AWSIZE    | out |    3|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_AWBURST   | out |    2|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_AWLOCK    | out |    2|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_AWCACHE   | out |    4|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_AWPROT    | out |    3|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_AWQOS     | out |    4|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_AWREGION  | out |    4|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_AWUSER    | out |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_WVALID    | out |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_WREADY    |  in |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_WDATA     | out |  512|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_WSTRB     | out |   64|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_WLAST     | out |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_WID       | out |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_WUSER     | out |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_ARVALID   | out |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_ARREADY   |  in |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_ARADDR    | out |   64|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_ARID      | out |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_ARLEN     | out |   32|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_ARSIZE    | out |    3|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_ARBURST   | out |    2|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_ARLOCK    | out |    2|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_ARCACHE   | out |    4|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_ARPROT    | out |    3|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_ARQOS     | out |    4|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_ARREGION  | out |    4|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_ARUSER    | out |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_RVALID    |  in |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_RREADY    | out |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_RDATA     |  in |  512|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_RLAST     |  in |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_RID       |  in |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_RUSER     |  in |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_RRESP     |  in |    2|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_BVALID    |  in |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_BREADY    | out |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_BRESP     |  in |    2|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_BID       |  in |    1|    m_axi   |               gmem2              |    pointer   |
|m_axi_gmem2_BUSER     |  in |    1|    m_axi   |               gmem2              |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_88_1 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_88_1 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_88_1 | return value |
|ap_done               | out |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_88_1 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_88_1 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_88_1 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_88_1 | return value |
|ap_ext_blocking_n     | out |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_88_1 | return value |
|ap_str_blocking_n     | out |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_88_1 | return value |
|ap_int_blocking_n     | out |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_88_1 | return value |
+----------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.59>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 5 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in2"   --->   Operation 6 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in1"   --->   Operation 7 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size"   --->   Operation 8 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i"   --->   Operation 9 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_c = alloca i64"   --->   Operation 10 'alloca' 'out_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%size_c = alloca i64"   --->   Operation 11 'alloca' 'size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_c = alloca i64"   --->   Operation 12 'alloca' 'i_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v1_local_V = alloca i64" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:78]   --->   Operation 13 'alloca' 'v1_local_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v2_local_V = alloca i64" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:79]   --->   Operation 14 'alloca' 'v2_local_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_1 : Operation 15 [2/2] (2.59ns)   --->   "%call_ln0 = call void @v1_rd_proc5, i64 %i_read, i32 %size_read, i64 %in1_read, i512 %gmem, i512 %v1_local_V, i64 %in2_read, i512 %gmem1, i512 %v2_local_V, i64 %out_read, i64 %i_c, i32 %size_c, i64 %out_c"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 2.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @v1_rd_proc5, i64 %i_read, i32 %size_read, i64 %in1_read, i512 %gmem, i512 %v1_local_V, i64 %in2_read, i512 %gmem1, i512 %v2_local_V, i64 %out_read, i64 %i_c, i32 %size_c, i64 %out_c"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @v2_rd_add_proc, i64 %i_c, i32 %size_c, i512 %v1_local_V, i512 %v2_local_V, i64 %out_c, i512 %gmem2, void %call_ln0, void %call_ln0"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln88 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_7" [/home/centos/workspace/improving_performance_lab/src/wide_vadd_krnl.cpp:88]   --->   Operation 21 'specdataflowpipeline' 'specdataflowpipeline_ln88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @v1_local_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i512 %v1_local_V, i512 %v1_local_V"   --->   Operation 22 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @v1_local_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i512 %v1_local_V, i512 %v1_local_V"   --->   Operation 23 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %v1_local_V, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @v2_local_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i512 %v2_local_V, i512 %v2_local_V"   --->   Operation 25 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @v2_local_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i512 %v2_local_V, i512 %v2_local_V"   --->   Operation 26 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %v2_local_V, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @i_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %i_c, i64 %i_c"   --->   Operation 28 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %i_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @size_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %size_c, i32 %size_c"   --->   Operation 30 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @out_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %out_c, i64 %out_c"   --->   Operation 32 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @v2_rd_add_proc, i64 %i_c, i32 %size_c, i512 %v1_local_V, i512 %v2_local_V, i64 %out_c, i512 %gmem2, void %call_ln0, void %call_ln0"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_read                  (read                ) [ 00100]
in2_read                  (read                ) [ 00100]
in1_read                  (read                ) [ 00100]
size_read                 (read                ) [ 00100]
i_read                    (read                ) [ 00100]
out_c                     (alloca              ) [ 01111]
size_c                    (alloca              ) [ 01111]
i_c                       (alloca              ) [ 01111]
v1_local_V                (alloca              ) [ 01111]
v2_local_V                (alloca              ) [ 01111]
call_ln0                  (call                ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specdataflowpipeline_ln88 (specdataflowpipeline) [ 00000]
empty                     (specchannel         ) [ 00000]
empty_30                  (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty_31                  (specchannel         ) [ 00000]
empty_32                  (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty_33                  (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty_34                  (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty_35                  (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
call_ln0                  (call                ) [ 00000]
ret_ln0                   (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gmem2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_rd_proc5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2_rd_add_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_local_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2_local_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_c_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_c_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_c_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="out_c_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_c/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="size_c_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="size_c/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_c_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_c/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="v1_local_V_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v1_local_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="v2_local_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_local_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="out_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="in2_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="in1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="size_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_v1_rd_proc5_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="0" index="3" bw="64" slack="0"/>
<pin id="121" dir="0" index="4" bw="512" slack="0"/>
<pin id="122" dir="0" index="5" bw="512" slack="0"/>
<pin id="123" dir="0" index="6" bw="64" slack="0"/>
<pin id="124" dir="0" index="7" bw="512" slack="0"/>
<pin id="125" dir="0" index="8" bw="512" slack="0"/>
<pin id="126" dir="0" index="9" bw="64" slack="0"/>
<pin id="127" dir="0" index="10" bw="64" slack="0"/>
<pin id="128" dir="0" index="11" bw="32" slack="0"/>
<pin id="129" dir="0" index="12" bw="64" slack="0"/>
<pin id="130" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_v2_rd_add_proc_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="2"/>
<pin id="142" dir="0" index="2" bw="32" slack="2"/>
<pin id="143" dir="0" index="3" bw="512" slack="2"/>
<pin id="144" dir="0" index="4" bw="512" slack="2"/>
<pin id="145" dir="0" index="5" bw="64" slack="2"/>
<pin id="146" dir="0" index="6" bw="512" slack="0"/>
<pin id="147" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="out_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="1"/>
<pin id="152" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="155" class="1005" name="in2_read_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in2_read "/>
</bind>
</comp>

<comp id="160" class="1005" name="in1_read_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="165" class="1005" name="size_read_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="1"/>
<pin id="172" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="175" class="1005" name="out_c_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="out_c "/>
</bind>
</comp>

<comp id="181" class="1005" name="size_c_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="size_c "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_c_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_c "/>
</bind>
</comp>

<comp id="193" class="1005" name="v1_local_V_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="512" slack="0"/>
<pin id="195" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="v1_local_V "/>
</bind>
</comp>

<comp id="199" class="1005" name="v2_local_V_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="512" slack="0"/>
<pin id="201" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="v2_local_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="132"><net_src comp="110" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="133"><net_src comp="104" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="134"><net_src comp="98" pin="2"/><net_sink comp="116" pin=3"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="136"><net_src comp="92" pin="2"/><net_sink comp="116" pin=6"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="138"><net_src comp="86" pin="2"/><net_sink comp="116" pin=9"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="139" pin=6"/></net>

<net id="153"><net_src comp="86" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="116" pin=9"/></net>

<net id="158"><net_src comp="92" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="163"><net_src comp="98" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="168"><net_src comp="104" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="173"><net_src comp="110" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="178"><net_src comp="66" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="116" pin=12"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="184"><net_src comp="70" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="116" pin=11"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="190"><net_src comp="74" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="116" pin=10"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="196"><net_src comp="78" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="116" pin=5"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="202"><net_src comp="82" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="116" pin=8"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="139" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: gmem1 | {}
	Port: gmem2 | {3 4 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_88_1 : i | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_88_1 : size | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_88_1 : in1 | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_88_1 : gmem | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_88_1 : in2 | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_88_1 : gmem1 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_88_1 : out_r | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_88_1 : gmem2 | {}
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   call   |   grp_v1_rd_proc5_fu_116  |  1.206  |   2385  |   567   |
|          | grp_v2_rd_add_proc_fu_139 |  1.206  |   1366  |   1111  |
|----------|---------------------------|---------|---------|---------|
|          |    out_read_read_fu_86    |    0    |    0    |    0    |
|          |    in2_read_read_fu_92    |    0    |    0    |    0    |
|   read   |    in1_read_read_fu_98    |    0    |    0    |    0    |
|          |   size_read_read_fu_104   |    0    |    0    |    0    |
|          |     i_read_read_fu_110    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  2.412  |   3751  |   1678  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_c_reg_187   |   64   |
|  i_read_reg_170  |   64   |
| in1_read_reg_160 |   64   |
| in2_read_reg_155 |   64   |
|   out_c_reg_175  |   64   |
| out_read_reg_150 |   64   |
|  size_c_reg_181  |   32   |
| size_read_reg_165|   32   |
|v1_local_V_reg_193|   512  |
|v2_local_V_reg_199|   512  |
+------------------+--------+
|       Total      |  1472  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_v1_rd_proc5_fu_116 |  p1  |   2  |  64  |   128  ||    9    |
| grp_v1_rd_proc5_fu_116 |  p2  |   2  |  32  |   64   ||    9    |
| grp_v1_rd_proc5_fu_116 |  p3  |   2  |  64  |   128  ||    9    |
| grp_v1_rd_proc5_fu_116 |  p6  |   2  |  64  |   128  ||    9    |
| grp_v1_rd_proc5_fu_116 |  p9  |   2  |  64  |   128  ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   576  ||  3.015  ||    45   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |  3751  |  1678  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   45   |
|  Register |    -   |  1472  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |  5223  |  1723  |
+-----------+--------+--------+--------+
