{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    input logic [31:0] in,\n    output logic [31:0] out\n);\n\nlogic [31:0] prev_in;\n\nalways @(posedge clk) begin\n    if (reset) begin\n        out <= 32'b0;\n        prev_in <= 32'b0;\n    end else begin\n        prev_in <= in;\n        out <= (prev_in & ~in);\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 225,
        "passfail": "R"
    }
}