Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.64 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.64 secs
 
--> Reading design: lab5_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab5_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab5_top"
Output Format                      : NGC
Target Device                      : xc7z020-1-clg484

---- Source Options
Top Module Name                    : lab5_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\sine_rom.v" into library work
Parsing module <sine_rom>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v" into library work
Parsing module <dff>.
Parsing module <dffr>.
Parsing module <dffre>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\song_rom.v" into library work
Parsing module <song_rom>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\sine_reader.v" into library work
Parsing module <sine_reader>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\frequency_rom.v" into library work
Parsing module <frequency_rom>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\wave_display.v" into library work
Parsing module <wave_display>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\wave_capture.v" into library work
Parsing module <wave_capture>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\song_reader.v" into library work
Parsing module <song_reader>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\ram_1w2r.v" into library work
Parsing module <ram_1w2r>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\one_pulse.v" into library work
Parsing module <one_pulse>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\note_player.v" into library work
Parsing module <note_player>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\mcu.v" into library work
Parsing module <mcu>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\codec_conditioner.v" into library work
Parsing module <codec_conditioner>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\brute_force_synchronizer.v" into library work
Parsing module <brute_force_synchronizer>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\beat_generator.v" into library work
Parsing module <beat_generator>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\wave_display_top.v" into library work
Parsing module <wave_display_top>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\music_player.v" into library work
Parsing module <music_player>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\button_press_unit.v" into library work
Parsing module <button_press_unit>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\adau1761_codec.v" into library work
Parsing module <adau1761_codec>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab5\lab5_top.v" into library work
Parsing module <lab5_top>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab5\i3c2.vhd" into library work
Parsing entity <i3c2>.
Parsing architecture <Behavioral> of entity <i3c2>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab5\adau1761_configuraiton_data.vhd" into library work
Parsing entity <adau1761_configuraiton_data>.
Parsing architecture <Behavioral> of entity <adau1761_configuraiton_data>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab5\i2s_data_interface.vhd" into library work
Parsing entity <i2s_data_interface>.
Parsing architecture <Behavioral> of entity <i2s_data_interface>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab5\i2c_sender.vhd" into library work
Parsing entity <i2c_sender>.
Parsing architecture <Behavioral> of entity <i2c_sender>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab5\i2c.vhd" into library work
Parsing entity <i2c>.
Parsing architecture <Behavioral> of entity <i2c>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab5\ADAU1761_interface.vhd" into library work
Parsing entity <ADAU1761_interface>.
Parsing architecture <Behavioral> of entity <adau1761_interface>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab5\vga_generator.vhd" into library work
Parsing entity <vga_generator>.
Parsing architecture <Behavioral> of entity <vga_generator>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab5\hdmi_ddr_output.vhd" into library work
Parsing entity <hdmi_ddr_output>.
Parsing architecture <Behavioral> of entity <hdmi_ddr_output>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab5\convert_444_422.vhd" into library work
Parsing entity <convert_444_422>.
Parsing architecture <Behavioral> of entity <convert_444_422>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab5\colour_space_conversion.vhd" into library work
Parsing entity <colour_space_conversion>.
Parsing architecture <Behavioral> of entity <colour_space_conversion>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab5\clocking.vhd" into library work
Parsing entity <clocking>.
Parsing architecture <xilinx> of entity <clocking>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab5\adau1761_izedboard.vhd" into library work
Parsing entity <adau1761_izedboard>.
Parsing architecture <Behavioral> of entity <adau1761_izedboard>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab5\vga_hdmi.vhd" into library work
Parsing entity <vga_hdmi>.
Parsing architecture <Behavioral> of entity <vga_hdmi>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab5_top>.

Elaborating module <button_press_unit(WIDTH=20)>.

Elaborating module <brute_force_synchronizer>.

Elaborating module <dff(WIDTH=1)>.

Elaborating module <debouncer(WIDTH=20)>.

Elaborating module <dffr(WIDTH=20)>.

Elaborating module <dffr(WIDTH=2)>.

Elaborating module <one_pulse>.

Elaborating module <dffr>.

Elaborating module <music_player(BEAT_COUNT=1000)>.

Elaborating module <mcu>.

Elaborating module <song_reader>.

Elaborating module <song_rom>.

Elaborating module <dffr(WIDTH=3)>.

Elaborating module <dffr(WIDTH=5)>.
"\\afs\ir\class\ee108\groups\02\lab5\song_reader.v" Line 52. $display Playing note 0 of song 0, which is note 0 duration 0

Elaborating module <note_player>.

Elaborating module <dffre(WIDTH=7)>.

Elaborating module <dffre(WIDTH=6)>.

Elaborating module <frequency_rom>.

Elaborating module <sine_reader>.

Elaborating module <sine_rom>.

Elaborating module <dffre(WIDTH=22)>.
WARNING:HDLCompiler:189 - "\\afs\ir\class\ee108\groups\02\lab5\sine_reader.v" Line 48: Size mismatch in connection of port <d>. Formal port size is 2-bit while actual signal size is 1-bit.

Elaborating module <beat_generator(WIDTH=10,STOP=1000)>.

Elaborating module <dffre(WIDTH=10)>.

Elaborating module <codec_conditioner>.

Elaborating module <dffre(WIDTH=1)>.

Elaborating module <dffre(WIDTH=16)>.

Elaborating module <dff(WIDTH=17)>.
WARNING:HDLCompiler:1127 - "\\afs\ir\class\ee108\groups\02\lab5\lab5_top.v" Line 116: Assignment to flopped_new_sample ignored, since the identifier is never used

Elaborating module <adau1761_codec>.
Going to vhdl side to elaborate module adau1761_izedboard

Elaborating entity <adau1761_izedboard> (architecture <Behavioral>) from library <work>.

Elaborating entity <i2c> (architecture <Behavioral>) from library <work>.

Elaborating entity <adau1761_configuraiton_data> (architecture <Behavioral>) from library <work>.

Elaborating entity <i3c2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ADAU1761_interface> (architecture <Behavioral>) from library <work>.

Elaborating entity <i2s_data_interface> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module clocking

Elaborating entity <clocking> (architecture <xilinx>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "\\afs\ir\class\ee108\groups\02\lab5\lab5_top.v" Line 147: Assignment to line_in_l ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\afs\ir\class\ee108\groups\02\lab5\lab5_top.v" Line 148: Assignment to line_in_r ignored, since the identifier is never used

Elaborating module <dff(WIDTH=27)>.
Going to vhdl side to elaborate module vga_hdmi

Elaborating entity <vga_hdmi> (architecture <Behavioral>) from library <work>.

Elaborating entity <vga_generator> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "\\afs\ir\class\ee108\groups\02\lab5\vga_generator.vhd" Line 40: Using initial value '1' for hsyncactive since it is never assigned
WARNING:HDLCompiler:871 - "\\afs\ir\class\ee108\groups\02\lab5\vga_generator.vhd" Line 46: Using initial value '1' for vsyncactive since it is never assigned

Elaborating entity <convert_444_422> (architecture <Behavioral>) from library <work>.

Elaborating entity <colour_space_conversion> (architecture <Behavioral>) from library <work>.

Elaborating entity <hdmi_ddr_output> (architecture <Behavioral>) from library <work>.

Elaborating entity <i2c_sender> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <wave_display_top>.

Elaborating module <wave_capture>.

Elaborating module <dffre(WIDTH=8)>.

Elaborating module <dffr(WIDTH=1)>.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab5\wave_capture.v" Line 47: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab5\wave_capture.v" Line 53: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <ram_1w2r(WIDTH=8,DEPTH=9)>.

Elaborating module <wave_display>.

Elaborating module <dffr(WIDTH=9)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab5_top>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\lab5_top.v".
        BPU_WIDTH = 20
        BEAT_COUNT = 1000
WARNING:Xst:647 - Input <btn_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\02\lab5\lab5_top.v" line 133: Output port <line_in_l> of the instance <adau1761_codec> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\02\lab5\lab5_top.v" line 133: Output port <line_in_r> of the instance <adau1761_codec> is unconnected or connected to loadless signal.
    Found 27-bit adder for signal <led_counter[26]_GND_1_o_add_4_OUT> created at line 162.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <lab5_top> synthesized.

Synthesizing Unit <button_press_unit>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\button_press_unit.v".
        WIDTH = 20
    Summary:
	no macro.
Unit <button_press_unit> synthesized.

Synthesizing Unit <brute_force_synchronizer>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\brute_force_synchronizer.v".
        WIDTH = 1
    Summary:
	no macro.
Unit <brute_force_synchronizer> synthesized.

Synthesizing Unit <dff_1>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff_1> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\debouncer.v".
        WIDTH = 20
    Found 20-bit adder for signal <counter_out[19]_GND_5_o_add_0_OUT> created at line 24.
    Found 1-bit 4-to-1 multiplexer for signal <counter_reset> created at line 48.
    Found 2-bit 4-to-1 multiplexer for signal <next_state_d> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <debouncer> synthesized.

Synthesizing Unit <dffr_1>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 20
    Found 20-bit register for signal <q>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <dffr_1> synthesized.

Synthesizing Unit <dffr_2>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 2
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr_2> synthesized.

Synthesizing Unit <one_pulse>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\one_pulse.v".
    Summary:
	no macro.
Unit <one_pulse> synthesized.

Synthesizing Unit <dffr>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr> synthesized.

Synthesizing Unit <music_player>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\music_player.v".
        BEAT_COUNT = 1000
    Summary:
	no macro.
Unit <music_player> synthesized.

Synthesizing Unit <mcu>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\mcu.v".
    Found 2-bit adder for signal <song[1]_GND_11_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <mcu> synthesized.

Synthesizing Unit <song_reader>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\song_reader.v".
    Found 5-bit adder for signal <curr_note[4]_GND_12_o_add_2_OUT> created at line 46.
    Found 8x1-bit Read Only RAM for signal <note_ready>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <song_reader> synthesized.

Synthesizing Unit <song_rom>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\song_rom.v".
    Found 12-bit register for signal <dout>.
    Found 128x12-bit Read Only RAM for signal <addr[6]_memory[127][11]_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <song_rom> synthesized.

Synthesizing Unit <dffr_3>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 3
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dffr_3> synthesized.

Synthesizing Unit <dffr_4>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 5
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dffr_4> synthesized.

Synthesizing Unit <note_player>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\note_player.v".
    Found 7-bit adder for signal <count[6]_GND_16_o_add_1_OUT> created at line 32.
    Found 7-bit comparator equal for signal <done_with_note> created at line 35
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <note_player> synthesized.

Synthesizing Unit <dffre_1>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 7
    Found 7-bit register for signal <q>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <dffre_1> synthesized.

Synthesizing Unit <dffre_2>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 6
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffre_2> synthesized.

Synthesizing Unit <frequency_rom>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\frequency_rom.v".
    Found 20-bit register for signal <dout>.
    Found 64x20-bit Read Only RAM for signal <addr[5]_memory[63][19]_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <frequency_rom> synthesized.

Synthesizing Unit <sine_reader>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\sine_reader.v".
    Found 20-bit subtractor for signal <PWR_20_o_curr_addr[19]_sub_5_OUT> created at line 31.
    Found 20-bit subtractor for signal <PWR_20_o_step_size[19]_sub_8_OUT> created at line 32.
    Found 20-bit subtractor for signal <curr_addr[19]_step_size[19]_sub_16_OUT> created at line 36.
    Found 20-bit adder for signal <curr_addr[19]_GND_20_o_add_3_OUT> created at line 31.
    Found 20-bit adder for signal <n0050> created at line 31.
    Found 2-bit adder for signal <curr_addr[21]_GND_20_o_add_18_OUT> created at line 37.
    Found 16-bit subtractor for signal <GND_20_o_rom_out[15]_sub_22_OUT> created at line 49.
    Found 20-bit subtractor for signal <_n0058> created at line 36.
    Found 20-bit subtractor for signal <GND_20_o_curr_addr[19]_sub_15_OUT> created at line 36.
    Found 20-bit comparator greater for signal <PWR_20_o_curr_addr[19]_LessThan_2_o> created at line 31
    Found 20-bit comparator lessequal for signal <n0006> created at line 32
    Found 20-bit comparator greater for signal <curr_addr[19]_step_size[19]_LessThan_12_o> created at line 36
    Found 20-bit comparator lessequal for signal <n0014> created at line 37
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <sine_reader> synthesized.

Synthesizing Unit <sine_rom>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\sine_rom.v".
    Found 16-bit register for signal <dout>.
    Found 1024x16-bit Read Only RAM for signal <addr[9]_memory[1023][15]_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <sine_rom> synthesized.

Synthesizing Unit <dffre_3>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 22
    Found 22-bit register for signal <q>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <dffre_3> synthesized.

Synthesizing Unit <beat_generator>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\beat_generator.v".
        WIDTH = 10
        STOP = 1000
    Found 10-bit adder for signal <count[9]_GND_23_o_add_1_OUT> created at line 15.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <beat_generator> synthesized.

Synthesizing Unit <dffre_4>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 10
    Found 10-bit register for signal <q>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <dffre_4> synthesized.

Synthesizing Unit <codec_conditioner>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\codec_conditioner.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <codec_conditioner> synthesized.

Synthesizing Unit <dffre_5>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffre_5> synthesized.

Synthesizing Unit <dffre_6>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 16
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <dffre_6> synthesized.

Synthesizing Unit <dff_2>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 17
    Found 17-bit register for signal <q>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <dff_2> synthesized.

Synthesizing Unit <adau1761_codec>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\adau1761_codec.v".
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\02\lab5\adau1761_codec.v" line 61: Output port <LOCKED> of the instance <codec_clock_gen> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <adau1761_codec> synthesized.

Synthesizing Unit <adau1761_izedboard>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\adau1761_izedboard.vhd".
    Summary:
	no macro.
Unit <adau1761_izedboard> synthesized.

Synthesizing Unit <i2c>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\i2c.vhd".
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\02\lab5\i2c.vhd" line 58: Output port <outputs> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\02\lab5\i2c.vhd" line 58: Output port <reg_addr> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\02\lab5\i2c.vhd" line 58: Output port <reg_data> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\02\lab5\i2c.vhd" line 58: Output port <reg_write> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\02\lab5\i2c.vhd" line 58: Output port <debug_scl> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\02\lab5\i2c.vhd" line 58: Output port <debug_sda> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\02\lab5\i2c.vhd" line 58: Output port <error> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <i2c> synthesized.

Synthesizing Unit <adau1761_configuraiton_data>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\adau1761_configuraiton_data.vhd".
    Found 9-bit register for signal <data>.
    Found 128x9-bit Read Only RAM for signal <_n0373>
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <adau1761_configuraiton_data> synthesized.

Synthesizing Unit <i3c2>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\i3c2.vhd".
        clk_divide = "01111000"
    Found 1-bit register for signal <i2c_scl>.
    Found 1-bit register for signal <debug_scl>.
    Found 1-bit register for signal <i2c_sda_t>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <bitcount>.
    Found 9-bit register for signal <i2c_data>.
    Found 8-bit register for signal <reg_data>.
    Found 1-bit register for signal <ack_flag>.
    Found 10-bit register for signal <pcnext>.
    Found 4-bit register for signal <i2c_bits_left>.
    Found 16-bit register for signal <delay>.
    Found 1-bit register for signal <skip>.
    Found 1-bit register for signal <i2c_doing_read>.
    Found 5-bit register for signal <reg_addr>.
    Found 16-bit register for signal <outputs>.
    Found 1-bit register for signal <i2c_started>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 22                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <pcnext[9]_GND_37_o_add_56_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_37_o_GND_37_o_sub_42_OUT<3:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_37_o_GND_37_o_sub_58_OUT<7:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_37_o_GND_37_o_sub_66_OUT<15:0>> created at line 1308.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred 127 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i3c2> synthesized.

Synthesizing Unit <ADAU1761_interface>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ADAU1761_interface.vhd".
    Found 1-bit register for signal <master_clk>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ADAU1761_interface> synthesized.

Synthesizing Unit <i2s_data_interface>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\i2s_data_interface.vhd".
    Found 127-bit register for signal <sr_in>.
    Found 1-bit register for signal <i2s_d_out>.
    Found 24-bit register for signal <audio_l_out>.
    Found 24-bit register for signal <audio_r_out>.
    Found 64-bit register for signal <sr_out>.
    Found 1-bit register for signal <i2s_lr_last>.
    Found 10-bit register for signal <bclk_delay>.
    Found 1-bit register for signal <i2s_d_in_last>.
    Found 1-bit register for signal <new_sample>.
    Summary:
	inferred 253 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <i2s_data_interface> synthesized.

Synthesizing Unit <clocking>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\clocking.vhd".
    Summary:
	no macro.
Unit <clocking> synthesized.

Synthesizing Unit <dff_3>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 27
    Found 27-bit register for signal <q>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <dff_3> synthesized.

Synthesizing Unit <vga_hdmi>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\vga_hdmi.vhd".
    Found 4-bit register for signal <vga_g>.
    Found 4-bit register for signal <vga_b>.
    Found 1-bit register for signal <vga_hs>.
    Found 1-bit register for signal <vga_vs>.
    Found 12-bit register for signal <xpos>.
    Found 12-bit register for signal <ypos>.
    Found 1-bit register for signal <valid>.
    Found 4-bit register for signal <vga_r>.
    Summary:
	inferred  39 D-type flip-flop(s).
Unit <vga_hdmi> synthesized.

Synthesizing Unit <vga_generator>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\vga_generator.vhd".
    Register <valid> equivalent to <de> has been removed
    Found 8-bit register for signal <g>.
    Found 8-bit register for signal <b>.
    Found 1-bit register for signal <de>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <hsync>.
    Found 12-bit register for signal <hcounter>.
    Found 12-bit register for signal <vcounter>.
    Found 12-bit register for signal <ypos>.
    Found 12-bit register for signal <xpos>.
    Found 8-bit register for signal <r>.
    Found 12-bit adder for signal <vcounter[11]_GND_92_o_add_20_OUT> created at line 1241.
    Found 12-bit adder for signal <hcounter[11]_GND_92_o_add_23_OUT> created at line 1241.
    Found 12-bit comparator lessequal for signal <n0009> created at line 107
    Found 12-bit comparator lessequal for signal <n0011> created at line 107
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <vga_generator> synthesized.

Synthesizing Unit <convert_444_422>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\convert_444_422.vhd".
    Register <d_a_last> equivalent to <de_out> has been removed
    Found 9-bit register for signal <g2_out>.
    Found 9-bit register for signal <b2_out>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <pair_start_out>.
    Found 9-bit register for signal <r1_out>.
    Found 9-bit register for signal <b1_out>.
    Found 9-bit register for signal <g1_out>.
    Found 1-bit register for signal <hsync_out>.
    Found 1-bit register for signal <vsync_out>.
    Found 1-bit register for signal <de_out>.
    Found 8-bit register for signal <r_a>.
    Found 8-bit register for signal <g_a>.
    Found 8-bit register for signal <b_a>.
    Found 1-bit register for signal <h_a>.
    Found 1-bit register for signal <v_a>.
    Found 1-bit register for signal <d_a>.
    Found 9-bit register for signal <r2_out>.
    Found 9-bit adder for signal <GND_93_o_GND_93_o_add_0_OUT> created at line 57.
    Found 9-bit adder for signal <GND_93_o_GND_93_o_add_1_OUT> created at line 58.
    Found 9-bit adder for signal <GND_93_o_GND_93_o_add_2_OUT> created at line 59.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  86 D-type flip-flop(s).
Unit <convert_444_422> synthesized.

Synthesizing Unit <colour_space_conversion>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\colour_space_conversion.vhd".
    Found 1-bit register for signal <vsync_out>.
    Found 1-bit register for signal <de_out>.
    Found 4-bit register for signal <de_delay>.
    Found 4-bit register for signal <vs_delay>.
    Found 4-bit register for signal <hs_delay>.
    Found 8-bit register for signal <y_out>.
    Found 8-bit register for signal <c_out>.
    Found 1-bit register for signal <hsync_out>.
    Summary:
	inferred  31 D-type flip-flop(s).
Unit <colour_space_conversion> synthesized.

Synthesizing Unit <hdmi_ddr_output>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\hdmi_ddr_output.vhd".
    Found 1-bit register for signal <hdmi_hsync>.
    Found 1-bit register for signal <hdmi_vsync>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <hdmi_ddr_output> synthesized.

Synthesizing Unit <i2c_sender>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\i2c_sender.vhd".
WARNING:Xst:2999 - Signal 'reg_value_pairs', unconnected in block 'i2c_sender', is tied to its initial value.
    Found 64x16-bit single-port Read Only RAM <Mram_reg_value_pairs> for signal <reg_value_pairs>.
    Found 8-bit register for signal <address>.
    Found 29-bit register for signal <clk_first_quarter>.
    Found 29-bit register for signal <clk_last_quarter>.
    Found 29-bit register for signal <busy_sr>.
    Found 9-bit register for signal <divider>.
    Found 8-bit register for signal <initial_pause>.
    Found 1-bit register for signal <finished>.
    Found 29-bit register for signal <tristate_sr>.
    Found 29-bit register for signal <data_sr>.
    Found 16-bit register for signal <reg_value>.
    Found 8-bit adder for signal <initial_pause[7]_GND_1045_o_add_9_OUT> created at line 1241.
    Found 8-bit adder for signal <address[7]_GND_1045_o_add_12_OUT> created at line 1241.
    Found 9-bit adder for signal <divider[8]_GND_1045_o_add_43_OUT> created at line 1241.
    Found 1-bit 4-to-1 multiplexer for signal <sioc> created at line 98.
    Found 1-bit tristate buffer for signal <siod> created at line 89
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 187 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <i2c_sender> synthesized.

Synthesizing Unit <wave_display_top>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\wave_display_top.v".
INFO:Xst:3210 - "\\afs\ir\class\ee108\groups\02\lab5\wave_display_top.v" line 33: Output port <douta> of the instance <sample_ram> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <wave_display_top> synthesized.

Synthesizing Unit <wave_capture>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\wave_capture.v".
    Found 9-bit adder for signal <n0050[8:0]> created at line 53.
    Found 2-bit 4-to-1 multiplexer for signal <next_state> created at line 44.
    Found 8-bit 3-to-1 multiplexer for signal <next_counter> created at line 44.
    Found 1-bit 3-to-1 multiplexer for signal <next_read_index> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <wave_capture> synthesized.

Synthesizing Unit <dffre_7>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 8
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre_7> synthesized.

Synthesizing Unit <dffr_5>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr_5> synthesized.

Synthesizing Unit <ram_1w2r>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ram_1w2r.v".
        WIDTH = 8
        DEPTH = 9
    Found 9-bit register for signal <read_addrb>.
    Found 9-bit register for signal <read_addra>.
    Found 512x8-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
	inferred  18 D-type flip-flop(s).
Unit <ram_1w2r> synthesized.

Synthesizing Unit <wave_display>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\wave_display.v".
WARNING:Xst:647 - Input <y<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit comparator greater for signal <GND_1055_o_x[10]_LessThan_3_o> created at line 24
    Found 9-bit comparator not equal for signal <n0008> created at line 31
    Found 8-bit comparator lessequal for signal <n0010> created at line 37
    Found 8-bit comparator lessequal for signal <n0012> created at line 37
    Found 8-bit comparator lessequal for signal <n0015> created at line 38
    Found 8-bit comparator lessequal for signal <n0017> created at line 38
    Summary:
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <wave_display> synthesized.

Synthesizing Unit <dffr_6>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab5\ff_lib.v".
        WIDTH = 9
    Found 9-bit register for signal <q>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <dffr_6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 1024x16-bit single-port Read Only RAM                 : 1
 128x12-bit single-port Read Only RAM                  : 1
 128x9-bit single-port Read Only RAM                   : 1
 512x8-bit dual-port RAM                               : 2
 64x16-bit single-port Read Only RAM                   : 1
 64x20-bit single-port Read Only RAM                   : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 29
 10-bit adder                                          : 2
 12-bit adder                                          : 2
 16-bit subtractor                                     : 2
 2-bit adder                                           : 2
 20-bit adder                                          : 4
 20-bit subtractor                                     : 5
 27-bit adder                                          : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 5
# Registers                                            : 120
 1-bit register                                        : 43
 10-bit register                                       : 3
 12-bit register                                       : 7
 127-bit register                                      : 1
 16-bit register                                       : 8
 17-bit register                                       : 1
 2-bit register                                        : 6
 20-bit register                                       : 3
 22-bit register                                       : 1
 24-bit register                                       : 2
 27-bit register                                       : 1
 29-bit register                                       : 5
 3-bit register                                        : 1
 4-bit register                                        : 7
 5-bit register                                        : 2
 6-bit register                                        : 1
 64-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 14
 9-bit register                                        : 12
# Comparators                                          : 13
 11-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 2
 20-bit comparator greater                             : 2
 20-bit comparator lessequal                           : 2
 7-bit comparator equal                                : 1
 8-bit comparator lessequal                            : 4
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 171
 1-bit 2-to-1 multiplexer                              : 86
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 14
 16-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 6
 2-bit 4-to-1 multiplexer                              : 3
 20-bit 2-to-1 multiplexer                             : 3
 22-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
 5-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 15
 8-bit 3-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 7
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <g1_out_0> in Unit <i_convert_444_422> is equivalent to the following 2 FFs/Latches, which will be removed : <r1_out_0> <b1_out_0> 
WARNING:Xst:1710 - FF/Latch <g1_out_0> (without init value) has a constant value of 0 in block <i_convert_444_422>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <q_1> of sequential type is unconnected in block <sign_flipflop>.
WARNING:Xst:2677 - Node <q_0> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_1> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_2> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_3> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_4> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_5> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_6> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_7> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <q_16> of sequential type is unconnected in block <sample_reg>.
WARNING:Xst:2677 - Node <ypos_0> of sequential type is unconnected in block <i_vga_generator>.
WARNING:Xst:2677 - Node <ypos_10> of sequential type is unconnected in block <i_vga_generator>.
WARNING:Xst:2677 - Node <ypos_11> of sequential type is unconnected in block <i_vga_generator>.
WARNING:Xst:2677 - Node <xpos_11> of sequential type is unconnected in block <i_vga_generator>.
WARNING:Xst:2677 - Node <ypos_0> of sequential type is unconnected in block <hdmi>.
WARNING:Xst:2677 - Node <ypos_10> of sequential type is unconnected in block <hdmi>.
WARNING:Xst:2677 - Node <ypos_11> of sequential type is unconnected in block <hdmi>.
WARNING:Xst:2677 - Node <xpos_11> of sequential type is unconnected in block <hdmi>.
WARNING:Xst:2677 - Node <q_0> of sequential type is unconnected in block <capture_sample_flipflop>.
WARNING:Xst:2677 - Node <q_1> of sequential type is unconnected in block <capture_sample_flipflop>.
WARNING:Xst:2677 - Node <q_2> of sequential type is unconnected in block <capture_sample_flipflop>.
WARNING:Xst:2677 - Node <q_3> of sequential type is unconnected in block <capture_sample_flipflop>.
WARNING:Xst:2677 - Node <q_4> of sequential type is unconnected in block <capture_sample_flipflop>.
WARNING:Xst:2677 - Node <q_5> of sequential type is unconnected in block <capture_sample_flipflop>.
WARNING:Xst:2677 - Node <q_6> of sequential type is unconnected in block <capture_sample_flipflop>.
WARNING:Xst:2677 - Node <q_7> of sequential type is unconnected in block <capture_sample_flipflop>.
WARNING:Xst:2677 - Node <q_0> of sequential type is unconnected in block <capture_prevsample_flipflop>.
WARNING:Xst:2677 - Node <q_1> of sequential type is unconnected in block <capture_prevsample_flipflop>.
WARNING:Xst:2677 - Node <q_2> of sequential type is unconnected in block <capture_prevsample_flipflop>.
WARNING:Xst:2677 - Node <q_3> of sequential type is unconnected in block <capture_prevsample_flipflop>.
WARNING:Xst:2677 - Node <q_4> of sequential type is unconnected in block <capture_prevsample_flipflop>.
WARNING:Xst:2677 - Node <q_5> of sequential type is unconnected in block <capture_prevsample_flipflop>.
WARNING:Xst:2677 - Node <q_6> of sequential type is unconnected in block <capture_prevsample_flipflop>.
WARNING:Xst:2677 - Node <q_7> of sequential type is unconnected in block <capture_prevsample_flipflop>.
WARNING:Xst:2677 - Node <q_8> of sequential type is unconnected in block <capture_prevsample_flipflop>.
WARNING:Xst:2677 - Node <q_9> of sequential type is unconnected in block <capture_prevsample_flipflop>.
WARNING:Xst:2677 - Node <q_10> of sequential type is unconnected in block <capture_prevsample_flipflop>.
WARNING:Xst:2677 - Node <q_11> of sequential type is unconnected in block <capture_prevsample_flipflop>.
WARNING:Xst:2677 - Node <q_12> of sequential type is unconnected in block <capture_prevsample_flipflop>.
WARNING:Xst:2677 - Node <q_13> of sequential type is unconnected in block <capture_prevsample_flipflop>.
WARNING:Xst:2677 - Node <q_14> of sequential type is unconnected in block <capture_prevsample_flipflop>.

Synthesizing (advanced) Unit <beat_generator>.
The following registers are absorbed into counter <counter/q>: 1 register on signal <counter/q>.
Unit <beat_generator> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <counter/q>: 1 register on signal <counter/q>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <frequency_rom>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <q> prevents it from being combined with the RAM <Mram_addr[5]_memory[63][19]_wide_mux_1_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_addr[5]_memory[63][19]_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
Unit <frequency_rom> synthesized (advanced).

Synthesizing (advanced) Unit <i2c>.
INFO:Xst:3226 - The RAM <Inst_adau1761_configuraiton_data/Mram__n0373> will be implemented as a BLOCK RAM, absorbing the following register(s): <Inst_adau1761_configuraiton_data/data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 9-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <inst_address<6:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <inst_data>     |          |
    |     dorstA         | connected to internal node          | high     |
    | reset value        | 000000000                                      |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <i2c> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_sender>.
The following registers are absorbed into counter <address>: 1 register on signal <address>.
The following registers are absorbed into counter <initial_pause>: 1 register on signal <initial_pause>.
The following registers are absorbed into counter <divider>: 1 register on signal <divider>.
INFO:Xst:3231 - The small RAM <Mram_reg_value_pairs> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <i2c_sender> synthesized (advanced).

Synthesizing (advanced) Unit <lab5_top>.
The following registers are absorbed into counter <led_div/q>: 1 register on signal <led_div/q>.
Unit <lab5_top> synthesized (advanced).

Synthesizing (advanced) Unit <note_player>.
The following registers are absorbed into counter <counter_ff/q>: 1 register on signal <counter_ff/q>.
Unit <note_player> synthesized (advanced).

Synthesizing (advanced) Unit <ram_1w2r>.
INFO:Xst:3227 - The RAM <Mram_RAM>, combined with <Mram_RAM1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addra> <read_addrb>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dina>          |          |
    |     doA            | connected to signal <douta>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clkb>          | rise     |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to signal <doutb>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram_1w2r> synthesized (advanced).

Synthesizing (advanced) Unit <sine_reader>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <rom_flipflop/q> prevents it from being combined with the RAM <s_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 16-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <curr_addr<19:10>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <s_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <s_rom/dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <curr_addr<19:10>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <rom_out>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sine_reader> synthesized (advanced).

Synthesizing (advanced) Unit <song_reader>.
The following registers are absorbed into counter <state_flipflop/q>: 1 register on signal <state_flipflop/q>.
INFO:Xst:3231 - The small RAM <Mram_note_ready> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <note_ready>    |          |
    -----------------------------------------------------------------------
Unit <song_reader> synthesized (advanced).

Synthesizing (advanced) Unit <song_rom>.
INFO:Xst:3226 - The RAM <Mram_addr[6]_memory[127][11]_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <song_rom> synthesized (advanced).

Synthesizing (advanced) Unit <vga_generator>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_generator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 1024x16-bit single-port block Read Only RAM           : 1
 128x12-bit single-port block Read Only RAM            : 1
 128x9-bit single-port block Read Only RAM             : 1
 512x8-bit dual-port block RAM                         : 1
 64x16-bit single-port distributed Read Only RAM       : 1
 64x20-bit single-port distributed Read Only RAM       : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 1
 16-bit subtractor                                     : 2
 2-bit adder                                           : 2
 20-bit adder                                          : 1
 20-bit subtractor                                     : 4
 4-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 4
# Counters                                             : 11
 10-bit up counter                                     : 1
 12-bit up counter                                     : 2
 20-bit up counter                                     : 2
 27-bit up counter                                     : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 857
 Flip-Flops                                            : 857
# Comparators                                          : 13
 11-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 2
 20-bit comparator greater                             : 2
 20-bit comparator lessequal                           : 2
 7-bit comparator equal                                : 1
 8-bit comparator lessequal                            : 4
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 140
 1-bit 2-to-1 multiplexer                              : 62
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 14
 16-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 6
 2-bit 4-to-1 multiplexer                              : 3
 20-bit 2-to-1 multiplexer                             : 3
 22-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 11
 8-bit 3-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <r1_out_0> (without init value) has a constant value of 0 in block <convert_444_422>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <b1_out_0> (without init value) has a constant value of 0 in block <convert_444_422>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <g1_out_0> (without init value) has a constant value of 0 in block <convert_444_422>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sign_flipflop/q_1> of sequential type is unconnected in block <sine_reader>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adau1761_codec/i2c_interface/Inst_i2c/FSM_0> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0011  | 001
 0010  | 010
 0001  | 011
 0100  | 100
-------------------
WARNING:Xst:1710 - FF/Latch <dout_19> (without init value) has a constant value of 0 in block <frequency_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_out_24> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_25> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_26> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_27> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_28> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_29> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_30> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_31> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_32> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_33> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_34> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_35> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_36> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_37> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_38> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_39> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_40> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_41> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_42> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_43> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_44> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_45> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_46> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_47> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_0> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_1> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_2> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_3> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_4> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_5> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_6> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_7> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_8> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_9> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_10> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_11> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_12> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_13> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_14> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_15> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_16> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_17> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_18> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_19> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_20> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_21> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_22> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_23> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_last_quarter_0> has a constant value of 1 in block <i2c_sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tristate_sr_0> has a constant value of 0 in block <i2c_sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <address_6> of sequential type is unconnected in block <i2c_sender>.
WARNING:Xst:2677 - Node <address_7> of sequential type is unconnected in block <i2c_sender>.
INFO:Xst:1901 - Instance PLLE2_BASE_inst in unit vga_hdmi of type PLLE2_BASE has been replaced by PLLE2_ADV
INFO:Xst:2261 - The FF/Latch <clk_last_quarter_1> in Unit <i2c_sender> is equivalent to the following 2 FFs/Latches, which will be removed : <clk_first_quarter_0> <data_sr_0> 
WARNING:Xst:2677 - Node <hdmi/ypos_11> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/ypos_10> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/xpos_11> of sequential type is unconnected in block <lab5_top>.
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_1> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_2> 

Optimizing unit <dffre_6> ...

Optimizing unit <dff_2> ...

Optimizing unit <dffre_7> ...

Optimizing unit <dffr_6> ...

Optimizing unit <lab5_top> ...
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_2> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_3> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_4> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_5> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_6> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_7> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_3> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_4> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_5> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_6> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_7> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_8> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_9> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_10> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_first_quarter_11> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_12> 

Optimizing unit <debouncer> ...

Optimizing unit <mcu> ...

Optimizing unit <song_reader> ...

Optimizing unit <frequency_rom> ...

Optimizing unit <sine_reader> ...

Optimizing unit <i2s_data_interface> ...

Optimizing unit <i2c> ...
WARNING:Xst:1710 - FF/Latch <Inst_i3c2/bitcount_7> (without init value) has a constant value of 0 in block <i2c>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <vga_generator> ...

Optimizing unit <convert_444_422> ...

Optimizing unit <colour_space_conversion> ...

Optimizing unit <wave_capture> ...

Optimizing unit <wave_display> ...
WARNING:Xst:2677 - Node <hdmi/ypos_0> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <sample_reg/q_16> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <sample_reg/q_7> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <sample_reg/q_6> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <sample_reg/q_5> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <sample_reg/q_4> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <sample_reg/q_3> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <sample_reg/q_2> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <sample_reg/q_1> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <sample_reg/q_0> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_23> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_22> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_21> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_20> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_19> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_18> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_17> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_16> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_15> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_14> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_13> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_12> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_11> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_10> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_9> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_8> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_7> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_6> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_5> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_4> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_3> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_2> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_1> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_r_out_0> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_23> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_22> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_21> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_20> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_19> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_18> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_17> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_16> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_15> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_14> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_13> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_12> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_11> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_10> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_9> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_8> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_7> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_6> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_5> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_4> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_3> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_2> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_1> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/audio_l_out_0> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_126> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_125> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_124> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_123> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_122> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_121> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_120> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_119> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_118> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_117> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_116> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_115> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_114> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_113> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_112> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_111> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_110> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_109> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_108> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_107> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_106> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_105> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_104> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_103> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_102> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_101> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_100> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_99> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_98> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_97> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_96> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_95> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_94> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_93> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_92> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_91> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_90> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_89> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_88> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_87> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_86> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_85> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_84> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_83> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_82> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_81> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_80> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_79> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_78> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_77> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_76> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_75> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_74> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_73> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_72> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_71> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_70> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_69> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_68> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_67> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_66> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_65> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_64> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_63> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_62> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_61> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_60> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_59> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_58> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_57> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_56> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_55> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_54> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_53> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_52> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_51> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_50> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_49> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_48> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_47> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_46> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_45> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_44> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_43> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_42> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_41> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_40> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_39> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_38> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_37> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_36> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_35> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_34> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_33> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_32> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_31> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_30> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_29> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_28> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_27> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_26> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_25> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_24> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_23> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_22> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_21> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_20> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_19> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_18> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_17> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_16> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_15> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_14> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_13> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_12> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_11> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_10> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_9> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_8> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_7> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_6> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_5> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_4> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_3> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_2> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_1> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_in_0> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_d_in_last> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_vga_generator/xpos_11> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_vga_generator/ypos_11> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_vga_generator/ypos_10> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_vga_generator/ypos_0> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_sample_flipflop/q_0> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_sample_flipflop/q_1> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_sample_flipflop/q_2> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_sample_flipflop/q_3> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_sample_flipflop/q_4> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_sample_flipflop/q_5> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_sample_flipflop/q_6> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_sample_flipflop/q_7> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_0> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_1> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_2> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_3> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_4> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_5> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_6> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_7> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_8> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_9> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_10> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_11> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_12> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_13> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <wd_top/wc/capture_prevsample_flipflop/q_14> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:1293 - FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/divider_8> has a constant value of 0 in block <lab5_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_28> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_27> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_26> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_25> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_24> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_23> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_22> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_21> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_20> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_19> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_18> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_17> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_16> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_15> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_14> of sequential type is unconnected in block <lab5_top>.
WARNING:Xst:2677 - Node <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_13> of sequential type is unconnected in block <lab5_top>.
INFO:Xst:2261 - The FF/Latch <hdmi/i_convert_444_422/g1_out_8> in Unit <lab5_top> is equivalent to the following 23 FFs/Latches, which will be removed : <hdmi/i_convert_444_422/g1_out_7> <hdmi/i_convert_444_422/g1_out_6> <hdmi/i_convert_444_422/g1_out_5> <hdmi/i_convert_444_422/g1_out_4> <hdmi/i_convert_444_422/g1_out_3> <hdmi/i_convert_444_422/g1_out_2> <hdmi/i_convert_444_422/g1_out_1> <hdmi/i_convert_444_422/b1_out_8> <hdmi/i_convert_444_422/b1_out_7> <hdmi/i_convert_444_422/b1_out_6> <hdmi/i_convert_444_422/b1_out_5> <hdmi/i_convert_444_422/b1_out_4> <hdmi/i_convert_444_422/b1_out_3> <hdmi/i_convert_444_422/b1_out_2> <hdmi/i_convert_444_422/b1_out_1> <hdmi/i_convert_444_422/r1_out_8> <hdmi/i_convert_444_422/r1_out_7> <hdmi/i_convert_444_422/r1_out_6> <hdmi/i_convert_444_422/r1_out_5> <hdmi/i_convert_444_422/r1_out_4> <hdmi/i_convert_444_422/r1_out_3> <hdmi/i_convert_444_422/r1_out_2> <hdmi/i_convert_444_422/r1_out_1> 
INFO:Xst:2261 - The FF/Latch <hdmi/valid> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_convert_444_422/d_a> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_vga_generator/b_7> in Unit <lab5_top> is equivalent to the following 23 FFs/Latches, which will be removed : <hdmi/i_vga_generator/b_6> <hdmi/i_vga_generator/b_5> <hdmi/i_vga_generator/b_4> <hdmi/i_vga_generator/b_3> <hdmi/i_vga_generator/b_2> <hdmi/i_vga_generator/b_1> <hdmi/i_vga_generator/b_0> <hdmi/i_vga_generator/g_7> <hdmi/i_vga_generator/g_6> <hdmi/i_vga_generator/g_5> <hdmi/i_vga_generator/g_4> <hdmi/i_vga_generator/g_3> <hdmi/i_vga_generator/g_2> <hdmi/i_vga_generator/g_1> <hdmi/i_vga_generator/g_0> <hdmi/i_vga_generator/r_7> <hdmi/i_vga_generator/r_6> <hdmi/i_vga_generator/r_5> <hdmi/i_vga_generator/r_4> <hdmi/i_vga_generator/r_3> <hdmi/i_vga_generator/r_2> <hdmi/i_vga_generator/r_1> <hdmi/i_vga_generator/r_0> 
INFO:Xst:2261 - The FF/Latch <hdmi/vga_b_3> in Unit <lab5_top> is equivalent to the following 24 FFs/Latches, which will be removed : <hdmi/vga_b_2> <hdmi/vga_b_1> <hdmi/vga_b_0> <hdmi/vga_g_3> <hdmi/vga_g_2> <hdmi/vga_g_1> <hdmi/vga_g_0> <hdmi/vga_r_3> <hdmi/vga_r_2> <hdmi/vga_r_1> <hdmi/vga_r_0> <hdmi/i_convert_444_422/g_a_3> <hdmi/i_convert_444_422/g_a_2> <hdmi/i_convert_444_422/g_a_1> <hdmi/i_convert_444_422/g_a_0> <hdmi/i_convert_444_422/r_a_3> <hdmi/i_convert_444_422/r_a_2> <hdmi/i_convert_444_422/r_a_1> <hdmi/i_convert_444_422/r_a_0> <hdmi/i_convert_444_422/b_a_7> <hdmi/i_convert_444_422/b_a_3> <hdmi/i_convert_444_422/b_a_2> <hdmi/i_convert_444_422/b_a_1> <hdmi/i_convert_444_422/b_a_0> 
INFO:Xst:2261 - The FF/Latch <hdmi/vga_hs> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_convert_444_422/h_a> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_convert_444_422/r2_out_0> in Unit <lab5_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/i_convert_444_422/b2_out_0> <hdmi/i_convert_444_422/g2_out_0> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_convert_444_422/r2_out_7> in Unit <lab5_top> is equivalent to the following 20 FFs/Latches, which will be removed : <hdmi/i_convert_444_422/r2_out_6> <hdmi/i_convert_444_422/r2_out_5> <hdmi/i_convert_444_422/r2_out_4> <hdmi/i_convert_444_422/r2_out_3> <hdmi/i_convert_444_422/r2_out_2> <hdmi/i_convert_444_422/r2_out_1> <hdmi/i_convert_444_422/b2_out_7> <hdmi/i_convert_444_422/b2_out_6> <hdmi/i_convert_444_422/b2_out_5> <hdmi/i_convert_444_422/b2_out_4> <hdmi/i_convert_444_422/b2_out_3> <hdmi/i_convert_444_422/b2_out_2> <hdmi/i_convert_444_422/b2_out_1> <hdmi/i_convert_444_422/g2_out_7> <hdmi/i_convert_444_422/g2_out_6> <hdmi/i_convert_444_422/g2_out_5> <hdmi/i_convert_444_422/g2_out_4> <hdmi/i_convert_444_422/g2_out_3> <hdmi/i_convert_444_422/g2_out_2> <hdmi/i_convert_444_422/g2_out_1> 
INFO:Xst:2261 - The FF/Latch <hdmi/i_convert_444_422/r2_out_8> in Unit <lab5_top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/i_convert_444_422/b2_out_8> <hdmi/i_convert_444_422/g2_out_8> 
INFO:Xst:2261 - The FF/Latch <hdmi/vga_vs> in Unit <lab5_top> is equivalent to the following FF/Latch, which will be removed : <hdmi/i_convert_444_422/v_a> 
INFO:Xst:3203 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_1> in Unit <lab5_top> is the opposite to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/tristate_sr_2> 
INFO:Xst:3203 - The FF/Latch <hdmi/i_hdmi_ddr_output/i_i2c_sender/tristate_sr_1> in Unit <lab5_top> is the opposite to the following FF/Latch, which will be removed : <hdmi/i_hdmi_ddr_output/i_i2c_sender/clk_last_quarter_1> 
INFO:Xst:2261 - The FF/Latch <hdmi/vga_b_3> in Unit <lab5_top> is equivalent to the following 11 FFs/Latches, which will be removed : <hdmi/i_convert_444_422/g_a_7> <hdmi/i_convert_444_422/g_a_6> <hdmi/i_convert_444_422/g_a_5> <hdmi/i_convert_444_422/g_a_4> <hdmi/i_convert_444_422/r_a_7> <hdmi/i_convert_444_422/r_a_6> <hdmi/i_convert_444_422/r_a_5> <hdmi/i_convert_444_422/r_a_4> <hdmi/i_convert_444_422/b_a_6> <hdmi/i_convert_444_422/b_a_5> <hdmi/i_convert_444_422/b_a_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab5_top, actual ratio is 2.

Final Macro Processing ...

Processing Unit <lab5_top> :
	Found 3-bit shift register for signal <next_button_press_unit/sync/ff3/q_0>.
	Found 3-bit shift register for signal <play_button_press_unit/sync/ff3/q_0>.
	Found 7-bit shift register for signal <hdmi/i_hdmi_ddr_output/hdmi_vsync>.
	Found 7-bit shift register for signal <hdmi/i_hdmi_ddr_output/hdmi_hsync>.
	Found 9-bit shift register for signal <adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_1>.
	Found 5-bit shift register for signal <hdmi/i_csc/de_out>.
Unit <lab5_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 550
 Flip-Flops                                            : 550
# Shift Registers                                      : 6
 3-bit shift register                                  : 2
 5-bit shift register                                  : 1
 7-bit shift register                                  : 2
 9-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab5_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1412
#      GND                         : 1
#      INV                         : 64
#      LUT1                        : 109
#      LUT2                        : 138
#      LUT3                        : 155
#      LUT4                        : 136
#      LUT5                        : 89
#      LUT6                        : 251
#      MUXCY                       : 246
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 217
# FlipFlops/Latches                : 566
#      FD                          : 181
#      FDE                         : 152
#      FDR                         : 87
#      FDRE                        : 107
#      FDSE                        : 29
#      ODDR                        : 10
# RAMS                             : 4
#      RAMB18E1                    : 4
# Shift Registers                  : 6
#      SRLC16E                     : 6
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 56
#      IBUF                        : 6
#      IOBUF                       : 1
#      OBUF                        : 48
#      OBUFT                       : 1
# DSPs                             : 6
#      DSP48E1                     : 6
# Others                           : 2
#      MMCME2_ADV                  : 1
#      PLLE2_ADV                   : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             566  out of  106400     0%  
 Number of Slice LUTs:                  948  out of  53200     1%  
    Number used as Logic:               942  out of  53200     1%  
    Number used as Memory:                6  out of  17400     0%  
       Number used as SRL:                6

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1068
   Number with an unused Flip Flop:     502  out of   1068    47%  
   Number with an unused LUT:           120  out of   1068    11%  
   Number of fully used LUT-FF pairs:   446  out of   1068    41%  
   Number of unique control sets:        27

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  56  out of    200    28%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    140     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                      6  out of    220     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+------------------------+-------+
Clock Signal                          | Clock buffer(FF name)  | Load  |
--------------------------------------+------------------------+-------+
clk_100                               | PLLE2_ADV:CLKOUT1      | 503   |
adau1761_codec/codec_clock_gen/clkout0| BUFG                   | 78    |
clk_100                               | PLLE2_ADV:CLKOUT2      | 1     |
--------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
Control Signal                                           | Buffer(FF name)                                                                           | Load  |
---------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
hdmi/i_hdmi_ddr_output/i_i2c_sender/divider<8>(XST_GND:G)| NONE(music_player/note_player/sin_read_s_rom/Mram_addr[9]_memory[1023][15]_wide_mux_1_OUT)| 6     |
wd_top/write_en(wd_top/wc/write_enable<1>1:O)            | NONE(wd_top/sample_ram/Mram_RAM)                                                          | 2     |
---------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.885ns (Maximum Frequency: 204.708MHz)
   Minimum input arrival time before clock: 1.492ns
   Maximum output required time after clock: 1.462ns
   Maximum combinational path delay: 0.570ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100'
  Clock period: 4.503ns (frequency: 222.074MHz)
  Total number of paths / destination ports: 22405 / 1188
-------------------------------------------------------------------------
Delay:               4.503ns (Levels of Logic = 3)
  Source:            wd_top/sample_ram/Mram_RAM (RAM)
  Destination:       hdmi/i_vga_generator/b_7 (FF)
  Source Clock:      clk_100 rising
  Destination Clock: clk_100 rising

  Data Path: wd_top/sample_ram/Mram_RAM to hdmi/i_vga_generator/b_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO3    3   2.454   0.499  wd_top/sample_ram/Mram_RAM (wd_top/read_sample<3>)
     LUT4:I2->O            4   0.053   0.745  wd_top/wd/y_val[7]_read_value[7]_LessThan_6_o1_SW1 (N109)
     LUT5:I0->O            1   0.053   0.635  wd_top/wd/displayLine_valid_AND_194_o8 (wd_top/wd/displayLine_valid_AND_194_o7)
     LUT6:I2->O            1   0.053   0.000  wd_top/Mmux_n000581 (b_1<7>)
     FDR:D                     0.011          hdmi/i_vga_generator/b_7
    ----------------------------------------
    Total                      4.503ns (2.624ns logic, 1.879ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adau1761_codec/codec_clock_gen/clkout0'
  Clock period: 4.885ns (frequency: 204.708MHz)
  Total number of paths / destination ports: 4522 / 101
-------------------------------------------------------------------------
Delay:               4.885ns (Levels of Logic = 4)
  Source:            adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Destination:       adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/skip (FF)
  Source Clock:      adau1761_codec/codec_clock_gen/clkout0 rising
  Destination Clock: adau1761_codec/codec_clock_gen/clkout0 rising

  Data Path: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 to adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/skip
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO2   17   2.454   0.741  adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (adau1761_codec/i2c_interface/Inst_i2c/inst_data<2>)
     LUT4:I0->O            1   0.053   0.413  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/Mmux_opcode<0>21_SW0 (N62)
     LUT6:I5->O            2   0.053   0.641  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/Mmux_opcode<0>21 (adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/opcode<1>)
     LUT6:I2->O            1   0.053   0.413  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_39_o_Mux_121_o11 (adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_39_o_Mux_121_o1)
     LUT5:I4->O            1   0.053   0.000  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_39_o_Mux_121_o12 (adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_PWR_39_o_Mux_121_o)
     FD:D                      0.011          adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/skip
    ----------------------------------------
    Total                      4.885ns (2.677ns logic, 2.208ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100'
  Total number of paths / destination ports: 180 / 180
-------------------------------------------------------------------------
Offset:              1.492ns (Levels of Logic = 2)
  Source:            btn_up (PAD)
  Destination:       music_player/beat_generator/counter/q_0 (FF)
  Destination Clock: clk_100 rising

  Data Path: btn_up to music_player/beat_generator/counter/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           118   0.000   0.656  btn_up_IBUF (btn_up_IBUF)
     LUT2:I0->O           10   0.053   0.458  music_player/beat_generator/reset_GND_23_o_OR_65_o11 (music_player/beat_generator/reset_GND_23_o_OR_65_o)
     FDRE:R                    0.325          music_player/beat_generator/counter/q_0
    ----------------------------------------
    Total                      1.492ns (0.378ns logic, 1.114ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adau1761_codec/codec_clock_gen/clkout0'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.381ns (Levels of Logic = 3)
  Source:            AC_GPIO3 (PAD)
  Destination:       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_55 (FF)
  Destination Clock: adau1761_codec/codec_clock_gen/clkout0 rising

  Data Path: AC_GPIO3 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_55
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.000   0.485  AC_GPIO3_IBUF (AC_GPIO3_IBUF)
     LUT2:I1->O            7   0.053   0.779  adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_lr_i2s_lr_last_AND_179_o1 (adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_lr_i2s_lr_last_AND_179_o)
     LUT6:I0->O            1   0.053   0.000  adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT431 (adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_audio_l_in[23]_mux_5_OUT<49>)
     FDE:D                     0.011          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_49
    ----------------------------------------
    Total                      1.381ns (0.117ns logic, 1.264ns route)
                                       (8.5% logic, 91.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100'
  Total number of paths / destination ports: 46 / 36
-------------------------------------------------------------------------
Offset:              1.462ns (Levels of Logic = 2)
  Source:            music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:       leds_r<3> (PAD)
  Source Clock:      clk_100 rising

  Data Path: music_player/codec_conditioner/new_frame_state/q_0 to leds_r<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.282   0.714  music_player/codec_conditioner/new_frame_state/q_0 (music_player/codec_conditioner/new_frame_state/q_0)
     LUT4:I1->O            3   0.053   0.413  music_player/codec_conditioner/Mmux_valid_sample131 (leds_r_0_OBUF)
     OBUF:I->O                 0.000          leds_r_0_OBUF (leds_r<0>)
    ----------------------------------------
    Total                      1.462ns (0.335ns logic, 1.127ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'adau1761_codec/codec_clock_gen/clkout0'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.352ns (Levels of Logic = 2)
  Source:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample (FF)
  Destination:       leds_r<3> (PAD)
  Source Clock:      adau1761_codec/codec_clock_gen/clkout0 rising

  Data Path: adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample to leds_r<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.282   0.604  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample (adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample)
     LUT4:I2->O            3   0.053   0.413  music_player/codec_conditioner/Mmux_valid_sample131 (leds_r_0_OBUF)
     OBUF:I->O                 0.000          leds_r_0_OBUF (leds_r<0>)
    ----------------------------------------
    Total                      1.352ns (0.335ns logic, 1.017ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.570ns (Levels of Logic = 1)
  Source:            btn_up (PAD)
  Destination:       adau1761_codec/codec_clock_gen/mmcm_adv_inst:RST (PAD)

  Data Path: btn_up to adau1761_codec/codec_clock_gen/mmcm_adv_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           118   0.000   0.570  btn_up_IBUF (btn_up_IBUF)
    MMCME2_ADV:RST             0.000          adau1761_codec/codec_clock_gen/mmcm_adv_inst
    ----------------------------------------
    Total                      0.570ns (0.000ns logic, 0.570ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock adau1761_codec/codec_clock_gen/clkout0
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
adau1761_codec/codec_clock_gen/clkout0|    4.885|         |         |         |
clk_100                               |    1.540|         |         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
adau1761_codec/codec_clock_gen/clkout0|    1.626|         |         |         |
clk_100                               |    4.503|         |         |         |
--------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 33.86 secs
 
--> 

Total memory usage is 329772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  344 (   0 filtered)
Number of infos    :   51 (   0 filtered)

