
flappy_bird_ffi3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e94  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000f1c8  08006044  08006044  00007044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801520c  0801520c  00017070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801520c  0801520c  0001620c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015214  08015214  00017070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015214  08015214  00016214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015218  08015218  00016218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0801521c  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00017070  2**0
                  CONTENTS
 10 .bss          000002b0  20000070  20000070  00017070  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000320  20000320  00017070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00017070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a714  00000000  00000000  000170a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000240e  00000000  00000000  000217b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000aa0  00000000  00000000  00023bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007cc  00000000  00000000  00024668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025140  00000000  00000000  00024e34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000df3e  00000000  00000000  00049f74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6360  00000000  00000000  00057eb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012e212  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000365c  00000000  00000000  0012e258  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  001318b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800602c 	.word	0x0800602c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	0800602c 	.word	0x0800602c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_dmul>:
 8000290:	b570      	push	{r4, r5, r6, lr}
 8000292:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000296:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800029a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800029e:	bf1d      	ittte	ne
 80002a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002a4:	ea94 0f0c 	teqne	r4, ip
 80002a8:	ea95 0f0c 	teqne	r5, ip
 80002ac:	f000 f8de 	bleq	800046c <__aeabi_dmul+0x1dc>
 80002b0:	442c      	add	r4, r5
 80002b2:	ea81 0603 	eor.w	r6, r1, r3
 80002b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002c2:	bf18      	it	ne
 80002c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002d0:	d038      	beq.n	8000344 <__aeabi_dmul+0xb4>
 80002d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002d6:	f04f 0500 	mov.w	r5, #0
 80002da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002e6:	f04f 0600 	mov.w	r6, #0
 80002ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ee:	f09c 0f00 	teq	ip, #0
 80002f2:	bf18      	it	ne
 80002f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000300:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000304:	d204      	bcs.n	8000310 <__aeabi_dmul+0x80>
 8000306:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800030a:	416d      	adcs	r5, r5
 800030c:	eb46 0606 	adc.w	r6, r6, r6
 8000310:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000314:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000318:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800031c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000320:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000324:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000328:	bf88      	it	hi
 800032a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800032e:	d81e      	bhi.n	800036e <__aeabi_dmul+0xde>
 8000330:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000348:	ea46 0101 	orr.w	r1, r6, r1
 800034c:	ea40 0002 	orr.w	r0, r0, r2
 8000350:	ea81 0103 	eor.w	r1, r1, r3
 8000354:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000358:	bfc2      	ittt	gt
 800035a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800035e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000362:	bd70      	popgt	{r4, r5, r6, pc}
 8000364:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000368:	f04f 0e00 	mov.w	lr, #0
 800036c:	3c01      	subs	r4, #1
 800036e:	f300 80ab 	bgt.w	80004c8 <__aeabi_dmul+0x238>
 8000372:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000376:	bfde      	ittt	le
 8000378:	2000      	movle	r0, #0
 800037a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800037e:	bd70      	pople	{r4, r5, r6, pc}
 8000380:	f1c4 0400 	rsb	r4, r4, #0
 8000384:	3c20      	subs	r4, #32
 8000386:	da35      	bge.n	80003f4 <__aeabi_dmul+0x164>
 8000388:	340c      	adds	r4, #12
 800038a:	dc1b      	bgt.n	80003c4 <__aeabi_dmul+0x134>
 800038c:	f104 0414 	add.w	r4, r4, #20
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f305 	lsl.w	r3, r0, r5
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea40 0002 	orr.w	r0, r0, r2
 80003a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b0:	fa21 f604 	lsr.w	r6, r1, r4
 80003b4:	eb42 0106 	adc.w	r1, r2, r6
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f1c4 040c 	rsb	r4, r4, #12
 80003c8:	f1c4 0520 	rsb	r5, r4, #32
 80003cc:	fa00 f304 	lsl.w	r3, r0, r4
 80003d0:	fa20 f005 	lsr.w	r0, r0, r5
 80003d4:	fa01 f204 	lsl.w	r2, r1, r4
 80003d8:	ea40 0002 	orr.w	r0, r0, r2
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 0520 	rsb	r5, r4, #32
 80003f8:	fa00 f205 	lsl.w	r2, r0, r5
 80003fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000400:	fa20 f304 	lsr.w	r3, r0, r4
 8000404:	fa01 f205 	lsl.w	r2, r1, r5
 8000408:	ea43 0302 	orr.w	r3, r3, r2
 800040c:	fa21 f004 	lsr.w	r0, r1, r4
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000414:	fa21 f204 	lsr.w	r2, r1, r4
 8000418:	ea20 0002 	bic.w	r0, r0, r2
 800041c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000424:	bf08      	it	eq
 8000426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f094 0f00 	teq	r4, #0
 8000430:	d10f      	bne.n	8000452 <__aeabi_dmul+0x1c2>
 8000432:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000436:	0040      	lsls	r0, r0, #1
 8000438:	eb41 0101 	adc.w	r1, r1, r1
 800043c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3c01      	subeq	r4, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1a6>
 8000446:	ea41 0106 	orr.w	r1, r1, r6
 800044a:	f095 0f00 	teq	r5, #0
 800044e:	bf18      	it	ne
 8000450:	4770      	bxne	lr
 8000452:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	eb43 0303 	adc.w	r3, r3, r3
 800045c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000460:	bf08      	it	eq
 8000462:	3d01      	subeq	r5, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1c6>
 8000466:	ea43 0306 	orr.w	r3, r3, r6
 800046a:	4770      	bx	lr
 800046c:	ea94 0f0c 	teq	r4, ip
 8000470:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000474:	bf18      	it	ne
 8000476:	ea95 0f0c 	teqne	r5, ip
 800047a:	d00c      	beq.n	8000496 <__aeabi_dmul+0x206>
 800047c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000480:	bf18      	it	ne
 8000482:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000486:	d1d1      	bne.n	800042c <__aeabi_dmul+0x19c>
 8000488:	ea81 0103 	eor.w	r1, r1, r3
 800048c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800049a:	bf06      	itte	eq
 800049c:	4610      	moveq	r0, r2
 800049e:	4619      	moveq	r1, r3
 80004a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a4:	d019      	beq.n	80004da <__aeabi_dmul+0x24a>
 80004a6:	ea94 0f0c 	teq	r4, ip
 80004aa:	d102      	bne.n	80004b2 <__aeabi_dmul+0x222>
 80004ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b0:	d113      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004b2:	ea95 0f0c 	teq	r5, ip
 80004b6:	d105      	bne.n	80004c4 <__aeabi_dmul+0x234>
 80004b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004bc:	bf1c      	itt	ne
 80004be:	4610      	movne	r0, r2
 80004c0:	4619      	movne	r1, r3
 80004c2:	d10a      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004c4:	ea81 0103 	eor.w	r1, r1, r3
 80004c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004e2:	bd70      	pop	{r4, r5, r6, pc}

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	@ 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__gedf2>:
 800085c:	f04f 3cff 	mov.w	ip, #4294967295
 8000860:	e006      	b.n	8000870 <__cmpdf2+0x4>
 8000862:	bf00      	nop

08000864 <__ledf2>:
 8000864:	f04f 0c01 	mov.w	ip, #1
 8000868:	e002      	b.n	8000870 <__cmpdf2+0x4>
 800086a:	bf00      	nop

0800086c <__cmpdf2>:
 800086c:	f04f 0c01 	mov.w	ip, #1
 8000870:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000874:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000878:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800087c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000880:	bf18      	it	ne
 8000882:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000886:	d01b      	beq.n	80008c0 <__cmpdf2+0x54>
 8000888:	b001      	add	sp, #4
 800088a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800088e:	bf0c      	ite	eq
 8000890:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000894:	ea91 0f03 	teqne	r1, r3
 8000898:	bf02      	ittt	eq
 800089a:	ea90 0f02 	teqeq	r0, r2
 800089e:	2000      	moveq	r0, #0
 80008a0:	4770      	bxeq	lr
 80008a2:	f110 0f00 	cmn.w	r0, #0
 80008a6:	ea91 0f03 	teq	r1, r3
 80008aa:	bf58      	it	pl
 80008ac:	4299      	cmppl	r1, r3
 80008ae:	bf08      	it	eq
 80008b0:	4290      	cmpeq	r0, r2
 80008b2:	bf2c      	ite	cs
 80008b4:	17d8      	asrcs	r0, r3, #31
 80008b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80008ba:	f040 0001 	orr.w	r0, r0, #1
 80008be:	4770      	bx	lr
 80008c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008c8:	d102      	bne.n	80008d0 <__cmpdf2+0x64>
 80008ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008ce:	d107      	bne.n	80008e0 <__cmpdf2+0x74>
 80008d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008d8:	d1d6      	bne.n	8000888 <__cmpdf2+0x1c>
 80008da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008de:	d0d3      	beq.n	8000888 <__cmpdf2+0x1c>
 80008e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop

080008e8 <__aeabi_cdrcmple>:
 80008e8:	4684      	mov	ip, r0
 80008ea:	4610      	mov	r0, r2
 80008ec:	4662      	mov	r2, ip
 80008ee:	468c      	mov	ip, r1
 80008f0:	4619      	mov	r1, r3
 80008f2:	4663      	mov	r3, ip
 80008f4:	e000      	b.n	80008f8 <__aeabi_cdcmpeq>
 80008f6:	bf00      	nop

080008f8 <__aeabi_cdcmpeq>:
 80008f8:	b501      	push	{r0, lr}
 80008fa:	f7ff ffb7 	bl	800086c <__cmpdf2>
 80008fe:	2800      	cmp	r0, #0
 8000900:	bf48      	it	mi
 8000902:	f110 0f00 	cmnmi.w	r0, #0
 8000906:	bd01      	pop	{r0, pc}

08000908 <__aeabi_dcmpeq>:
 8000908:	f84d ed08 	str.w	lr, [sp, #-8]!
 800090c:	f7ff fff4 	bl	80008f8 <__aeabi_cdcmpeq>
 8000910:	bf0c      	ite	eq
 8000912:	2001      	moveq	r0, #1
 8000914:	2000      	movne	r0, #0
 8000916:	f85d fb08 	ldr.w	pc, [sp], #8
 800091a:	bf00      	nop

0800091c <__aeabi_dcmplt>:
 800091c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000920:	f7ff ffea 	bl	80008f8 <__aeabi_cdcmpeq>
 8000924:	bf34      	ite	cc
 8000926:	2001      	movcc	r0, #1
 8000928:	2000      	movcs	r0, #0
 800092a:	f85d fb08 	ldr.w	pc, [sp], #8
 800092e:	bf00      	nop

08000930 <__aeabi_dcmple>:
 8000930:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000934:	f7ff ffe0 	bl	80008f8 <__aeabi_cdcmpeq>
 8000938:	bf94      	ite	ls
 800093a:	2001      	movls	r0, #1
 800093c:	2000      	movhi	r0, #0
 800093e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000942:	bf00      	nop

08000944 <__aeabi_dcmpge>:
 8000944:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000948:	f7ff ffce 	bl	80008e8 <__aeabi_cdrcmple>
 800094c:	bf94      	ite	ls
 800094e:	2001      	movls	r0, #1
 8000950:	2000      	movhi	r0, #0
 8000952:	f85d fb08 	ldr.w	pc, [sp], #8
 8000956:	bf00      	nop

08000958 <__aeabi_dcmpgt>:
 8000958:	f84d ed08 	str.w	lr, [sp, #-8]!
 800095c:	f7ff ffc4 	bl	80008e8 <__aeabi_cdrcmple>
 8000960:	bf34      	ite	cc
 8000962:	2001      	movcc	r0, #1
 8000964:	2000      	movcs	r0, #0
 8000966:	f85d fb08 	ldr.w	pc, [sp], #8
 800096a:	bf00      	nop

0800096c <__aeabi_d2iz>:
 800096c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000970:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000974:	d215      	bcs.n	80009a2 <__aeabi_d2iz+0x36>
 8000976:	d511      	bpl.n	800099c <__aeabi_d2iz+0x30>
 8000978:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800097c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000980:	d912      	bls.n	80009a8 <__aeabi_d2iz+0x3c>
 8000982:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000986:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800098a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800098e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000992:	fa23 f002 	lsr.w	r0, r3, r2
 8000996:	bf18      	it	ne
 8000998:	4240      	negne	r0, r0
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009a6:	d105      	bne.n	80009b4 <__aeabi_d2iz+0x48>
 80009a8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009ac:	bf08      	it	eq
 80009ae:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009b2:	4770      	bx	lr
 80009b4:	f04f 0000 	mov.w	r0, #0
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop

080009bc <__aeabi_uldivmod>:
 80009bc:	b953      	cbnz	r3, 80009d4 <__aeabi_uldivmod+0x18>
 80009be:	b94a      	cbnz	r2, 80009d4 <__aeabi_uldivmod+0x18>
 80009c0:	2900      	cmp	r1, #0
 80009c2:	bf08      	it	eq
 80009c4:	2800      	cmpeq	r0, #0
 80009c6:	bf1c      	itt	ne
 80009c8:	f04f 31ff 	movne.w	r1, #4294967295
 80009cc:	f04f 30ff 	movne.w	r0, #4294967295
 80009d0:	f000 b988 	b.w	8000ce4 <__aeabi_idiv0>
 80009d4:	f1ad 0c08 	sub.w	ip, sp, #8
 80009d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009dc:	f000 f806 	bl	80009ec <__udivmoddi4>
 80009e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009e8:	b004      	add	sp, #16
 80009ea:	4770      	bx	lr

080009ec <__udivmoddi4>:
 80009ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009f0:	9d08      	ldr	r5, [sp, #32]
 80009f2:	468e      	mov	lr, r1
 80009f4:	4604      	mov	r4, r0
 80009f6:	4688      	mov	r8, r1
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d14a      	bne.n	8000a92 <__udivmoddi4+0xa6>
 80009fc:	428a      	cmp	r2, r1
 80009fe:	4617      	mov	r7, r2
 8000a00:	d962      	bls.n	8000ac8 <__udivmoddi4+0xdc>
 8000a02:	fab2 f682 	clz	r6, r2
 8000a06:	b14e      	cbz	r6, 8000a1c <__udivmoddi4+0x30>
 8000a08:	f1c6 0320 	rsb	r3, r6, #32
 8000a0c:	fa01 f806 	lsl.w	r8, r1, r6
 8000a10:	fa20 f303 	lsr.w	r3, r0, r3
 8000a14:	40b7      	lsls	r7, r6
 8000a16:	ea43 0808 	orr.w	r8, r3, r8
 8000a1a:	40b4      	lsls	r4, r6
 8000a1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a20:	fa1f fc87 	uxth.w	ip, r7
 8000a24:	fbb8 f1fe 	udiv	r1, r8, lr
 8000a28:	0c23      	lsrs	r3, r4, #16
 8000a2a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000a2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a32:	fb01 f20c 	mul.w	r2, r1, ip
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d909      	bls.n	8000a4e <__udivmoddi4+0x62>
 8000a3a:	18fb      	adds	r3, r7, r3
 8000a3c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000a40:	f080 80ea 	bcs.w	8000c18 <__udivmoddi4+0x22c>
 8000a44:	429a      	cmp	r2, r3
 8000a46:	f240 80e7 	bls.w	8000c18 <__udivmoddi4+0x22c>
 8000a4a:	3902      	subs	r1, #2
 8000a4c:	443b      	add	r3, r7
 8000a4e:	1a9a      	subs	r2, r3, r2
 8000a50:	b2a3      	uxth	r3, r4
 8000a52:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a56:	fb0e 2210 	mls	r2, lr, r0, r2
 8000a5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a5e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a62:	459c      	cmp	ip, r3
 8000a64:	d909      	bls.n	8000a7a <__udivmoddi4+0x8e>
 8000a66:	18fb      	adds	r3, r7, r3
 8000a68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000a6c:	f080 80d6 	bcs.w	8000c1c <__udivmoddi4+0x230>
 8000a70:	459c      	cmp	ip, r3
 8000a72:	f240 80d3 	bls.w	8000c1c <__udivmoddi4+0x230>
 8000a76:	443b      	add	r3, r7
 8000a78:	3802      	subs	r0, #2
 8000a7a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a7e:	eba3 030c 	sub.w	r3, r3, ip
 8000a82:	2100      	movs	r1, #0
 8000a84:	b11d      	cbz	r5, 8000a8e <__udivmoddi4+0xa2>
 8000a86:	40f3      	lsrs	r3, r6
 8000a88:	2200      	movs	r2, #0
 8000a8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a92:	428b      	cmp	r3, r1
 8000a94:	d905      	bls.n	8000aa2 <__udivmoddi4+0xb6>
 8000a96:	b10d      	cbz	r5, 8000a9c <__udivmoddi4+0xb0>
 8000a98:	e9c5 0100 	strd	r0, r1, [r5]
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	4608      	mov	r0, r1
 8000aa0:	e7f5      	b.n	8000a8e <__udivmoddi4+0xa2>
 8000aa2:	fab3 f183 	clz	r1, r3
 8000aa6:	2900      	cmp	r1, #0
 8000aa8:	d146      	bne.n	8000b38 <__udivmoddi4+0x14c>
 8000aaa:	4573      	cmp	r3, lr
 8000aac:	d302      	bcc.n	8000ab4 <__udivmoddi4+0xc8>
 8000aae:	4282      	cmp	r2, r0
 8000ab0:	f200 8105 	bhi.w	8000cbe <__udivmoddi4+0x2d2>
 8000ab4:	1a84      	subs	r4, r0, r2
 8000ab6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000aba:	2001      	movs	r0, #1
 8000abc:	4690      	mov	r8, r2
 8000abe:	2d00      	cmp	r5, #0
 8000ac0:	d0e5      	beq.n	8000a8e <__udivmoddi4+0xa2>
 8000ac2:	e9c5 4800 	strd	r4, r8, [r5]
 8000ac6:	e7e2      	b.n	8000a8e <__udivmoddi4+0xa2>
 8000ac8:	2a00      	cmp	r2, #0
 8000aca:	f000 8090 	beq.w	8000bee <__udivmoddi4+0x202>
 8000ace:	fab2 f682 	clz	r6, r2
 8000ad2:	2e00      	cmp	r6, #0
 8000ad4:	f040 80a4 	bne.w	8000c20 <__udivmoddi4+0x234>
 8000ad8:	1a8a      	subs	r2, r1, r2
 8000ada:	0c03      	lsrs	r3, r0, #16
 8000adc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ae0:	b280      	uxth	r0, r0
 8000ae2:	b2bc      	uxth	r4, r7
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000aea:	fb0e 221c 	mls	r2, lr, ip, r2
 8000aee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000af2:	fb04 f20c 	mul.w	r2, r4, ip
 8000af6:	429a      	cmp	r2, r3
 8000af8:	d907      	bls.n	8000b0a <__udivmoddi4+0x11e>
 8000afa:	18fb      	adds	r3, r7, r3
 8000afc:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000b00:	d202      	bcs.n	8000b08 <__udivmoddi4+0x11c>
 8000b02:	429a      	cmp	r2, r3
 8000b04:	f200 80e0 	bhi.w	8000cc8 <__udivmoddi4+0x2dc>
 8000b08:	46c4      	mov	ip, r8
 8000b0a:	1a9b      	subs	r3, r3, r2
 8000b0c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b10:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b14:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b18:	fb02 f404 	mul.w	r4, r2, r4
 8000b1c:	429c      	cmp	r4, r3
 8000b1e:	d907      	bls.n	8000b30 <__udivmoddi4+0x144>
 8000b20:	18fb      	adds	r3, r7, r3
 8000b22:	f102 30ff 	add.w	r0, r2, #4294967295
 8000b26:	d202      	bcs.n	8000b2e <__udivmoddi4+0x142>
 8000b28:	429c      	cmp	r4, r3
 8000b2a:	f200 80ca 	bhi.w	8000cc2 <__udivmoddi4+0x2d6>
 8000b2e:	4602      	mov	r2, r0
 8000b30:	1b1b      	subs	r3, r3, r4
 8000b32:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000b36:	e7a5      	b.n	8000a84 <__udivmoddi4+0x98>
 8000b38:	f1c1 0620 	rsb	r6, r1, #32
 8000b3c:	408b      	lsls	r3, r1
 8000b3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000b42:	431f      	orrs	r7, r3
 8000b44:	fa0e f401 	lsl.w	r4, lr, r1
 8000b48:	fa20 f306 	lsr.w	r3, r0, r6
 8000b4c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000b50:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000b54:	4323      	orrs	r3, r4
 8000b56:	fa00 f801 	lsl.w	r8, r0, r1
 8000b5a:	fa1f fc87 	uxth.w	ip, r7
 8000b5e:	fbbe f0f9 	udiv	r0, lr, r9
 8000b62:	0c1c      	lsrs	r4, r3, #16
 8000b64:	fb09 ee10 	mls	lr, r9, r0, lr
 8000b68:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000b6c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000b70:	45a6      	cmp	lr, r4
 8000b72:	fa02 f201 	lsl.w	r2, r2, r1
 8000b76:	d909      	bls.n	8000b8c <__udivmoddi4+0x1a0>
 8000b78:	193c      	adds	r4, r7, r4
 8000b7a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000b7e:	f080 809c 	bcs.w	8000cba <__udivmoddi4+0x2ce>
 8000b82:	45a6      	cmp	lr, r4
 8000b84:	f240 8099 	bls.w	8000cba <__udivmoddi4+0x2ce>
 8000b88:	3802      	subs	r0, #2
 8000b8a:	443c      	add	r4, r7
 8000b8c:	eba4 040e 	sub.w	r4, r4, lr
 8000b90:	fa1f fe83 	uxth.w	lr, r3
 8000b94:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b98:	fb09 4413 	mls	r4, r9, r3, r4
 8000b9c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ba0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ba4:	45a4      	cmp	ip, r4
 8000ba6:	d908      	bls.n	8000bba <__udivmoddi4+0x1ce>
 8000ba8:	193c      	adds	r4, r7, r4
 8000baa:	f103 3eff 	add.w	lr, r3, #4294967295
 8000bae:	f080 8082 	bcs.w	8000cb6 <__udivmoddi4+0x2ca>
 8000bb2:	45a4      	cmp	ip, r4
 8000bb4:	d97f      	bls.n	8000cb6 <__udivmoddi4+0x2ca>
 8000bb6:	3b02      	subs	r3, #2
 8000bb8:	443c      	add	r4, r7
 8000bba:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000bbe:	eba4 040c 	sub.w	r4, r4, ip
 8000bc2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000bc6:	4564      	cmp	r4, ip
 8000bc8:	4673      	mov	r3, lr
 8000bca:	46e1      	mov	r9, ip
 8000bcc:	d362      	bcc.n	8000c94 <__udivmoddi4+0x2a8>
 8000bce:	d05f      	beq.n	8000c90 <__udivmoddi4+0x2a4>
 8000bd0:	b15d      	cbz	r5, 8000bea <__udivmoddi4+0x1fe>
 8000bd2:	ebb8 0203 	subs.w	r2, r8, r3
 8000bd6:	eb64 0409 	sbc.w	r4, r4, r9
 8000bda:	fa04 f606 	lsl.w	r6, r4, r6
 8000bde:	fa22 f301 	lsr.w	r3, r2, r1
 8000be2:	431e      	orrs	r6, r3
 8000be4:	40cc      	lsrs	r4, r1
 8000be6:	e9c5 6400 	strd	r6, r4, [r5]
 8000bea:	2100      	movs	r1, #0
 8000bec:	e74f      	b.n	8000a8e <__udivmoddi4+0xa2>
 8000bee:	fbb1 fcf2 	udiv	ip, r1, r2
 8000bf2:	0c01      	lsrs	r1, r0, #16
 8000bf4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000bf8:	b280      	uxth	r0, r0
 8000bfa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000bfe:	463b      	mov	r3, r7
 8000c00:	4638      	mov	r0, r7
 8000c02:	463c      	mov	r4, r7
 8000c04:	46b8      	mov	r8, r7
 8000c06:	46be      	mov	lr, r7
 8000c08:	2620      	movs	r6, #32
 8000c0a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c0e:	eba2 0208 	sub.w	r2, r2, r8
 8000c12:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c16:	e766      	b.n	8000ae6 <__udivmoddi4+0xfa>
 8000c18:	4601      	mov	r1, r0
 8000c1a:	e718      	b.n	8000a4e <__udivmoddi4+0x62>
 8000c1c:	4610      	mov	r0, r2
 8000c1e:	e72c      	b.n	8000a7a <__udivmoddi4+0x8e>
 8000c20:	f1c6 0220 	rsb	r2, r6, #32
 8000c24:	fa2e f302 	lsr.w	r3, lr, r2
 8000c28:	40b7      	lsls	r7, r6
 8000c2a:	40b1      	lsls	r1, r6
 8000c2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000c30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c34:	430a      	orrs	r2, r1
 8000c36:	fbb3 f8fe 	udiv	r8, r3, lr
 8000c3a:	b2bc      	uxth	r4, r7
 8000c3c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000c40:	0c11      	lsrs	r1, r2, #16
 8000c42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c46:	fb08 f904 	mul.w	r9, r8, r4
 8000c4a:	40b0      	lsls	r0, r6
 8000c4c:	4589      	cmp	r9, r1
 8000c4e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000c52:	b280      	uxth	r0, r0
 8000c54:	d93e      	bls.n	8000cd4 <__udivmoddi4+0x2e8>
 8000c56:	1879      	adds	r1, r7, r1
 8000c58:	f108 3cff 	add.w	ip, r8, #4294967295
 8000c5c:	d201      	bcs.n	8000c62 <__udivmoddi4+0x276>
 8000c5e:	4589      	cmp	r9, r1
 8000c60:	d81f      	bhi.n	8000ca2 <__udivmoddi4+0x2b6>
 8000c62:	eba1 0109 	sub.w	r1, r1, r9
 8000c66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c6a:	fb09 f804 	mul.w	r8, r9, r4
 8000c6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c72:	b292      	uxth	r2, r2
 8000c74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c78:	4542      	cmp	r2, r8
 8000c7a:	d229      	bcs.n	8000cd0 <__udivmoddi4+0x2e4>
 8000c7c:	18ba      	adds	r2, r7, r2
 8000c7e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c82:	d2c4      	bcs.n	8000c0e <__udivmoddi4+0x222>
 8000c84:	4542      	cmp	r2, r8
 8000c86:	d2c2      	bcs.n	8000c0e <__udivmoddi4+0x222>
 8000c88:	f1a9 0102 	sub.w	r1, r9, #2
 8000c8c:	443a      	add	r2, r7
 8000c8e:	e7be      	b.n	8000c0e <__udivmoddi4+0x222>
 8000c90:	45f0      	cmp	r8, lr
 8000c92:	d29d      	bcs.n	8000bd0 <__udivmoddi4+0x1e4>
 8000c94:	ebbe 0302 	subs.w	r3, lr, r2
 8000c98:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c9c:	3801      	subs	r0, #1
 8000c9e:	46e1      	mov	r9, ip
 8000ca0:	e796      	b.n	8000bd0 <__udivmoddi4+0x1e4>
 8000ca2:	eba7 0909 	sub.w	r9, r7, r9
 8000ca6:	4449      	add	r1, r9
 8000ca8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000cac:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cb0:	fb09 f804 	mul.w	r8, r9, r4
 8000cb4:	e7db      	b.n	8000c6e <__udivmoddi4+0x282>
 8000cb6:	4673      	mov	r3, lr
 8000cb8:	e77f      	b.n	8000bba <__udivmoddi4+0x1ce>
 8000cba:	4650      	mov	r0, sl
 8000cbc:	e766      	b.n	8000b8c <__udivmoddi4+0x1a0>
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e6fd      	b.n	8000abe <__udivmoddi4+0xd2>
 8000cc2:	443b      	add	r3, r7
 8000cc4:	3a02      	subs	r2, #2
 8000cc6:	e733      	b.n	8000b30 <__udivmoddi4+0x144>
 8000cc8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ccc:	443b      	add	r3, r7
 8000cce:	e71c      	b.n	8000b0a <__udivmoddi4+0x11e>
 8000cd0:	4649      	mov	r1, r9
 8000cd2:	e79c      	b.n	8000c0e <__udivmoddi4+0x222>
 8000cd4:	eba1 0109 	sub.w	r1, r1, r9
 8000cd8:	46c4      	mov	ip, r8
 8000cda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cde:	fb09 f804 	mul.w	r8, r9, r4
 8000ce2:	e7c4      	b.n	8000c6e <__udivmoddi4+0x282>

08000ce4 <__aeabi_idiv0>:
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <bsp_lcd_set_background>:

/**
  * @brief  Set the background color on the LCD.
  * @retval None
  */
void bsp_lcd_set_background() {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af02      	add	r7, sp, #8
  ili9341_fill_rect(0,(BSP_LCD_BACKGROUND_WIDTH),0,(BSP_LCD_BACKGROUND_HEIGHT), BACKGROUND);
 8000cee:	f649 735e 	movw	r3, #40798	@ 0x9f5e
 8000cf2:	9300      	str	r3, [sp, #0]
 8000cf4:	23f0      	movs	r3, #240	@ 0xf0
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000cfc:	2000      	movs	r0, #0
 8000cfe:	f000 fc1f 	bl	8001540 <ili9341_fill_rect>
}
 8000d02:	bf00      	nop
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}

08000d08 <display_bush>:

/**
  * @brief  Display bush images on the LCD.
  * @retval None
  */
void display_bush() {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af02      	add	r7, sp, #8
  ili9341_draw_image(0, 60, 210, 30, (uint16_t *)bush);
 8000d0e:	4b1a      	ldr	r3, [pc, #104]	@ (8000d78 <display_bush+0x70>)
 8000d10:	9300      	str	r3, [sp, #0]
 8000d12:	231e      	movs	r3, #30
 8000d14:	22d2      	movs	r2, #210	@ 0xd2
 8000d16:	213c      	movs	r1, #60	@ 0x3c
 8000d18:	2000      	movs	r0, #0
 8000d1a:	f000 fc9d 	bl	8001658 <ili9341_draw_image>
  ili9341_draw_image(60,60, 210, 30, (uint16_t *)bush);
 8000d1e:	4b16      	ldr	r3, [pc, #88]	@ (8000d78 <display_bush+0x70>)
 8000d20:	9300      	str	r3, [sp, #0]
 8000d22:	231e      	movs	r3, #30
 8000d24:	22d2      	movs	r2, #210	@ 0xd2
 8000d26:	213c      	movs	r1, #60	@ 0x3c
 8000d28:	203c      	movs	r0, #60	@ 0x3c
 8000d2a:	f000 fc95 	bl	8001658 <ili9341_draw_image>
  ili9341_draw_image(120, 60, 210, 30, (uint16_t *)bush);
 8000d2e:	4b12      	ldr	r3, [pc, #72]	@ (8000d78 <display_bush+0x70>)
 8000d30:	9300      	str	r3, [sp, #0]
 8000d32:	231e      	movs	r3, #30
 8000d34:	22d2      	movs	r2, #210	@ 0xd2
 8000d36:	213c      	movs	r1, #60	@ 0x3c
 8000d38:	2078      	movs	r0, #120	@ 0x78
 8000d3a:	f000 fc8d 	bl	8001658 <ili9341_draw_image>
  ili9341_draw_image(180, 60, 210, 30, (uint16_t *)bush);
 8000d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d78 <display_bush+0x70>)
 8000d40:	9300      	str	r3, [sp, #0]
 8000d42:	231e      	movs	r3, #30
 8000d44:	22d2      	movs	r2, #210	@ 0xd2
 8000d46:	213c      	movs	r1, #60	@ 0x3c
 8000d48:	20b4      	movs	r0, #180	@ 0xb4
 8000d4a:	f000 fc85 	bl	8001658 <ili9341_draw_image>
  ili9341_draw_image(240, 60, 210, 30, (uint16_t *)bush);
 8000d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d78 <display_bush+0x70>)
 8000d50:	9300      	str	r3, [sp, #0]
 8000d52:	231e      	movs	r3, #30
 8000d54:	22d2      	movs	r2, #210	@ 0xd2
 8000d56:	213c      	movs	r1, #60	@ 0x3c
 8000d58:	20f0      	movs	r0, #240	@ 0xf0
 8000d5a:	f000 fc7d 	bl	8001658 <ili9341_draw_image>
  ili9341_draw_image(260, 60, 210, 30, (uint16_t *)bush);
 8000d5e:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <display_bush+0x70>)
 8000d60:	9300      	str	r3, [sp, #0]
 8000d62:	231e      	movs	r3, #30
 8000d64:	22d2      	movs	r2, #210	@ 0xd2
 8000d66:	213c      	movs	r1, #60	@ 0x3c
 8000d68:	f44f 7082 	mov.w	r0, #260	@ 0x104
 8000d6c:	f000 fc74 	bl	8001658 <ili9341_draw_image>

}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	080060b8 	.word	0x080060b8

08000d7c <flappy_game_set_back_ground>:

/**
  * @brief  Set the background and display bush images for the Flappy Bird game.
  * @retval None
  */
void flappy_game_set_back_ground() {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
	bsp_lcd_set_background();
 8000d80:	f7ff ffb2 	bl	8000ce8 <bsp_lcd_set_background>
	score_card_background();
 8000d84:	f001 f920 	bl	8001fc8 <score_card_background>
  display_bush();
 8000d88:	f7ff ffbe 	bl	8000d08 <display_bush>
}
 8000d8c:	bf00      	nop
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <fill_countdown_trace>:

/**
  * @brief  Fill the countdown trace area with the background color.
  * @retval None
  */
void fill_countdown_trace() {
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af02      	add	r7, sp, #8
  ili9341_fill_rect(0,240,107,26, BACKGROUND);
 8000d96:	f649 735e 	movw	r3, #40798	@ 0x9f5e
 8000d9a:	9300      	str	r3, [sp, #0]
 8000d9c:	231a      	movs	r3, #26
 8000d9e:	226b      	movs	r2, #107	@ 0x6b
 8000da0:	21f0      	movs	r1, #240	@ 0xf0
 8000da2:	2000      	movs	r0, #0
 8000da4:	f000 fbcc 	bl	8001540 <ili9341_fill_rect>
  ili9341_fill_rect(116,16,140,26, BACKGROUND);
 8000da8:	f649 735e 	movw	r3, #40798	@ 0x9f5e
 8000dac:	9300      	str	r3, [sp, #0]
 8000dae:	231a      	movs	r3, #26
 8000db0:	228c      	movs	r2, #140	@ 0x8c
 8000db2:	2110      	movs	r1, #16
 8000db4:	2074      	movs	r0, #116	@ 0x74
 8000db6:	f000 fbc3 	bl	8001540 <ili9341_fill_rect>
}
 8000dba:	bf00      	nop
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <set_gameover_background>:

/**
  * @brief  Fill the game over trace area with the background color.
  * @retval None
  */
void set_gameover_background() {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af02      	add	r7, sp, #8
  ili9341_fill_rect(0, 320, 30, 180, BACKGROUND);
 8000dc6:	f649 735e 	movw	r3, #40798	@ 0x9f5e
 8000dca:	9300      	str	r3, [sp, #0]
 8000dcc:	23b4      	movs	r3, #180	@ 0xb4
 8000dce:	221e      	movs	r2, #30
 8000dd0:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	f000 fbb3 	bl	8001540 <ili9341_fill_rect>
}
 8000dda:	bf00      	nop
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}

08000de0 <display_game_title>:

/**
  * @brief  Display the game title on the LCD.
  * @retval None
  */
void display_game_title() {
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af02      	add	r7, sp, #8
  ili9341_draw_image(80, 160, 40, 80, (uint16_t *)Flappy_font);
 8000de6:	4b05      	ldr	r3, [pc, #20]	@ (8000dfc <display_game_title+0x1c>)
 8000de8:	9300      	str	r3, [sp, #0]
 8000dea:	2350      	movs	r3, #80	@ 0x50
 8000dec:	2228      	movs	r2, #40	@ 0x28
 8000dee:	21a0      	movs	r1, #160	@ 0xa0
 8000df0:	2050      	movs	r0, #80	@ 0x50
 8000df2:	f000 fc31 	bl	8001658 <ili9341_draw_image>
}
 8000df6:	bf00      	nop
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	08006ec8 	.word	0x08006ec8

08000e00 <display_game_over>:

/**
  * @brief  Display the game title on the LCD.
  * @retval None
  */
void display_game_over() {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af02      	add	r7, sp, #8
  score_card_background();
 8000e06:	f001 f8df 	bl	8001fc8 <score_card_background>
  ili9341_draw_image(80, 160, 40,80, (uint16_t *)game_over);
 8000e0a:	4b05      	ldr	r3, [pc, #20]	@ (8000e20 <display_game_over+0x20>)
 8000e0c:	9300      	str	r3, [sp, #0]
 8000e0e:	2350      	movs	r3, #80	@ 0x50
 8000e10:	2228      	movs	r2, #40	@ 0x28
 8000e12:	21a0      	movs	r1, #160	@ 0xa0
 8000e14:	2050      	movs	r0, #80	@ 0x50
 8000e16:	f000 fc1f 	bl	8001658 <ili9341_draw_image>
}
 8000e1a:	bf00      	nop
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	0800d2c8 	.word	0x0800d2c8

08000e24 <I3G4250D_Write>:
#include "i3g4250d.h"
#include <math.h>

//SPI_HandleTypeDef I3G4250D_SPI;

static void I3G4250D_Write(uint8_t reg, uint8_t data) {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	460a      	mov	r2, r1
 8000e2e:	71fb      	strb	r3, [r7, #7]
 8000e30:	4613      	mov	r3, r2
 8000e32:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(I3G4250D_CS_PORT, I3G4250D_CS_PIN, GPIO_PIN_RESET);
 8000e34:	2200      	movs	r2, #0
 8000e36:	2110      	movs	r1, #16
 8000e38:	480b      	ldr	r0, [pc, #44]	@ (8000e68 <I3G4250D_Write+0x44>)
 8000e3a:	f002 f85f 	bl	8002efc <HAL_GPIO_WritePin>
    uint8_t buf[2] = { reg, data };
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	733b      	strb	r3, [r7, #12]
 8000e42:	79bb      	ldrb	r3, [r7, #6]
 8000e44:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(&I3G4250D_SPI, buf, 2, HAL_MAX_DELAY);
 8000e46:	f107 010c 	add.w	r1, r7, #12
 8000e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4e:	2202      	movs	r2, #2
 8000e50:	4806      	ldr	r0, [pc, #24]	@ (8000e6c <I3G4250D_Write+0x48>)
 8000e52:	f003 f968 	bl	8004126 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(I3G4250D_CS_PORT, I3G4250D_CS_PIN, GPIO_PIN_SET);
 8000e56:	2201      	movs	r2, #1
 8000e58:	2110      	movs	r1, #16
 8000e5a:	4803      	ldr	r0, [pc, #12]	@ (8000e68 <I3G4250D_Write+0x44>)
 8000e5c:	f002 f84e 	bl	8002efc <HAL_GPIO_WritePin>
}
 8000e60:	bf00      	nop
 8000e62:	3710      	adds	r7, #16
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40020000 	.word	0x40020000
 8000e6c:	20000134 	.word	0x20000134

08000e70 <I3G4250D_Read>:

static void I3G4250D_Read(uint8_t reg, uint8_t *data, uint8_t len) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4603      	mov	r3, r0
 8000e78:	6039      	str	r1, [r7, #0]
 8000e7a:	71fb      	strb	r3, [r7, #7]
 8000e7c:	4613      	mov	r3, r2
 8000e7e:	71bb      	strb	r3, [r7, #6]
    reg |= 0x80; // Set MSB for read
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	71fb      	strb	r3, [r7, #7]
    if (len > 1) reg |= 0x40; // Set auto-increment
 8000e8a:	79bb      	ldrb	r3, [r7, #6]
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d904      	bls.n	8000e9a <I3G4250D_Read+0x2a>
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	71fb      	strb	r3, [r7, #7]

    HAL_GPIO_WritePin(I3G4250D_CS_PORT, I3G4250D_CS_PIN, GPIO_PIN_RESET);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2110      	movs	r1, #16
 8000e9e:	480d      	ldr	r0, [pc, #52]	@ (8000ed4 <I3G4250D_Read+0x64>)
 8000ea0:	f002 f82c 	bl	8002efc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&I3G4250D_SPI, &reg, 1, HAL_MAX_DELAY);
 8000ea4:	1df9      	adds	r1, r7, #7
 8000ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eaa:	2201      	movs	r2, #1
 8000eac:	480a      	ldr	r0, [pc, #40]	@ (8000ed8 <I3G4250D_Read+0x68>)
 8000eae:	f003 f93a 	bl	8004126 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&I3G4250D_SPI, data, len, HAL_MAX_DELAY);
 8000eb2:	79bb      	ldrb	r3, [r7, #6]
 8000eb4:	b29a      	uxth	r2, r3
 8000eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eba:	6839      	ldr	r1, [r7, #0]
 8000ebc:	4806      	ldr	r0, [pc, #24]	@ (8000ed8 <I3G4250D_Read+0x68>)
 8000ebe:	f003 fa76 	bl	80043ae <HAL_SPI_Receive>
    HAL_GPIO_WritePin(I3G4250D_CS_PORT, I3G4250D_CS_PIN, GPIO_PIN_SET);
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	2110      	movs	r1, #16
 8000ec6:	4803      	ldr	r0, [pc, #12]	@ (8000ed4 <I3G4250D_Read+0x64>)
 8000ec8:	f002 f818 	bl	8002efc <HAL_GPIO_WritePin>
}
 8000ecc:	bf00      	nop
 8000ece:	3708      	adds	r7, #8
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40020000 	.word	0x40020000
 8000ed8:	20000134 	.word	0x20000134

08000edc <I3G4250D_Init>:

void I3G4250D_Init(void) {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(I3G4250D_CS_PORT, I3G4250D_CS_PIN, GPIO_PIN_SET);
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	2110      	movs	r1, #16
 8000ee4:	4807      	ldr	r0, [pc, #28]	@ (8000f04 <I3G4250D_Init+0x28>)
 8000ee6:	f002 f809 	bl	8002efc <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8000eea:	2064      	movs	r0, #100	@ 0x64
 8000eec:	f001 fd50 	bl	8002990 <HAL_Delay>

    // Power up, enable XYZ, 100 Hz
    I3G4250D_Write(I3G4250D_CTRL_REG1, 0x0F);
 8000ef0:	210f      	movs	r1, #15
 8000ef2:	2020      	movs	r0, #32
 8000ef4:	f7ff ff96 	bl	8000e24 <I3G4250D_Write>

    // Full scale 500 dps
    I3G4250D_Write(I3G4250D_CTRL_REG4, 0x10);
 8000ef8:	2110      	movs	r1, #16
 8000efa:	2023      	movs	r0, #35	@ 0x23
 8000efc:	f7ff ff92 	bl	8000e24 <I3G4250D_Write>
}
 8000f00:	bf00      	nop
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	40020000 	.word	0x40020000

08000f08 <I3G4250D_ReadID>:

uint8_t I3G4250D_ReadID(void) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
    uint8_t id;
    I3G4250D_Read(I3G4250D_WHO_AM_I, &id, 1);
 8000f0e:	1dfb      	adds	r3, r7, #7
 8000f10:	2201      	movs	r2, #1
 8000f12:	4619      	mov	r1, r3
 8000f14:	200f      	movs	r0, #15
 8000f16:	f7ff ffab 	bl	8000e70 <I3G4250D_Read>
    return id;
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <I3G4250D_ReadGyro>:

void I3G4250D_ReadGyro(float *x, float *y, float *z) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b088      	sub	sp, #32
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
    uint8_t raw[6];
    int16_t raw_x, raw_y, raw_z;
    float sensitivity = 17.50f; // 17.50 mdps/digit for 500 dps full scale
 8000f30:	4b2b      	ldr	r3, [pc, #172]	@ (8000fe0 <I3G4250D_ReadGyro+0xbc>)
 8000f32:	61fb      	str	r3, [r7, #28]

    I3G4250D_Read(I3G4250D_OUT_X_L, raw, 6);
 8000f34:	f107 0310 	add.w	r3, r7, #16
 8000f38:	2206      	movs	r2, #6
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	2028      	movs	r0, #40	@ 0x28
 8000f3e:	f7ff ff97 	bl	8000e70 <I3G4250D_Read>

    raw_x = (int16_t)(raw[1] << 8 | raw[0]);
 8000f42:	7c7b      	ldrb	r3, [r7, #17]
 8000f44:	b21b      	sxth	r3, r3
 8000f46:	021b      	lsls	r3, r3, #8
 8000f48:	b21a      	sxth	r2, r3
 8000f4a:	7c3b      	ldrb	r3, [r7, #16]
 8000f4c:	b21b      	sxth	r3, r3
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	837b      	strh	r3, [r7, #26]
    raw_y = (int16_t)(raw[3] << 8 | raw[2]);
 8000f52:	7cfb      	ldrb	r3, [r7, #19]
 8000f54:	b21b      	sxth	r3, r3
 8000f56:	021b      	lsls	r3, r3, #8
 8000f58:	b21a      	sxth	r2, r3
 8000f5a:	7cbb      	ldrb	r3, [r7, #18]
 8000f5c:	b21b      	sxth	r3, r3
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	833b      	strh	r3, [r7, #24]
    raw_z = (int16_t)(raw[5] << 8 | raw[4]);
 8000f62:	7d7b      	ldrb	r3, [r7, #21]
 8000f64:	b21b      	sxth	r3, r3
 8000f66:	021b      	lsls	r3, r3, #8
 8000f68:	b21a      	sxth	r2, r3
 8000f6a:	7d3b      	ldrb	r3, [r7, #20]
 8000f6c:	b21b      	sxth	r3, r3
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	82fb      	strh	r3, [r7, #22]

    *x = raw_x * sensitivity / 1000.0f;
 8000f72:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000f76:	ee07 3a90 	vmov	s15, r3
 8000f7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f7e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f86:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8000fe4 <I3G4250D_ReadGyro+0xc0>
 8000f8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	edc3 7a00 	vstr	s15, [r3]
    *y = raw_y * sensitivity / 1000.0f;
 8000f94:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000f98:	ee07 3a90 	vmov	s15, r3
 8000f9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fa0:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fa4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fa8:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8000fe4 <I3G4250D_ReadGyro+0xc0>
 8000fac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	edc3 7a00 	vstr	s15, [r3]
    *z = raw_z * sensitivity / 1000.0f;
 8000fb6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000fba:	ee07 3a90 	vmov	s15, r3
 8000fbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fc2:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fca:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8000fe4 <I3G4250D_ReadGyro+0xc0>
 8000fce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	edc3 7a00 	vstr	s15, [r3]
}
 8000fd8:	bf00      	nop
 8000fda:	3720      	adds	r7, #32
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	418c0000 	.word	0x418c0000
 8000fe4:	447a0000 	.word	0x447a0000

08000fe8 <ili9341_write_cmd>:
/**
  * @brief  Sends a command to the ILI9341 LCD display.
  * @param  cmd: The command byte to be sent to the display.
  * @retval None
  */
static void ili9341_write_cmd(uint8_t cmd) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
    ILI9341_CS_LOW;
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2104      	movs	r1, #4
 8000ff6:	480c      	ldr	r0, [pc, #48]	@ (8001028 <ili9341_write_cmd+0x40>)
 8000ff8:	f001 ff80 	bl	8002efc <HAL_GPIO_WritePin>
    ILI9341_DC_CMD;
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001002:	480a      	ldr	r0, [pc, #40]	@ (800102c <ili9341_write_cmd+0x44>)
 8001004:	f001 ff7a 	bl	8002efc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi5, &cmd, 1, HAL_MAX_DELAY);
 8001008:	1df9      	adds	r1, r7, #7
 800100a:	f04f 33ff 	mov.w	r3, #4294967295
 800100e:	2201      	movs	r2, #1
 8001010:	4807      	ldr	r0, [pc, #28]	@ (8001030 <ili9341_write_cmd+0x48>)
 8001012:	f003 f888 	bl	8004126 <HAL_SPI_Transmit>
    ILI9341_CS_HIGH;
 8001016:	2201      	movs	r2, #1
 8001018:	2104      	movs	r1, #4
 800101a:	4803      	ldr	r0, [pc, #12]	@ (8001028 <ili9341_write_cmd+0x40>)
 800101c:	f001 ff6e 	bl	8002efc <HAL_GPIO_WritePin>
}
 8001020:	bf00      	nop
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	40020800 	.word	0x40020800
 800102c:	40020c00 	.word	0x40020c00
 8001030:	20000134 	.word	0x20000134

08001034 <ili9341_write_data>:
  * @brief  Sends a buffer of data to the ILI9341 LCD display.
  * @param  buff: Pointer to the buffer containing the data to be sent.
  * @param  buff_size: Size of the buffer.
  * @retval None
  */
static void ili9341_write_data(uint8_t* buff, uint32_t buff_size) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	6039      	str	r1, [r7, #0]
    ILI9341_CS_LOW;
 800103e:	2200      	movs	r2, #0
 8001040:	2104      	movs	r1, #4
 8001042:	480d      	ldr	r0, [pc, #52]	@ (8001078 <ili9341_write_data+0x44>)
 8001044:	f001 ff5a 	bl	8002efc <HAL_GPIO_WritePin>
    ILI9341_DC_DATA;
 8001048:	2201      	movs	r2, #1
 800104a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800104e:	480b      	ldr	r0, [pc, #44]	@ (800107c <ili9341_write_data+0x48>)
 8001050:	f001 ff54 	bl	8002efc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi5, buff, buff_size, HAL_MAX_DELAY);
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	b29a      	uxth	r2, r3
 8001058:	f04f 33ff 	mov.w	r3, #4294967295
 800105c:	6879      	ldr	r1, [r7, #4]
 800105e:	4808      	ldr	r0, [pc, #32]	@ (8001080 <ili9341_write_data+0x4c>)
 8001060:	f003 f861 	bl	8004126 <HAL_SPI_Transmit>
    ILI9341_CS_HIGH;
 8001064:	2201      	movs	r2, #1
 8001066:	2104      	movs	r1, #4
 8001068:	4803      	ldr	r0, [pc, #12]	@ (8001078 <ili9341_write_data+0x44>)
 800106a:	f001 ff47 	bl	8002efc <HAL_GPIO_WritePin>
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40020800 	.word	0x40020800
 800107c:	40020c00 	.word	0x40020c00
 8001080:	20000134 	.word	0x20000134

08001084 <ili9341_hw_reset>:
/**
  * @brief  Hardware reset for ILI9341 LCD
  * @param  None
  * @retval None
  */
static void ili9341_hw_reset(void) {
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
    ILI9341_RST_HIGH;
 8001088:	2201      	movs	r2, #1
 800108a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800108e:	480d      	ldr	r0, [pc, #52]	@ (80010c4 <ili9341_hw_reset+0x40>)
 8001090:	f001 ff34 	bl	8002efc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001094:	200a      	movs	r0, #10
 8001096:	f001 fc7b 	bl	8002990 <HAL_Delay>
    ILI9341_RST_LOW;
 800109a:	2200      	movs	r2, #0
 800109c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010a0:	4808      	ldr	r0, [pc, #32]	@ (80010c4 <ili9341_hw_reset+0x40>)
 80010a2:	f001 ff2b 	bl	8002efc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80010a6:	200a      	movs	r0, #10
 80010a8:	f001 fc72 	bl	8002990 <HAL_Delay>
    ILI9341_RST_HIGH;
 80010ac:	2201      	movs	r2, #1
 80010ae:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010b2:	4804      	ldr	r0, [pc, #16]	@ (80010c4 <ili9341_hw_reset+0x40>)
 80010b4:	f001 ff22 	bl	8002efc <HAL_GPIO_WritePin>
    HAL_Delay(120); // ILI9341 requires longer reset recovery time
 80010b8:	2078      	movs	r0, #120	@ 0x78
 80010ba:	f001 fc69 	bl	8002990 <HAL_Delay>
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40021800 	.word	0x40021800

080010c8 <ili9341_set_address_window>:
  * @param  x1: End column address.
  * @param  y0: Start row address.
  * @param  y1: End row address.
  * @retval None
  */
void ili9341_set_address_window(uint16_t x0, uint16_t x1, uint16_t y0, uint16_t y1) {
 80010c8:	b590      	push	{r4, r7, lr}
 80010ca:	b085      	sub	sp, #20
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4604      	mov	r4, r0
 80010d0:	4608      	mov	r0, r1
 80010d2:	4611      	mov	r1, r2
 80010d4:	461a      	mov	r2, r3
 80010d6:	4623      	mov	r3, r4
 80010d8:	80fb      	strh	r3, [r7, #6]
 80010da:	4603      	mov	r3, r0
 80010dc:	80bb      	strh	r3, [r7, #4]
 80010de:	460b      	mov	r3, r1
 80010e0:	807b      	strh	r3, [r7, #2]
 80010e2:	4613      	mov	r3, r2
 80010e4:	803b      	strh	r3, [r7, #0]
    uint8_t data[4];

    // Set column address
    ili9341_write_cmd(ILI9341_CASET);
 80010e6:	202a      	movs	r0, #42	@ 0x2a
 80010e8:	f7ff ff7e 	bl	8000fe8 <ili9341_write_cmd>
    data[0] = x0 >> 8;
 80010ec:	88fb      	ldrh	r3, [r7, #6]
 80010ee:	0a1b      	lsrs	r3, r3, #8
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	733b      	strb	r3, [r7, #12]
    data[1] = x0 & 0xFF;
 80010f6:	88fb      	ldrh	r3, [r7, #6]
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	737b      	strb	r3, [r7, #13]
    data[2] = x1 >> 8;
 80010fc:	88bb      	ldrh	r3, [r7, #4]
 80010fe:	0a1b      	lsrs	r3, r3, #8
 8001100:	b29b      	uxth	r3, r3
 8001102:	b2db      	uxtb	r3, r3
 8001104:	73bb      	strb	r3, [r7, #14]
    data[3] = x1 & 0xFF;
 8001106:	88bb      	ldrh	r3, [r7, #4]
 8001108:	b2db      	uxtb	r3, r3
 800110a:	73fb      	strb	r3, [r7, #15]
    ili9341_write_data(data, 4);
 800110c:	f107 030c 	add.w	r3, r7, #12
 8001110:	2104      	movs	r1, #4
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff ff8e 	bl	8001034 <ili9341_write_data>

    // Set row address
    ili9341_write_cmd(ILI9341_RASET);
 8001118:	202b      	movs	r0, #43	@ 0x2b
 800111a:	f7ff ff65 	bl	8000fe8 <ili9341_write_cmd>
    data[0] = y0 >> 8;
 800111e:	887b      	ldrh	r3, [r7, #2]
 8001120:	0a1b      	lsrs	r3, r3, #8
 8001122:	b29b      	uxth	r3, r3
 8001124:	b2db      	uxtb	r3, r3
 8001126:	733b      	strb	r3, [r7, #12]
    data[1] = y0 & 0xFF;
 8001128:	887b      	ldrh	r3, [r7, #2]
 800112a:	b2db      	uxtb	r3, r3
 800112c:	737b      	strb	r3, [r7, #13]
    data[2] = y1 >> 8;
 800112e:	883b      	ldrh	r3, [r7, #0]
 8001130:	0a1b      	lsrs	r3, r3, #8
 8001132:	b29b      	uxth	r3, r3
 8001134:	b2db      	uxtb	r3, r3
 8001136:	73bb      	strb	r3, [r7, #14]
    data[3] = y1 & 0xFF;
 8001138:	883b      	ldrh	r3, [r7, #0]
 800113a:	b2db      	uxtb	r3, r3
 800113c:	73fb      	strb	r3, [r7, #15]
    ili9341_write_data(data, 4);
 800113e:	f107 030c 	add.w	r3, r7, #12
 8001142:	2104      	movs	r1, #4
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff ff75 	bl	8001034 <ili9341_write_data>

    // Memory write
    ili9341_write_cmd(ILI9341_RAMWR);
 800114a:	202c      	movs	r0, #44	@ 0x2c
 800114c:	f7ff ff4c 	bl	8000fe8 <ili9341_write_cmd>
}
 8001150:	bf00      	nop
 8001152:	3714      	adds	r7, #20
 8001154:	46bd      	mov	sp, r7
 8001156:	bd90      	pop	{r4, r7, pc}

08001158 <ili9341_init>:
/**
  * @brief  Initialize the ILI9341 LCD
  * @param  None
  * @retval None
  */
static void ili9341_init(void) {
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
    uint8_t params[15];

    // Software reset
    ili9341_write_cmd(ILI9341_SWRESET);
 800115e:	2001      	movs	r0, #1
 8001160:	f7ff ff42 	bl	8000fe8 <ili9341_write_cmd>
    HAL_Delay(150);
 8001164:	2096      	movs	r0, #150	@ 0x96
 8001166:	f001 fc13 	bl	8002990 <HAL_Delay>

    // Exit sleep mode
    ili9341_write_cmd(ILI9341_SLPOUT);
 800116a:	2011      	movs	r0, #17
 800116c:	f7ff ff3c 	bl	8000fe8 <ili9341_write_cmd>
    HAL_Delay(150);
 8001170:	2096      	movs	r0, #150	@ 0x96
 8001172:	f001 fc0d 	bl	8002990 <HAL_Delay>

    // Power control B (0xCF)
    ili9341_write_cmd(0xCF);
 8001176:	20cf      	movs	r0, #207	@ 0xcf
 8001178:	f7ff ff36 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x00;
 800117c:	2300      	movs	r3, #0
 800117e:	703b      	strb	r3, [r7, #0]
    params[1] = 0x81;
 8001180:	2381      	movs	r3, #129	@ 0x81
 8001182:	707b      	strb	r3, [r7, #1]
    params[2] = 0x30;
 8001184:	2330      	movs	r3, #48	@ 0x30
 8001186:	70bb      	strb	r3, [r7, #2]
    ili9341_write_data(params, 3);
 8001188:	463b      	mov	r3, r7
 800118a:	2103      	movs	r1, #3
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff ff51 	bl	8001034 <ili9341_write_data>

    // Power on sequence control (0xED)
    ili9341_write_cmd(0xED);
 8001192:	20ed      	movs	r0, #237	@ 0xed
 8001194:	f7ff ff28 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x64;
 8001198:	2364      	movs	r3, #100	@ 0x64
 800119a:	703b      	strb	r3, [r7, #0]
    params[1] = 0x03;
 800119c:	2303      	movs	r3, #3
 800119e:	707b      	strb	r3, [r7, #1]
    params[2] = 0x12;
 80011a0:	2312      	movs	r3, #18
 80011a2:	70bb      	strb	r3, [r7, #2]
    params[3] = 0x81;
 80011a4:	2381      	movs	r3, #129	@ 0x81
 80011a6:	70fb      	strb	r3, [r7, #3]
    ili9341_write_data(params, 4);
 80011a8:	463b      	mov	r3, r7
 80011aa:	2104      	movs	r1, #4
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff ff41 	bl	8001034 <ili9341_write_data>

    // Driver timing control A (0xE8)
    ili9341_write_cmd(0xE8);
 80011b2:	20e8      	movs	r0, #232	@ 0xe8
 80011b4:	f7ff ff18 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x85;
 80011b8:	2385      	movs	r3, #133	@ 0x85
 80011ba:	703b      	strb	r3, [r7, #0]
    params[1] = 0x10;
 80011bc:	2310      	movs	r3, #16
 80011be:	707b      	strb	r3, [r7, #1]
    params[2] = 0x78;
 80011c0:	2378      	movs	r3, #120	@ 0x78
 80011c2:	70bb      	strb	r3, [r7, #2]
    ili9341_write_data(params, 3);
 80011c4:	463b      	mov	r3, r7
 80011c6:	2103      	movs	r1, #3
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff33 	bl	8001034 <ili9341_write_data>

    // Power control A (0xCB)
    ili9341_write_cmd(0xCB);
 80011ce:	20cb      	movs	r0, #203	@ 0xcb
 80011d0:	f7ff ff0a 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x39;
 80011d4:	2339      	movs	r3, #57	@ 0x39
 80011d6:	703b      	strb	r3, [r7, #0]
    params[1] = 0x2C;
 80011d8:	232c      	movs	r3, #44	@ 0x2c
 80011da:	707b      	strb	r3, [r7, #1]
    params[2] = 0x00;
 80011dc:	2300      	movs	r3, #0
 80011de:	70bb      	strb	r3, [r7, #2]
    params[3] = 0x34;
 80011e0:	2334      	movs	r3, #52	@ 0x34
 80011e2:	70fb      	strb	r3, [r7, #3]
    params[4] = 0x02;
 80011e4:	2302      	movs	r3, #2
 80011e6:	713b      	strb	r3, [r7, #4]
    ili9341_write_data(params, 5);
 80011e8:	463b      	mov	r3, r7
 80011ea:	2105      	movs	r1, #5
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff ff21 	bl	8001034 <ili9341_write_data>

    // Pump ratio control (0xF7)
    ili9341_write_cmd(0xF7);
 80011f2:	20f7      	movs	r0, #247	@ 0xf7
 80011f4:	f7ff fef8 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x20;
 80011f8:	2320      	movs	r3, #32
 80011fa:	703b      	strb	r3, [r7, #0]
    ili9341_write_data(params, 1);
 80011fc:	463b      	mov	r3, r7
 80011fe:	2101      	movs	r1, #1
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff ff17 	bl	8001034 <ili9341_write_data>

    // Driver timing control B (0xEA)
    ili9341_write_cmd(0xEA);
 8001206:	20ea      	movs	r0, #234	@ 0xea
 8001208:	f7ff feee 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x00;
 800120c:	2300      	movs	r3, #0
 800120e:	703b      	strb	r3, [r7, #0]
    params[1] = 0x00;
 8001210:	2300      	movs	r3, #0
 8001212:	707b      	strb	r3, [r7, #1]
    ili9341_write_data(params, 2);
 8001214:	463b      	mov	r3, r7
 8001216:	2102      	movs	r1, #2
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff ff0b 	bl	8001034 <ili9341_write_data>

    // Power control 1 (0xC0)
    ili9341_write_cmd(0xC0);
 800121e:	20c0      	movs	r0, #192	@ 0xc0
 8001220:	f7ff fee2 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x21;
 8001224:	2321      	movs	r3, #33	@ 0x21
 8001226:	703b      	strb	r3, [r7, #0]
    ili9341_write_data(params, 1);
 8001228:	463b      	mov	r3, r7
 800122a:	2101      	movs	r1, #1
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff ff01 	bl	8001034 <ili9341_write_data>

    // Power control 2 (0xC1)
    ili9341_write_cmd(0xC1);
 8001232:	20c1      	movs	r0, #193	@ 0xc1
 8001234:	f7ff fed8 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x11;
 8001238:	2311      	movs	r3, #17
 800123a:	703b      	strb	r3, [r7, #0]
    ili9341_write_data(params, 1);
 800123c:	463b      	mov	r3, r7
 800123e:	2101      	movs	r1, #1
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff fef7 	bl	8001034 <ili9341_write_data>

    // VCOM control 1 (0xC5)
    ili9341_write_cmd(0xC5);
 8001246:	20c5      	movs	r0, #197	@ 0xc5
 8001248:	f7ff fece 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x31;
 800124c:	2331      	movs	r3, #49	@ 0x31
 800124e:	703b      	strb	r3, [r7, #0]
    params[1] = 0x3C;
 8001250:	233c      	movs	r3, #60	@ 0x3c
 8001252:	707b      	strb	r3, [r7, #1]
    ili9341_write_data(params, 2);
 8001254:	463b      	mov	r3, r7
 8001256:	2102      	movs	r1, #2
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff feeb 	bl	8001034 <ili9341_write_data>

    // VCOM control 2 (0xC7)
    ili9341_write_cmd(0xC7);
 800125e:	20c7      	movs	r0, #199	@ 0xc7
 8001260:	f7ff fec2 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0xC0;
 8001264:	23c0      	movs	r3, #192	@ 0xc0
 8001266:	703b      	strb	r3, [r7, #0]
    ili9341_write_data(params, 1);
 8001268:	463b      	mov	r3, r7
 800126a:	2101      	movs	r1, #1
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff fee1 	bl	8001034 <ili9341_write_data>

    // Pixel format set (RGB565)
    ili9341_write_cmd(ILI9341_COLMOD);
 8001272:	203a      	movs	r0, #58	@ 0x3a
 8001274:	f7ff feb8 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x55; // 16-bit/pixel (RGB565)
 8001278:	2355      	movs	r3, #85	@ 0x55
 800127a:	703b      	strb	r3, [r7, #0]
    ili9341_write_data(params, 1);
 800127c:	463b      	mov	r3, r7
 800127e:	2101      	movs	r1, #1
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fed7 	bl	8001034 <ili9341_write_data>

    // Frame rate control (0xB1)
    ili9341_write_cmd(0xB1);
 8001286:	20b1      	movs	r0, #177	@ 0xb1
 8001288:	f7ff feae 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x00;
 800128c:	2300      	movs	r3, #0
 800128e:	703b      	strb	r3, [r7, #0]
    params[1] = 0x1B;
 8001290:	231b      	movs	r3, #27
 8001292:	707b      	strb	r3, [r7, #1]
    ili9341_write_data(params, 2);
 8001294:	463b      	mov	r3, r7
 8001296:	2102      	movs	r1, #2
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff fecb 	bl	8001034 <ili9341_write_data>

    // Gamma settings (example values, may need tuning)
    ili9341_write_cmd(0xF2);
 800129e:	20f2      	movs	r0, #242	@ 0xf2
 80012a0:	f7ff fea2 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x08;
 80012a4:	2308      	movs	r3, #8
 80012a6:	703b      	strb	r3, [r7, #0]
    ili9341_write_data(params, 1);
 80012a8:	463b      	mov	r3, r7
 80012aa:	2101      	movs	r1, #1
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff fec1 	bl	8001034 <ili9341_write_data>

    ili9341_write_cmd(0x26);
 80012b2:	2026      	movs	r0, #38	@ 0x26
 80012b4:	f7ff fe98 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x01;
 80012b8:	2301      	movs	r3, #1
 80012ba:	703b      	strb	r3, [r7, #0]
    ili9341_write_data(params, 1);
 80012bc:	463b      	mov	r3, r7
 80012be:	2101      	movs	r1, #1
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff feb7 	bl	8001034 <ili9341_write_data>

    // Positive gamma correction (0xE0)
    ili9341_write_cmd(0xE0);
 80012c6:	20e0      	movs	r0, #224	@ 0xe0
 80012c8:	f7ff fe8e 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x0F;
 80012cc:	230f      	movs	r3, #15
 80012ce:	703b      	strb	r3, [r7, #0]
    params[1] = 0x31;
 80012d0:	2331      	movs	r3, #49	@ 0x31
 80012d2:	707b      	strb	r3, [r7, #1]
    params[2] = 0x2B;
 80012d4:	232b      	movs	r3, #43	@ 0x2b
 80012d6:	70bb      	strb	r3, [r7, #2]
    params[3] = 0x0C;
 80012d8:	230c      	movs	r3, #12
 80012da:	70fb      	strb	r3, [r7, #3]
    params[4] = 0x0E;
 80012dc:	230e      	movs	r3, #14
 80012de:	713b      	strb	r3, [r7, #4]
    params[5] = 0x08;
 80012e0:	2308      	movs	r3, #8
 80012e2:	717b      	strb	r3, [r7, #5]
    params[6] = 0x4E;
 80012e4:	234e      	movs	r3, #78	@ 0x4e
 80012e6:	71bb      	strb	r3, [r7, #6]
    params[7] = 0xF1;
 80012e8:	23f1      	movs	r3, #241	@ 0xf1
 80012ea:	71fb      	strb	r3, [r7, #7]
    params[8] = 0x37;
 80012ec:	2337      	movs	r3, #55	@ 0x37
 80012ee:	723b      	strb	r3, [r7, #8]
    params[9] = 0x07;
 80012f0:	2307      	movs	r3, #7
 80012f2:	727b      	strb	r3, [r7, #9]
    params[10] = 0x10;
 80012f4:	2310      	movs	r3, #16
 80012f6:	72bb      	strb	r3, [r7, #10]
    params[11] = 0x03;
 80012f8:	2303      	movs	r3, #3
 80012fa:	72fb      	strb	r3, [r7, #11]
    params[12] = 0x0E;
 80012fc:	230e      	movs	r3, #14
 80012fe:	733b      	strb	r3, [r7, #12]
    params[13] = 0x09;
 8001300:	2309      	movs	r3, #9
 8001302:	737b      	strb	r3, [r7, #13]
    params[14] = 0x00;
 8001304:	2300      	movs	r3, #0
 8001306:	73bb      	strb	r3, [r7, #14]
    ili9341_write_data(params, 15);
 8001308:	463b      	mov	r3, r7
 800130a:	210f      	movs	r1, #15
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fe91 	bl	8001034 <ili9341_write_data>

    // Negative gamma correction (0xE1)
    ili9341_write_cmd(0xE1);
 8001312:	20e1      	movs	r0, #225	@ 0xe1
 8001314:	f7ff fe68 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x00;
 8001318:	2300      	movs	r3, #0
 800131a:	703b      	strb	r3, [r7, #0]
    params[1] = 0x0E;
 800131c:	230e      	movs	r3, #14
 800131e:	707b      	strb	r3, [r7, #1]
    params[2] = 0x14;
 8001320:	2314      	movs	r3, #20
 8001322:	70bb      	strb	r3, [r7, #2]
    params[3] = 0x03;
 8001324:	2303      	movs	r3, #3
 8001326:	70fb      	strb	r3, [r7, #3]
    params[4] = 0x11;
 8001328:	2311      	movs	r3, #17
 800132a:	713b      	strb	r3, [r7, #4]
    params[5] = 0x07;
 800132c:	2307      	movs	r3, #7
 800132e:	717b      	strb	r3, [r7, #5]
    params[6] = 0x31;
 8001330:	2331      	movs	r3, #49	@ 0x31
 8001332:	71bb      	strb	r3, [r7, #6]
    params[7] = 0xC1;
 8001334:	23c1      	movs	r3, #193	@ 0xc1
 8001336:	71fb      	strb	r3, [r7, #7]
    params[8] = 0x48;
 8001338:	2348      	movs	r3, #72	@ 0x48
 800133a:	723b      	strb	r3, [r7, #8]
    params[9] = 0x08;
 800133c:	2308      	movs	r3, #8
 800133e:	727b      	strb	r3, [r7, #9]
    params[10] = 0x0F;
 8001340:	230f      	movs	r3, #15
 8001342:	72bb      	strb	r3, [r7, #10]
    params[11] = 0x0C;
 8001344:	230c      	movs	r3, #12
 8001346:	72fb      	strb	r3, [r7, #11]
    params[12] = 0x31;
 8001348:	2331      	movs	r3, #49	@ 0x31
 800134a:	733b      	strb	r3, [r7, #12]
    params[13] = 0x36;
 800134c:	2336      	movs	r3, #54	@ 0x36
 800134e:	737b      	strb	r3, [r7, #13]
    params[14] = 0x0F;
 8001350:	230f      	movs	r3, #15
 8001352:	73bb      	strb	r3, [r7, #14]
    ili9341_write_data(params, 15);
 8001354:	463b      	mov	r3, r7
 8001356:	210f      	movs	r1, #15
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff fe6b 	bl	8001034 <ili9341_write_data>

    // Tearing effect line on
    ili9341_write_cmd(ILI9341_TEON);
 800135e:	2035      	movs	r0, #53	@ 0x35
 8001360:	f7ff fe42 	bl	8000fe8 <ili9341_write_cmd>
    params[0] = 0x00;
 8001364:	2300      	movs	r3, #0
 8001366:	703b      	strb	r3, [r7, #0]
    ili9341_write_data(params, 1);
 8001368:	463b      	mov	r3, r7
 800136a:	2101      	movs	r1, #1
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff fe61 	bl	8001034 <ili9341_write_data>

    // Display on
    ili9341_write_cmd(ILI9341_DISPON);
 8001372:	2029      	movs	r0, #41	@ 0x29
 8001374:	f7ff fe38 	bl	8000fe8 <ili9341_write_cmd>
    HAL_Delay(150);
 8001378:	2096      	movs	r0, #150	@ 0x96
 800137a:	f001 fb09 	bl	8002990 <HAL_Delay>
}
 800137e:	bf00      	nop
 8001380:	3710      	adds	r7, #16
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
	...

08001388 <bsp_lcd_init>:
/**
  * @brief  Initialize the ILI9341 LCD
  * @param  None
  * @retval None
  */
void bsp_lcd_init(void) {
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
    ILI9341_CS_HIGH;
 800138c:	2201      	movs	r2, #1
 800138e:	2104      	movs	r1, #4
 8001390:	480b      	ldr	r0, [pc, #44]	@ (80013c0 <bsp_lcd_init+0x38>)
 8001392:	f001 fdb3 	bl	8002efc <HAL_GPIO_WritePin>
    ILI9341_BL_ON;
 8001396:	2201      	movs	r2, #1
 8001398:	2101      	movs	r1, #1
 800139a:	480a      	ldr	r0, [pc, #40]	@ (80013c4 <bsp_lcd_init+0x3c>)
 800139c:	f001 fdae 	bl	8002efc <HAL_GPIO_WritePin>
    ILI9341_RST_HIGH;
 80013a0:	2201      	movs	r2, #1
 80013a2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013a6:	4808      	ldr	r0, [pc, #32]	@ (80013c8 <bsp_lcd_init+0x40>)
 80013a8:	f001 fda8 	bl	8002efc <HAL_GPIO_WritePin>

    ili9341_hw_reset();
 80013ac:	f7ff fe6a 	bl	8001084 <ili9341_hw_reset>
    ili9341_init();
 80013b0:	f7ff fed2 	bl	8001158 <ili9341_init>
    ili9341_set_orientation(LANDSCAPE);
 80013b4:	2001      	movs	r0, #1
 80013b6:	f000 f935 	bl	8001624 <ili9341_set_orientation>
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40020800 	.word	0x40020800
 80013c4:	40020400 	.word	0x40020400
 80013c8:	40021800 	.word	0x40021800

080013cc <ili9341_write_char>:
  * @param  font: Font definition structure
  * @param  color: Color of the character (RGB565 format)
  * @param  bgcolor: Background color of the character (RGB565 format)
  * @retval None
  */
static void ili9341_write_char(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 80013cc:	b082      	sub	sp, #8
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b086      	sub	sp, #24
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80013d6:	4603      	mov	r3, r0
 80013d8:	80fb      	strh	r3, [r7, #6]
 80013da:	460b      	mov	r3, r1
 80013dc:	80bb      	strh	r3, [r7, #4]
 80013de:	4613      	mov	r3, r2
 80013e0:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ili9341_set_address_window(x, x + font.width - 1, y, y + font.height - 1);
 80013e2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80013e6:	461a      	mov	r2, r3
 80013e8:	88fb      	ldrh	r3, [r7, #6]
 80013ea:	4413      	add	r3, r2
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	3b01      	subs	r3, #1
 80013f0:	b299      	uxth	r1, r3
 80013f2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80013f6:	461a      	mov	r2, r3
 80013f8:	88bb      	ldrh	r3, [r7, #4]
 80013fa:	4413      	add	r3, r2
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	3b01      	subs	r3, #1
 8001400:	b29b      	uxth	r3, r3
 8001402:	88ba      	ldrh	r2, [r7, #4]
 8001404:	88f8      	ldrh	r0, [r7, #6]
 8001406:	f7ff fe5f 	bl	80010c8 <ili9341_set_address_window>

    for (i = 0; i < font.height; i++) {
 800140a:	2300      	movs	r3, #0
 800140c:	617b      	str	r3, [r7, #20]
 800140e:	e042      	b.n	8001496 <ili9341_write_char+0xca>
        b = font.data[(ch - 32) * font.height + i];
 8001410:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001412:	78fb      	ldrb	r3, [r7, #3]
 8001414:	3b20      	subs	r3, #32
 8001416:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 800141a:	fb01 f303 	mul.w	r3, r1, r3
 800141e:	4619      	mov	r1, r3
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	440b      	add	r3, r1
 8001424:	005b      	lsls	r3, r3, #1
 8001426:	4413      	add	r3, r2
 8001428:	881b      	ldrh	r3, [r3, #0]
 800142a:	60fb      	str	r3, [r7, #12]
        for (j = 0; j < font.width; j++) {
 800142c:	2300      	movs	r3, #0
 800142e:	613b      	str	r3, [r7, #16]
 8001430:	e028      	b.n	8001484 <ili9341_write_char+0xb8>
            uint8_t data[] = { (b << j) & 0x8000 ? (color >> 8) : (bgcolor >> 8),
 8001432:	68fa      	ldr	r2, [r7, #12]
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d004      	beq.n	800144c <ili9341_write_char+0x80>
 8001442:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001444:	0a1b      	lsrs	r3, r3, #8
 8001446:	b29b      	uxth	r3, r3
 8001448:	b2db      	uxtb	r3, r3
 800144a:	e003      	b.n	8001454 <ili9341_write_char+0x88>
 800144c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800144e:	0a1b      	lsrs	r3, r3, #8
 8001450:	b29b      	uxth	r3, r3
 8001452:	b2db      	uxtb	r3, r3
 8001454:	723b      	strb	r3, [r7, #8]
                               (b << j) & 0x8000 ? (color & 0xFF) : (bgcolor & 0xFF) };
 8001456:	68fa      	ldr	r2, [r7, #12]
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	fa02 f303 	lsl.w	r3, r2, r3
 800145e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
            uint8_t data[] = { (b << j) & 0x8000 ? (color >> 8) : (bgcolor >> 8),
 8001462:	2b00      	cmp	r3, #0
 8001464:	d002      	beq.n	800146c <ili9341_write_char+0xa0>
 8001466:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001468:	b2db      	uxtb	r3, r3
 800146a:	e001      	b.n	8001470 <ili9341_write_char+0xa4>
 800146c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800146e:	b2db      	uxtb	r3, r3
 8001470:	727b      	strb	r3, [r7, #9]
            ili9341_write_data(data, sizeof(data));
 8001472:	f107 0308 	add.w	r3, r7, #8
 8001476:	2102      	movs	r1, #2
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff fddb 	bl	8001034 <ili9341_write_data>
        for (j = 0; j < font.width; j++) {
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	3301      	adds	r3, #1
 8001482:	613b      	str	r3, [r7, #16]
 8001484:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001488:	461a      	mov	r2, r3
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	4293      	cmp	r3, r2
 800148e:	d3d0      	bcc.n	8001432 <ili9341_write_char+0x66>
    for (i = 0; i < font.height; i++) {
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	3301      	adds	r3, #1
 8001494:	617b      	str	r3, [r7, #20]
 8001496:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800149a:	461a      	mov	r2, r3
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	4293      	cmp	r3, r2
 80014a0:	d3b6      	bcc.n	8001410 <ili9341_write_char+0x44>
        }
    }
}
 80014a2:	bf00      	nop
 80014a4:	bf00      	nop
 80014a6:	3718      	adds	r7, #24
 80014a8:	46bd      	mov	sp, r7
 80014aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80014ae:	b002      	add	sp, #8
 80014b0:	4770      	bx	lr

080014b2 <ili9341_write_string>:
  * @param  font: Font definition structure
  * @param  color: Text color (RGB565 format)
  * @param  bgcolor: Background color (RGB565 format)
  * @retval None
  */
void ili9341_write_string(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80014b2:	b082      	sub	sp, #8
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b086      	sub	sp, #24
 80014b8:	af04      	add	r7, sp, #16
 80014ba:	603a      	str	r2, [r7, #0]
 80014bc:	617b      	str	r3, [r7, #20]
 80014be:	4603      	mov	r3, r0
 80014c0:	80fb      	strh	r3, [r7, #6]
 80014c2:	460b      	mov	r3, r1
 80014c4:	80bb      	strh	r3, [r7, #4]
    while (*str) {
 80014c6:	e02e      	b.n	8001526 <ili9341_write_string+0x74>
        if (x + font.width >= ILI9341_WIDTH) {
 80014c8:	88fb      	ldrh	r3, [r7, #6]
 80014ca:	7d3a      	ldrb	r2, [r7, #20]
 80014cc:	4413      	add	r3, r2
 80014ce:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80014d2:	db13      	blt.n	80014fc <ili9341_write_string+0x4a>
            x = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 80014d8:	7d7b      	ldrb	r3, [r7, #21]
 80014da:	461a      	mov	r2, r3
 80014dc:	88bb      	ldrh	r3, [r7, #4]
 80014de:	4413      	add	r3, r2
 80014e0:	80bb      	strh	r3, [r7, #4]
            if (y + font.height >= ILI9341_HEIGHT) {
 80014e2:	88bb      	ldrh	r3, [r7, #4]
 80014e4:	7d7a      	ldrb	r2, [r7, #21]
 80014e6:	4413      	add	r3, r2
 80014e8:	2bef      	cmp	r3, #239	@ 0xef
 80014ea:	dc21      	bgt.n	8001530 <ili9341_write_string+0x7e>
                break;
            }
            if (*str == ' ') {
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2b20      	cmp	r3, #32
 80014f2:	d103      	bne.n	80014fc <ili9341_write_string+0x4a>
                str++;
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	3301      	adds	r3, #1
 80014f8:	603b      	str	r3, [r7, #0]
                continue;
 80014fa:	e014      	b.n	8001526 <ili9341_write_string+0x74>
            }
        }
        ili9341_write_char(x, y, *str, font, color, bgcolor);
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	781a      	ldrb	r2, [r3, #0]
 8001500:	88b9      	ldrh	r1, [r7, #4]
 8001502:	88f8      	ldrh	r0, [r7, #6]
 8001504:	8c3b      	ldrh	r3, [r7, #32]
 8001506:	9302      	str	r3, [sp, #8]
 8001508:	8bbb      	ldrh	r3, [r7, #28]
 800150a:	9301      	str	r3, [sp, #4]
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	9300      	str	r3, [sp, #0]
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	f7ff ff5b 	bl	80013cc <ili9341_write_char>
        x += font.width;
 8001516:	7d3b      	ldrb	r3, [r7, #20]
 8001518:	461a      	mov	r2, r3
 800151a:	88fb      	ldrh	r3, [r7, #6]
 800151c:	4413      	add	r3, r2
 800151e:	80fb      	strh	r3, [r7, #6]
        str++;
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	3301      	adds	r3, #1
 8001524:	603b      	str	r3, [r7, #0]
    while (*str) {
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d1cc      	bne.n	80014c8 <ili9341_write_string+0x16>
    }
}
 800152e:	e000      	b.n	8001532 <ili9341_write_string+0x80>
                break;
 8001530:	bf00      	nop
}
 8001532:	bf00      	nop
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800153c:	b002      	add	sp, #8
 800153e:	4770      	bx	lr

08001540 <ili9341_fill_rect>:
  * @param  y: Y-coordinate of the top-left corner of the rectangle.
  * @param  h: Height of the rectangle.
  * @param  color: Color to fill the rectangle with.
  * @retval None
  */
void ili9341_fill_rect(uint16_t x, uint16_t w, uint16_t y, uint16_t h, uint16_t color) {
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0
 8001546:	4604      	mov	r4, r0
 8001548:	4608      	mov	r0, r1
 800154a:	4611      	mov	r1, r2
 800154c:	461a      	mov	r2, r3
 800154e:	4623      	mov	r3, r4
 8001550:	80fb      	strh	r3, [r7, #6]
 8001552:	4603      	mov	r3, r0
 8001554:	80bb      	strh	r3, [r7, #4]
 8001556:	460b      	mov	r3, r1
 8001558:	807b      	strh	r3, [r7, #2]
 800155a:	4613      	mov	r3, r2
 800155c:	803b      	strh	r3, [r7, #0]
    if ((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 800155e:	88fb      	ldrh	r3, [r7, #6]
 8001560:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001564:	d254      	bcs.n	8001610 <ili9341_fill_rect+0xd0>
 8001566:	887b      	ldrh	r3, [r7, #2]
 8001568:	2bef      	cmp	r3, #239	@ 0xef
 800156a:	d851      	bhi.n	8001610 <ili9341_fill_rect+0xd0>
    if ((x + w - 1) >= ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 800156c:	88fa      	ldrh	r2, [r7, #6]
 800156e:	88bb      	ldrh	r3, [r7, #4]
 8001570:	4413      	add	r3, r2
 8001572:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001576:	dd03      	ble.n	8001580 <ili9341_fill_rect+0x40>
 8001578:	88fb      	ldrh	r3, [r7, #6]
 800157a:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 800157e:	80bb      	strh	r3, [r7, #4]
    if ((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 8001580:	887a      	ldrh	r2, [r7, #2]
 8001582:	883b      	ldrh	r3, [r7, #0]
 8001584:	4413      	add	r3, r2
 8001586:	2bf0      	cmp	r3, #240	@ 0xf0
 8001588:	dd03      	ble.n	8001592 <ili9341_fill_rect+0x52>
 800158a:	887b      	ldrh	r3, [r7, #2]
 800158c:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001590:	803b      	strh	r3, [r7, #0]

    ili9341_set_address_window(x, x + w - 1, y, y + h - 1);
 8001592:	88fa      	ldrh	r2, [r7, #6]
 8001594:	88bb      	ldrh	r3, [r7, #4]
 8001596:	4413      	add	r3, r2
 8001598:	b29b      	uxth	r3, r3
 800159a:	3b01      	subs	r3, #1
 800159c:	b299      	uxth	r1, r3
 800159e:	887a      	ldrh	r2, [r7, #2]
 80015a0:	883b      	ldrh	r3, [r7, #0]
 80015a2:	4413      	add	r3, r2
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	3b01      	subs	r3, #1
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	887a      	ldrh	r2, [r7, #2]
 80015ac:	88f8      	ldrh	r0, [r7, #6]
 80015ae:	f7ff fd8b 	bl	80010c8 <ili9341_set_address_window>
    uint8_t data[] = { color >> 8, color & 0xFF };
 80015b2:	8c3b      	ldrh	r3, [r7, #32]
 80015b4:	0a1b      	lsrs	r3, r3, #8
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	723b      	strb	r3, [r7, #8]
 80015bc:	8c3b      	ldrh	r3, [r7, #32]
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	727b      	strb	r3, [r7, #9]
    ILI9341_CS_LOW;
 80015c2:	2200      	movs	r2, #0
 80015c4:	2104      	movs	r1, #4
 80015c6:	4814      	ldr	r0, [pc, #80]	@ (8001618 <ili9341_fill_rect+0xd8>)
 80015c8:	f001 fc98 	bl	8002efc <HAL_GPIO_WritePin>
    ILI9341_DC_DATA;
 80015cc:	2201      	movs	r2, #1
 80015ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015d2:	4812      	ldr	r0, [pc, #72]	@ (800161c <ili9341_fill_rect+0xdc>)
 80015d4:	f001 fc92 	bl	8002efc <HAL_GPIO_WritePin>
    for (uint32_t i = 0; i < w * h; i++) {
 80015d8:	2300      	movs	r3, #0
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	e00a      	b.n	80015f4 <ili9341_fill_rect+0xb4>
        HAL_SPI_Transmit(&hspi5, data, sizeof(data), HAL_MAX_DELAY);
 80015de:	f107 0108 	add.w	r1, r7, #8
 80015e2:	f04f 33ff 	mov.w	r3, #4294967295
 80015e6:	2202      	movs	r2, #2
 80015e8:	480d      	ldr	r0, [pc, #52]	@ (8001620 <ili9341_fill_rect+0xe0>)
 80015ea:	f002 fd9c 	bl	8004126 <HAL_SPI_Transmit>
    for (uint32_t i = 0; i < w * h; i++) {
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	3301      	adds	r3, #1
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	88bb      	ldrh	r3, [r7, #4]
 80015f6:	883a      	ldrh	r2, [r7, #0]
 80015f8:	fb02 f303 	mul.w	r3, r2, r3
 80015fc:	461a      	mov	r2, r3
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	4293      	cmp	r3, r2
 8001602:	d3ec      	bcc.n	80015de <ili9341_fill_rect+0x9e>
    }
    ILI9341_CS_HIGH;
 8001604:	2201      	movs	r2, #1
 8001606:	2104      	movs	r1, #4
 8001608:	4803      	ldr	r0, [pc, #12]	@ (8001618 <ili9341_fill_rect+0xd8>)
 800160a:	f001 fc77 	bl	8002efc <HAL_GPIO_WritePin>
 800160e:	e000      	b.n	8001612 <ili9341_fill_rect+0xd2>
    if ((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8001610:	bf00      	nop
}
 8001612:	3714      	adds	r7, #20
 8001614:	46bd      	mov	sp, r7
 8001616:	bd90      	pop	{r4, r7, pc}
 8001618:	40020800 	.word	0x40020800
 800161c:	40020c00 	.word	0x40020c00
 8001620:	20000134 	.word	0x20000134

08001624 <ili9341_set_orientation>:
/**
  * @brief  Set the orientation of the ILI9341 LCD display
  * @param  orientation: Orientation mode (LANDSCAPE or PORTRAIT)
  * @retval None
  */
void ili9341_set_orientation(uint8_t orientation) {
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
    uint8_t params[1];

    if (orientation == LANDSCAPE) {
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	2b01      	cmp	r3, #1
 8001632:	d102      	bne.n	800163a <ili9341_set_orientation+0x16>
        params[0] = MADCTL_MV | MADCTL_BGR;
 8001634:	2328      	movs	r3, #40	@ 0x28
 8001636:	733b      	strb	r3, [r7, #12]
 8001638:	e001      	b.n	800163e <ili9341_set_orientation+0x1a>
    } else { // PORTRAIT
        params[0] = MADCTL_MX | MADCTL_BGR;
 800163a:	2348      	movs	r3, #72	@ 0x48
 800163c:	733b      	strb	r3, [r7, #12]
    }

    ili9341_write_cmd(ILI9341_MADCTL);
 800163e:	2036      	movs	r0, #54	@ 0x36
 8001640:	f7ff fcd2 	bl	8000fe8 <ili9341_write_cmd>
    ili9341_write_data(params, 1);
 8001644:	f107 030c 	add.w	r3, r7, #12
 8001648:	2101      	movs	r1, #1
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff fcf2 	bl	8001034 <ili9341_write_data>
}
 8001650:	bf00      	nop
 8001652:	3710      	adds	r7, #16
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <ili9341_draw_image>:
  * @param  y: Start row address
  * @param  h: Height of the image
  * @param  data: Pointer to the image data (RGB565 format)
  * @retval None
  */
void ili9341_draw_image(uint16_t x, uint16_t w, uint16_t y, uint16_t h, const uint16_t* data) {
 8001658:	b590      	push	{r4, r7, lr}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	4604      	mov	r4, r0
 8001660:	4608      	mov	r0, r1
 8001662:	4611      	mov	r1, r2
 8001664:	461a      	mov	r2, r3
 8001666:	4623      	mov	r3, r4
 8001668:	80fb      	strh	r3, [r7, #6]
 800166a:	4603      	mov	r3, r0
 800166c:	80bb      	strh	r3, [r7, #4]
 800166e:	460b      	mov	r3, r1
 8001670:	807b      	strh	r3, [r7, #2]
 8001672:	4613      	mov	r3, r2
 8001674:	803b      	strh	r3, [r7, #0]
    if ((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8001676:	88fb      	ldrh	r3, [r7, #6]
 8001678:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800167c:	d25c      	bcs.n	8001738 <ili9341_draw_image+0xe0>
 800167e:	887b      	ldrh	r3, [r7, #2]
 8001680:	2bef      	cmp	r3, #239	@ 0xef
 8001682:	d859      	bhi.n	8001738 <ili9341_draw_image+0xe0>
    if ((x + w - 1) >= ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 8001684:	88fa      	ldrh	r2, [r7, #6]
 8001686:	88bb      	ldrh	r3, [r7, #4]
 8001688:	4413      	add	r3, r2
 800168a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800168e:	dd03      	ble.n	8001698 <ili9341_draw_image+0x40>
 8001690:	88fb      	ldrh	r3, [r7, #6]
 8001692:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8001696:	80bb      	strh	r3, [r7, #4]
    if ((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 8001698:	887a      	ldrh	r2, [r7, #2]
 800169a:	883b      	ldrh	r3, [r7, #0]
 800169c:	4413      	add	r3, r2
 800169e:	2bf0      	cmp	r3, #240	@ 0xf0
 80016a0:	dd03      	ble.n	80016aa <ili9341_draw_image+0x52>
 80016a2:	887b      	ldrh	r3, [r7, #2]
 80016a4:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80016a8:	803b      	strh	r3, [r7, #0]

    ili9341_set_address_window(x, x + w - 1, y, y + h - 1);
 80016aa:	88fa      	ldrh	r2, [r7, #6]
 80016ac:	88bb      	ldrh	r3, [r7, #4]
 80016ae:	4413      	add	r3, r2
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	3b01      	subs	r3, #1
 80016b4:	b299      	uxth	r1, r3
 80016b6:	887a      	ldrh	r2, [r7, #2]
 80016b8:	883b      	ldrh	r3, [r7, #0]
 80016ba:	4413      	add	r3, r2
 80016bc:	b29b      	uxth	r3, r3
 80016be:	3b01      	subs	r3, #1
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	887a      	ldrh	r2, [r7, #2]
 80016c4:	88f8      	ldrh	r0, [r7, #6]
 80016c6:	f7ff fcff 	bl	80010c8 <ili9341_set_address_window>
    ILI9341_CS_LOW;
 80016ca:	2200      	movs	r2, #0
 80016cc:	2104      	movs	r1, #4
 80016ce:	481c      	ldr	r0, [pc, #112]	@ (8001740 <ili9341_draw_image+0xe8>)
 80016d0:	f001 fc14 	bl	8002efc <HAL_GPIO_WritePin>
    ILI9341_DC_DATA;
 80016d4:	2201      	movs	r2, #1
 80016d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016da:	481a      	ldr	r0, [pc, #104]	@ (8001744 <ili9341_draw_image+0xec>)
 80016dc:	f001 fc0e 	bl	8002efc <HAL_GPIO_WritePin>
    for (uint32_t i = 0; i < w * h; i++) {
 80016e0:	2300      	movs	r3, #0
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	e01a      	b.n	800171c <ili9341_draw_image+0xc4>
        uint8_t color[2] = { data[i] >> 8, data[i] & 0xFF };
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	6a3a      	ldr	r2, [r7, #32]
 80016ec:	4413      	add	r3, r2
 80016ee:	881b      	ldrh	r3, [r3, #0]
 80016f0:	0a1b      	lsrs	r3, r3, #8
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	723b      	strb	r3, [r7, #8]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	005b      	lsls	r3, r3, #1
 80016fc:	6a3a      	ldr	r2, [r7, #32]
 80016fe:	4413      	add	r3, r2
 8001700:	881b      	ldrh	r3, [r3, #0]
 8001702:	b2db      	uxtb	r3, r3
 8001704:	727b      	strb	r3, [r7, #9]
        HAL_SPI_Transmit(&hspi5, color, 2, HAL_MAX_DELAY);
 8001706:	f107 0108 	add.w	r1, r7, #8
 800170a:	f04f 33ff 	mov.w	r3, #4294967295
 800170e:	2202      	movs	r2, #2
 8001710:	480d      	ldr	r0, [pc, #52]	@ (8001748 <ili9341_draw_image+0xf0>)
 8001712:	f002 fd08 	bl	8004126 <HAL_SPI_Transmit>
    for (uint32_t i = 0; i < w * h; i++) {
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	3301      	adds	r3, #1
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	88bb      	ldrh	r3, [r7, #4]
 800171e:	883a      	ldrh	r2, [r7, #0]
 8001720:	fb02 f303 	mul.w	r3, r2, r3
 8001724:	461a      	mov	r2, r3
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	4293      	cmp	r3, r2
 800172a:	d3dc      	bcc.n	80016e6 <ili9341_draw_image+0x8e>
    }
    ILI9341_CS_HIGH;
 800172c:	2201      	movs	r2, #1
 800172e:	2104      	movs	r1, #4
 8001730:	4803      	ldr	r0, [pc, #12]	@ (8001740 <ili9341_draw_image+0xe8>)
 8001732:	f001 fbe3 	bl	8002efc <HAL_GPIO_WritePin>
 8001736:	e000      	b.n	800173a <ili9341_draw_image+0xe2>
    if ((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8001738:	bf00      	nop
}
 800173a:	3714      	adds	r7, #20
 800173c:	46bd      	mov	sp, r7
 800173e:	bd90      	pop	{r4, r7, pc}
 8001740:	40020800 	.word	0x40020800
 8001744:	40020c00 	.word	0x40020c00
 8001748:	20000134 	.word	0x20000134

0800174c <player_ctor>:
/* USER CODE BEGIN 0 */
gamte_state_e game_state ;
player_t player;
obstacle_t obstacle;

static void player_ctor(player_t* player, uint16_t player_x, uint16_t player_w, uint16_t player_y, uint16_t player_h) {
 800174c:	b480      	push	{r7}
 800174e:	b085      	sub	sp, #20
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	4608      	mov	r0, r1
 8001756:	4611      	mov	r1, r2
 8001758:	461a      	mov	r2, r3
 800175a:	4603      	mov	r3, r0
 800175c:	817b      	strh	r3, [r7, #10]
 800175e:	460b      	mov	r3, r1
 8001760:	813b      	strh	r3, [r7, #8]
 8001762:	4613      	mov	r3, r2
 8001764:	80fb      	strh	r3, [r7, #6]
	player->x = player_x;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	897a      	ldrh	r2, [r7, #10]
 800176a:	801a      	strh	r2, [r3, #0]
	player->w = player_w;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	893a      	ldrh	r2, [r7, #8]
 8001770:	805a      	strh	r2, [r3, #2]
	player->y = player_y;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	88fa      	ldrh	r2, [r7, #6]
 8001776:	809a      	strh	r2, [r3, #4]
	player->h = player_h;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	8b3a      	ldrh	r2, [r7, #24]
 800177c:	80da      	strh	r2, [r3, #6]
	player->score = 0;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	2200      	movs	r2, #0
 8001782:	609a      	str	r2, [r3, #8]
	player->wing_movment = 1;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2201      	movs	r2, #1
 8001788:	60da      	str	r2, [r3, #12]
	player->prev_roll_angle = 0.0;
 800178a:	68f9      	ldr	r1, [r7, #12]
 800178c:	f04f 0200 	mov.w	r2, #0
 8001790:	f04f 0300 	mov.w	r3, #0
 8001794:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8001798:	bf00      	nop
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <obstacle_ctor>:

static void obstacle_ctor(obstacle_t* obstacle, uint16_t obstacle_x, uint16_t obstacle_w, uint16_t obstacle_y, uint16_t obstacle_g,
    uint16_t obstacle_s) {
 80017a4:	b480      	push	{r7}
 80017a6:	b085      	sub	sp, #20
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	4608      	mov	r0, r1
 80017ae:	4611      	mov	r1, r2
 80017b0:	461a      	mov	r2, r3
 80017b2:	4603      	mov	r3, r0
 80017b4:	817b      	strh	r3, [r7, #10]
 80017b6:	460b      	mov	r3, r1
 80017b8:	813b      	strh	r3, [r7, #8]
 80017ba:	4613      	mov	r3, r2
 80017bc:	80fb      	strh	r3, [r7, #6]
	obstacle->x = obstacle_x;
 80017be:	897a      	ldrh	r2, [r7, #10]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	601a      	str	r2, [r3, #0]
	obstacle->w = obstacle_w;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	893a      	ldrh	r2, [r7, #8]
 80017c8:	809a      	strh	r2, [r3, #4]
	obstacle->y = obstacle_y;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	88fa      	ldrh	r2, [r7, #6]
 80017ce:	80da      	strh	r2, [r3, #6]
	obstacle->h = 0;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2200      	movs	r2, #0
 80017d4:	811a      	strh	r2, [r3, #8]
	obstacle->g = obstacle_g;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	8b3a      	ldrh	r2, [r7, #24]
 80017da:	815a      	strh	r2, [r3, #10]
	obstacle->speed  = obstacle_s;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	8bba      	ldrh	r2, [r7, #28]
 80017e0:	819a      	strh	r2, [r3, #12]
	obstacle->state = OBSTACLE_NOT_CLEARED;
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	2200      	movs	r2, #0
 80017e6:	739a      	strb	r2, [r3, #14]
}
 80017e8:	bf00      	nop
 80017ea:	3714      	adds	r7, #20
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr

080017f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017fa:	f001 f857 	bl	80028ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017fe:	f000 f841 	bl	8001884 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001802:	f000 f96b 	bl	8001adc <MX_GPIO_Init>
  MX_LTDC_Init();
 8001806:	f000 f8a9 	bl	800195c <MX_LTDC_Init>
  MX_SPI5_Init();
 800180a:	f000 f927 	bl	8001a5c <MX_SPI5_Init>

  I3G4250D_SPI = hspi5;

  I3G4250D_Init();
 800180e:	f7ff fb65 	bl	8000edc <I3G4250D_Init>

  uint8_t id = I3G4250D_ReadID();
 8001812:	f7ff fb79 	bl	8000f08 <I3G4250D_ReadID>
 8001816:	4603      	mov	r3, r0
 8001818:	71fb      	strb	r3, [r7, #7]
  printf("WHO_AM_I: 0x%02X\r\n", id);
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	4619      	mov	r1, r3
 800181e:	4814      	ldr	r0, [pc, #80]	@ (8001870 <main+0x7c>)
 8001820:	f003 faca 	bl	8004db8 <iprintf>


  if (I3G4250D_ReadID() == I3G4250D_ID) {
 8001824:	f7ff fb70 	bl	8000f08 <I3G4250D_ReadID>
 8001828:	4603      	mov	r3, r0
 800182a:	2bd3      	cmp	r3, #211	@ 0xd3
 800182c:	d103      	bne.n	8001836 <main+0x42>
      printf("Gyro OK\r\n");
 800182e:	4811      	ldr	r0, [pc, #68]	@ (8001874 <main+0x80>)
 8001830:	f003 fb2a 	bl	8004e88 <puts>
 8001834:	e002      	b.n	800183c <main+0x48>
  } else {
      printf("Gyro Not Found!\r\n");
 8001836:	4810      	ldr	r0, [pc, #64]	@ (8001878 <main+0x84>)
 8001838:	f003 fb26 	bl	8004e88 <puts>
  }
  /* USER CODE BEGIN 2 */
  	  player_ctor(&player, 70, 30, 150, 30);
 800183c:	231e      	movs	r3, #30
 800183e:	9300      	str	r3, [sp, #0]
 8001840:	2396      	movs	r3, #150	@ 0x96
 8001842:	221e      	movs	r2, #30
 8001844:	2146      	movs	r1, #70	@ 0x46
 8001846:	480d      	ldr	r0, [pc, #52]	@ (800187c <main+0x88>)
 8001848:	f7ff ff80 	bl	800174c <player_ctor>
	obstacle_ctor(&obstacle, 240, 30, 30, 80, 5);
 800184c:	2305      	movs	r3, #5
 800184e:	9301      	str	r3, [sp, #4]
 8001850:	2350      	movs	r3, #80	@ 0x50
 8001852:	9300      	str	r3, [sp, #0]
 8001854:	231e      	movs	r3, #30
 8001856:	221e      	movs	r2, #30
 8001858:	21f0      	movs	r1, #240	@ 0xf0
 800185a:	4809      	ldr	r0, [pc, #36]	@ (8001880 <main+0x8c>)
 800185c:	f7ff ffa2 	bl	80017a4 <obstacle_ctor>
	//mpu6050_init();
	bsp_lcd_init();
 8001860:	f7ff fd92 	bl	8001388 <bsp_lcd_init>

	flappy_game_set_back_ground();
 8001864:	f7ff fa8a 	bl	8000d7c <flappy_game_set_back_ground>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	    tick();
 8001868:	f000 fa5c 	bl	8001d24 <tick>
 800186c:	e7fc      	b.n	8001868 <main+0x74>
 800186e:	bf00      	nop
 8001870:	08006044 	.word	0x08006044
 8001874:	08006058 	.word	0x08006058
 8001878:	08006064 	.word	0x08006064
 800187c:	200001a0 	.word	0x200001a0
 8001880:	200001b8 	.word	0x200001b8

08001884 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b094      	sub	sp, #80	@ 0x50
 8001888:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800188a:	f107 0320 	add.w	r3, r7, #32
 800188e:	2230      	movs	r2, #48	@ 0x30
 8001890:	2100      	movs	r1, #0
 8001892:	4618      	mov	r0, r3
 8001894:	f003 fc0e 	bl	80050b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001898:	f107 030c 	add.w	r3, r7, #12
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]
 80018a2:	609a      	str	r2, [r3, #8]
 80018a4:	60da      	str	r2, [r3, #12]
 80018a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018a8:	2300      	movs	r3, #0
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	4b29      	ldr	r3, [pc, #164]	@ (8001954 <SystemClock_Config+0xd0>)
 80018ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b0:	4a28      	ldr	r2, [pc, #160]	@ (8001954 <SystemClock_Config+0xd0>)
 80018b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80018b8:	4b26      	ldr	r3, [pc, #152]	@ (8001954 <SystemClock_Config+0xd0>)
 80018ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80018c4:	2300      	movs	r3, #0
 80018c6:	607b      	str	r3, [r7, #4]
 80018c8:	4b23      	ldr	r3, [pc, #140]	@ (8001958 <SystemClock_Config+0xd4>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80018d0:	4a21      	ldr	r2, [pc, #132]	@ (8001958 <SystemClock_Config+0xd4>)
 80018d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018d6:	6013      	str	r3, [r2, #0]
 80018d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001958 <SystemClock_Config+0xd4>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018e0:	607b      	str	r3, [r7, #4]
 80018e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018e4:	2302      	movs	r3, #2
 80018e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018e8:	2301      	movs	r3, #1
 80018ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018ec:	2310      	movs	r3, #16
 80018ee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018f0:	2302      	movs	r3, #2
 80018f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018f4:	2300      	movs	r3, #0
 80018f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018f8:	2308      	movs	r3, #8
 80018fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80018fc:	2364      	movs	r3, #100	@ 0x64
 80018fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001900:	2302      	movs	r3, #2
 8001902:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001904:	2307      	movs	r3, #7
 8001906:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001908:	f107 0320 	add.w	r3, r7, #32
 800190c:	4618      	mov	r0, r3
 800190e:	f001 fd5d 	bl	80033cc <HAL_RCC_OscConfig>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001918:	f000 faaa 	bl	8001e70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800191c:	230f      	movs	r3, #15
 800191e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001920:	2302      	movs	r3, #2
 8001922:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001928:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800192c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800192e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001932:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001934:	f107 030c 	add.w	r3, r7, #12
 8001938:	2103      	movs	r1, #3
 800193a:	4618      	mov	r0, r3
 800193c:	f001 ffbe 	bl	80038bc <HAL_RCC_ClockConfig>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001946:	f000 fa93 	bl	8001e70 <Error_Handler>
  }
}
 800194a:	bf00      	nop
 800194c:	3750      	adds	r7, #80	@ 0x50
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40023800 	.word	0x40023800
 8001958:	40007000 	.word	0x40007000

0800195c <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b08e      	sub	sp, #56	@ 0x38
 8001960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001962:	1d3b      	adds	r3, r7, #4
 8001964:	2234      	movs	r2, #52	@ 0x34
 8001966:	2100      	movs	r1, #0
 8001968:	4618      	mov	r0, r3
 800196a:	f003 fba3 	bl	80050b4 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800196e:	4b39      	ldr	r3, [pc, #228]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 8001970:	4a39      	ldr	r2, [pc, #228]	@ (8001a58 <MX_LTDC_Init+0xfc>)
 8001972:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001974:	4b37      	ldr	r3, [pc, #220]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 8001976:	2200      	movs	r2, #0
 8001978:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800197a:	4b36      	ldr	r3, [pc, #216]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 800197c:	2200      	movs	r2, #0
 800197e:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001980:	4b34      	ldr	r3, [pc, #208]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 8001982:	2200      	movs	r2, #0
 8001984:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001986:	4b33      	ldr	r3, [pc, #204]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 8001988:	2200      	movs	r2, #0
 800198a:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 800198c:	4b31      	ldr	r3, [pc, #196]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 800198e:	2209      	movs	r2, #9
 8001990:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8001992:	4b30      	ldr	r3, [pc, #192]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 8001994:	2201      	movs	r2, #1
 8001996:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8001998:	4b2e      	ldr	r3, [pc, #184]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 800199a:	221d      	movs	r2, #29
 800199c:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 800199e:	4b2d      	ldr	r3, [pc, #180]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 80019a0:	2203      	movs	r2, #3
 80019a2:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 349;
 80019a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 80019a6:	f240 125d 	movw	r2, #349	@ 0x15d
 80019aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 80019ac:	4b29      	ldr	r3, [pc, #164]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 80019ae:	f240 1243 	movw	r2, #323	@ 0x143
 80019b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 359;
 80019b4:	4b27      	ldr	r3, [pc, #156]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 80019b6:	f240 1267 	movw	r2, #359	@ 0x167
 80019ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 327;
 80019bc:	4b25      	ldr	r3, [pc, #148]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 80019be:	f240 1247 	movw	r2, #327	@ 0x147
 80019c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80019c4:	4b23      	ldr	r3, [pc, #140]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 80019cc:	4b21      	ldr	r3, [pc, #132]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 80019d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80019dc:	481d      	ldr	r0, [pc, #116]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 80019de:	f001 faa6 	bl	8002f2e <HAL_LTDC_Init>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80019e8:	f000 fa42 	bl	8001e70 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80019ec:	2300      	movs	r3, #0
 80019ee:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 320;
 80019f0:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80019f4:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80019f6:	2300      	movs	r3, #0
 80019f8:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 240;
 80019fa:	23f0      	movs	r3, #240	@ 0xf0
 80019fc:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80019fe:	2302      	movs	r3, #2
 8001a00:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001a02:	23ff      	movs	r3, #255	@ 0xff
 8001a04:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001a06:	2300      	movs	r3, #0
 8001a08:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001a0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a0e:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001a10:	2305      	movs	r3, #5
 8001a12:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0;
 8001a14:	2300      	movs	r3, #0
 8001a16:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 320;
 8001a18:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 240;
 8001a1e:	23f0      	movs	r3, #240	@ 0xf0
 8001a20:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001a22:	2300      	movs	r3, #0
 8001a24:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001a34:	1d3b      	adds	r3, r7, #4
 8001a36:	2200      	movs	r2, #0
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4806      	ldr	r0, [pc, #24]	@ (8001a54 <MX_LTDC_Init+0xf8>)
 8001a3c:	f001 fb14 	bl	8003068 <HAL_LTDC_ConfigLayer>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_LTDC_Init+0xee>
  {
    Error_Handler();
 8001a46:	f000 fa13 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001a4a:	bf00      	nop
 8001a4c:	3738      	adds	r7, #56	@ 0x38
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	2000008c 	.word	0x2000008c
 8001a58:	40016800 	.word	0x40016800

08001a5c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001a60:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad0 <MX_SPI5_Init+0x74>)
 8001a62:	4a1c      	ldr	r2, [pc, #112]	@ (8001ad4 <MX_SPI5_Init+0x78>)
 8001a64:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001a66:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad0 <MX_SPI5_Init+0x74>)
 8001a68:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a6c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001a6e:	4b18      	ldr	r3, [pc, #96]	@ (8001ad0 <MX_SPI5_Init+0x74>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a74:	4b16      	ldr	r3, [pc, #88]	@ (8001ad0 <MX_SPI5_Init+0x74>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a7a:	4b15      	ldr	r3, [pc, #84]	@ (8001ad0 <MX_SPI5_Init+0x74>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a80:	4b13      	ldr	r3, [pc, #76]	@ (8001ad0 <MX_SPI5_Init+0x74>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001a86:	4b12      	ldr	r3, [pc, #72]	@ (8001ad0 <MX_SPI5_Init+0x74>)
 8001a88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a8c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a8e:	4b10      	ldr	r3, [pc, #64]	@ (8001ad0 <MX_SPI5_Init+0x74>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a94:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad0 <MX_SPI5_Init+0x74>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad0 <MX_SPI5_Init+0x74>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad0 <MX_SPI5_Init+0x74>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad0 <MX_SPI5_Init+0x74>)
 8001aa8:	220a      	movs	r2, #10
 8001aaa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001aac:	4808      	ldr	r0, [pc, #32]	@ (8001ad0 <MX_SPI5_Init+0x74>)
 8001aae:	f002 fab1 	bl	8004014 <HAL_SPI_Init>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001ab8:	f000 f9da 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */


  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);  // Set CS high initially
 8001abc:	2201      	movs	r2, #1
 8001abe:	2102      	movs	r1, #2
 8001ac0:	4805      	ldr	r0, [pc, #20]	@ (8001ad8 <MX_SPI5_Init+0x7c>)
 8001ac2:	f001 fa1b 	bl	8002efc <HAL_GPIO_WritePin>
  I3G4250D_Init();
 8001ac6:	f7ff fa09 	bl	8000edc <I3G4250D_Init>



  /* USER CODE END SPI5_Init 2 */

}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	20000134 	.word	0x20000134
 8001ad4:	40015000 	.word	0x40015000
 8001ad8:	40020800 	.word	0x40020800

08001adc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08c      	sub	sp, #48	@ 0x30
 8001ae0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae2:	f107 031c 	add.w	r3, r7, #28
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	605a      	str	r2, [r3, #4]
 8001aec:	609a      	str	r2, [r3, #8]
 8001aee:	60da      	str	r2, [r3, #12]
 8001af0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001af2:	2300      	movs	r3, #0
 8001af4:	61bb      	str	r3, [r7, #24]
 8001af6:	4b4f      	ldr	r3, [pc, #316]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afa:	4a4e      	ldr	r2, [pc, #312]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001afc:	f043 0320 	orr.w	r3, r3, #32
 8001b00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b02:	4b4c      	ldr	r3, [pc, #304]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b06:	f003 0320 	and.w	r3, r3, #32
 8001b0a:	61bb      	str	r3, [r7, #24]
 8001b0c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b0e:	2300      	movs	r3, #0
 8001b10:	617b      	str	r3, [r7, #20]
 8001b12:	4b48      	ldr	r3, [pc, #288]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	4a47      	ldr	r2, [pc, #284]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b1e:	4b45      	ldr	r3, [pc, #276]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b26:	617b      	str	r3, [r7, #20]
 8001b28:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	613b      	str	r3, [r7, #16]
 8001b2e:	4b41      	ldr	r3, [pc, #260]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b32:	4a40      	ldr	r2, [pc, #256]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b34:	f043 0304 	orr.w	r3, r3, #4
 8001b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b3a:	4b3e      	ldr	r3, [pc, #248]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3e:	f003 0304 	and.w	r3, r3, #4
 8001b42:	613b      	str	r3, [r7, #16]
 8001b44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	4b3a      	ldr	r3, [pc, #232]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	4a39      	ldr	r2, [pc, #228]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b56:	4b37      	ldr	r3, [pc, #220]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	60bb      	str	r3, [r7, #8]
 8001b66:	4b33      	ldr	r3, [pc, #204]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6a:	4a32      	ldr	r2, [pc, #200]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b6c:	f043 0302 	orr.w	r3, r3, #2
 8001b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b72:	4b30      	ldr	r3, [pc, #192]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	4b2c      	ldr	r3, [pc, #176]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b86:	4a2b      	ldr	r2, [pc, #172]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b88:	f043 0310 	orr.w	r3, r3, #16
 8001b8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b8e:	4b29      	ldr	r3, [pc, #164]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b92:	f003 0310 	and.w	r3, r3, #16
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	603b      	str	r3, [r7, #0]
 8001b9e:	4b25      	ldr	r3, [pc, #148]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba2:	4a24      	ldr	r2, [pc, #144]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001ba4:	f043 0308 	orr.w	r3, r3, #8
 8001ba8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001baa:	4b22      	ldr	r3, [pc, #136]	@ (8001c34 <MX_GPIO_Init+0x158>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bae:	f003 0308 	and.w	r3, r3, #8
 8001bb2:	603b      	str	r3, [r7, #0]
 8001bb4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	2104      	movs	r1, #4
 8001bba:	481f      	ldr	r0, [pc, #124]	@ (8001c38 <MX_GPIO_Init+0x15c>)
 8001bbc:	f001 f99e 	bl	8002efc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	2180      	movs	r1, #128	@ 0x80
 8001bc4:	481d      	ldr	r0, [pc, #116]	@ (8001c3c <MX_GPIO_Init+0x160>)
 8001bc6:	f001 f999 	bl	8002efc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bd0:	481b      	ldr	r0, [pc, #108]	@ (8001c40 <MX_GPIO_Init+0x164>)
 8001bd2:	f001 f993 	bl	8002efc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001bd6:	2304      	movs	r3, #4
 8001bd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be2:	2300      	movs	r3, #0
 8001be4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001be6:	f107 031c 	add.w	r3, r7, #28
 8001bea:	4619      	mov	r1, r3
 8001bec:	4812      	ldr	r0, [pc, #72]	@ (8001c38 <MX_GPIO_Init+0x15c>)
 8001bee:	f000 ffd9 	bl	8002ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001bf2:	2380      	movs	r3, #128	@ 0x80
 8001bf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c02:	f107 031c 	add.w	r3, r7, #28
 8001c06:	4619      	mov	r1, r3
 8001c08:	480c      	ldr	r0, [pc, #48]	@ (8001c3c <MX_GPIO_Init+0x160>)
 8001c0a:	f000 ffcb 	bl	8002ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001c0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c14:	2301      	movs	r3, #1
 8001c16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c20:	f107 031c 	add.w	r3, r7, #28
 8001c24:	4619      	mov	r1, r3
 8001c26:	4806      	ldr	r0, [pc, #24]	@ (8001c40 <MX_GPIO_Init+0x164>)
 8001c28:	f000 ffbc 	bl	8002ba4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c2c:	bf00      	nop
 8001c2e:	3730      	adds	r7, #48	@ 0x30
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40023800 	.word	0x40023800
 8001c38:	40020800 	.word	0x40020800
 8001c3c:	40020000 	.word	0x40020000
 8001c40:	40020c00 	.word	0x40020c00
 8001c44:	00000000 	.word	0x00000000

08001c48 <get_player_position>:

/* USER CODE BEGIN 4 */
int get_player_position() {
 8001c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c4a:	b08b      	sub	sp, #44	@ 0x2c
 8001c4c:	af00      	add	r7, sp, #0
  double smoothing_factor = 5.0;
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	4b31      	ldr	r3, [pc, #196]	@ (8001d18 <get_player_position+0xd0>)
 8001c54:	e9c7 2306 	strd	r2, r3, [r7, #24]
  //mpu6050_read();

  float gyro_x, gyro_y, gyro_z;

   I3G4250D_ReadGyro(&gyro_x, &gyro_y, &gyro_z);  // Get fresh gyro data
 8001c58:	1d3a      	adds	r2, r7, #4
 8001c5a:	f107 0108 	add.w	r1, r7, #8
 8001c5e:	f107 030c 	add.w	r3, r7, #12
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff f95e 	bl	8000f24 <I3G4250D_ReadGyro>

   degreey = gyro_y;
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7fe fd9e 	bl	80007ac <__aeabi_f2d>
 8001c70:	4602      	mov	r2, r0
 8001c72:	460b      	mov	r3, r1
 8001c74:	4929      	ldr	r1, [pc, #164]	@ (8001d1c <get_player_position+0xd4>)
 8001c76:	e9c1 2300 	strd	r2, r3, [r1]

  // Calculate tilt change and update previous roll angle
  double angle_delta = degreey - player.prev_roll_angle;
 8001c7a:	4b28      	ldr	r3, [pc, #160]	@ (8001d1c <get_player_position+0xd4>)
 8001c7c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c80:	4b27      	ldr	r3, [pc, #156]	@ (8001d20 <get_player_position+0xd8>)
 8001c82:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001c86:	f7fe fc31 	bl	80004ec <__aeabi_dsub>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	e9c7 2304 	strd	r2, r3, [r7, #16]
  player.prev_roll_angle = degreey;
 8001c92:	4b22      	ldr	r3, [pc, #136]	@ (8001d1c <get_player_position+0xd4>)
 8001c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c98:	4921      	ldr	r1, [pc, #132]	@ (8001d20 <get_player_position+0xd8>)
 8001c9a:	e9c1 2304 	strd	r2, r3, [r1, #16]

  // Compute new position
  int new_y = player.y - (int)(smoothing_factor * angle_delta);
 8001c9e:	4b20      	ldr	r3, [pc, #128]	@ (8001d20 <get_player_position+0xd8>)
 8001ca0:	889b      	ldrh	r3, [r3, #4]
 8001ca2:	461e      	mov	r6, r3
 8001ca4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ca8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cac:	f7fe faf0 	bl	8000290 <__aeabi_dmul>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	4610      	mov	r0, r2
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	f7fe fe58 	bl	800096c <__aeabi_d2iz>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	1af3      	subs	r3, r6, r3
 8001cc0:	627b      	str	r3, [r7, #36]	@ 0x24

  // Boundary check to keep player within screen limits
  if (new_y <= PLAYER_ySTART_POINT) {
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc4:	2b1e      	cmp	r3, #30
 8001cc6:	dc01      	bgt.n	8001ccc <get_player_position+0x84>
      return PLAYER_ySTART_POINT;
 8001cc8:	231e      	movs	r3, #30
 8001cca:	e01d      	b.n	8001d08 <get_player_position+0xc0>
  }
  if ((new_y + player.h) >= PLAYER_yEND_POINT) {
 8001ccc:	4b14      	ldr	r3, [pc, #80]	@ (8001d20 <get_player_position+0xd8>)
 8001cce:	88db      	ldrh	r3, [r3, #6]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd4:	4413      	add	r3, r2
 8001cd6:	2bd1      	cmp	r3, #209	@ 0xd1
 8001cd8:	dd04      	ble.n	8001ce4 <get_player_position+0x9c>
      return PLAYER_yEND_POINT - player.h;
 8001cda:	4b11      	ldr	r3, [pc, #68]	@ (8001d20 <get_player_position+0xd8>)
 8001cdc:	88db      	ldrh	r3, [r3, #6]
 8001cde:	f1c3 03d2 	rsb	r3, r3, #210	@ 0xd2
 8001ce2:	e011      	b.n	8001d08 <get_player_position+0xc0>
  }

  // Apply gravity only when movement is minimal
  if (fabs(angle_delta) < 0.1) {
 8001ce4:	693c      	ldr	r4, [r7, #16]
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001cec:	a308      	add	r3, pc, #32	@ (adr r3, 8001d10 <get_player_position+0xc8>)
 8001cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf2:	4620      	mov	r0, r4
 8001cf4:	4629      	mov	r1, r5
 8001cf6:	f7fe fe11 	bl	800091c <__aeabi_dcmplt>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d002      	beq.n	8001d06 <get_player_position+0xbe>
      new_y += GRAVITY_FACTOR;
 8001d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d02:	3301      	adds	r3, #1
 8001d04:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  return new_y;
 8001d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	372c      	adds	r7, #44	@ 0x2c
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d10:	9999999a 	.word	0x9999999a
 8001d14:	3fb99999 	.word	0x3fb99999
 8001d18:	40140000 	.word	0x40140000
 8001d1c:	20000190 	.word	0x20000190
 8001d20:	200001a0 	.word	0x200001a0

08001d24 <tick>:
/**
  * @brief Updates the game state based on events and conditions.
  * @param None
  * @retval None
  */
void tick() {
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
  uint16_t new_y = PLAYER_ySTART_POINT;
 8001d2a:	231e      	movs	r3, #30
 8001d2c:	80fb      	strh	r3, [r7, #6]

	switch (game_state) {
 8001d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001da8 <tick+0x84>)
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d02f      	beq.n	8001d96 <tick+0x72>
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	dc31      	bgt.n	8001d9e <tick+0x7a>
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d002      	beq.n	8001d44 <tick+0x20>
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d00e      	beq.n	8001d60 <tick+0x3c>
		case GAME_OVER: {
		  display_final_score();
		}
		break;
	}
}
 8001d42:	e02c      	b.n	8001d9e <tick+0x7a>
			game_init_mssg();
 8001d44:	f000 fc94 	bl	8002670 <game_init_mssg>
      render_gamestart_countdown();
 8001d48:	f000 fcb0 	bl	80026ac <render_gamestart_countdown>
      if(countdown_complete == true) {
 8001d4c:	4b17      	ldr	r3, [pc, #92]	@ (8001dac <tick+0x88>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d123      	bne.n	8001d9c <tick+0x78>
        flappy_game_set_back_ground();
 8001d54:	f7ff f812 	bl	8000d7c <flappy_game_set_back_ground>
        game_state = GAME_START;
 8001d58:	4b13      	ldr	r3, [pc, #76]	@ (8001da8 <tick+0x84>)
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	701a      	strb	r2, [r3, #0]
		break;
 8001d5e:	e01d      	b.n	8001d9c <tick+0x78>
		  new_y = get_player_position();
 8001d60:	f7ff ff72 	bl	8001c48 <get_player_position>
 8001d64:	4603      	mov	r3, r0
 8001d66:	80fb      	strh	r3, [r7, #6]
		  check_collision();
 8001d68:	f000 f824 	bl	8001db4 <check_collision>
			if(obstacle.state == OBSTACLE_COLLIDED) {
 8001d6c:	4b10      	ldr	r3, [pc, #64]	@ (8001db0 <tick+0x8c>)
 8001d6e:	7b9b      	ldrb	r3, [r3, #14]
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d107      	bne.n	8001d84 <tick+0x60>
			  set_gameover_background();
 8001d74:	f7ff f824 	bl	8000dc0 <set_gameover_background>
			  display_game_over();
 8001d78:	f7ff f842 	bl	8000e00 <display_game_over>
				game_state = GAME_OVER;
 8001d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001da8 <tick+0x84>)
 8001d7e:	2202      	movs	r2, #2
 8001d80:	701a      	strb	r2, [r3, #0]
		break;
 8001d82:	e00c      	b.n	8001d9e <tick+0x7a>
			  move_player(new_y);
 8001d84:	88fb      	ldrh	r3, [r7, #6]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f000 f974 	bl	8002074 <move_player>
				move_obstacle();
 8001d8c:	f000 f916 	bl	8001fbc <move_obstacle>
				player_show_score();
 8001d90:	f000 fcf4 	bl	800277c <player_show_score>
		break;
 8001d94:	e003      	b.n	8001d9e <tick+0x7a>
		  display_final_score();
 8001d96:	f000 fd1f 	bl	80027d8 <display_final_score>
		break;
 8001d9a:	e000      	b.n	8001d9e <tick+0x7a>
		break;
 8001d9c:	bf00      	nop
}
 8001d9e:	bf00      	nop
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	2000019c 	.word	0x2000019c
 8001dac:	20000198 	.word	0x20000198
 8001db0:	200001b8 	.word	0x200001b8

08001db4 <check_collision>:

/**
 * @brief Updates the collision state between the player and an obstacle.
 * @retval None
 */
void check_collision() {
 8001db4:	b480      	push	{r7}
 8001db6:	b089      	sub	sp, #36	@ 0x24
 8001db8:	af00      	add	r7, sp, #0
  int player_left = player.x;
 8001dba:	4b2b      	ldr	r3, [pc, #172]	@ (8001e68 <check_collision+0xb4>)
 8001dbc:	881b      	ldrh	r3, [r3, #0]
 8001dbe:	61fb      	str	r3, [r7, #28]
  int player_right = player.x + player.w -5;
 8001dc0:	4b29      	ldr	r3, [pc, #164]	@ (8001e68 <check_collision+0xb4>)
 8001dc2:	881b      	ldrh	r3, [r3, #0]
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	4b28      	ldr	r3, [pc, #160]	@ (8001e68 <check_collision+0xb4>)
 8001dc8:	885b      	ldrh	r3, [r3, #2]
 8001dca:	4413      	add	r3, r2
 8001dcc:	3b05      	subs	r3, #5
 8001dce:	61bb      	str	r3, [r7, #24]
  int player_top = player.y;
 8001dd0:	4b25      	ldr	r3, [pc, #148]	@ (8001e68 <check_collision+0xb4>)
 8001dd2:	889b      	ldrh	r3, [r3, #4]
 8001dd4:	617b      	str	r3, [r7, #20]
  int player_bottom = player.y + player.h-5;
 8001dd6:	4b24      	ldr	r3, [pc, #144]	@ (8001e68 <check_collision+0xb4>)
 8001dd8:	889b      	ldrh	r3, [r3, #4]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	4b22      	ldr	r3, [pc, #136]	@ (8001e68 <check_collision+0xb4>)
 8001dde:	88db      	ldrh	r3, [r3, #6]
 8001de0:	4413      	add	r3, r2
 8001de2:	3b05      	subs	r3, #5
 8001de4:	613b      	str	r3, [r7, #16]

  int obstacle_left = obstacle.x;
 8001de6:	4b21      	ldr	r3, [pc, #132]	@ (8001e6c <check_collision+0xb8>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	60fb      	str	r3, [r7, #12]
  int obstacle_right = obstacle.x + obstacle.w;
 8001dec:	4b1f      	ldr	r3, [pc, #124]	@ (8001e6c <check_collision+0xb8>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a1e      	ldr	r2, [pc, #120]	@ (8001e6c <check_collision+0xb8>)
 8001df2:	8892      	ldrh	r2, [r2, #4]
 8001df4:	4413      	add	r3, r2
 8001df6:	60bb      	str	r3, [r7, #8]
  int top_obstacle_b = OBSTACLE_ySTART_POINT + obstacle.h -5;
 8001df8:	4b1c      	ldr	r3, [pc, #112]	@ (8001e6c <check_collision+0xb8>)
 8001dfa:	891b      	ldrh	r3, [r3, #8]
 8001dfc:	3319      	adds	r3, #25
 8001dfe:	607b      	str	r3, [r7, #4]
  int bottom_obstacle_t = top_obstacle_b + obstacle.g +10;
 8001e00:	4b1a      	ldr	r3, [pc, #104]	@ (8001e6c <check_collision+0xb8>)
 8001e02:	895b      	ldrh	r3, [r3, #10]
 8001e04:	461a      	mov	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4413      	add	r3, r2
 8001e0a:	330a      	adds	r3, #10
 8001e0c:	603b      	str	r3, [r7, #0]

  if (player_right  >= obstacle_left && player_left <= obstacle_right ){
 8001e0e:	69ba      	ldr	r2, [r7, #24]
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	db1c      	blt.n	8001e50 <check_collision+0x9c>
 8001e16:	69fa      	ldr	r2, [r7, #28]
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	dc18      	bgt.n	8001e50 <check_collision+0x9c>
    if( (player_top  < top_obstacle_b) || (player_bottom > (bottom_obstacle_t))) {
 8001e1e:	697a      	ldr	r2, [r7, #20]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	429a      	cmp	r2, r3
 8001e24:	db03      	blt.n	8001e2e <check_collision+0x7a>
 8001e26:	693a      	ldr	r2, [r7, #16]
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	dd03      	ble.n	8001e36 <check_collision+0x82>
      obstacle.state = OBSTACLE_COLLIDED;
 8001e2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e6c <check_collision+0xb8>)
 8001e30:	2202      	movs	r2, #2
 8001e32:	739a      	strb	r2, [r3, #14]
    if( (player_top  < top_obstacle_b) || (player_bottom > (bottom_obstacle_t))) {
 8001e34:	e010      	b.n	8001e58 <check_collision+0xa4>
    } else if (obstacle.state != OBSTACLE_CLEARED) {
 8001e36:	4b0d      	ldr	r3, [pc, #52]	@ (8001e6c <check_collision+0xb8>)
 8001e38:	7b9b      	ldrb	r3, [r3, #14]
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d00c      	beq.n	8001e58 <check_collision+0xa4>
      player.score++;
 8001e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e68 <check_collision+0xb4>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	3301      	adds	r3, #1
 8001e44:	4a08      	ldr	r2, [pc, #32]	@ (8001e68 <check_collision+0xb4>)
 8001e46:	6093      	str	r3, [r2, #8]
      obstacle.state = OBSTACLE_CLEARED;
 8001e48:	4b08      	ldr	r3, [pc, #32]	@ (8001e6c <check_collision+0xb8>)
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	739a      	strb	r2, [r3, #14]
    if( (player_top  < top_obstacle_b) || (player_bottom > (bottom_obstacle_t))) {
 8001e4e:	e003      	b.n	8001e58 <check_collision+0xa4>
    }
  } else {
    obstacle.state = OBSTACLE_NOT_CLEARED;
 8001e50:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <check_collision+0xb8>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	739a      	strb	r2, [r3, #14]
  }
}
 8001e56:	e000      	b.n	8001e5a <check_collision+0xa6>
    if( (player_top  < top_obstacle_b) || (player_bottom > (bottom_obstacle_t))) {
 8001e58:	bf00      	nop
}
 8001e5a:	bf00      	nop
 8001e5c:	3724      	adds	r7, #36	@ 0x24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	200001a0 	.word	0x200001a0
 8001e6c:	200001b8 	.word	0x200001b8

08001e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e74:	b672      	cpsid	i
}
 8001e76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <Error_Handler+0x8>

08001e7c <generate_obstacle_height>:

/**
  * @brief  Generate the height of the obstacle.
  * @retval The height of the obstacle.
  */
uint16_t generate_obstacle_height() {
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
  uint16_t top_obstacle_height = 0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	80fb      	strh	r3, [r7, #6]
	// Generate random top_obstacle_height if it's not set yet or x_start is 240
	if ( obstacle.x == 239) {
 8001e86:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec0 <generate_obstacle_height+0x44>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2bef      	cmp	r3, #239	@ 0xef
 8001e8c:	d111      	bne.n	8001eb2 <generate_obstacle_height+0x36>
		top_obstacle_height = rand() % (90 + 1);
 8001e8e:	f002 fe93 	bl	8004bb8 <rand>
 8001e92:	4603      	mov	r3, r0
 8001e94:	4a0b      	ldr	r2, [pc, #44]	@ (8001ec4 <generate_obstacle_height+0x48>)
 8001e96:	fb82 1203 	smull	r1, r2, r2, r3
 8001e9a:	441a      	add	r2, r3
 8001e9c:	1191      	asrs	r1, r2, #6
 8001e9e:	17da      	asrs	r2, r3, #31
 8001ea0:	1a8a      	subs	r2, r1, r2
 8001ea2:	215b      	movs	r1, #91	@ 0x5b
 8001ea4:	fb01 f202 	mul.w	r2, r1, r2
 8001ea8:	1a9a      	subs	r2, r3, r2
 8001eaa:	4613      	mov	r3, r2
 8001eac:	80fb      	strh	r3, [r7, #6]
		return top_obstacle_height;
 8001eae:	88fb      	ldrh	r3, [r7, #6]
 8001eb0:	e001      	b.n	8001eb6 <generate_obstacle_height+0x3a>
	} else {
	  return obstacle.h;
 8001eb2:	4b03      	ldr	r3, [pc, #12]	@ (8001ec0 <generate_obstacle_height+0x44>)
 8001eb4:	891b      	ldrh	r3, [r3, #8]
	}
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	200001b8 	.word	0x200001b8
 8001ec4:	b40b40b5 	.word	0xb40b40b5

08001ec8 <display_obstacle>:
/**
  * @brief  Display the obstacle on the LCD.
  * @param  x_start: Starting position of the obstacle.
  * @retval None
  */
void display_obstacle() {
 8001ec8:	b590      	push	{r4, r7, lr}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af02      	add	r7, sp, #8

  /* filling traces of obstacle */
  ili9341_fill_rect((obstacle.x+30), obstacle.speed, obstacle.y,  obstacle.h, BACKGROUND);
  ili9341_fill_rect((obstacle.x+30), obstacle.speed, bottom_obstacle_ystart, bottom_obstacle_height, BACKGROUND);
#elif defined(NORMAL)
  obstacle.h = generate_obstacle_height();
 8001ece:	f7ff ffd5 	bl	8001e7c <generate_obstacle_height>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	4b38      	ldr	r3, [pc, #224]	@ (8001fb8 <display_obstacle+0xf0>)
 8001ed8:	811a      	strh	r2, [r3, #8]
  //obstacle.g = generate_obstacle_gap();
  obstacle.speed = get_obstacle_speed();
 8001eda:	f000 f899 	bl	8002010 <get_obstacle_speed>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	4b35      	ldr	r3, [pc, #212]	@ (8001fb8 <display_obstacle+0xf0>)
 8001ee4:	819a      	strh	r2, [r3, #12]
  obstacle.x -= obstacle.speed;
 8001ee6:	4b34      	ldr	r3, [pc, #208]	@ (8001fb8 <display_obstacle+0xf0>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a33      	ldr	r2, [pc, #204]	@ (8001fb8 <display_obstacle+0xf0>)
 8001eec:	8992      	ldrh	r2, [r2, #12]
 8001eee:	1a9b      	subs	r3, r3, r2
 8001ef0:	4a31      	ldr	r2, [pc, #196]	@ (8001fb8 <display_obstacle+0xf0>)
 8001ef2:	6013      	str	r3, [r2, #0]
  int bottom_obstacle_ystart =  obstacle.h + obstacle.y + obstacle.g;
 8001ef4:	4b30      	ldr	r3, [pc, #192]	@ (8001fb8 <display_obstacle+0xf0>)
 8001ef6:	891b      	ldrh	r3, [r3, #8]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4b2f      	ldr	r3, [pc, #188]	@ (8001fb8 <display_obstacle+0xf0>)
 8001efc:	88db      	ldrh	r3, [r3, #6]
 8001efe:	4413      	add	r3, r2
 8001f00:	4a2d      	ldr	r2, [pc, #180]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f02:	8952      	ldrh	r2, [r2, #10]
 8001f04:	4413      	add	r3, r2
 8001f06:	607b      	str	r3, [r7, #4]
  int bottom_obstacle_height = OBSTACLE_yEND_POINT - bottom_obstacle_ystart;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f1c3 03d2 	rsb	r3, r3, #210	@ 0xd2
 8001f0e:	603b      	str	r3, [r7, #0]
  if((obstacle.x+ obstacle.w) >= 0 && obstacle.x <= 240) {
 8001f10:	4b29      	ldr	r3, [pc, #164]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a28      	ldr	r2, [pc, #160]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f16:	8892      	ldrh	r2, [r2, #4]
 8001f18:	4413      	add	r3, r2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	db44      	blt.n	8001fa8 <display_obstacle+0xe0>
 8001f1e:	4b26      	ldr	r3, [pc, #152]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2bf0      	cmp	r3, #240	@ 0xf0
 8001f24:	dc40      	bgt.n	8001fa8 <display_obstacle+0xe0>
    ili9341_fill_rect(obstacle.x, obstacle.w, obstacle.y, obstacle.h, OBSTACLE_SHADE);
 8001f26:	4b24      	ldr	r3, [pc, #144]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	b298      	uxth	r0, r3
 8001f2c:	4b22      	ldr	r3, [pc, #136]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f2e:	8899      	ldrh	r1, [r3, #4]
 8001f30:	4b21      	ldr	r3, [pc, #132]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f32:	88da      	ldrh	r2, [r3, #6]
 8001f34:	4b20      	ldr	r3, [pc, #128]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f36:	891b      	ldrh	r3, [r3, #8]
 8001f38:	f249 44b2 	movw	r4, #38066	@ 0x94b2
 8001f3c:	9400      	str	r4, [sp, #0]
 8001f3e:	f7ff faff 	bl	8001540 <ili9341_fill_rect>
    ili9341_fill_rect(obstacle.x, obstacle.w, bottom_obstacle_ystart, bottom_obstacle_height, OBSTACLE_SHADE);
 8001f42:	4b1d      	ldr	r3, [pc, #116]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	b298      	uxth	r0, r3
 8001f48:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f4a:	8899      	ldrh	r1, [r3, #4]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	b29a      	uxth	r2, r3
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	f249 44b2 	movw	r4, #38066	@ 0x94b2
 8001f58:	9400      	str	r4, [sp, #0]
 8001f5a:	f7ff faf1 	bl	8001540 <ili9341_fill_rect>

    /* filling traces of obstacle */
    ili9341_fill_rect((obstacle.x+obstacle.w), obstacle.speed, obstacle.y,  obstacle.h, BACKGROUND);
 8001f5e:	4b16      	ldr	r3, [pc, #88]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	4b14      	ldr	r3, [pc, #80]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f66:	889b      	ldrh	r3, [r3, #4]
 8001f68:	4413      	add	r3, r2
 8001f6a:	b298      	uxth	r0, r3
 8001f6c:	4b12      	ldr	r3, [pc, #72]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f6e:	8999      	ldrh	r1, [r3, #12]
 8001f70:	4b11      	ldr	r3, [pc, #68]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f72:	88da      	ldrh	r2, [r3, #6]
 8001f74:	4b10      	ldr	r3, [pc, #64]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f76:	891b      	ldrh	r3, [r3, #8]
 8001f78:	f649 745e 	movw	r4, #40798	@ 0x9f5e
 8001f7c:	9400      	str	r4, [sp, #0]
 8001f7e:	f7ff fadf 	bl	8001540 <ili9341_fill_rect>
    ili9341_fill_rect((obstacle.x+obstacle.w), obstacle.speed, bottom_obstacle_ystart, bottom_obstacle_height, BACKGROUND);
 8001f82:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	b29a      	uxth	r2, r3
 8001f88:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f8a:	889b      	ldrh	r3, [r3, #4]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	b298      	uxth	r0, r3
 8001f90:	4b09      	ldr	r3, [pc, #36]	@ (8001fb8 <display_obstacle+0xf0>)
 8001f92:	8999      	ldrh	r1, [r3, #12]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	f649 745e 	movw	r4, #40798	@ 0x9f5e
 8001fa0:	9400      	str	r4, [sp, #0]
 8001fa2:	f7ff facd 	bl	8001540 <ili9341_fill_rect>
 8001fa6:	e003      	b.n	8001fb0 <display_obstacle+0xe8>

  } else {
    //ili9341_fill_rect(0, 40, OBSTACLE_ySTART_POINT, OBSTACLE_yEND_POINT,BACKGROUND);
    obstacle.x = 240-1;
 8001fa8:	4b03      	ldr	r3, [pc, #12]	@ (8001fb8 <display_obstacle+0xf0>)
 8001faa:	22ef      	movs	r2, #239	@ 0xef
 8001fac:	601a      	str	r2, [r3, #0]
  } else {
    //ili9341_fill_rect(0, 40, OBSTACLE_ySTART_POINT, OBSTACLE_yEND_POINT,BACKGROUND);
    obstacle.x = 240-1;
  }
#endif
}
 8001fae:	bf00      	nop
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd90      	pop	{r4, r7, pc}
 8001fb8:	200001b8 	.word	0x200001b8

08001fbc <move_obstacle>:
/**
  * @brief  Move the obstacle on the LCD.
  * @param  x: Position to move the obstacle to.
  * @retval None
  */
void move_obstacle() {
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
	display_obstacle();
 8001fc0:	f7ff ff82 	bl	8001ec8 <display_obstacle>
}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <score_card_background>:

/**
  * @brief  Draw the background for the score card on the LCD.
  * @retval None
  */
void score_card_background() {
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af02      	add	r7, sp, #8
   ili9341_fill_rect(0, 320,0,26, SCORE_BOARD_SHADE_3);
 8001fce:	f24e 731c 	movw	r3, #59164	@ 0xe71c
 8001fd2:	9300      	str	r3, [sp, #0]
 8001fd4:	231a      	movs	r3, #26
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8001fdc:	2000      	movs	r0, #0
 8001fde:	f7ff faaf 	bl	8001540 <ili9341_fill_rect>
   ili9341_fill_rect( 0, 320,26,2, SCORE_BOARD_SHADE_2);
 8001fe2:	f249 43b2 	movw	r3, #38066	@ 0x94b2
 8001fe6:	9300      	str	r3, [sp, #0]
 8001fe8:	2302      	movs	r3, #2
 8001fea:	221a      	movs	r2, #26
 8001fec:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8001ff0:	2000      	movs	r0, #0
 8001ff2:	f7ff faa5 	bl	8001540 <ili9341_fill_rect>
   ili9341_fill_rect( 0, 320,28,2, SCORE_BOARD_SHADE_1);
 8001ff6:	f247 338e 	movw	r3, #29582	@ 0x738e
 8001ffa:	9300      	str	r3, [sp, #0]
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	221c      	movs	r2, #28
 8002000:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8002004:	2000      	movs	r0, #0
 8002006:	f7ff fa9b 	bl	8001540 <ili9341_fill_rect>
}
 800200a:	bf00      	nop
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <get_obstacle_speed>:
/**
  * @brief  Calculates the speed of obstacles based on the player's score.
  * @param  score: The player's score.
  * @retval uint8_t: The calculated obstacle speed.
  */
uint8_t get_obstacle_speed() {
 8002010:	b480      	push	{r7}
 8002012:	b087      	sub	sp, #28
 8002014:	af00      	add	r7, sp, #0
  int base_speed = 2;
 8002016:	2302      	movs	r3, #2
 8002018:	617b      	str	r3, [r7, #20]
  float speed_increment = 0.25;
 800201a:	f04f 537a 	mov.w	r3, #1048576000	@ 0x3e800000
 800201e:	613b      	str	r3, [r7, #16]

  // Increase speed slightly for every 5 points
  int level = player.score / 5;
 8002020:	4b12      	ldr	r3, [pc, #72]	@ (800206c <get_obstacle_speed+0x5c>)
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	4a12      	ldr	r2, [pc, #72]	@ (8002070 <get_obstacle_speed+0x60>)
 8002026:	fb82 1203 	smull	r1, r2, r2, r3
 800202a:	1052      	asrs	r2, r2, #1
 800202c:	17db      	asrs	r3, r3, #31
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	60fb      	str	r3, [r7, #12]
  return base_speed + (level * speed_increment);
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	ee07 3a90 	vmov	s15, r3
 8002038:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	ee07 3a90 	vmov	s15, r3
 8002042:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002046:	edd7 7a04 	vldr	s15, [r7, #16]
 800204a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800204e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002052:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002056:	edc7 7a01 	vstr	s15, [r7, #4]
 800205a:	793b      	ldrb	r3, [r7, #4]
 800205c:	b2db      	uxtb	r3, r3
}
 800205e:	4618      	mov	r0, r3
 8002060:	371c      	adds	r7, #28
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	200001a0 	.word	0x200001a0
 8002070:	66666667 	.word	0x66666667

08002074 <move_player>:
/**
  * @brief  Move the player on the LCD.
  * @param  y_pos: Starting position of the player.
  * @retval None
  */
void move_player( int y_pos) {
 8002074:	b590      	push	{r4, r7, lr}
 8002076:	b085      	sub	sp, #20
 8002078:	af02      	add	r7, sp, #8
 800207a:	6078      	str	r0, [r7, #4]

//	if(player.wing_movment%5==0){
		ili9341_draw_image( player.x, player.w, y_pos, player.h, (uint16_t *)image_data_bird);
 800207c:	4b0d      	ldr	r3, [pc, #52]	@ (80020b4 <move_player+0x40>)
 800207e:	8818      	ldrh	r0, [r3, #0]
 8002080:	4b0c      	ldr	r3, [pc, #48]	@ (80020b4 <move_player+0x40>)
 8002082:	8859      	ldrh	r1, [r3, #2]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	b29a      	uxth	r2, r3
 8002088:	4b0a      	ldr	r3, [pc, #40]	@ (80020b4 <move_player+0x40>)
 800208a:	88db      	ldrh	r3, [r3, #6]
 800208c:	4c0a      	ldr	r4, [pc, #40]	@ (80020b8 <move_player+0x44>)
 800208e:	9400      	str	r4, [sp, #0]
 8002090:	f7ff fae2 	bl	8001658 <ili9341_draw_image>
//	} else {
//	  ili9341_draw_image( player.x, player.w, y_pos, player.h, (uint16_t *)image_data_bird2);
//	}
  fill_player_trace(y_pos);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f000 f811 	bl	80020bc <fill_player_trace>
  player.y = y_pos;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	b29a      	uxth	r2, r3
 800209e:	4b05      	ldr	r3, [pc, #20]	@ (80020b4 <move_player+0x40>)
 80020a0:	809a      	strh	r2, [r3, #4]

	player.wing_movment++;
 80020a2:	4b04      	ldr	r3, [pc, #16]	@ (80020b4 <move_player+0x40>)
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	3301      	adds	r3, #1
 80020a8:	4a02      	ldr	r2, [pc, #8]	@ (80020b4 <move_player+0x40>)
 80020aa:	60d3      	str	r3, [r2, #12]
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd90      	pop	{r4, r7, pc}
 80020b4:	200001a0 	.word	0x200001a0
 80020b8:	08014a14 	.word	0x08014a14

080020bc <fill_player_trace>:
/**
  * @brief  Fill the player trace area with the background color.
  * @param  y_pos: New Y position of the player.
  * @retval None
  */
void fill_player_trace(int y_pos) {
 80020bc:	b590      	push	{r4, r7, lr}
 80020be:	b085      	sub	sp, #20
 80020c0:	af02      	add	r7, sp, #8
 80020c2:	6078      	str	r0, [r7, #4]
    ili9341_fill_rect(player.x, player.w, 30, 180, BACKGROUND);
  } else if (obstacle.x <= (player.x + player.w) || (obstacle.x + 30) >= player.x) {
    ili9341_fill_rect(player.x, player.w, (obstacle.y + obstacle.h), obstacle.g, BACKGROUND);
  }
#else
  if (player.y >= PLAYER_ySTART_POINT && (player.y + player.h) <= PLAYER_yEND_POINT) {
 80020c4:	4b22      	ldr	r3, [pc, #136]	@ (8002150 <fill_player_trace+0x94>)
 80020c6:	889b      	ldrh	r3, [r3, #4]
 80020c8:	2b1d      	cmp	r3, #29
 80020ca:	d93c      	bls.n	8002146 <fill_player_trace+0x8a>
 80020cc:	4b20      	ldr	r3, [pc, #128]	@ (8002150 <fill_player_trace+0x94>)
 80020ce:	889b      	ldrh	r3, [r3, #4]
 80020d0:	461a      	mov	r2, r3
 80020d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002150 <fill_player_trace+0x94>)
 80020d4:	88db      	ldrh	r3, [r3, #6]
 80020d6:	4413      	add	r3, r2
 80020d8:	2bd2      	cmp	r3, #210	@ 0xd2
 80020da:	dc34      	bgt.n	8002146 <fill_player_trace+0x8a>
    if (y_pos > player.y) {
 80020dc:	4b1c      	ldr	r3, [pc, #112]	@ (8002150 <fill_player_trace+0x94>)
 80020de:	889b      	ldrh	r3, [r3, #4]
 80020e0:	461a      	mov	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4293      	cmp	r3, r2
 80020e6:	dd12      	ble.n	800210e <fill_player_trace+0x52>
      // Moving downward
      ili9341_fill_rect(player.x, player.w, player.y, (y_pos - player.y), BACKGROUND);
 80020e8:	4b19      	ldr	r3, [pc, #100]	@ (8002150 <fill_player_trace+0x94>)
 80020ea:	8818      	ldrh	r0, [r3, #0]
 80020ec:	4b18      	ldr	r3, [pc, #96]	@ (8002150 <fill_player_trace+0x94>)
 80020ee:	8859      	ldrh	r1, [r3, #2]
 80020f0:	4b17      	ldr	r3, [pc, #92]	@ (8002150 <fill_player_trace+0x94>)
 80020f2:	889c      	ldrh	r4, [r3, #4]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	b29a      	uxth	r2, r3
 80020f8:	4b15      	ldr	r3, [pc, #84]	@ (8002150 <fill_player_trace+0x94>)
 80020fa:	889b      	ldrh	r3, [r3, #4]
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	b29b      	uxth	r3, r3
 8002100:	f649 725e 	movw	r2, #40798	@ 0x9f5e
 8002104:	9200      	str	r2, [sp, #0]
 8002106:	4622      	mov	r2, r4
 8002108:	f7ff fa1a 	bl	8001540 <ili9341_fill_rect>
      // Moving upward
      ili9341_fill_rect(player.x, player.w, (y_pos + player.h), (player.y + player.h) - (y_pos + player.h), BACKGROUND);
    }
  }
#endif
}
 800210c:	e01b      	b.n	8002146 <fill_player_trace+0x8a>
    } else if (y_pos < player.y) {
 800210e:	4b10      	ldr	r3, [pc, #64]	@ (8002150 <fill_player_trace+0x94>)
 8002110:	889b      	ldrh	r3, [r3, #4]
 8002112:	461a      	mov	r2, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4293      	cmp	r3, r2
 8002118:	da15      	bge.n	8002146 <fill_player_trace+0x8a>
      ili9341_fill_rect(player.x, player.w, (y_pos + player.h), (player.y + player.h) - (y_pos + player.h), BACKGROUND);
 800211a:	4b0d      	ldr	r3, [pc, #52]	@ (8002150 <fill_player_trace+0x94>)
 800211c:	8818      	ldrh	r0, [r3, #0]
 800211e:	4b0c      	ldr	r3, [pc, #48]	@ (8002150 <fill_player_trace+0x94>)
 8002120:	8859      	ldrh	r1, [r3, #2]
 8002122:	4b0b      	ldr	r3, [pc, #44]	@ (8002150 <fill_player_trace+0x94>)
 8002124:	88da      	ldrh	r2, [r3, #6]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	b29b      	uxth	r3, r3
 800212a:	4413      	add	r3, r2
 800212c:	b29c      	uxth	r4, r3
 800212e:	4b08      	ldr	r3, [pc, #32]	@ (8002150 <fill_player_trace+0x94>)
 8002130:	889a      	ldrh	r2, [r3, #4]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	b29b      	uxth	r3, r3
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	b29b      	uxth	r3, r3
 800213a:	f649 725e 	movw	r2, #40798	@ 0x9f5e
 800213e:	9200      	str	r2, [sp, #0]
 8002140:	4622      	mov	r2, r4
 8002142:	f7ff f9fd 	bl	8001540 <ili9341_fill_rect>
}
 8002146:	bf00      	nop
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	bd90      	pop	{r4, r7, pc}
 800214e:	bf00      	nop
 8002150:	200001a0 	.word	0x200001a0

08002154 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	607b      	str	r3, [r7, #4]
 800215e:	4b10      	ldr	r3, [pc, #64]	@ (80021a0 <HAL_MspInit+0x4c>)
 8002160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002162:	4a0f      	ldr	r2, [pc, #60]	@ (80021a0 <HAL_MspInit+0x4c>)
 8002164:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002168:	6453      	str	r3, [r2, #68]	@ 0x44
 800216a:	4b0d      	ldr	r3, [pc, #52]	@ (80021a0 <HAL_MspInit+0x4c>)
 800216c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800216e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002172:	607b      	str	r3, [r7, #4]
 8002174:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	603b      	str	r3, [r7, #0]
 800217a:	4b09      	ldr	r3, [pc, #36]	@ (80021a0 <HAL_MspInit+0x4c>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217e:	4a08      	ldr	r2, [pc, #32]	@ (80021a0 <HAL_MspInit+0x4c>)
 8002180:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002184:	6413      	str	r3, [r2, #64]	@ 0x40
 8002186:	4b06      	ldr	r3, [pc, #24]	@ (80021a0 <HAL_MspInit+0x4c>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800218e:	603b      	str	r3, [r7, #0]
 8002190:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002192:	2007      	movs	r0, #7
 8002194:	f000 fcd2 	bl	8002b3c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002198:	bf00      	nop
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40023800 	.word	0x40023800

080021a4 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b09a      	sub	sp, #104	@ 0x68
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	605a      	str	r2, [r3, #4]
 80021b6:	609a      	str	r2, [r3, #8]
 80021b8:	60da      	str	r2, [r3, #12]
 80021ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021c0:	2230      	movs	r2, #48	@ 0x30
 80021c2:	2100      	movs	r1, #0
 80021c4:	4618      	mov	r0, r3
 80021c6:	f002 ff75 	bl	80050b4 <memset>
  if(hltdc->Instance==LTDC)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a78      	ldr	r2, [pc, #480]	@ (80023b0 <HAL_LTDC_MspInit+0x20c>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	f040 80e9 	bne.w	80023a8 <HAL_LTDC_MspInit+0x204>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80021d6:	2308      	movs	r3, #8
 80021d8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 80021da:	2332      	movs	r3, #50	@ 0x32
 80021dc:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80021de:	2302      	movs	r3, #2
 80021e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80021e2:	2300      	movs	r3, #0
 80021e4:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ea:	4618      	mov	r0, r3
 80021ec:	f001 fd52 	bl	8003c94 <HAL_RCCEx_PeriphCLKConfig>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 80021f6:	f7ff fe3b 	bl	8001e70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	623b      	str	r3, [r7, #32]
 80021fe:	4b6d      	ldr	r3, [pc, #436]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 8002200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002202:	4a6c      	ldr	r2, [pc, #432]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 8002204:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002208:	6453      	str	r3, [r2, #68]	@ 0x44
 800220a:	4b6a      	ldr	r3, [pc, #424]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002212:	623b      	str	r3, [r7, #32]
 8002214:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	61fb      	str	r3, [r7, #28]
 800221a:	4b66      	ldr	r3, [pc, #408]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221e:	4a65      	ldr	r2, [pc, #404]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 8002220:	f043 0320 	orr.w	r3, r3, #32
 8002224:	6313      	str	r3, [r2, #48]	@ 0x30
 8002226:	4b63      	ldr	r3, [pc, #396]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222a:	f003 0320 	and.w	r3, r3, #32
 800222e:	61fb      	str	r3, [r7, #28]
 8002230:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	61bb      	str	r3, [r7, #24]
 8002236:	4b5f      	ldr	r3, [pc, #380]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223a:	4a5e      	ldr	r2, [pc, #376]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	6313      	str	r3, [r2, #48]	@ 0x30
 8002242:	4b5c      	ldr	r3, [pc, #368]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	61bb      	str	r3, [r7, #24]
 800224c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800224e:	2300      	movs	r3, #0
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	4b58      	ldr	r3, [pc, #352]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002256:	4a57      	ldr	r2, [pc, #348]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 8002258:	f043 0302 	orr.w	r3, r3, #2
 800225c:	6313      	str	r3, [r2, #48]	@ 0x30
 800225e:	4b55      	ldr	r3, [pc, #340]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002262:	f003 0302 	and.w	r3, r3, #2
 8002266:	617b      	str	r3, [r7, #20]
 8002268:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800226a:	2300      	movs	r3, #0
 800226c:	613b      	str	r3, [r7, #16]
 800226e:	4b51      	ldr	r3, [pc, #324]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002272:	4a50      	ldr	r2, [pc, #320]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 8002274:	f043 0310 	orr.w	r3, r3, #16
 8002278:	6313      	str	r3, [r2, #48]	@ 0x30
 800227a:	4b4e      	ldr	r3, [pc, #312]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227e:	f003 0310 	and.w	r3, r3, #16
 8002282:	613b      	str	r3, [r7, #16]
 8002284:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
 800228a:	4b4a      	ldr	r3, [pc, #296]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	4a49      	ldr	r2, [pc, #292]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 8002290:	f043 0308 	orr.w	r3, r3, #8
 8002294:	6313      	str	r3, [r2, #48]	@ 0x30
 8002296:	4b47      	ldr	r3, [pc, #284]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	f003 0308 	and.w	r3, r3, #8
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	60bb      	str	r3, [r7, #8]
 80022a6:	4b43      	ldr	r3, [pc, #268]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	4a42      	ldr	r2, [pc, #264]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 80022ac:	f043 0304 	orr.w	r3, r3, #4
 80022b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b2:	4b40      	ldr	r3, [pc, #256]	@ (80023b4 <HAL_LTDC_MspInit+0x210>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	f003 0304 	and.w	r3, r3, #4
 80022ba:	60bb      	str	r3, [r7, #8]
 80022bc:	68bb      	ldr	r3, [r7, #8]
    PA12     ------> LTDC_R5
    PD3     ------> LTDC_G7
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80022be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022c2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c4:	2302      	movs	r3, #2
 80022c6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c8:	2300      	movs	r3, #0
 80022ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022cc:	2300      	movs	r3, #0
 80022ce:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80022d0:	230e      	movs	r3, #14
 80022d2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80022d4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022d8:	4619      	mov	r1, r3
 80022da:	4837      	ldr	r0, [pc, #220]	@ (80023b8 <HAL_LTDC_MspInit+0x214>)
 80022dc:	f000 fc62 	bl	8002ba4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11
 80022e0:	f641 0358 	movw	r3, #6232	@ 0x1858
 80022e4:	657b      	str	r3, [r7, #84]	@ 0x54
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e6:	2302      	movs	r3, #2
 80022e8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ea:	2300      	movs	r3, #0
 80022ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ee:	2300      	movs	r3, #0
 80022f0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80022f2:	230e      	movs	r3, #14
 80022f4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022f6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022fa:	4619      	mov	r1, r3
 80022fc:	482f      	ldr	r0, [pc, #188]	@ (80023bc <HAL_LTDC_MspInit+0x218>)
 80022fe:	f000 fc51 	bl	8002ba4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002302:	2303      	movs	r3, #3
 8002304:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002306:	2302      	movs	r3, #2
 8002308:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230a:	2300      	movs	r3, #0
 800230c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230e:	2300      	movs	r3, #0
 8002310:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002312:	2309      	movs	r3, #9
 8002314:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002316:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800231a:	4619      	mov	r1, r3
 800231c:	4828      	ldr	r0, [pc, #160]	@ (80023c0 <HAL_LTDC_MspInit+0x21c>)
 800231e:	f000 fc41 	bl	8002ba4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 8002322:	f44f 4358 	mov.w	r3, #55296	@ 0xd800
 8002326:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002328:	2302      	movs	r3, #2
 800232a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002330:	2300      	movs	r3, #0
 8002332:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002334:	230e      	movs	r3, #14
 8002336:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002338:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800233c:	4619      	mov	r1, r3
 800233e:	4821      	ldr	r0, [pc, #132]	@ (80023c4 <HAL_LTDC_MspInit+0x220>)
 8002340:	f000 fc30 	bl	8002ba4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 8002344:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002348:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800234a:	2302      	movs	r3, #2
 800234c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234e:	2300      	movs	r3, #0
 8002350:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002352:	2300      	movs	r3, #0
 8002354:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002356:	230e      	movs	r3, #14
 8002358:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800235a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800235e:	4619      	mov	r1, r3
 8002360:	4817      	ldr	r0, [pc, #92]	@ (80023c0 <HAL_LTDC_MspInit+0x21c>)
 8002362:	f000 fc1f 	bl	8002ba4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 8002366:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 800236a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236c:	2302      	movs	r3, #2
 800236e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002370:	2300      	movs	r3, #0
 8002372:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002374:	2300      	movs	r3, #0
 8002376:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002378:	230e      	movs	r3, #14
 800237a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800237c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002380:	4619      	mov	r1, r3
 8002382:	4811      	ldr	r0, [pc, #68]	@ (80023c8 <HAL_LTDC_MspInit+0x224>)
 8002384:	f000 fc0e 	bl	8002ba4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002388:	23c0      	movs	r3, #192	@ 0xc0
 800238a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238c:	2302      	movs	r3, #2
 800238e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002390:	2300      	movs	r3, #0
 8002392:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002394:	2300      	movs	r3, #0
 8002396:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002398:	230e      	movs	r3, #14
 800239a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800239c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80023a0:	4619      	mov	r1, r3
 80023a2:	480a      	ldr	r0, [pc, #40]	@ (80023cc <HAL_LTDC_MspInit+0x228>)
 80023a4:	f000 fbfe 	bl	8002ba4 <HAL_GPIO_Init>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 80023a8:	bf00      	nop
 80023aa:	3768      	adds	r7, #104	@ 0x68
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40016800 	.word	0x40016800
 80023b4:	40023800 	.word	0x40023800
 80023b8:	40021400 	.word	0x40021400
 80023bc:	40020000 	.word	0x40020000
 80023c0:	40020400 	.word	0x40020400
 80023c4:	40021000 	.word	0x40021000
 80023c8:	40020c00 	.word	0x40020c00
 80023cc:	40020800 	.word	0x40020800

080023d0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b08a      	sub	sp, #40	@ 0x28
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023d8:	f107 0314 	add.w	r3, r7, #20
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	605a      	str	r2, [r3, #4]
 80023e2:	609a      	str	r2, [r3, #8]
 80023e4:	60da      	str	r2, [r3, #12]
 80023e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a19      	ldr	r2, [pc, #100]	@ (8002454 <HAL_SPI_MspInit+0x84>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d12c      	bne.n	800244c <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	613b      	str	r3, [r7, #16]
 80023f6:	4b18      	ldr	r3, [pc, #96]	@ (8002458 <HAL_SPI_MspInit+0x88>)
 80023f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fa:	4a17      	ldr	r2, [pc, #92]	@ (8002458 <HAL_SPI_MspInit+0x88>)
 80023fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002400:	6453      	str	r3, [r2, #68]	@ 0x44
 8002402:	4b15      	ldr	r3, [pc, #84]	@ (8002458 <HAL_SPI_MspInit+0x88>)
 8002404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002406:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800240a:	613b      	str	r3, [r7, #16]
 800240c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800240e:	2300      	movs	r3, #0
 8002410:	60fb      	str	r3, [r7, #12]
 8002412:	4b11      	ldr	r3, [pc, #68]	@ (8002458 <HAL_SPI_MspInit+0x88>)
 8002414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002416:	4a10      	ldr	r2, [pc, #64]	@ (8002458 <HAL_SPI_MspInit+0x88>)
 8002418:	f043 0320 	orr.w	r3, r3, #32
 800241c:	6313      	str	r3, [r2, #48]	@ 0x30
 800241e:	4b0e      	ldr	r3, [pc, #56]	@ (8002458 <HAL_SPI_MspInit+0x88>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	f003 0320 	and.w	r3, r3, #32
 8002426:	60fb      	str	r3, [r7, #12]
 8002428:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 800242a:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800242e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002430:	2302      	movs	r3, #2
 8002432:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002434:	2300      	movs	r3, #0
 8002436:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002438:	2303      	movs	r3, #3
 800243a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800243c:	2305      	movs	r3, #5
 800243e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002440:	f107 0314 	add.w	r3, r7, #20
 8002444:	4619      	mov	r1, r3
 8002446:	4805      	ldr	r0, [pc, #20]	@ (800245c <HAL_SPI_MspInit+0x8c>)
 8002448:	f000 fbac 	bl	8002ba4 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 800244c:	bf00      	nop
 800244e:	3728      	adds	r7, #40	@ 0x28
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	40015000 	.word	0x40015000
 8002458:	40023800 	.word	0x40023800
 800245c:	40021400 	.word	0x40021400

08002460 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002464:	bf00      	nop
 8002466:	e7fd      	b.n	8002464 <NMI_Handler+0x4>

08002468 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800246c:	bf00      	nop
 800246e:	e7fd      	b.n	800246c <HardFault_Handler+0x4>

08002470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002474:	bf00      	nop
 8002476:	e7fd      	b.n	8002474 <MemManage_Handler+0x4>

08002478 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800247c:	bf00      	nop
 800247e:	e7fd      	b.n	800247c <BusFault_Handler+0x4>

08002480 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002484:	bf00      	nop
 8002486:	e7fd      	b.n	8002484 <UsageFault_Handler+0x4>

08002488 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800248c:	bf00      	nop
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr

08002496 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002496:	b480      	push	{r7}
 8002498:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800249a:	bf00      	nop
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024a8:	bf00      	nop
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr

080024b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024b2:	b580      	push	{r7, lr}
 80024b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024b6:	f000 fa4b 	bl	8002950 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}

080024be <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024be:	b480      	push	{r7}
 80024c0:	af00      	add	r7, sp, #0
  return 1;
 80024c2:	2301      	movs	r3, #1
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <_kill>:

int _kill(int pid, int sig)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b082      	sub	sp, #8
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
 80024d6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024d8:	f002 fe3a 	bl	8005150 <__errno>
 80024dc:	4603      	mov	r3, r0
 80024de:	2216      	movs	r2, #22
 80024e0:	601a      	str	r2, [r3, #0]
  return -1;
 80024e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <_exit>:

void _exit (int status)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b082      	sub	sp, #8
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024f6:	f04f 31ff 	mov.w	r1, #4294967295
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7ff ffe7 	bl	80024ce <_kill>
  while (1) {}    /* Make sure we hang here */
 8002500:	bf00      	nop
 8002502:	e7fd      	b.n	8002500 <_exit+0x12>

08002504 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b086      	sub	sp, #24
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002510:	2300      	movs	r3, #0
 8002512:	617b      	str	r3, [r7, #20]
 8002514:	e00a      	b.n	800252c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002516:	f3af 8000 	nop.w
 800251a:	4601      	mov	r1, r0
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	1c5a      	adds	r2, r3, #1
 8002520:	60ba      	str	r2, [r7, #8]
 8002522:	b2ca      	uxtb	r2, r1
 8002524:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	3301      	adds	r3, #1
 800252a:	617b      	str	r3, [r7, #20]
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	429a      	cmp	r2, r3
 8002532:	dbf0      	blt.n	8002516 <_read+0x12>
  }

  return len;
 8002534:	687b      	ldr	r3, [r7, #4]
}
 8002536:	4618      	mov	r0, r3
 8002538:	3718      	adds	r7, #24
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b086      	sub	sp, #24
 8002542:	af00      	add	r7, sp, #0
 8002544:	60f8      	str	r0, [r7, #12]
 8002546:	60b9      	str	r1, [r7, #8]
 8002548:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800254a:	2300      	movs	r3, #0
 800254c:	617b      	str	r3, [r7, #20]
 800254e:	e009      	b.n	8002564 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	1c5a      	adds	r2, r3, #1
 8002554:	60ba      	str	r2, [r7, #8]
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	4618      	mov	r0, r3
 800255a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	3301      	adds	r3, #1
 8002562:	617b      	str	r3, [r7, #20]
 8002564:	697a      	ldr	r2, [r7, #20]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	429a      	cmp	r2, r3
 800256a:	dbf1      	blt.n	8002550 <_write+0x12>
  }
  return len;
 800256c:	687b      	ldr	r3, [r7, #4]
}
 800256e:	4618      	mov	r0, r3
 8002570:	3718      	adds	r7, #24
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <_close>:

int _close(int file)
{
 8002576:	b480      	push	{r7}
 8002578:	b083      	sub	sp, #12
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800257e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002582:	4618      	mov	r0, r3
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr

0800258e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800258e:	b480      	push	{r7}
 8002590:	b083      	sub	sp, #12
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
 8002596:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800259e:	605a      	str	r2, [r3, #4]
  return 0;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <_isatty>:

int _isatty(int file)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025b6:	2301      	movs	r3, #1
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b085      	sub	sp, #20
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3714      	adds	r7, #20
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
	...

080025e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025e8:	4a14      	ldr	r2, [pc, #80]	@ (800263c <_sbrk+0x5c>)
 80025ea:	4b15      	ldr	r3, [pc, #84]	@ (8002640 <_sbrk+0x60>)
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025f4:	4b13      	ldr	r3, [pc, #76]	@ (8002644 <_sbrk+0x64>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d102      	bne.n	8002602 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025fc:	4b11      	ldr	r3, [pc, #68]	@ (8002644 <_sbrk+0x64>)
 80025fe:	4a12      	ldr	r2, [pc, #72]	@ (8002648 <_sbrk+0x68>)
 8002600:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002602:	4b10      	ldr	r3, [pc, #64]	@ (8002644 <_sbrk+0x64>)
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4413      	add	r3, r2
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	429a      	cmp	r2, r3
 800260e:	d207      	bcs.n	8002620 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002610:	f002 fd9e 	bl	8005150 <__errno>
 8002614:	4603      	mov	r3, r0
 8002616:	220c      	movs	r2, #12
 8002618:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800261a:	f04f 33ff 	mov.w	r3, #4294967295
 800261e:	e009      	b.n	8002634 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002620:	4b08      	ldr	r3, [pc, #32]	@ (8002644 <_sbrk+0x64>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002626:	4b07      	ldr	r3, [pc, #28]	@ (8002644 <_sbrk+0x64>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4413      	add	r3, r2
 800262e:	4a05      	ldr	r2, [pc, #20]	@ (8002644 <_sbrk+0x64>)
 8002630:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002632:	68fb      	ldr	r3, [r7, #12]
}
 8002634:	4618      	mov	r0, r3
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	20030000 	.word	0x20030000
 8002640:	00000400 	.word	0x00000400
 8002644:	200001c8 	.word	0x200001c8
 8002648:	20000320 	.word	0x20000320

0800264c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002650:	4b06      	ldr	r3, [pc, #24]	@ (800266c <SystemInit+0x20>)
 8002652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002656:	4a05      	ldr	r2, [pc, #20]	@ (800266c <SystemInit+0x20>)
 8002658:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800265c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002660:	bf00      	nop
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	e000ed00 	.word	0xe000ed00

08002670 <game_init_mssg>:
/**
  * @brief Initializes the game message display.
  * @param None
  * @retval None
  */
void game_init_mssg() {
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af04      	add	r7, sp, #16
  const char* game_start_btn = "Game starts in";
 8002676:	4b0b      	ldr	r3, [pc, #44]	@ (80026a4 <game_init_mssg+0x34>)
 8002678:	607b      	str	r3, [r7, #4]
  display_game_title();
 800267a:	f7fe fbb1 	bl	8000de0 <display_game_title>

  ili9341_write_string(50, 120, (const char*)game_start_btn, Font_16x26, RED, BACKGROUND);
 800267e:	4b0a      	ldr	r3, [pc, #40]	@ (80026a8 <game_init_mssg+0x38>)
 8002680:	f649 725e 	movw	r2, #40798	@ 0x9f5e
 8002684:	9202      	str	r2, [sp, #8]
 8002686:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800268a:	9201      	str	r2, [sp, #4]
 800268c:	685a      	ldr	r2, [r3, #4]
 800268e:	9200      	str	r2, [sp, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	2178      	movs	r1, #120	@ 0x78
 8002696:	2032      	movs	r0, #50	@ 0x32
 8002698:	f7fe ff0b 	bl	80014b2 <ili9341_write_string>
}
 800269c:	bf00      	nop
 800269e:	3708      	adds	r7, #8
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	08006078 	.word	0x08006078
 80026a8:	20000000 	.word	0x20000000

080026ac <render_gamestart_countdown>:
/**
  * @brief Renders the countdown before the game starts.
  * @param None
  * @retval None
  */
void render_gamestart_countdown() {
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af04      	add	r7, sp, #16
	static uint32_t prestart_time = 0;
	countdown_complete = false;
 80026b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002764 <render_gamestart_countdown+0xb8>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	601a      	str	r2, [r3, #0]
	prestart_time++;
 80026b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002768 <render_gamestart_countdown+0xbc>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	3301      	adds	r3, #1
 80026be:	4a2a      	ldr	r2, [pc, #168]	@ (8002768 <render_gamestart_countdown+0xbc>)
 80026c0:	6013      	str	r3, [r2, #0]
	if (prestart_time < 15) {
 80026c2:	4b29      	ldr	r3, [pc, #164]	@ (8002768 <render_gamestart_countdown+0xbc>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2b0e      	cmp	r3, #14
 80026c8:	d80e      	bhi.n	80026e8 <render_gamestart_countdown+0x3c>
		ili9341_write_string(112, 156, (const char*)"3", Font_16x26, BLACK, BACKGROUND);
 80026ca:	4b28      	ldr	r3, [pc, #160]	@ (800276c <render_gamestart_countdown+0xc0>)
 80026cc:	f649 725e 	movw	r2, #40798	@ 0x9f5e
 80026d0:	9202      	str	r2, [sp, #8]
 80026d2:	2200      	movs	r2, #0
 80026d4:	9201      	str	r2, [sp, #4]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	9200      	str	r2, [sp, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a24      	ldr	r2, [pc, #144]	@ (8002770 <render_gamestart_countdown+0xc4>)
 80026de:	219c      	movs	r1, #156	@ 0x9c
 80026e0:	2070      	movs	r0, #112	@ 0x70
 80026e2:	f7fe fee6 	bl	80014b2 <ili9341_write_string>
	} else if(prestart_time > 45) {
		prestart_time = 0;
		fill_countdown_trace();
		countdown_complete = true;
	}
}
 80026e6:	e03a      	b.n	800275e <render_gamestart_countdown+0xb2>
	} else if(prestart_time > 15 && prestart_time < 30) {
 80026e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002768 <render_gamestart_countdown+0xbc>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2b0f      	cmp	r3, #15
 80026ee:	d912      	bls.n	8002716 <render_gamestart_countdown+0x6a>
 80026f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002768 <render_gamestart_countdown+0xbc>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2b1d      	cmp	r3, #29
 80026f6:	d80e      	bhi.n	8002716 <render_gamestart_countdown+0x6a>
		ili9341_write_string(112, 156, (const char*)"2", Font_16x26, BLACK, BACKGROUND);
 80026f8:	4b1c      	ldr	r3, [pc, #112]	@ (800276c <render_gamestart_countdown+0xc0>)
 80026fa:	f649 725e 	movw	r2, #40798	@ 0x9f5e
 80026fe:	9202      	str	r2, [sp, #8]
 8002700:	2200      	movs	r2, #0
 8002702:	9201      	str	r2, [sp, #4]
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	9200      	str	r2, [sp, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a1a      	ldr	r2, [pc, #104]	@ (8002774 <render_gamestart_countdown+0xc8>)
 800270c:	219c      	movs	r1, #156	@ 0x9c
 800270e:	2070      	movs	r0, #112	@ 0x70
 8002710:	f7fe fecf 	bl	80014b2 <ili9341_write_string>
 8002714:	e023      	b.n	800275e <render_gamestart_countdown+0xb2>
	} else if(prestart_time > 30 && prestart_time < 45) {
 8002716:	4b14      	ldr	r3, [pc, #80]	@ (8002768 <render_gamestart_countdown+0xbc>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2b1e      	cmp	r3, #30
 800271c:	d912      	bls.n	8002744 <render_gamestart_countdown+0x98>
 800271e:	4b12      	ldr	r3, [pc, #72]	@ (8002768 <render_gamestart_countdown+0xbc>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2b2c      	cmp	r3, #44	@ 0x2c
 8002724:	d80e      	bhi.n	8002744 <render_gamestart_countdown+0x98>
		ili9341_write_string(112, 156, (const char*)"1", Font_16x26, BLACK, BACKGROUND);
 8002726:	4b11      	ldr	r3, [pc, #68]	@ (800276c <render_gamestart_countdown+0xc0>)
 8002728:	f649 725e 	movw	r2, #40798	@ 0x9f5e
 800272c:	9202      	str	r2, [sp, #8]
 800272e:	2200      	movs	r2, #0
 8002730:	9201      	str	r2, [sp, #4]
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	9200      	str	r2, [sp, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a0f      	ldr	r2, [pc, #60]	@ (8002778 <render_gamestart_countdown+0xcc>)
 800273a:	219c      	movs	r1, #156	@ 0x9c
 800273c:	2070      	movs	r0, #112	@ 0x70
 800273e:	f7fe feb8 	bl	80014b2 <ili9341_write_string>
 8002742:	e00c      	b.n	800275e <render_gamestart_countdown+0xb2>
	} else if(prestart_time > 45) {
 8002744:	4b08      	ldr	r3, [pc, #32]	@ (8002768 <render_gamestart_countdown+0xbc>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b2d      	cmp	r3, #45	@ 0x2d
 800274a:	d908      	bls.n	800275e <render_gamestart_countdown+0xb2>
		prestart_time = 0;
 800274c:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <render_gamestart_countdown+0xbc>)
 800274e:	2200      	movs	r2, #0
 8002750:	601a      	str	r2, [r3, #0]
		fill_countdown_trace();
 8002752:	f7fe fb1d 	bl	8000d90 <fill_countdown_trace>
		countdown_complete = true;
 8002756:	4b03      	ldr	r3, [pc, #12]	@ (8002764 <render_gamestart_countdown+0xb8>)
 8002758:	2201      	movs	r2, #1
 800275a:	601a      	str	r2, [r3, #0]
}
 800275c:	e7ff      	b.n	800275e <render_gamestart_countdown+0xb2>
 800275e:	bf00      	nop
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	20000198 	.word	0x20000198
 8002768:	200001cc 	.word	0x200001cc
 800276c:	20000000 	.word	0x20000000
 8002770:	08006094 	.word	0x08006094
 8002774:	08006098 	.word	0x08006098
 8002778:	0800609c 	.word	0x0800609c

0800277c <player_show_score>:
/**
  * @brief Displays the player's score on the screen.
  * @param player: Pointer to the Player struct containing player information.
  * @retval None
  */
void player_show_score() {
 800277c:	b580      	push	{r7, lr}
 800277e:	b086      	sub	sp, #24
 8002780:	af04      	add	r7, sp, #16
  char score_str[4];
  if (player.score < 1000) {
 8002782:	4b11      	ldr	r3, [pc, #68]	@ (80027c8 <player_show_score+0x4c>)
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800278a:	da07      	bge.n	800279c <player_show_score+0x20>
    snprintf(score_str, sizeof(score_str), "%03d", player.score);
 800278c:	4b0e      	ldr	r3, [pc, #56]	@ (80027c8 <player_show_score+0x4c>)
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	1d38      	adds	r0, r7, #4
 8002792:	4a0e      	ldr	r2, [pc, #56]	@ (80027cc <player_show_score+0x50>)
 8002794:	2104      	movs	r1, #4
 8002796:	f002 fb7f 	bl	8004e98 <sniprintf>
 800279a:	e001      	b.n	80027a0 <player_show_score+0x24>
  } else {
    strcpy(score_str, "WIN");
 800279c:	4b0c      	ldr	r3, [pc, #48]	@ (80027d0 <player_show_score+0x54>)
 800279e:	607b      	str	r3, [r7, #4]
  }
  ili9341_write_string(130, 0, score_str, Font_16x26, BLACK, SCORE_BOARD);
 80027a0:	4b0c      	ldr	r3, [pc, #48]	@ (80027d4 <player_show_score+0x58>)
 80027a2:	1d39      	adds	r1, r7, #4
 80027a4:	f24e 721c 	movw	r2, #59164	@ 0xe71c
 80027a8:	9202      	str	r2, [sp, #8]
 80027aa:	2200      	movs	r2, #0
 80027ac:	9201      	str	r2, [sp, #4]
 80027ae:	685a      	ldr	r2, [r3, #4]
 80027b0:	9200      	str	r2, [sp, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	460a      	mov	r2, r1
 80027b6:	2100      	movs	r1, #0
 80027b8:	2082      	movs	r0, #130	@ 0x82
 80027ba:	f7fe fe7a 	bl	80014b2 <ili9341_write_string>
}
 80027be:	bf00      	nop
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	200001a0 	.word	0x200001a0
 80027cc:	080060a0 	.word	0x080060a0
 80027d0:	004e4957 	.word	0x004e4957
 80027d4:	20000000 	.word	0x20000000

080027d8 <display_final_score>:
/**
  * @brief Displays game over message on the screen.
  * @param None
  * @retval None
  */
void display_final_score() {
 80027d8:	b580      	push	{r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af04      	add	r7, sp, #16
  char score_str[4];
  const char* game_over_message = "Your score is:";
 80027de:	4b19      	ldr	r3, [pc, #100]	@ (8002844 <display_final_score+0x6c>)
 80027e0:	607b      	str	r3, [r7, #4]
  ili9341_write_string(50, 130, (const char*)game_over_message, Font_16x26, RED, BACKGROUND);
 80027e2:	4b19      	ldr	r3, [pc, #100]	@ (8002848 <display_final_score+0x70>)
 80027e4:	f649 725e 	movw	r2, #40798	@ 0x9f5e
 80027e8:	9202      	str	r2, [sp, #8]
 80027ea:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80027ee:	9201      	str	r2, [sp, #4]
 80027f0:	685a      	ldr	r2, [r3, #4]
 80027f2:	9200      	str	r2, [sp, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	2182      	movs	r1, #130	@ 0x82
 80027fa:	2032      	movs	r0, #50	@ 0x32
 80027fc:	f7fe fe59 	bl	80014b2 <ili9341_write_string>
  if (player.score < 1000) {
 8002800:	4b12      	ldr	r3, [pc, #72]	@ (800284c <display_final_score+0x74>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002808:	da07      	bge.n	800281a <display_final_score+0x42>
    snprintf(score_str, sizeof(score_str), "%03d", player.score);
 800280a:	4b10      	ldr	r3, [pc, #64]	@ (800284c <display_final_score+0x74>)
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	4638      	mov	r0, r7
 8002810:	4a0f      	ldr	r2, [pc, #60]	@ (8002850 <display_final_score+0x78>)
 8002812:	2104      	movs	r1, #4
 8002814:	f002 fb40 	bl	8004e98 <sniprintf>
 8002818:	e001      	b.n	800281e <display_final_score+0x46>
  } else {
    strcpy(score_str, "WIN");
 800281a:	4b0e      	ldr	r3, [pc, #56]	@ (8002854 <display_final_score+0x7c>)
 800281c:	603b      	str	r3, [r7, #0]
  }
  ili9341_write_string(96, 156, score_str, Font_16x26, BLACK, BACKGROUND);
 800281e:	4b0a      	ldr	r3, [pc, #40]	@ (8002848 <display_final_score+0x70>)
 8002820:	4639      	mov	r1, r7
 8002822:	f649 725e 	movw	r2, #40798	@ 0x9f5e
 8002826:	9202      	str	r2, [sp, #8]
 8002828:	2200      	movs	r2, #0
 800282a:	9201      	str	r2, [sp, #4]
 800282c:	685a      	ldr	r2, [r3, #4]
 800282e:	9200      	str	r2, [sp, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	460a      	mov	r2, r1
 8002834:	219c      	movs	r1, #156	@ 0x9c
 8002836:	2060      	movs	r0, #96	@ 0x60
 8002838:	f7fe fe3b 	bl	80014b2 <ili9341_write_string>
}
 800283c:	bf00      	nop
 800283e:	3708      	adds	r7, #8
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	080060a8 	.word	0x080060a8
 8002848:	20000000 	.word	0x20000000
 800284c:	200001a0 	.word	0x200001a0
 8002850:	080060a0 	.word	0x080060a0
 8002854:	004e4957 	.word	0x004e4957

08002858 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002858:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002890 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800285c:	f7ff fef6 	bl	800264c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002860:	480c      	ldr	r0, [pc, #48]	@ (8002894 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002862:	490d      	ldr	r1, [pc, #52]	@ (8002898 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002864:	4a0d      	ldr	r2, [pc, #52]	@ (800289c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002866:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002868:	e002      	b.n	8002870 <LoopCopyDataInit>

0800286a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800286a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800286c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800286e:	3304      	adds	r3, #4

08002870 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002870:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002872:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002874:	d3f9      	bcc.n	800286a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002876:	4a0a      	ldr	r2, [pc, #40]	@ (80028a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002878:	4c0a      	ldr	r4, [pc, #40]	@ (80028a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800287a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800287c:	e001      	b.n	8002882 <LoopFillZerobss>

0800287e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800287e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002880:	3204      	adds	r2, #4

08002882 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002882:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002884:	d3fb      	bcc.n	800287e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002886:	f002 fc69 	bl	800515c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800288a:	f7fe ffb3 	bl	80017f4 <main>
  bx  lr    
 800288e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002890:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002894:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002898:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800289c:	0801521c 	.word	0x0801521c
  ldr r2, =_sbss
 80028a0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80028a4:	20000320 	.word	0x20000320

080028a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028a8:	e7fe      	b.n	80028a8 <ADC_IRQHandler>
	...

080028ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028b0:	4b0e      	ldr	r3, [pc, #56]	@ (80028ec <HAL_Init+0x40>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a0d      	ldr	r2, [pc, #52]	@ (80028ec <HAL_Init+0x40>)
 80028b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028bc:	4b0b      	ldr	r3, [pc, #44]	@ (80028ec <HAL_Init+0x40>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a0a      	ldr	r2, [pc, #40]	@ (80028ec <HAL_Init+0x40>)
 80028c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028c8:	4b08      	ldr	r3, [pc, #32]	@ (80028ec <HAL_Init+0x40>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a07      	ldr	r2, [pc, #28]	@ (80028ec <HAL_Init+0x40>)
 80028ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028d4:	2003      	movs	r0, #3
 80028d6:	f000 f931 	bl	8002b3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028da:	2000      	movs	r0, #0
 80028dc:	f000 f808 	bl	80028f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028e0:	f7ff fc38 	bl	8002154 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	40023c00 	.word	0x40023c00

080028f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028f8:	4b12      	ldr	r3, [pc, #72]	@ (8002944 <HAL_InitTick+0x54>)
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	4b12      	ldr	r3, [pc, #72]	@ (8002948 <HAL_InitTick+0x58>)
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	4619      	mov	r1, r3
 8002902:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002906:	fbb3 f3f1 	udiv	r3, r3, r1
 800290a:	fbb2 f3f3 	udiv	r3, r2, r3
 800290e:	4618      	mov	r0, r3
 8002910:	f000 f93b 	bl	8002b8a <HAL_SYSTICK_Config>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e00e      	b.n	800293c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b0f      	cmp	r3, #15
 8002922:	d80a      	bhi.n	800293a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002924:	2200      	movs	r2, #0
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	f04f 30ff 	mov.w	r0, #4294967295
 800292c:	f000 f911 	bl	8002b52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002930:	4a06      	ldr	r2, [pc, #24]	@ (800294c <HAL_InitTick+0x5c>)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002936:	2300      	movs	r3, #0
 8002938:	e000      	b.n	800293c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
}
 800293c:	4618      	mov	r0, r3
 800293e:	3708      	adds	r7, #8
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	20000008 	.word	0x20000008
 8002948:	20000010 	.word	0x20000010
 800294c:	2000000c 	.word	0x2000000c

08002950 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002954:	4b06      	ldr	r3, [pc, #24]	@ (8002970 <HAL_IncTick+0x20>)
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	461a      	mov	r2, r3
 800295a:	4b06      	ldr	r3, [pc, #24]	@ (8002974 <HAL_IncTick+0x24>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4413      	add	r3, r2
 8002960:	4a04      	ldr	r2, [pc, #16]	@ (8002974 <HAL_IncTick+0x24>)
 8002962:	6013      	str	r3, [r2, #0]
}
 8002964:	bf00      	nop
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	20000010 	.word	0x20000010
 8002974:	200001d0 	.word	0x200001d0

08002978 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  return uwTick;
 800297c:	4b03      	ldr	r3, [pc, #12]	@ (800298c <HAL_GetTick+0x14>)
 800297e:	681b      	ldr	r3, [r3, #0]
}
 8002980:	4618      	mov	r0, r3
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	200001d0 	.word	0x200001d0

08002990 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002998:	f7ff ffee 	bl	8002978 <HAL_GetTick>
 800299c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a8:	d005      	beq.n	80029b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029aa:	4b0a      	ldr	r3, [pc, #40]	@ (80029d4 <HAL_Delay+0x44>)
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	461a      	mov	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	4413      	add	r3, r2
 80029b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029b6:	bf00      	nop
 80029b8:	f7ff ffde 	bl	8002978 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	68fa      	ldr	r2, [r7, #12]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d8f7      	bhi.n	80029b8 <HAL_Delay+0x28>
  {
  }
}
 80029c8:	bf00      	nop
 80029ca:	bf00      	nop
 80029cc:	3710      	adds	r7, #16
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	20000010 	.word	0x20000010

080029d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029d8:	b480      	push	{r7}
 80029da:	b085      	sub	sp, #20
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f003 0307 	and.w	r3, r3, #7
 80029e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029e8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a1c <__NVIC_SetPriorityGrouping+0x44>)
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029f4:	4013      	ands	r3, r2
 80029f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a0a:	4a04      	ldr	r2, [pc, #16]	@ (8002a1c <__NVIC_SetPriorityGrouping+0x44>)
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	60d3      	str	r3, [r2, #12]
}
 8002a10:	bf00      	nop
 8002a12:	3714      	adds	r7, #20
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	e000ed00 	.word	0xe000ed00

08002a20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a24:	4b04      	ldr	r3, [pc, #16]	@ (8002a38 <__NVIC_GetPriorityGrouping+0x18>)
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	0a1b      	lsrs	r3, r3, #8
 8002a2a:	f003 0307 	and.w	r3, r3, #7
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	e000ed00 	.word	0xe000ed00

08002a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4603      	mov	r3, r0
 8002a44:	6039      	str	r1, [r7, #0]
 8002a46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	db0a      	blt.n	8002a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	b2da      	uxtb	r2, r3
 8002a54:	490c      	ldr	r1, [pc, #48]	@ (8002a88 <__NVIC_SetPriority+0x4c>)
 8002a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5a:	0112      	lsls	r2, r2, #4
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	440b      	add	r3, r1
 8002a60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a64:	e00a      	b.n	8002a7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	b2da      	uxtb	r2, r3
 8002a6a:	4908      	ldr	r1, [pc, #32]	@ (8002a8c <__NVIC_SetPriority+0x50>)
 8002a6c:	79fb      	ldrb	r3, [r7, #7]
 8002a6e:	f003 030f 	and.w	r3, r3, #15
 8002a72:	3b04      	subs	r3, #4
 8002a74:	0112      	lsls	r2, r2, #4
 8002a76:	b2d2      	uxtb	r2, r2
 8002a78:	440b      	add	r3, r1
 8002a7a:	761a      	strb	r2, [r3, #24]
}
 8002a7c:	bf00      	nop
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr
 8002a88:	e000e100 	.word	0xe000e100
 8002a8c:	e000ed00 	.word	0xe000ed00

08002a90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b089      	sub	sp, #36	@ 0x24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f003 0307 	and.w	r3, r3, #7
 8002aa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	f1c3 0307 	rsb	r3, r3, #7
 8002aaa:	2b04      	cmp	r3, #4
 8002aac:	bf28      	it	cs
 8002aae:	2304      	movcs	r3, #4
 8002ab0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	3304      	adds	r3, #4
 8002ab6:	2b06      	cmp	r3, #6
 8002ab8:	d902      	bls.n	8002ac0 <NVIC_EncodePriority+0x30>
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	3b03      	subs	r3, #3
 8002abe:	e000      	b.n	8002ac2 <NVIC_EncodePriority+0x32>
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	43da      	mvns	r2, r3
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	401a      	ands	r2, r3
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	fa01 f303 	lsl.w	r3, r1, r3
 8002ae2:	43d9      	mvns	r1, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ae8:	4313      	orrs	r3, r2
         );
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3724      	adds	r7, #36	@ 0x24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
	...

08002af8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	3b01      	subs	r3, #1
 8002b04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b08:	d301      	bcc.n	8002b0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e00f      	b.n	8002b2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002b38 <SysTick_Config+0x40>)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3b01      	subs	r3, #1
 8002b14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b16:	210f      	movs	r1, #15
 8002b18:	f04f 30ff 	mov.w	r0, #4294967295
 8002b1c:	f7ff ff8e 	bl	8002a3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b20:	4b05      	ldr	r3, [pc, #20]	@ (8002b38 <SysTick_Config+0x40>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b26:	4b04      	ldr	r3, [pc, #16]	@ (8002b38 <SysTick_Config+0x40>)
 8002b28:	2207      	movs	r2, #7
 8002b2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b2c:	2300      	movs	r3, #0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3708      	adds	r7, #8
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	e000e010 	.word	0xe000e010

08002b3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f7ff ff47 	bl	80029d8 <__NVIC_SetPriorityGrouping>
}
 8002b4a:	bf00      	nop
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b086      	sub	sp, #24
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	4603      	mov	r3, r0
 8002b5a:	60b9      	str	r1, [r7, #8]
 8002b5c:	607a      	str	r2, [r7, #4]
 8002b5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b60:	2300      	movs	r3, #0
 8002b62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b64:	f7ff ff5c 	bl	8002a20 <__NVIC_GetPriorityGrouping>
 8002b68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	68b9      	ldr	r1, [r7, #8]
 8002b6e:	6978      	ldr	r0, [r7, #20]
 8002b70:	f7ff ff8e 	bl	8002a90 <NVIC_EncodePriority>
 8002b74:	4602      	mov	r2, r0
 8002b76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b7a:	4611      	mov	r1, r2
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7ff ff5d 	bl	8002a3c <__NVIC_SetPriority>
}
 8002b82:	bf00      	nop
 8002b84:	3718      	adds	r7, #24
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b082      	sub	sp, #8
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f7ff ffb0 	bl	8002af8 <SysTick_Config>
 8002b98:	4603      	mov	r3, r0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
	...

08002ba4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b089      	sub	sp, #36	@ 0x24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
 8002bac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61fb      	str	r3, [r7, #28]
 8002bbe:	e177      	b.n	8002eb0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	f040 8166 	bne.w	8002eaa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f003 0303 	and.w	r3, r3, #3
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d005      	beq.n	8002bf6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d130      	bne.n	8002c58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	2203      	movs	r2, #3
 8002c02:	fa02 f303 	lsl.w	r3, r2, r3
 8002c06:	43db      	mvns	r3, r3
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	68da      	ldr	r2, [r3, #12]
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	69ba      	ldr	r2, [r7, #24]
 8002c24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	43db      	mvns	r3, r3
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	091b      	lsrs	r3, r3, #4
 8002c42:	f003 0201 	and.w	r2, r3, #1
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f003 0303 	and.w	r3, r3, #3
 8002c60:	2b03      	cmp	r3, #3
 8002c62:	d017      	beq.n	8002c94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	2203      	movs	r2, #3
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	43db      	mvns	r3, r3
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 0303 	and.w	r3, r3, #3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d123      	bne.n	8002ce8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	08da      	lsrs	r2, r3, #3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	3208      	adds	r2, #8
 8002ca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	f003 0307 	and.w	r3, r3, #7
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	220f      	movs	r2, #15
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	691a      	ldr	r2, [r3, #16]
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	08da      	lsrs	r2, r3, #3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	3208      	adds	r2, #8
 8002ce2:	69b9      	ldr	r1, [r7, #24]
 8002ce4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	2203      	movs	r2, #3
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f003 0203 	and.w	r2, r3, #3
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f000 80c0 	beq.w	8002eaa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60fb      	str	r3, [r7, #12]
 8002d2e:	4b66      	ldr	r3, [pc, #408]	@ (8002ec8 <HAL_GPIO_Init+0x324>)
 8002d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d32:	4a65      	ldr	r2, [pc, #404]	@ (8002ec8 <HAL_GPIO_Init+0x324>)
 8002d34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d38:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d3a:	4b63      	ldr	r3, [pc, #396]	@ (8002ec8 <HAL_GPIO_Init+0x324>)
 8002d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d46:	4a61      	ldr	r2, [pc, #388]	@ (8002ecc <HAL_GPIO_Init+0x328>)
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	089b      	lsrs	r3, r3, #2
 8002d4c:	3302      	adds	r3, #2
 8002d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	f003 0303 	and.w	r3, r3, #3
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	220f      	movs	r2, #15
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	43db      	mvns	r3, r3
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	4013      	ands	r3, r2
 8002d68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a58      	ldr	r2, [pc, #352]	@ (8002ed0 <HAL_GPIO_Init+0x32c>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d037      	beq.n	8002de2 <HAL_GPIO_Init+0x23e>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4a57      	ldr	r2, [pc, #348]	@ (8002ed4 <HAL_GPIO_Init+0x330>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d031      	beq.n	8002dde <HAL_GPIO_Init+0x23a>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a56      	ldr	r2, [pc, #344]	@ (8002ed8 <HAL_GPIO_Init+0x334>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d02b      	beq.n	8002dda <HAL_GPIO_Init+0x236>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a55      	ldr	r2, [pc, #340]	@ (8002edc <HAL_GPIO_Init+0x338>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d025      	beq.n	8002dd6 <HAL_GPIO_Init+0x232>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a54      	ldr	r2, [pc, #336]	@ (8002ee0 <HAL_GPIO_Init+0x33c>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d01f      	beq.n	8002dd2 <HAL_GPIO_Init+0x22e>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a53      	ldr	r2, [pc, #332]	@ (8002ee4 <HAL_GPIO_Init+0x340>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d019      	beq.n	8002dce <HAL_GPIO_Init+0x22a>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a52      	ldr	r2, [pc, #328]	@ (8002ee8 <HAL_GPIO_Init+0x344>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d013      	beq.n	8002dca <HAL_GPIO_Init+0x226>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a51      	ldr	r2, [pc, #324]	@ (8002eec <HAL_GPIO_Init+0x348>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d00d      	beq.n	8002dc6 <HAL_GPIO_Init+0x222>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a50      	ldr	r2, [pc, #320]	@ (8002ef0 <HAL_GPIO_Init+0x34c>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d007      	beq.n	8002dc2 <HAL_GPIO_Init+0x21e>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a4f      	ldr	r2, [pc, #316]	@ (8002ef4 <HAL_GPIO_Init+0x350>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d101      	bne.n	8002dbe <HAL_GPIO_Init+0x21a>
 8002dba:	2309      	movs	r3, #9
 8002dbc:	e012      	b.n	8002de4 <HAL_GPIO_Init+0x240>
 8002dbe:	230a      	movs	r3, #10
 8002dc0:	e010      	b.n	8002de4 <HAL_GPIO_Init+0x240>
 8002dc2:	2308      	movs	r3, #8
 8002dc4:	e00e      	b.n	8002de4 <HAL_GPIO_Init+0x240>
 8002dc6:	2307      	movs	r3, #7
 8002dc8:	e00c      	b.n	8002de4 <HAL_GPIO_Init+0x240>
 8002dca:	2306      	movs	r3, #6
 8002dcc:	e00a      	b.n	8002de4 <HAL_GPIO_Init+0x240>
 8002dce:	2305      	movs	r3, #5
 8002dd0:	e008      	b.n	8002de4 <HAL_GPIO_Init+0x240>
 8002dd2:	2304      	movs	r3, #4
 8002dd4:	e006      	b.n	8002de4 <HAL_GPIO_Init+0x240>
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e004      	b.n	8002de4 <HAL_GPIO_Init+0x240>
 8002dda:	2302      	movs	r3, #2
 8002ddc:	e002      	b.n	8002de4 <HAL_GPIO_Init+0x240>
 8002dde:	2301      	movs	r3, #1
 8002de0:	e000      	b.n	8002de4 <HAL_GPIO_Init+0x240>
 8002de2:	2300      	movs	r3, #0
 8002de4:	69fa      	ldr	r2, [r7, #28]
 8002de6:	f002 0203 	and.w	r2, r2, #3
 8002dea:	0092      	lsls	r2, r2, #2
 8002dec:	4093      	lsls	r3, r2
 8002dee:	69ba      	ldr	r2, [r7, #24]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002df4:	4935      	ldr	r1, [pc, #212]	@ (8002ecc <HAL_GPIO_Init+0x328>)
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	089b      	lsrs	r3, r3, #2
 8002dfa:	3302      	adds	r3, #2
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e02:	4b3d      	ldr	r3, [pc, #244]	@ (8002ef8 <HAL_GPIO_Init+0x354>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	43db      	mvns	r3, r3
 8002e0c:	69ba      	ldr	r2, [r7, #24]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d003      	beq.n	8002e26 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002e1e:	69ba      	ldr	r2, [r7, #24]
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e26:	4a34      	ldr	r2, [pc, #208]	@ (8002ef8 <HAL_GPIO_Init+0x354>)
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e2c:	4b32      	ldr	r3, [pc, #200]	@ (8002ef8 <HAL_GPIO_Init+0x354>)
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	43db      	mvns	r3, r3
 8002e36:	69ba      	ldr	r2, [r7, #24]
 8002e38:	4013      	ands	r3, r2
 8002e3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d003      	beq.n	8002e50 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e50:	4a29      	ldr	r2, [pc, #164]	@ (8002ef8 <HAL_GPIO_Init+0x354>)
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e56:	4b28      	ldr	r3, [pc, #160]	@ (8002ef8 <HAL_GPIO_Init+0x354>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	43db      	mvns	r3, r3
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	4013      	ands	r3, r2
 8002e64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d003      	beq.n	8002e7a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e7a:	4a1f      	ldr	r2, [pc, #124]	@ (8002ef8 <HAL_GPIO_Init+0x354>)
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e80:	4b1d      	ldr	r3, [pc, #116]	@ (8002ef8 <HAL_GPIO_Init+0x354>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	43db      	mvns	r3, r3
 8002e8a:	69ba      	ldr	r2, [r7, #24]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d003      	beq.n	8002ea4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ea4:	4a14      	ldr	r2, [pc, #80]	@ (8002ef8 <HAL_GPIO_Init+0x354>)
 8002ea6:	69bb      	ldr	r3, [r7, #24]
 8002ea8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	3301      	adds	r3, #1
 8002eae:	61fb      	str	r3, [r7, #28]
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	2b0f      	cmp	r3, #15
 8002eb4:	f67f ae84 	bls.w	8002bc0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002eb8:	bf00      	nop
 8002eba:	bf00      	nop
 8002ebc:	3724      	adds	r7, #36	@ 0x24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	40023800 	.word	0x40023800
 8002ecc:	40013800 	.word	0x40013800
 8002ed0:	40020000 	.word	0x40020000
 8002ed4:	40020400 	.word	0x40020400
 8002ed8:	40020800 	.word	0x40020800
 8002edc:	40020c00 	.word	0x40020c00
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	40021400 	.word	0x40021400
 8002ee8:	40021800 	.word	0x40021800
 8002eec:	40021c00 	.word	0x40021c00
 8002ef0:	40022000 	.word	0x40022000
 8002ef4:	40022400 	.word	0x40022400
 8002ef8:	40013c00 	.word	0x40013c00

08002efc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	460b      	mov	r3, r1
 8002f06:	807b      	strh	r3, [r7, #2]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f0c:	787b      	ldrb	r3, [r7, #1]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d003      	beq.n	8002f1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f12:	887a      	ldrh	r2, [r7, #2]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f18:	e003      	b.n	8002f22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f1a:	887b      	ldrh	r3, [r7, #2]
 8002f1c:	041a      	lsls	r2, r3, #16
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	619a      	str	r2, [r3, #24]
}
 8002f22:	bf00      	nop
 8002f24:	370c      	adds	r7, #12
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	b084      	sub	sp, #16
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d101      	bne.n	8002f40 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e08f      	b.n	8003060 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d106      	bne.n	8002f5a <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f7ff f925 	bl	80021a4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2202      	movs	r2, #2
 8002f5e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	699a      	ldr	r2, [r3, #24]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8002f70:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6999      	ldr	r1, [r3, #24]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685a      	ldr	r2, [r3, #4]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002f86:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	691b      	ldr	r3, [r3, #16]
 8002f8c:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	430a      	orrs	r2, r1
 8002f94:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	041b      	lsls	r3, r3, #16
 8002f9c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6999      	ldr	r1, [r3, #24]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68fa      	ldr	r2, [r7, #12]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	69db      	ldr	r3, [r3, #28]
 8002fb0:	041b      	lsls	r3, r3, #16
 8002fb2:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a19      	ldr	r1, [r3, #32]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68fa      	ldr	r2, [r7, #12]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc6:	041b      	lsls	r3, r3, #16
 8002fc8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68fa      	ldr	r2, [r7, #12]
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fdc:	041b      	lsls	r3, r3, #16
 8002fde:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68fa      	ldr	r2, [r7, #12]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ff4:	021b      	lsls	r3, r3, #8
 8002ff6:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002ffe:	041b      	lsls	r3, r3, #16
 8003000:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8003010:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003018:	68ba      	ldr	r2, [r7, #8]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	4313      	orrs	r3, r2
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8003024:	431a      	orrs	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	430a      	orrs	r2, r1
 800302c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f042 0206 	orr.w	r2, r2, #6
 800303c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	699a      	ldr	r2, [r3, #24]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f042 0201 	orr.w	r2, r2, #1
 800304c:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3710      	adds	r7, #16
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003068:	b5b0      	push	{r4, r5, r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800307a:	2b01      	cmp	r3, #1
 800307c:	d101      	bne.n	8003082 <HAL_LTDC_ConfigLayer+0x1a>
 800307e:	2302      	movs	r3, #2
 8003080:	e02c      	b.n	80030dc <HAL_LTDC_ConfigLayer+0x74>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2201      	movs	r2, #1
 8003086:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2202      	movs	r2, #2
 800308e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2134      	movs	r1, #52	@ 0x34
 8003098:	fb01 f303 	mul.w	r3, r1, r3
 800309c:	4413      	add	r3, r2
 800309e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	4614      	mov	r4, r2
 80030a6:	461d      	mov	r5, r3
 80030a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030b4:	682b      	ldr	r3, [r5, #0]
 80030b6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	68b9      	ldr	r1, [r7, #8]
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f000 f811 	bl	80030e4 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2201      	movs	r2, #1
 80030c8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2201      	movs	r2, #1
 80030ce:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bdb0      	pop	{r4, r5, r7, pc}

080030e4 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b089      	sub	sp, #36	@ 0x24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	685a      	ldr	r2, [r3, #4]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	0c1b      	lsrs	r3, r3, #16
 80030fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003100:	4413      	add	r3, r2
 8003102:	041b      	lsls	r3, r3, #16
 8003104:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	461a      	mov	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	01db      	lsls	r3, r3, #7
 8003110:	4413      	add	r3, r2
 8003112:	3384      	adds	r3, #132	@ 0x84
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	6812      	ldr	r2, [r2, #0]
 800311a:	4611      	mov	r1, r2
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	01d2      	lsls	r2, r2, #7
 8003120:	440a      	add	r2, r1
 8003122:	3284      	adds	r2, #132	@ 0x84
 8003124:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003128:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	0c1b      	lsrs	r3, r3, #16
 8003136:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800313a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800313c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4619      	mov	r1, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	01db      	lsls	r3, r3, #7
 8003148:	440b      	add	r3, r1
 800314a:	3384      	adds	r3, #132	@ 0x84
 800314c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003152:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	68da      	ldr	r2, [r3, #12]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003162:	4413      	add	r3, r2
 8003164:	041b      	lsls	r3, r3, #16
 8003166:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	461a      	mov	r2, r3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	01db      	lsls	r3, r3, #7
 8003172:	4413      	add	r3, r2
 8003174:	3384      	adds	r3, #132	@ 0x84
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	68fa      	ldr	r2, [r7, #12]
 800317a:	6812      	ldr	r2, [r2, #0]
 800317c:	4611      	mov	r1, r2
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	01d2      	lsls	r2, r2, #7
 8003182:	440a      	add	r2, r1
 8003184:	3284      	adds	r2, #132	@ 0x84
 8003186:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800318a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	689a      	ldr	r2, [r3, #8]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800319a:	4413      	add	r3, r2
 800319c:	1c5a      	adds	r2, r3, #1
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4619      	mov	r1, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	01db      	lsls	r3, r3, #7
 80031a8:	440b      	add	r3, r1
 80031aa:	3384      	adds	r3, #132	@ 0x84
 80031ac:	4619      	mov	r1, r3
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	461a      	mov	r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	01db      	lsls	r3, r3, #7
 80031be:	4413      	add	r3, r2
 80031c0:	3384      	adds	r3, #132	@ 0x84
 80031c2:	691b      	ldr	r3, [r3, #16]
 80031c4:	68fa      	ldr	r2, [r7, #12]
 80031c6:	6812      	ldr	r2, [r2, #0]
 80031c8:	4611      	mov	r1, r2
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	01d2      	lsls	r2, r2, #7
 80031ce:	440a      	add	r2, r1
 80031d0:	3284      	adds	r2, #132	@ 0x84
 80031d2:	f023 0307 	bic.w	r3, r3, #7
 80031d6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	461a      	mov	r2, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	01db      	lsls	r3, r3, #7
 80031e2:	4413      	add	r3, r2
 80031e4:	3384      	adds	r3, #132	@ 0x84
 80031e6:	461a      	mov	r2, r3
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	691b      	ldr	r3, [r3, #16]
 80031ec:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80031f4:	021b      	lsls	r3, r3, #8
 80031f6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80031fe:	041b      	lsls	r3, r3, #16
 8003200:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	699b      	ldr	r3, [r3, #24]
 8003206:	061b      	lsls	r3, r3, #24
 8003208:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003210:	461a      	mov	r2, r3
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	431a      	orrs	r2, r3
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	431a      	orrs	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4619      	mov	r1, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	01db      	lsls	r3, r3, #7
 8003224:	440b      	add	r3, r1
 8003226:	3384      	adds	r3, #132	@ 0x84
 8003228:	4619      	mov	r1, r3
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	4313      	orrs	r3, r2
 800322e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	461a      	mov	r2, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	01db      	lsls	r3, r3, #7
 800323a:	4413      	add	r3, r2
 800323c:	3384      	adds	r3, #132	@ 0x84
 800323e:	695b      	ldr	r3, [r3, #20]
 8003240:	68fa      	ldr	r2, [r7, #12]
 8003242:	6812      	ldr	r2, [r2, #0]
 8003244:	4611      	mov	r1, r2
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	01d2      	lsls	r2, r2, #7
 800324a:	440a      	add	r2, r1
 800324c:	3284      	adds	r2, #132	@ 0x84
 800324e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003252:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	461a      	mov	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	01db      	lsls	r3, r3, #7
 800325e:	4413      	add	r3, r2
 8003260:	3384      	adds	r3, #132	@ 0x84
 8003262:	461a      	mov	r2, r3
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	461a      	mov	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	01db      	lsls	r3, r3, #7
 8003274:	4413      	add	r3, r2
 8003276:	3384      	adds	r3, #132	@ 0x84
 8003278:	69db      	ldr	r3, [r3, #28]
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	6812      	ldr	r2, [r2, #0]
 800327e:	4611      	mov	r1, r2
 8003280:	687a      	ldr	r2, [r7, #4]
 8003282:	01d2      	lsls	r2, r2, #7
 8003284:	440a      	add	r2, r1
 8003286:	3284      	adds	r2, #132	@ 0x84
 8003288:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800328c:	f023 0307 	bic.w	r3, r3, #7
 8003290:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	69da      	ldr	r2, [r3, #28]
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	6a1b      	ldr	r3, [r3, #32]
 800329a:	68f9      	ldr	r1, [r7, #12]
 800329c:	6809      	ldr	r1, [r1, #0]
 800329e:	4608      	mov	r0, r1
 80032a0:	6879      	ldr	r1, [r7, #4]
 80032a2:	01c9      	lsls	r1, r1, #7
 80032a4:	4401      	add	r1, r0
 80032a6:	3184      	adds	r1, #132	@ 0x84
 80032a8:	4313      	orrs	r3, r2
 80032aa:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	461a      	mov	r2, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	01db      	lsls	r3, r3, #7
 80032b6:	4413      	add	r3, r2
 80032b8:	3384      	adds	r3, #132	@ 0x84
 80032ba:	461a      	mov	r2, r3
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c0:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d102      	bne.n	80032d0 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 80032ca:	2304      	movs	r3, #4
 80032cc:	61fb      	str	r3, [r7, #28]
 80032ce:	e01b      	b.n	8003308 <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d102      	bne.n	80032de <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 80032d8:	2303      	movs	r3, #3
 80032da:	61fb      	str	r3, [r7, #28]
 80032dc:	e014      	b.n	8003308 <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	2b04      	cmp	r3, #4
 80032e4:	d00b      	beq.n	80032fe <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d007      	beq.n	80032fe <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80032f2:	2b03      	cmp	r3, #3
 80032f4:	d003      	beq.n	80032fe <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80032fa:	2b07      	cmp	r3, #7
 80032fc:	d102      	bne.n	8003304 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 80032fe:	2302      	movs	r3, #2
 8003300:	61fb      	str	r3, [r7, #28]
 8003302:	e001      	b.n	8003308 <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8003304:	2301      	movs	r3, #1
 8003306:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	461a      	mov	r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	01db      	lsls	r3, r3, #7
 8003312:	4413      	add	r3, r2
 8003314:	3384      	adds	r3, #132	@ 0x84
 8003316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003318:	68fa      	ldr	r2, [r7, #12]
 800331a:	6812      	ldr	r2, [r2, #0]
 800331c:	4611      	mov	r1, r2
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	01d2      	lsls	r2, r2, #7
 8003322:	440a      	add	r2, r1
 8003324:	3284      	adds	r2, #132	@ 0x84
 8003326:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800332a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003330:	69fa      	ldr	r2, [r7, #28]
 8003332:	fb02 f303 	mul.w	r3, r2, r3
 8003336:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	6859      	ldr	r1, [r3, #4]
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	1acb      	subs	r3, r1, r3
 8003342:	69f9      	ldr	r1, [r7, #28]
 8003344:	fb01 f303 	mul.w	r3, r1, r3
 8003348:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800334a:	68f9      	ldr	r1, [r7, #12]
 800334c:	6809      	ldr	r1, [r1, #0]
 800334e:	4608      	mov	r0, r1
 8003350:	6879      	ldr	r1, [r7, #4]
 8003352:	01c9      	lsls	r1, r1, #7
 8003354:	4401      	add	r1, r0
 8003356:	3184      	adds	r1, #132	@ 0x84
 8003358:	4313      	orrs	r3, r2
 800335a:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	461a      	mov	r2, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	01db      	lsls	r3, r3, #7
 8003366:	4413      	add	r3, r2
 8003368:	3384      	adds	r3, #132	@ 0x84
 800336a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	6812      	ldr	r2, [r2, #0]
 8003370:	4611      	mov	r1, r2
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	01d2      	lsls	r2, r2, #7
 8003376:	440a      	add	r2, r1
 8003378:	3284      	adds	r2, #132	@ 0x84
 800337a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800337e:	f023 0307 	bic.w	r3, r3, #7
 8003382:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	461a      	mov	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	01db      	lsls	r3, r3, #7
 800338e:	4413      	add	r3, r2
 8003390:	3384      	adds	r3, #132	@ 0x84
 8003392:	461a      	mov	r2, r3
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003398:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	461a      	mov	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	01db      	lsls	r3, r3, #7
 80033a4:	4413      	add	r3, r2
 80033a6:	3384      	adds	r3, #132	@ 0x84
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68fa      	ldr	r2, [r7, #12]
 80033ac:	6812      	ldr	r2, [r2, #0]
 80033ae:	4611      	mov	r1, r2
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	01d2      	lsls	r2, r2, #7
 80033b4:	440a      	add	r2, r1
 80033b6:	3284      	adds	r2, #132	@ 0x84
 80033b8:	f043 0301 	orr.w	r3, r3, #1
 80033bc:	6013      	str	r3, [r2, #0]
}
 80033be:	bf00      	nop
 80033c0:	3724      	adds	r7, #36	@ 0x24
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
	...

080033cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d101      	bne.n	80033de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e267      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d075      	beq.n	80034d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80033ea:	4b88      	ldr	r3, [pc, #544]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f003 030c 	and.w	r3, r3, #12
 80033f2:	2b04      	cmp	r3, #4
 80033f4:	d00c      	beq.n	8003410 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033f6:	4b85      	ldr	r3, [pc, #532]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80033fe:	2b08      	cmp	r3, #8
 8003400:	d112      	bne.n	8003428 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003402:	4b82      	ldr	r3, [pc, #520]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800340a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800340e:	d10b      	bne.n	8003428 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003410:	4b7e      	ldr	r3, [pc, #504]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d05b      	beq.n	80034d4 <HAL_RCC_OscConfig+0x108>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d157      	bne.n	80034d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e242      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003430:	d106      	bne.n	8003440 <HAL_RCC_OscConfig+0x74>
 8003432:	4b76      	ldr	r3, [pc, #472]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a75      	ldr	r2, [pc, #468]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003438:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800343c:	6013      	str	r3, [r2, #0]
 800343e:	e01d      	b.n	800347c <HAL_RCC_OscConfig+0xb0>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003448:	d10c      	bne.n	8003464 <HAL_RCC_OscConfig+0x98>
 800344a:	4b70      	ldr	r3, [pc, #448]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a6f      	ldr	r2, [pc, #444]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003450:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003454:	6013      	str	r3, [r2, #0]
 8003456:	4b6d      	ldr	r3, [pc, #436]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a6c      	ldr	r2, [pc, #432]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 800345c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003460:	6013      	str	r3, [r2, #0]
 8003462:	e00b      	b.n	800347c <HAL_RCC_OscConfig+0xb0>
 8003464:	4b69      	ldr	r3, [pc, #420]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a68      	ldr	r2, [pc, #416]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 800346a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800346e:	6013      	str	r3, [r2, #0]
 8003470:	4b66      	ldr	r3, [pc, #408]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a65      	ldr	r2, [pc, #404]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003476:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800347a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d013      	beq.n	80034ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003484:	f7ff fa78 	bl	8002978 <HAL_GetTick>
 8003488:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800348a:	e008      	b.n	800349e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800348c:	f7ff fa74 	bl	8002978 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b64      	cmp	r3, #100	@ 0x64
 8003498:	d901      	bls.n	800349e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e207      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800349e:	4b5b      	ldr	r3, [pc, #364]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d0f0      	beq.n	800348c <HAL_RCC_OscConfig+0xc0>
 80034aa:	e014      	b.n	80034d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ac:	f7ff fa64 	bl	8002978 <HAL_GetTick>
 80034b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034b2:	e008      	b.n	80034c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034b4:	f7ff fa60 	bl	8002978 <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b64      	cmp	r3, #100	@ 0x64
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e1f3      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034c6:	4b51      	ldr	r3, [pc, #324]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d1f0      	bne.n	80034b4 <HAL_RCC_OscConfig+0xe8>
 80034d2:	e000      	b.n	80034d6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d063      	beq.n	80035aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80034e2:	4b4a      	ldr	r3, [pc, #296]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f003 030c 	and.w	r3, r3, #12
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d00b      	beq.n	8003506 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034ee:	4b47      	ldr	r3, [pc, #284]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80034f6:	2b08      	cmp	r3, #8
 80034f8:	d11c      	bne.n	8003534 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034fa:	4b44      	ldr	r3, [pc, #272]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003502:	2b00      	cmp	r3, #0
 8003504:	d116      	bne.n	8003534 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003506:	4b41      	ldr	r3, [pc, #260]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b00      	cmp	r3, #0
 8003510:	d005      	beq.n	800351e <HAL_RCC_OscConfig+0x152>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	2b01      	cmp	r3, #1
 8003518:	d001      	beq.n	800351e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e1c7      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800351e:	4b3b      	ldr	r3, [pc, #236]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	00db      	lsls	r3, r3, #3
 800352c:	4937      	ldr	r1, [pc, #220]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 800352e:	4313      	orrs	r3, r2
 8003530:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003532:	e03a      	b.n	80035aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d020      	beq.n	800357e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800353c:	4b34      	ldr	r3, [pc, #208]	@ (8003610 <HAL_RCC_OscConfig+0x244>)
 800353e:	2201      	movs	r2, #1
 8003540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003542:	f7ff fa19 	bl	8002978 <HAL_GetTick>
 8003546:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003548:	e008      	b.n	800355c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800354a:	f7ff fa15 	bl	8002978 <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	2b02      	cmp	r3, #2
 8003556:	d901      	bls.n	800355c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	e1a8      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800355c:	4b2b      	ldr	r3, [pc, #172]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0302 	and.w	r3, r3, #2
 8003564:	2b00      	cmp	r3, #0
 8003566:	d0f0      	beq.n	800354a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003568:	4b28      	ldr	r3, [pc, #160]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	00db      	lsls	r3, r3, #3
 8003576:	4925      	ldr	r1, [pc, #148]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 8003578:	4313      	orrs	r3, r2
 800357a:	600b      	str	r3, [r1, #0]
 800357c:	e015      	b.n	80035aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800357e:	4b24      	ldr	r3, [pc, #144]	@ (8003610 <HAL_RCC_OscConfig+0x244>)
 8003580:	2200      	movs	r2, #0
 8003582:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003584:	f7ff f9f8 	bl	8002978 <HAL_GetTick>
 8003588:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800358a:	e008      	b.n	800359e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800358c:	f7ff f9f4 	bl	8002978 <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	2b02      	cmp	r3, #2
 8003598:	d901      	bls.n	800359e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e187      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800359e:	4b1b      	ldr	r3, [pc, #108]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0302 	and.w	r3, r3, #2
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1f0      	bne.n	800358c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0308 	and.w	r3, r3, #8
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d036      	beq.n	8003624 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d016      	beq.n	80035ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035be:	4b15      	ldr	r3, [pc, #84]	@ (8003614 <HAL_RCC_OscConfig+0x248>)
 80035c0:	2201      	movs	r2, #1
 80035c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035c4:	f7ff f9d8 	bl	8002978 <HAL_GetTick>
 80035c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ca:	e008      	b.n	80035de <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035cc:	f7ff f9d4 	bl	8002978 <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d901      	bls.n	80035de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e167      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035de:	4b0b      	ldr	r3, [pc, #44]	@ (800360c <HAL_RCC_OscConfig+0x240>)
 80035e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035e2:	f003 0302 	and.w	r3, r3, #2
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d0f0      	beq.n	80035cc <HAL_RCC_OscConfig+0x200>
 80035ea:	e01b      	b.n	8003624 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035ec:	4b09      	ldr	r3, [pc, #36]	@ (8003614 <HAL_RCC_OscConfig+0x248>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035f2:	f7ff f9c1 	bl	8002978 <HAL_GetTick>
 80035f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035f8:	e00e      	b.n	8003618 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035fa:	f7ff f9bd 	bl	8002978 <HAL_GetTick>
 80035fe:	4602      	mov	r2, r0
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	2b02      	cmp	r3, #2
 8003606:	d907      	bls.n	8003618 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	e150      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
 800360c:	40023800 	.word	0x40023800
 8003610:	42470000 	.word	0x42470000
 8003614:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003618:	4b88      	ldr	r3, [pc, #544]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 800361a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800361c:	f003 0302 	and.w	r3, r3, #2
 8003620:	2b00      	cmp	r3, #0
 8003622:	d1ea      	bne.n	80035fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0304 	and.w	r3, r3, #4
 800362c:	2b00      	cmp	r3, #0
 800362e:	f000 8097 	beq.w	8003760 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003632:	2300      	movs	r3, #0
 8003634:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003636:	4b81      	ldr	r3, [pc, #516]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 8003638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d10f      	bne.n	8003662 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003642:	2300      	movs	r3, #0
 8003644:	60bb      	str	r3, [r7, #8]
 8003646:	4b7d      	ldr	r3, [pc, #500]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 8003648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364a:	4a7c      	ldr	r2, [pc, #496]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 800364c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003650:	6413      	str	r3, [r2, #64]	@ 0x40
 8003652:	4b7a      	ldr	r3, [pc, #488]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 8003654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003656:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800365a:	60bb      	str	r3, [r7, #8]
 800365c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800365e:	2301      	movs	r3, #1
 8003660:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003662:	4b77      	ldr	r3, [pc, #476]	@ (8003840 <HAL_RCC_OscConfig+0x474>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800366a:	2b00      	cmp	r3, #0
 800366c:	d118      	bne.n	80036a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800366e:	4b74      	ldr	r3, [pc, #464]	@ (8003840 <HAL_RCC_OscConfig+0x474>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a73      	ldr	r2, [pc, #460]	@ (8003840 <HAL_RCC_OscConfig+0x474>)
 8003674:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003678:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800367a:	f7ff f97d 	bl	8002978 <HAL_GetTick>
 800367e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003680:	e008      	b.n	8003694 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003682:	f7ff f979 	bl	8002978 <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	2b02      	cmp	r3, #2
 800368e:	d901      	bls.n	8003694 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e10c      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003694:	4b6a      	ldr	r3, [pc, #424]	@ (8003840 <HAL_RCC_OscConfig+0x474>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800369c:	2b00      	cmp	r3, #0
 800369e:	d0f0      	beq.n	8003682 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d106      	bne.n	80036b6 <HAL_RCC_OscConfig+0x2ea>
 80036a8:	4b64      	ldr	r3, [pc, #400]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ac:	4a63      	ldr	r2, [pc, #396]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036ae:	f043 0301 	orr.w	r3, r3, #1
 80036b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80036b4:	e01c      	b.n	80036f0 <HAL_RCC_OscConfig+0x324>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2b05      	cmp	r3, #5
 80036bc:	d10c      	bne.n	80036d8 <HAL_RCC_OscConfig+0x30c>
 80036be:	4b5f      	ldr	r3, [pc, #380]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036c2:	4a5e      	ldr	r2, [pc, #376]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036c4:	f043 0304 	orr.w	r3, r3, #4
 80036c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80036ca:	4b5c      	ldr	r3, [pc, #368]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ce:	4a5b      	ldr	r2, [pc, #364]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036d0:	f043 0301 	orr.w	r3, r3, #1
 80036d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80036d6:	e00b      	b.n	80036f0 <HAL_RCC_OscConfig+0x324>
 80036d8:	4b58      	ldr	r3, [pc, #352]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036dc:	4a57      	ldr	r2, [pc, #348]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036de:	f023 0301 	bic.w	r3, r3, #1
 80036e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80036e4:	4b55      	ldr	r3, [pc, #340]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036e8:	4a54      	ldr	r2, [pc, #336]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80036ea:	f023 0304 	bic.w	r3, r3, #4
 80036ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d015      	beq.n	8003724 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036f8:	f7ff f93e 	bl	8002978 <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036fe:	e00a      	b.n	8003716 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003700:	f7ff f93a 	bl	8002978 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800370e:	4293      	cmp	r3, r2
 8003710:	d901      	bls.n	8003716 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003712:	2303      	movs	r3, #3
 8003714:	e0cb      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003716:	4b49      	ldr	r3, [pc, #292]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 8003718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d0ee      	beq.n	8003700 <HAL_RCC_OscConfig+0x334>
 8003722:	e014      	b.n	800374e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003724:	f7ff f928 	bl	8002978 <HAL_GetTick>
 8003728:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800372a:	e00a      	b.n	8003742 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800372c:	f7ff f924 	bl	8002978 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	f241 3288 	movw	r2, #5000	@ 0x1388
 800373a:	4293      	cmp	r3, r2
 800373c:	d901      	bls.n	8003742 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800373e:	2303      	movs	r3, #3
 8003740:	e0b5      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003742:	4b3e      	ldr	r3, [pc, #248]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 8003744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d1ee      	bne.n	800372c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800374e:	7dfb      	ldrb	r3, [r7, #23]
 8003750:	2b01      	cmp	r3, #1
 8003752:	d105      	bne.n	8003760 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003754:	4b39      	ldr	r3, [pc, #228]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 8003756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003758:	4a38      	ldr	r2, [pc, #224]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 800375a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800375e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	2b00      	cmp	r3, #0
 8003766:	f000 80a1 	beq.w	80038ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800376a:	4b34      	ldr	r3, [pc, #208]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f003 030c 	and.w	r3, r3, #12
 8003772:	2b08      	cmp	r3, #8
 8003774:	d05c      	beq.n	8003830 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	2b02      	cmp	r3, #2
 800377c:	d141      	bne.n	8003802 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800377e:	4b31      	ldr	r3, [pc, #196]	@ (8003844 <HAL_RCC_OscConfig+0x478>)
 8003780:	2200      	movs	r2, #0
 8003782:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003784:	f7ff f8f8 	bl	8002978 <HAL_GetTick>
 8003788:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800378a:	e008      	b.n	800379e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800378c:	f7ff f8f4 	bl	8002978 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b02      	cmp	r3, #2
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e087      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800379e:	4b27      	ldr	r3, [pc, #156]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1f0      	bne.n	800378c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	69da      	ldr	r2, [r3, #28]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	431a      	orrs	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b8:	019b      	lsls	r3, r3, #6
 80037ba:	431a      	orrs	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c0:	085b      	lsrs	r3, r3, #1
 80037c2:	3b01      	subs	r3, #1
 80037c4:	041b      	lsls	r3, r3, #16
 80037c6:	431a      	orrs	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037cc:	061b      	lsls	r3, r3, #24
 80037ce:	491b      	ldr	r1, [pc, #108]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80037d0:	4313      	orrs	r3, r2
 80037d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003844 <HAL_RCC_OscConfig+0x478>)
 80037d6:	2201      	movs	r2, #1
 80037d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037da:	f7ff f8cd 	bl	8002978 <HAL_GetTick>
 80037de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037e0:	e008      	b.n	80037f4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037e2:	f7ff f8c9 	bl	8002978 <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d901      	bls.n	80037f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e05c      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037f4:	4b11      	ldr	r3, [pc, #68]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d0f0      	beq.n	80037e2 <HAL_RCC_OscConfig+0x416>
 8003800:	e054      	b.n	80038ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003802:	4b10      	ldr	r3, [pc, #64]	@ (8003844 <HAL_RCC_OscConfig+0x478>)
 8003804:	2200      	movs	r2, #0
 8003806:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003808:	f7ff f8b6 	bl	8002978 <HAL_GetTick>
 800380c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800380e:	e008      	b.n	8003822 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003810:	f7ff f8b2 	bl	8002978 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b02      	cmp	r3, #2
 800381c:	d901      	bls.n	8003822 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e045      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003822:	4b06      	ldr	r3, [pc, #24]	@ (800383c <HAL_RCC_OscConfig+0x470>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1f0      	bne.n	8003810 <HAL_RCC_OscConfig+0x444>
 800382e:	e03d      	b.n	80038ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	699b      	ldr	r3, [r3, #24]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d107      	bne.n	8003848 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e038      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
 800383c:	40023800 	.word	0x40023800
 8003840:	40007000 	.word	0x40007000
 8003844:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003848:	4b1b      	ldr	r3, [pc, #108]	@ (80038b8 <HAL_RCC_OscConfig+0x4ec>)
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d028      	beq.n	80038a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003860:	429a      	cmp	r2, r3
 8003862:	d121      	bne.n	80038a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800386e:	429a      	cmp	r2, r3
 8003870:	d11a      	bne.n	80038a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003872:	68fa      	ldr	r2, [r7, #12]
 8003874:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003878:	4013      	ands	r3, r2
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800387e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003880:	4293      	cmp	r3, r2
 8003882:	d111      	bne.n	80038a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800388e:	085b      	lsrs	r3, r3, #1
 8003890:	3b01      	subs	r3, #1
 8003892:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003894:	429a      	cmp	r2, r3
 8003896:	d107      	bne.n	80038a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d001      	beq.n	80038ac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e000      	b.n	80038ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3718      	adds	r7, #24
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	40023800 	.word	0x40023800

080038bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e0cc      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038d0:	4b68      	ldr	r3, [pc, #416]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 030f 	and.w	r3, r3, #15
 80038d8:	683a      	ldr	r2, [r7, #0]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d90c      	bls.n	80038f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038de:	4b65      	ldr	r3, [pc, #404]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80038e0:	683a      	ldr	r2, [r7, #0]
 80038e2:	b2d2      	uxtb	r2, r2
 80038e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038e6:	4b63      	ldr	r3, [pc, #396]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 030f 	and.w	r3, r3, #15
 80038ee:	683a      	ldr	r2, [r7, #0]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d001      	beq.n	80038f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e0b8      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0302 	and.w	r3, r3, #2
 8003900:	2b00      	cmp	r3, #0
 8003902:	d020      	beq.n	8003946 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0304 	and.w	r3, r3, #4
 800390c:	2b00      	cmp	r3, #0
 800390e:	d005      	beq.n	800391c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003910:	4b59      	ldr	r3, [pc, #356]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	4a58      	ldr	r2, [pc, #352]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003916:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800391a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0308 	and.w	r3, r3, #8
 8003924:	2b00      	cmp	r3, #0
 8003926:	d005      	beq.n	8003934 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003928:	4b53      	ldr	r3, [pc, #332]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	4a52      	ldr	r2, [pc, #328]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800392e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003932:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003934:	4b50      	ldr	r3, [pc, #320]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	494d      	ldr	r1, [pc, #308]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003942:	4313      	orrs	r3, r2
 8003944:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d044      	beq.n	80039dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d107      	bne.n	800396a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800395a:	4b47      	ldr	r3, [pc, #284]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d119      	bne.n	800399a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e07f      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	2b02      	cmp	r3, #2
 8003970:	d003      	beq.n	800397a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003976:	2b03      	cmp	r3, #3
 8003978:	d107      	bne.n	800398a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800397a:	4b3f      	ldr	r3, [pc, #252]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d109      	bne.n	800399a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e06f      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800398a:	4b3b      	ldr	r3, [pc, #236]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e067      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800399a:	4b37      	ldr	r3, [pc, #220]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f023 0203 	bic.w	r2, r3, #3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	4934      	ldr	r1, [pc, #208]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039ac:	f7fe ffe4 	bl	8002978 <HAL_GetTick>
 80039b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039b2:	e00a      	b.n	80039ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039b4:	f7fe ffe0 	bl	8002978 <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e04f      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ca:	4b2b      	ldr	r3, [pc, #172]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 020c 	and.w	r2, r3, #12
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	429a      	cmp	r2, r3
 80039da:	d1eb      	bne.n	80039b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039dc:	4b25      	ldr	r3, [pc, #148]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 030f 	and.w	r3, r3, #15
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d20c      	bcs.n	8003a04 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ea:	4b22      	ldr	r3, [pc, #136]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80039ec:	683a      	ldr	r2, [r7, #0]
 80039ee:	b2d2      	uxtb	r2, r2
 80039f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f2:	4b20      	ldr	r3, [pc, #128]	@ (8003a74 <HAL_RCC_ClockConfig+0x1b8>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 030f 	and.w	r3, r3, #15
 80039fa:	683a      	ldr	r2, [r7, #0]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d001      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e032      	b.n	8003a6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0304 	and.w	r3, r3, #4
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d008      	beq.n	8003a22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a10:	4b19      	ldr	r3, [pc, #100]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	4916      	ldr	r1, [pc, #88]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0308 	and.w	r3, r3, #8
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d009      	beq.n	8003a42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a2e:	4b12      	ldr	r3, [pc, #72]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	490e      	ldr	r1, [pc, #56]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a42:	f000 f821 	bl	8003a88 <HAL_RCC_GetSysClockFreq>
 8003a46:	4602      	mov	r2, r0
 8003a48:	4b0b      	ldr	r3, [pc, #44]	@ (8003a78 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	091b      	lsrs	r3, r3, #4
 8003a4e:	f003 030f 	and.w	r3, r3, #15
 8003a52:	490a      	ldr	r1, [pc, #40]	@ (8003a7c <HAL_RCC_ClockConfig+0x1c0>)
 8003a54:	5ccb      	ldrb	r3, [r1, r3]
 8003a56:	fa22 f303 	lsr.w	r3, r2, r3
 8003a5a:	4a09      	ldr	r2, [pc, #36]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003a5e:	4b09      	ldr	r3, [pc, #36]	@ (8003a84 <HAL_RCC_ClockConfig+0x1c8>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f7fe ff44 	bl	80028f0 <HAL_InitTick>

  return HAL_OK;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	40023c00 	.word	0x40023c00
 8003a78:	40023800 	.word	0x40023800
 8003a7c:	0801511c 	.word	0x0801511c
 8003a80:	20000008 	.word	0x20000008
 8003a84:	2000000c 	.word	0x2000000c

08003a88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a8c:	b094      	sub	sp, #80	@ 0x50
 8003a8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003a90:	2300      	movs	r3, #0
 8003a92:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003a94:	2300      	movs	r3, #0
 8003a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003aa0:	4b79      	ldr	r3, [pc, #484]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f003 030c 	and.w	r3, r3, #12
 8003aa8:	2b08      	cmp	r3, #8
 8003aaa:	d00d      	beq.n	8003ac8 <HAL_RCC_GetSysClockFreq+0x40>
 8003aac:	2b08      	cmp	r3, #8
 8003aae:	f200 80e1 	bhi.w	8003c74 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d002      	beq.n	8003abc <HAL_RCC_GetSysClockFreq+0x34>
 8003ab6:	2b04      	cmp	r3, #4
 8003ab8:	d003      	beq.n	8003ac2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003aba:	e0db      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003abc:	4b73      	ldr	r3, [pc, #460]	@ (8003c8c <HAL_RCC_GetSysClockFreq+0x204>)
 8003abe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ac0:	e0db      	b.n	8003c7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ac2:	4b73      	ldr	r3, [pc, #460]	@ (8003c90 <HAL_RCC_GetSysClockFreq+0x208>)
 8003ac4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ac6:	e0d8      	b.n	8003c7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ac8:	4b6f      	ldr	r3, [pc, #444]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ad0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ad2:	4b6d      	ldr	r3, [pc, #436]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d063      	beq.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ade:	4b6a      	ldr	r3, [pc, #424]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	099b      	lsrs	r3, r3, #6
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ae8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003af0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003af2:	2300      	movs	r3, #0
 8003af4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003af6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003afa:	4622      	mov	r2, r4
 8003afc:	462b      	mov	r3, r5
 8003afe:	f04f 0000 	mov.w	r0, #0
 8003b02:	f04f 0100 	mov.w	r1, #0
 8003b06:	0159      	lsls	r1, r3, #5
 8003b08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b0c:	0150      	lsls	r0, r2, #5
 8003b0e:	4602      	mov	r2, r0
 8003b10:	460b      	mov	r3, r1
 8003b12:	4621      	mov	r1, r4
 8003b14:	1a51      	subs	r1, r2, r1
 8003b16:	6139      	str	r1, [r7, #16]
 8003b18:	4629      	mov	r1, r5
 8003b1a:	eb63 0301 	sbc.w	r3, r3, r1
 8003b1e:	617b      	str	r3, [r7, #20]
 8003b20:	f04f 0200 	mov.w	r2, #0
 8003b24:	f04f 0300 	mov.w	r3, #0
 8003b28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b2c:	4659      	mov	r1, fp
 8003b2e:	018b      	lsls	r3, r1, #6
 8003b30:	4651      	mov	r1, sl
 8003b32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b36:	4651      	mov	r1, sl
 8003b38:	018a      	lsls	r2, r1, #6
 8003b3a:	4651      	mov	r1, sl
 8003b3c:	ebb2 0801 	subs.w	r8, r2, r1
 8003b40:	4659      	mov	r1, fp
 8003b42:	eb63 0901 	sbc.w	r9, r3, r1
 8003b46:	f04f 0200 	mov.w	r2, #0
 8003b4a:	f04f 0300 	mov.w	r3, #0
 8003b4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b5a:	4690      	mov	r8, r2
 8003b5c:	4699      	mov	r9, r3
 8003b5e:	4623      	mov	r3, r4
 8003b60:	eb18 0303 	adds.w	r3, r8, r3
 8003b64:	60bb      	str	r3, [r7, #8]
 8003b66:	462b      	mov	r3, r5
 8003b68:	eb49 0303 	adc.w	r3, r9, r3
 8003b6c:	60fb      	str	r3, [r7, #12]
 8003b6e:	f04f 0200 	mov.w	r2, #0
 8003b72:	f04f 0300 	mov.w	r3, #0
 8003b76:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003b7a:	4629      	mov	r1, r5
 8003b7c:	024b      	lsls	r3, r1, #9
 8003b7e:	4621      	mov	r1, r4
 8003b80:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b84:	4621      	mov	r1, r4
 8003b86:	024a      	lsls	r2, r1, #9
 8003b88:	4610      	mov	r0, r2
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b8e:	2200      	movs	r2, #0
 8003b90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003b98:	f7fc ff10 	bl	80009bc <__aeabi_uldivmod>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	460b      	mov	r3, r1
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ba4:	e058      	b.n	8003c58 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ba6:	4b38      	ldr	r3, [pc, #224]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	099b      	lsrs	r3, r3, #6
 8003bac:	2200      	movs	r2, #0
 8003bae:	4618      	mov	r0, r3
 8003bb0:	4611      	mov	r1, r2
 8003bb2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003bb6:	623b      	str	r3, [r7, #32]
 8003bb8:	2300      	movs	r3, #0
 8003bba:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bbc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003bc0:	4642      	mov	r2, r8
 8003bc2:	464b      	mov	r3, r9
 8003bc4:	f04f 0000 	mov.w	r0, #0
 8003bc8:	f04f 0100 	mov.w	r1, #0
 8003bcc:	0159      	lsls	r1, r3, #5
 8003bce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bd2:	0150      	lsls	r0, r2, #5
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	4641      	mov	r1, r8
 8003bda:	ebb2 0a01 	subs.w	sl, r2, r1
 8003bde:	4649      	mov	r1, r9
 8003be0:	eb63 0b01 	sbc.w	fp, r3, r1
 8003be4:	f04f 0200 	mov.w	r2, #0
 8003be8:	f04f 0300 	mov.w	r3, #0
 8003bec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003bf0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003bf4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003bf8:	ebb2 040a 	subs.w	r4, r2, sl
 8003bfc:	eb63 050b 	sbc.w	r5, r3, fp
 8003c00:	f04f 0200 	mov.w	r2, #0
 8003c04:	f04f 0300 	mov.w	r3, #0
 8003c08:	00eb      	lsls	r3, r5, #3
 8003c0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c0e:	00e2      	lsls	r2, r4, #3
 8003c10:	4614      	mov	r4, r2
 8003c12:	461d      	mov	r5, r3
 8003c14:	4643      	mov	r3, r8
 8003c16:	18e3      	adds	r3, r4, r3
 8003c18:	603b      	str	r3, [r7, #0]
 8003c1a:	464b      	mov	r3, r9
 8003c1c:	eb45 0303 	adc.w	r3, r5, r3
 8003c20:	607b      	str	r3, [r7, #4]
 8003c22:	f04f 0200 	mov.w	r2, #0
 8003c26:	f04f 0300 	mov.w	r3, #0
 8003c2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c2e:	4629      	mov	r1, r5
 8003c30:	028b      	lsls	r3, r1, #10
 8003c32:	4621      	mov	r1, r4
 8003c34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c38:	4621      	mov	r1, r4
 8003c3a:	028a      	lsls	r2, r1, #10
 8003c3c:	4610      	mov	r0, r2
 8003c3e:	4619      	mov	r1, r3
 8003c40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c42:	2200      	movs	r2, #0
 8003c44:	61bb      	str	r3, [r7, #24]
 8003c46:	61fa      	str	r2, [r7, #28]
 8003c48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c4c:	f7fc feb6 	bl	80009bc <__aeabi_uldivmod>
 8003c50:	4602      	mov	r2, r0
 8003c52:	460b      	mov	r3, r1
 8003c54:	4613      	mov	r3, r2
 8003c56:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003c58:	4b0b      	ldr	r3, [pc, #44]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	0c1b      	lsrs	r3, r3, #16
 8003c5e:	f003 0303 	and.w	r3, r3, #3
 8003c62:	3301      	adds	r3, #1
 8003c64:	005b      	lsls	r3, r3, #1
 8003c66:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003c68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c70:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c72:	e002      	b.n	8003c7a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c74:	4b05      	ldr	r3, [pc, #20]	@ (8003c8c <HAL_RCC_GetSysClockFreq+0x204>)
 8003c76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3750      	adds	r7, #80	@ 0x50
 8003c80:	46bd      	mov	sp, r7
 8003c82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c86:	bf00      	nop
 8003c88:	40023800 	.word	0x40023800
 8003c8c:	00f42400 	.word	0x00f42400
 8003c90:	007a1200 	.word	0x007a1200

08003c94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d10b      	bne.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d105      	bne.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d075      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003cc8:	4b91      	ldr	r3, [pc, #580]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003cce:	f7fe fe53 	bl	8002978 <HAL_GetTick>
 8003cd2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003cd4:	e008      	b.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003cd6:	f7fe fe4f 	bl	8002978 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d901      	bls.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e189      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003ce8:	4b8a      	ldr	r3, [pc, #552]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d1f0      	bne.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0301 	and.w	r3, r3, #1
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d009      	beq.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	019a      	lsls	r2, r3, #6
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	071b      	lsls	r3, r3, #28
 8003d0c:	4981      	ldr	r1, [pc, #516]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0302 	and.w	r3, r3, #2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d01f      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003d20:	4b7c      	ldr	r3, [pc, #496]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d26:	0f1b      	lsrs	r3, r3, #28
 8003d28:	f003 0307 	and.w	r3, r3, #7
 8003d2c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	019a      	lsls	r2, r3, #6
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	061b      	lsls	r3, r3, #24
 8003d3a:	431a      	orrs	r2, r3
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	071b      	lsls	r3, r3, #28
 8003d40:	4974      	ldr	r1, [pc, #464]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003d48:	4b72      	ldr	r3, [pc, #456]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d4e:	f023 021f 	bic.w	r2, r3, #31
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	69db      	ldr	r3, [r3, #28]
 8003d56:	3b01      	subs	r3, #1
 8003d58:	496e      	ldr	r1, [pc, #440]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00d      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	019a      	lsls	r2, r3, #6
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	061b      	lsls	r3, r3, #24
 8003d78:	431a      	orrs	r2, r3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	071b      	lsls	r3, r3, #28
 8003d80:	4964      	ldr	r1, [pc, #400]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d82:	4313      	orrs	r3, r2
 8003d84:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003d88:	4b61      	ldr	r3, [pc, #388]	@ (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003d8e:	f7fe fdf3 	bl	8002978 <HAL_GetTick>
 8003d92:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003d94:	e008      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003d96:	f7fe fdef 	bl	8002978 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d901      	bls.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e129      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003da8:	4b5a      	ldr	r3, [pc, #360]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d0f0      	beq.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0304 	and.w	r3, r3, #4
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d105      	bne.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d079      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003dcc:	4b52      	ldr	r3, [pc, #328]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003dd2:	f7fe fdd1 	bl	8002978 <HAL_GetTick>
 8003dd6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003dd8:	e008      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003dda:	f7fe fdcd 	bl	8002978 <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d901      	bls.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e107      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003dec:	4b49      	ldr	r3, [pc, #292]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003df4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003df8:	d0ef      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0304 	and.w	r3, r3, #4
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d020      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003e06:	4b43      	ldr	r3, [pc, #268]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e0c:	0f1b      	lsrs	r3, r3, #28
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	019a      	lsls	r2, r3, #6
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	061b      	lsls	r3, r3, #24
 8003e20:	431a      	orrs	r2, r3
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	071b      	lsls	r3, r3, #28
 8003e26:	493b      	ldr	r1, [pc, #236]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003e2e:	4b39      	ldr	r3, [pc, #228]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e34:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a1b      	ldr	r3, [r3, #32]
 8003e3c:	3b01      	subs	r3, #1
 8003e3e:	021b      	lsls	r3, r3, #8
 8003e40:	4934      	ldr	r1, [pc, #208]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0308 	and.w	r3, r3, #8
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d01e      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003e54:	4b2f      	ldr	r3, [pc, #188]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e5a:	0e1b      	lsrs	r3, r3, #24
 8003e5c:	f003 030f 	and.w	r3, r3, #15
 8003e60:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	019a      	lsls	r2, r3, #6
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	061b      	lsls	r3, r3, #24
 8003e6c:	431a      	orrs	r2, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	071b      	lsls	r3, r3, #28
 8003e74:	4927      	ldr	r1, [pc, #156]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003e7c:	4b25      	ldr	r3, [pc, #148]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e82:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e8a:	4922      	ldr	r1, [pc, #136]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003e92:	4b21      	ldr	r3, [pc, #132]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003e94:	2201      	movs	r2, #1
 8003e96:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003e98:	f7fe fd6e 	bl	8002978 <HAL_GetTick>
 8003e9c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003e9e:	e008      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003ea0:	f7fe fd6a 	bl	8002978 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d901      	bls.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e0a4      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003eb2:	4b18      	ldr	r3, [pc, #96]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003eba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ebe:	d1ef      	bne.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0320 	and.w	r3, r3, #32
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 808b 	beq.w	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ece:	2300      	movs	r3, #0
 8003ed0:	60fb      	str	r3, [r7, #12]
 8003ed2:	4b10      	ldr	r3, [pc, #64]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed6:	4a0f      	ldr	r2, [pc, #60]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ed8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003edc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ede:	4b0d      	ldr	r3, [pc, #52]	@ (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ee6:	60fb      	str	r3, [r7, #12]
 8003ee8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003eea:	4b0c      	ldr	r3, [pc, #48]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a0b      	ldr	r2, [pc, #44]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003ef0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ef4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003ef6:	f7fe fd3f 	bl	8002978 <HAL_GetTick>
 8003efa:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003efc:	e010      	b.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003efe:	f7fe fd3b 	bl	8002978 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d909      	bls.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e075      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x368>
 8003f10:	42470068 	.word	0x42470068
 8003f14:	40023800 	.word	0x40023800
 8003f18:	42470070 	.word	0x42470070
 8003f1c:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003f20:	4b38      	ldr	r3, [pc, #224]	@ (8004004 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d0e8      	beq.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f2c:	4b36      	ldr	r3, [pc, #216]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f34:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d02f      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x308>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f44:	693a      	ldr	r2, [r7, #16]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d028      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f4a:	4b2f      	ldr	r3, [pc, #188]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f52:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f54:	4b2d      	ldr	r3, [pc, #180]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003f56:	2201      	movs	r2, #1
 8003f58:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f5a:	4b2c      	ldr	r3, [pc, #176]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003f60:	4a29      	ldr	r2, [pc, #164]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003f66:	4b28      	ldr	r3, [pc, #160]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d114      	bne.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003f72:	f7fe fd01 	bl	8002978 <HAL_GetTick>
 8003f76:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f78:	e00a      	b.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f7a:	f7fe fcfd 	bl	8002978 <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d901      	bls.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e035      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f90:	4b1d      	ldr	r3, [pc, #116]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f94:	f003 0302 	and.w	r3, r3, #2
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d0ee      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fa4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fa8:	d10d      	bne.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8003faa:	4b17      	ldr	r3, [pc, #92]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003fba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fbe:	4912      	ldr	r1, [pc, #72]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	608b      	str	r3, [r1, #8]
 8003fc4:	e005      	b.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8003fc6:	4b10      	ldr	r3, [pc, #64]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	4a0f      	ldr	r2, [pc, #60]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003fcc:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003fd0:	6093      	str	r3, [r2, #8]
 8003fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003fd4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fde:	490a      	ldr	r1, [pc, #40]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0310 	and.w	r3, r3, #16
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d004      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8003ff6:	4b06      	ldr	r3, [pc, #24]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8003ff8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3718      	adds	r7, #24
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	40007000 	.word	0x40007000
 8004008:	40023800 	.word	0x40023800
 800400c:	42470e40 	.word	0x42470e40
 8004010:	424711e0 	.word	0x424711e0

08004014 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d101      	bne.n	8004026 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e07b      	b.n	800411e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402a:	2b00      	cmp	r3, #0
 800402c:	d108      	bne.n	8004040 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004036:	d009      	beq.n	800404c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	61da      	str	r2, [r3, #28]
 800403e:	e005      	b.n	800404c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	d106      	bne.n	800406c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f7fe f9b2 	bl	80023d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2202      	movs	r2, #2
 8004070:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004082:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004094:	431a      	orrs	r2, r3
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800409e:	431a      	orrs	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	691b      	ldr	r3, [r3, #16]
 80040a4:	f003 0302 	and.w	r3, r3, #2
 80040a8:	431a      	orrs	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	431a      	orrs	r2, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	699b      	ldr	r3, [r3, #24]
 80040b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040bc:	431a      	orrs	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040c6:	431a      	orrs	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a1b      	ldr	r3, [r3, #32]
 80040cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040d0:	ea42 0103 	orr.w	r1, r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	430a      	orrs	r2, r1
 80040e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	699b      	ldr	r3, [r3, #24]
 80040e8:	0c1b      	lsrs	r3, r3, #16
 80040ea:	f003 0104 	and.w	r1, r3, #4
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f2:	f003 0210 	and.w	r2, r3, #16
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	430a      	orrs	r2, r1
 80040fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	69da      	ldr	r2, [r3, #28]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800410c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	3708      	adds	r7, #8
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}

08004126 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004126:	b580      	push	{r7, lr}
 8004128:	b088      	sub	sp, #32
 800412a:	af00      	add	r7, sp, #0
 800412c:	60f8      	str	r0, [r7, #12]
 800412e:	60b9      	str	r1, [r7, #8]
 8004130:	603b      	str	r3, [r7, #0]
 8004132:	4613      	mov	r3, r2
 8004134:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004136:	f7fe fc1f 	bl	8002978 <HAL_GetTick>
 800413a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800413c:	88fb      	ldrh	r3, [r7, #6]
 800413e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2b01      	cmp	r3, #1
 800414a:	d001      	beq.n	8004150 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800414c:	2302      	movs	r3, #2
 800414e:	e12a      	b.n	80043a6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d002      	beq.n	800415c <HAL_SPI_Transmit+0x36>
 8004156:	88fb      	ldrh	r3, [r7, #6]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d101      	bne.n	8004160 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e122      	b.n	80043a6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004166:	2b01      	cmp	r3, #1
 8004168:	d101      	bne.n	800416e <HAL_SPI_Transmit+0x48>
 800416a:	2302      	movs	r3, #2
 800416c:	e11b      	b.n	80043a6 <HAL_SPI_Transmit+0x280>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2201      	movs	r2, #1
 8004172:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2203      	movs	r2, #3
 800417a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	68ba      	ldr	r2, [r7, #8]
 8004188:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	88fa      	ldrh	r2, [r7, #6]
 800418e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	88fa      	ldrh	r2, [r7, #6]
 8004194:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2200      	movs	r2, #0
 80041a0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2200      	movs	r2, #0
 80041a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2200      	movs	r2, #0
 80041b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041bc:	d10f      	bne.n	80041de <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80041dc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041e8:	2b40      	cmp	r3, #64	@ 0x40
 80041ea:	d007      	beq.n	80041fc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004204:	d152      	bne.n	80042ac <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d002      	beq.n	8004214 <HAL_SPI_Transmit+0xee>
 800420e:	8b7b      	ldrh	r3, [r7, #26]
 8004210:	2b01      	cmp	r3, #1
 8004212:	d145      	bne.n	80042a0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004218:	881a      	ldrh	r2, [r3, #0]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004224:	1c9a      	adds	r2, r3, #2
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800422e:	b29b      	uxth	r3, r3
 8004230:	3b01      	subs	r3, #1
 8004232:	b29a      	uxth	r2, r3
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004238:	e032      	b.n	80042a0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	f003 0302 	and.w	r3, r3, #2
 8004244:	2b02      	cmp	r3, #2
 8004246:	d112      	bne.n	800426e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800424c:	881a      	ldrh	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004258:	1c9a      	adds	r2, r3, #2
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004262:	b29b      	uxth	r3, r3
 8004264:	3b01      	subs	r3, #1
 8004266:	b29a      	uxth	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800426c:	e018      	b.n	80042a0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800426e:	f7fe fb83 	bl	8002978 <HAL_GetTick>
 8004272:	4602      	mov	r2, r0
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	1ad3      	subs	r3, r2, r3
 8004278:	683a      	ldr	r2, [r7, #0]
 800427a:	429a      	cmp	r2, r3
 800427c:	d803      	bhi.n	8004286 <HAL_SPI_Transmit+0x160>
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004284:	d102      	bne.n	800428c <HAL_SPI_Transmit+0x166>
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d109      	bne.n	80042a0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e082      	b.n	80043a6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1c7      	bne.n	800423a <HAL_SPI_Transmit+0x114>
 80042aa:	e053      	b.n	8004354 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d002      	beq.n	80042ba <HAL_SPI_Transmit+0x194>
 80042b4:	8b7b      	ldrh	r3, [r7, #26]
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d147      	bne.n	800434a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	330c      	adds	r3, #12
 80042c4:	7812      	ldrb	r2, [r2, #0]
 80042c6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042cc:	1c5a      	adds	r2, r3, #1
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	3b01      	subs	r3, #1
 80042da:	b29a      	uxth	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80042e0:	e033      	b.n	800434a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	f003 0302 	and.w	r3, r3, #2
 80042ec:	2b02      	cmp	r3, #2
 80042ee:	d113      	bne.n	8004318 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	330c      	adds	r3, #12
 80042fa:	7812      	ldrb	r2, [r2, #0]
 80042fc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004302:	1c5a      	adds	r2, r3, #1
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800430c:	b29b      	uxth	r3, r3
 800430e:	3b01      	subs	r3, #1
 8004310:	b29a      	uxth	r2, r3
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004316:	e018      	b.n	800434a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004318:	f7fe fb2e 	bl	8002978 <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	69fb      	ldr	r3, [r7, #28]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	683a      	ldr	r2, [r7, #0]
 8004324:	429a      	cmp	r2, r3
 8004326:	d803      	bhi.n	8004330 <HAL_SPI_Transmit+0x20a>
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800432e:	d102      	bne.n	8004336 <HAL_SPI_Transmit+0x210>
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d109      	bne.n	800434a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e02d      	b.n	80043a6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800434e:	b29b      	uxth	r3, r3
 8004350:	2b00      	cmp	r3, #0
 8004352:	d1c6      	bne.n	80042e2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004354:	69fa      	ldr	r2, [r7, #28]
 8004356:	6839      	ldr	r1, [r7, #0]
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	f000 fbd9 	bl	8004b10 <SPI_EndRxTxTransaction>
 800435e:	4603      	mov	r3, r0
 8004360:	2b00      	cmp	r3, #0
 8004362:	d002      	beq.n	800436a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2220      	movs	r2, #32
 8004368:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d10a      	bne.n	8004388 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004372:	2300      	movs	r3, #0
 8004374:	617b      	str	r3, [r7, #20]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	617b      	str	r3, [r7, #20]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	617b      	str	r3, [r7, #20]
 8004386:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800439c:	2b00      	cmp	r3, #0
 800439e:	d001      	beq.n	80043a4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e000      	b.n	80043a6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80043a4:	2300      	movs	r3, #0
  }
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3720      	adds	r7, #32
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}

080043ae <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043ae:	b580      	push	{r7, lr}
 80043b0:	b088      	sub	sp, #32
 80043b2:	af02      	add	r7, sp, #8
 80043b4:	60f8      	str	r0, [r7, #12]
 80043b6:	60b9      	str	r1, [r7, #8]
 80043b8:	603b      	str	r3, [r7, #0]
 80043ba:	4613      	mov	r3, r2
 80043bc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d001      	beq.n	80043ce <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80043ca:	2302      	movs	r3, #2
 80043cc:	e104      	b.n	80045d8 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d002      	beq.n	80043da <HAL_SPI_Receive+0x2c>
 80043d4:	88fb      	ldrh	r3, [r7, #6]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e0fc      	b.n	80045d8 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043e6:	d112      	bne.n	800440e <HAL_SPI_Receive+0x60>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d10e      	bne.n	800440e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2204      	movs	r2, #4
 80043f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80043f8:	88fa      	ldrh	r2, [r7, #6]
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	9300      	str	r3, [sp, #0]
 80043fe:	4613      	mov	r3, r2
 8004400:	68ba      	ldr	r2, [r7, #8]
 8004402:	68b9      	ldr	r1, [r7, #8]
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f000 f8eb 	bl	80045e0 <HAL_SPI_TransmitReceive>
 800440a:	4603      	mov	r3, r0
 800440c:	e0e4      	b.n	80045d8 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800440e:	f7fe fab3 	bl	8002978 <HAL_GetTick>
 8004412:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800441a:	2b01      	cmp	r3, #1
 800441c:	d101      	bne.n	8004422 <HAL_SPI_Receive+0x74>
 800441e:	2302      	movs	r3, #2
 8004420:	e0da      	b.n	80045d8 <HAL_SPI_Receive+0x22a>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2204      	movs	r2, #4
 800442e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	68ba      	ldr	r2, [r7, #8]
 800443c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	88fa      	ldrh	r2, [r7, #6]
 8004442:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	88fa      	ldrh	r2, [r7, #6]
 8004448:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2200      	movs	r2, #0
 800444e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2200      	movs	r2, #0
 8004454:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2200      	movs	r2, #0
 8004460:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004470:	d10f      	bne.n	8004492 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004480:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004490:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800449c:	2b40      	cmp	r3, #64	@ 0x40
 800449e:	d007      	beq.n	80044b0 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044ae:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d170      	bne.n	800459a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80044b8:	e035      	b.n	8004526 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f003 0301 	and.w	r3, r3, #1
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d115      	bne.n	80044f4 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f103 020c 	add.w	r2, r3, #12
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d4:	7812      	ldrb	r2, [r2, #0]
 80044d6:	b2d2      	uxtb	r2, r2
 80044d8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044de:	1c5a      	adds	r2, r3, #1
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	3b01      	subs	r3, #1
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80044f2:	e018      	b.n	8004526 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044f4:	f7fe fa40 	bl	8002978 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	683a      	ldr	r2, [r7, #0]
 8004500:	429a      	cmp	r2, r3
 8004502:	d803      	bhi.n	800450c <HAL_SPI_Receive+0x15e>
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	f1b3 3fff 	cmp.w	r3, #4294967295
 800450a:	d102      	bne.n	8004512 <HAL_SPI_Receive+0x164>
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d109      	bne.n	8004526 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2201      	movs	r2, #1
 8004516:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e058      	b.n	80045d8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800452a:	b29b      	uxth	r3, r3
 800452c:	2b00      	cmp	r3, #0
 800452e:	d1c4      	bne.n	80044ba <HAL_SPI_Receive+0x10c>
 8004530:	e038      	b.n	80045a4 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	f003 0301 	and.w	r3, r3, #1
 800453c:	2b01      	cmp	r3, #1
 800453e:	d113      	bne.n	8004568 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68da      	ldr	r2, [r3, #12]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800454a:	b292      	uxth	r2, r2
 800454c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004552:	1c9a      	adds	r2, r3, #2
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800455c:	b29b      	uxth	r3, r3
 800455e:	3b01      	subs	r3, #1
 8004560:	b29a      	uxth	r2, r3
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004566:	e018      	b.n	800459a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004568:	f7fe fa06 	bl	8002978 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	429a      	cmp	r2, r3
 8004576:	d803      	bhi.n	8004580 <HAL_SPI_Receive+0x1d2>
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800457e:	d102      	bne.n	8004586 <HAL_SPI_Receive+0x1d8>
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d109      	bne.n	800459a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e01e      	b.n	80045d8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800459e:	b29b      	uxth	r3, r3
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d1c6      	bne.n	8004532 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045a4:	697a      	ldr	r2, [r7, #20]
 80045a6:	6839      	ldr	r1, [r7, #0]
 80045a8:	68f8      	ldr	r0, [r7, #12]
 80045aa:	f000 fa4b 	bl	8004a44 <SPI_EndRxTransaction>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d002      	beq.n	80045ba <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2220      	movs	r2, #32
 80045b8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d001      	beq.n	80045d6 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80045d6:	2300      	movs	r3, #0
  }
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3718      	adds	r7, #24
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}

080045e0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b08a      	sub	sp, #40	@ 0x28
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
 80045ec:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80045ee:	2301      	movs	r3, #1
 80045f0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045f2:	f7fe f9c1 	bl	8002978 <HAL_GetTick>
 80045f6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80045fe:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004606:	887b      	ldrh	r3, [r7, #2]
 8004608:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800460a:	7ffb      	ldrb	r3, [r7, #31]
 800460c:	2b01      	cmp	r3, #1
 800460e:	d00c      	beq.n	800462a <HAL_SPI_TransmitReceive+0x4a>
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004616:	d106      	bne.n	8004626 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d102      	bne.n	8004626 <HAL_SPI_TransmitReceive+0x46>
 8004620:	7ffb      	ldrb	r3, [r7, #31]
 8004622:	2b04      	cmp	r3, #4
 8004624:	d001      	beq.n	800462a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004626:	2302      	movs	r3, #2
 8004628:	e17f      	b.n	800492a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d005      	beq.n	800463c <HAL_SPI_TransmitReceive+0x5c>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d002      	beq.n	800463c <HAL_SPI_TransmitReceive+0x5c>
 8004636:	887b      	ldrh	r3, [r7, #2]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d101      	bne.n	8004640 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e174      	b.n	800492a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004646:	2b01      	cmp	r3, #1
 8004648:	d101      	bne.n	800464e <HAL_SPI_TransmitReceive+0x6e>
 800464a:	2302      	movs	r3, #2
 800464c:	e16d      	b.n	800492a <HAL_SPI_TransmitReceive+0x34a>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2201      	movs	r2, #1
 8004652:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800465c:	b2db      	uxtb	r3, r3
 800465e:	2b04      	cmp	r3, #4
 8004660:	d003      	beq.n	800466a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2205      	movs	r2, #5
 8004666:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2200      	movs	r2, #0
 800466e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	887a      	ldrh	r2, [r7, #2]
 800467a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	887a      	ldrh	r2, [r7, #2]
 8004680:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	68ba      	ldr	r2, [r7, #8]
 8004686:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	887a      	ldrh	r2, [r7, #2]
 800468c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	887a      	ldrh	r2, [r7, #2]
 8004692:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2200      	movs	r2, #0
 800469e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046aa:	2b40      	cmp	r3, #64	@ 0x40
 80046ac:	d007      	beq.n	80046be <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046c6:	d17e      	bne.n	80047c6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d002      	beq.n	80046d6 <HAL_SPI_TransmitReceive+0xf6>
 80046d0:	8afb      	ldrh	r3, [r7, #22]
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d16c      	bne.n	80047b0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046da:	881a      	ldrh	r2, [r3, #0]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e6:	1c9a      	adds	r2, r3, #2
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	3b01      	subs	r3, #1
 80046f4:	b29a      	uxth	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046fa:	e059      	b.n	80047b0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f003 0302 	and.w	r3, r3, #2
 8004706:	2b02      	cmp	r3, #2
 8004708:	d11b      	bne.n	8004742 <HAL_SPI_TransmitReceive+0x162>
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800470e:	b29b      	uxth	r3, r3
 8004710:	2b00      	cmp	r3, #0
 8004712:	d016      	beq.n	8004742 <HAL_SPI_TransmitReceive+0x162>
 8004714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004716:	2b01      	cmp	r3, #1
 8004718:	d113      	bne.n	8004742 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800471e:	881a      	ldrh	r2, [r3, #0]
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800472a:	1c9a      	adds	r2, r3, #2
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004734:	b29b      	uxth	r3, r3
 8004736:	3b01      	subs	r3, #1
 8004738:	b29a      	uxth	r2, r3
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800473e:	2300      	movs	r3, #0
 8004740:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f003 0301 	and.w	r3, r3, #1
 800474c:	2b01      	cmp	r3, #1
 800474e:	d119      	bne.n	8004784 <HAL_SPI_TransmitReceive+0x1a4>
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004754:	b29b      	uxth	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d014      	beq.n	8004784 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	68da      	ldr	r2, [r3, #12]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004764:	b292      	uxth	r2, r2
 8004766:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800476c:	1c9a      	adds	r2, r3, #2
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004776:	b29b      	uxth	r3, r3
 8004778:	3b01      	subs	r3, #1
 800477a:	b29a      	uxth	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004780:	2301      	movs	r3, #1
 8004782:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004784:	f7fe f8f8 	bl	8002978 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	6a3b      	ldr	r3, [r7, #32]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004790:	429a      	cmp	r2, r3
 8004792:	d80d      	bhi.n	80047b0 <HAL_SPI_TransmitReceive+0x1d0>
 8004794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800479a:	d009      	beq.n	80047b0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e0bc      	b.n	800492a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d1a0      	bne.n	80046fc <HAL_SPI_TransmitReceive+0x11c>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047be:	b29b      	uxth	r3, r3
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d19b      	bne.n	80046fc <HAL_SPI_TransmitReceive+0x11c>
 80047c4:	e082      	b.n	80048cc <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d002      	beq.n	80047d4 <HAL_SPI_TransmitReceive+0x1f4>
 80047ce:	8afb      	ldrh	r3, [r7, #22]
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d171      	bne.n	80048b8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	330c      	adds	r3, #12
 80047de:	7812      	ldrb	r2, [r2, #0]
 80047e0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047e6:	1c5a      	adds	r2, r3, #1
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	3b01      	subs	r3, #1
 80047f4:	b29a      	uxth	r2, r3
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047fa:	e05d      	b.n	80048b8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	f003 0302 	and.w	r3, r3, #2
 8004806:	2b02      	cmp	r3, #2
 8004808:	d11c      	bne.n	8004844 <HAL_SPI_TransmitReceive+0x264>
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800480e:	b29b      	uxth	r3, r3
 8004810:	2b00      	cmp	r3, #0
 8004812:	d017      	beq.n	8004844 <HAL_SPI_TransmitReceive+0x264>
 8004814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004816:	2b01      	cmp	r3, #1
 8004818:	d114      	bne.n	8004844 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	330c      	adds	r3, #12
 8004824:	7812      	ldrb	r2, [r2, #0]
 8004826:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800482c:	1c5a      	adds	r2, r3, #1
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004836:	b29b      	uxth	r3, r3
 8004838:	3b01      	subs	r3, #1
 800483a:	b29a      	uxth	r2, r3
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004840:	2300      	movs	r3, #0
 8004842:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	2b01      	cmp	r3, #1
 8004850:	d119      	bne.n	8004886 <HAL_SPI_TransmitReceive+0x2a6>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004856:	b29b      	uxth	r3, r3
 8004858:	2b00      	cmp	r3, #0
 800485a:	d014      	beq.n	8004886 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68da      	ldr	r2, [r3, #12]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004866:	b2d2      	uxtb	r2, r2
 8004868:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800486e:	1c5a      	adds	r2, r3, #1
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004878:	b29b      	uxth	r3, r3
 800487a:	3b01      	subs	r3, #1
 800487c:	b29a      	uxth	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004882:	2301      	movs	r3, #1
 8004884:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004886:	f7fe f877 	bl	8002978 <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	6a3b      	ldr	r3, [r7, #32]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004892:	429a      	cmp	r2, r3
 8004894:	d803      	bhi.n	800489e <HAL_SPI_TransmitReceive+0x2be>
 8004896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800489c:	d102      	bne.n	80048a4 <HAL_SPI_TransmitReceive+0x2c4>
 800489e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d109      	bne.n	80048b8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e038      	b.n	800492a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048bc:	b29b      	uxth	r3, r3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d19c      	bne.n	80047fc <HAL_SPI_TransmitReceive+0x21c>
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d197      	bne.n	80047fc <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048cc:	6a3a      	ldr	r2, [r7, #32]
 80048ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f000 f91d 	bl	8004b10 <SPI_EndRxTxTransaction>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d008      	beq.n	80048ee <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2220      	movs	r2, #32
 80048e0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e01d      	b.n	800492a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d10a      	bne.n	800490c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048f6:	2300      	movs	r3, #0
 80048f8:	613b      	str	r3, [r7, #16]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	613b      	str	r3, [r7, #16]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	613b      	str	r3, [r7, #16]
 800490a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004920:	2b00      	cmp	r3, #0
 8004922:	d001      	beq.n	8004928 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e000      	b.n	800492a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004928:	2300      	movs	r3, #0
  }
}
 800492a:	4618      	mov	r0, r3
 800492c:	3728      	adds	r7, #40	@ 0x28
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
	...

08004934 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b088      	sub	sp, #32
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	603b      	str	r3, [r7, #0]
 8004940:	4613      	mov	r3, r2
 8004942:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004944:	f7fe f818 	bl	8002978 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800494c:	1a9b      	subs	r3, r3, r2
 800494e:	683a      	ldr	r2, [r7, #0]
 8004950:	4413      	add	r3, r2
 8004952:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004954:	f7fe f810 	bl	8002978 <HAL_GetTick>
 8004958:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800495a:	4b39      	ldr	r3, [pc, #228]	@ (8004a40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	015b      	lsls	r3, r3, #5
 8004960:	0d1b      	lsrs	r3, r3, #20
 8004962:	69fa      	ldr	r2, [r7, #28]
 8004964:	fb02 f303 	mul.w	r3, r2, r3
 8004968:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800496a:	e055      	b.n	8004a18 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004972:	d051      	beq.n	8004a18 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004974:	f7fe f800 	bl	8002978 <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	69fa      	ldr	r2, [r7, #28]
 8004980:	429a      	cmp	r2, r3
 8004982:	d902      	bls.n	800498a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d13d      	bne.n	8004a06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	685a      	ldr	r2, [r3, #4]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004998:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049a2:	d111      	bne.n	80049c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049ac:	d004      	beq.n	80049b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049b6:	d107      	bne.n	80049c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049d0:	d10f      	bne.n	80049f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80049e0:	601a      	str	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2201      	movs	r2, #1
 80049f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e018      	b.n	8004a38 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d102      	bne.n	8004a12 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	61fb      	str	r3, [r7, #28]
 8004a10:	e002      	b.n	8004a18 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	3b01      	subs	r3, #1
 8004a16:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	689a      	ldr	r2, [r3, #8]
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	4013      	ands	r3, r2
 8004a22:	68ba      	ldr	r2, [r7, #8]
 8004a24:	429a      	cmp	r2, r3
 8004a26:	bf0c      	ite	eq
 8004a28:	2301      	moveq	r3, #1
 8004a2a:	2300      	movne	r3, #0
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	461a      	mov	r2, r3
 8004a30:	79fb      	ldrb	r3, [r7, #7]
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d19a      	bne.n	800496c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004a36:	2300      	movs	r3, #0
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3720      	adds	r7, #32
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	20000008 	.word	0x20000008

08004a44 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b086      	sub	sp, #24
 8004a48:	af02      	add	r7, sp, #8
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a58:	d111      	bne.n	8004a7e <SPI_EndRxTransaction+0x3a>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a62:	d004      	beq.n	8004a6e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a6c:	d107      	bne.n	8004a7e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a7c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a86:	d12a      	bne.n	8004ade <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a90:	d012      	beq.n	8004ab8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	9300      	str	r3, [sp, #0]
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	2180      	movs	r1, #128	@ 0x80
 8004a9c:	68f8      	ldr	r0, [r7, #12]
 8004a9e:	f7ff ff49 	bl	8004934 <SPI_WaitFlagStateUntilTimeout>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d02d      	beq.n	8004b04 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aac:	f043 0220 	orr.w	r2, r3, #32
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e026      	b.n	8004b06 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	9300      	str	r3, [sp, #0]
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	2101      	movs	r1, #1
 8004ac2:	68f8      	ldr	r0, [r7, #12]
 8004ac4:	f7ff ff36 	bl	8004934 <SPI_WaitFlagStateUntilTimeout>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d01a      	beq.n	8004b04 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad2:	f043 0220 	orr.w	r2, r3, #32
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e013      	b.n	8004b06 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	9300      	str	r3, [sp, #0]
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	2101      	movs	r1, #1
 8004ae8:	68f8      	ldr	r0, [r7, #12]
 8004aea:	f7ff ff23 	bl	8004934 <SPI_WaitFlagStateUntilTimeout>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d007      	beq.n	8004b04 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004af8:	f043 0220 	orr.w	r2, r3, #32
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e000      	b.n	8004b06 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004b04:	2300      	movs	r3, #0
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3710      	adds	r7, #16
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
	...

08004b10 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b088      	sub	sp, #32
 8004b14:	af02      	add	r7, sp, #8
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	9300      	str	r3, [sp, #0]
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	2201      	movs	r2, #1
 8004b24:	2102      	movs	r1, #2
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f7ff ff04 	bl	8004934 <SPI_WaitFlagStateUntilTimeout>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d007      	beq.n	8004b42 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b36:	f043 0220 	orr.w	r2, r3, #32
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e032      	b.n	8004ba8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004b42:	4b1b      	ldr	r3, [pc, #108]	@ (8004bb0 <SPI_EndRxTxTransaction+0xa0>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a1b      	ldr	r2, [pc, #108]	@ (8004bb4 <SPI_EndRxTxTransaction+0xa4>)
 8004b48:	fba2 2303 	umull	r2, r3, r2, r3
 8004b4c:	0d5b      	lsrs	r3, r3, #21
 8004b4e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004b52:	fb02 f303 	mul.w	r3, r2, r3
 8004b56:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b60:	d112      	bne.n	8004b88 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	9300      	str	r3, [sp, #0]
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	2180      	movs	r1, #128	@ 0x80
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f7ff fee1 	bl	8004934 <SPI_WaitFlagStateUntilTimeout>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d016      	beq.n	8004ba6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b7c:	f043 0220 	orr.w	r2, r3, #32
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004b84:	2303      	movs	r3, #3
 8004b86:	e00f      	b.n	8004ba8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00a      	beq.n	8004ba4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	3b01      	subs	r3, #1
 8004b92:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b9e:	2b80      	cmp	r3, #128	@ 0x80
 8004ba0:	d0f2      	beq.n	8004b88 <SPI_EndRxTxTransaction+0x78>
 8004ba2:	e000      	b.n	8004ba6 <SPI_EndRxTxTransaction+0x96>
        break;
 8004ba4:	bf00      	nop
  }

  return HAL_OK;
 8004ba6:	2300      	movs	r3, #0
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3718      	adds	r7, #24
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	20000008 	.word	0x20000008
 8004bb4:	165e9f81 	.word	0x165e9f81

08004bb8 <rand>:
 8004bb8:	4b16      	ldr	r3, [pc, #88]	@ (8004c14 <rand+0x5c>)
 8004bba:	b510      	push	{r4, lr}
 8004bbc:	681c      	ldr	r4, [r3, #0]
 8004bbe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004bc0:	b9b3      	cbnz	r3, 8004bf0 <rand+0x38>
 8004bc2:	2018      	movs	r0, #24
 8004bc4:	f000 fb5a 	bl	800527c <malloc>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	6320      	str	r0, [r4, #48]	@ 0x30
 8004bcc:	b920      	cbnz	r0, 8004bd8 <rand+0x20>
 8004bce:	4b12      	ldr	r3, [pc, #72]	@ (8004c18 <rand+0x60>)
 8004bd0:	4812      	ldr	r0, [pc, #72]	@ (8004c1c <rand+0x64>)
 8004bd2:	2152      	movs	r1, #82	@ 0x52
 8004bd4:	f000 faea 	bl	80051ac <__assert_func>
 8004bd8:	4911      	ldr	r1, [pc, #68]	@ (8004c20 <rand+0x68>)
 8004bda:	4b12      	ldr	r3, [pc, #72]	@ (8004c24 <rand+0x6c>)
 8004bdc:	e9c0 1300 	strd	r1, r3, [r0]
 8004be0:	4b11      	ldr	r3, [pc, #68]	@ (8004c28 <rand+0x70>)
 8004be2:	6083      	str	r3, [r0, #8]
 8004be4:	230b      	movs	r3, #11
 8004be6:	8183      	strh	r3, [r0, #12]
 8004be8:	2100      	movs	r1, #0
 8004bea:	2001      	movs	r0, #1
 8004bec:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004bf0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004bf2:	480e      	ldr	r0, [pc, #56]	@ (8004c2c <rand+0x74>)
 8004bf4:	690b      	ldr	r3, [r1, #16]
 8004bf6:	694c      	ldr	r4, [r1, #20]
 8004bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8004c30 <rand+0x78>)
 8004bfa:	4358      	muls	r0, r3
 8004bfc:	fb02 0004 	mla	r0, r2, r4, r0
 8004c00:	fba3 3202 	umull	r3, r2, r3, r2
 8004c04:	3301      	adds	r3, #1
 8004c06:	eb40 0002 	adc.w	r0, r0, r2
 8004c0a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8004c0e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004c12:	bd10      	pop	{r4, pc}
 8004c14:	20000020 	.word	0x20000020
 8004c18:	0801512c 	.word	0x0801512c
 8004c1c:	08015143 	.word	0x08015143
 8004c20:	abcd330e 	.word	0xabcd330e
 8004c24:	e66d1234 	.word	0xe66d1234
 8004c28:	0005deec 	.word	0x0005deec
 8004c2c:	5851f42d 	.word	0x5851f42d
 8004c30:	4c957f2d 	.word	0x4c957f2d

08004c34 <std>:
 8004c34:	2300      	movs	r3, #0
 8004c36:	b510      	push	{r4, lr}
 8004c38:	4604      	mov	r4, r0
 8004c3a:	e9c0 3300 	strd	r3, r3, [r0]
 8004c3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004c42:	6083      	str	r3, [r0, #8]
 8004c44:	8181      	strh	r1, [r0, #12]
 8004c46:	6643      	str	r3, [r0, #100]	@ 0x64
 8004c48:	81c2      	strh	r2, [r0, #14]
 8004c4a:	6183      	str	r3, [r0, #24]
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	2208      	movs	r2, #8
 8004c50:	305c      	adds	r0, #92	@ 0x5c
 8004c52:	f000 fa2f 	bl	80050b4 <memset>
 8004c56:	4b0d      	ldr	r3, [pc, #52]	@ (8004c8c <std+0x58>)
 8004c58:	6263      	str	r3, [r4, #36]	@ 0x24
 8004c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8004c90 <std+0x5c>)
 8004c5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004c94 <std+0x60>)
 8004c60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004c62:	4b0d      	ldr	r3, [pc, #52]	@ (8004c98 <std+0x64>)
 8004c64:	6323      	str	r3, [r4, #48]	@ 0x30
 8004c66:	4b0d      	ldr	r3, [pc, #52]	@ (8004c9c <std+0x68>)
 8004c68:	6224      	str	r4, [r4, #32]
 8004c6a:	429c      	cmp	r4, r3
 8004c6c:	d006      	beq.n	8004c7c <std+0x48>
 8004c6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004c72:	4294      	cmp	r4, r2
 8004c74:	d002      	beq.n	8004c7c <std+0x48>
 8004c76:	33d0      	adds	r3, #208	@ 0xd0
 8004c78:	429c      	cmp	r4, r3
 8004c7a:	d105      	bne.n	8004c88 <std+0x54>
 8004c7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004c80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c84:	f000 ba8e 	b.w	80051a4 <__retarget_lock_init_recursive>
 8004c88:	bd10      	pop	{r4, pc}
 8004c8a:	bf00      	nop
 8004c8c:	08004f05 	.word	0x08004f05
 8004c90:	08004f27 	.word	0x08004f27
 8004c94:	08004f5f 	.word	0x08004f5f
 8004c98:	08004f83 	.word	0x08004f83
 8004c9c:	200001d4 	.word	0x200001d4

08004ca0 <stdio_exit_handler>:
 8004ca0:	4a02      	ldr	r2, [pc, #8]	@ (8004cac <stdio_exit_handler+0xc>)
 8004ca2:	4903      	ldr	r1, [pc, #12]	@ (8004cb0 <stdio_exit_handler+0x10>)
 8004ca4:	4803      	ldr	r0, [pc, #12]	@ (8004cb4 <stdio_exit_handler+0x14>)
 8004ca6:	f000 b869 	b.w	8004d7c <_fwalk_sglue>
 8004caa:	bf00      	nop
 8004cac:	20000014 	.word	0x20000014
 8004cb0:	08005d3d 	.word	0x08005d3d
 8004cb4:	20000024 	.word	0x20000024

08004cb8 <cleanup_stdio>:
 8004cb8:	6841      	ldr	r1, [r0, #4]
 8004cba:	4b0c      	ldr	r3, [pc, #48]	@ (8004cec <cleanup_stdio+0x34>)
 8004cbc:	4299      	cmp	r1, r3
 8004cbe:	b510      	push	{r4, lr}
 8004cc0:	4604      	mov	r4, r0
 8004cc2:	d001      	beq.n	8004cc8 <cleanup_stdio+0x10>
 8004cc4:	f001 f83a 	bl	8005d3c <_fflush_r>
 8004cc8:	68a1      	ldr	r1, [r4, #8]
 8004cca:	4b09      	ldr	r3, [pc, #36]	@ (8004cf0 <cleanup_stdio+0x38>)
 8004ccc:	4299      	cmp	r1, r3
 8004cce:	d002      	beq.n	8004cd6 <cleanup_stdio+0x1e>
 8004cd0:	4620      	mov	r0, r4
 8004cd2:	f001 f833 	bl	8005d3c <_fflush_r>
 8004cd6:	68e1      	ldr	r1, [r4, #12]
 8004cd8:	4b06      	ldr	r3, [pc, #24]	@ (8004cf4 <cleanup_stdio+0x3c>)
 8004cda:	4299      	cmp	r1, r3
 8004cdc:	d004      	beq.n	8004ce8 <cleanup_stdio+0x30>
 8004cde:	4620      	mov	r0, r4
 8004ce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ce4:	f001 b82a 	b.w	8005d3c <_fflush_r>
 8004ce8:	bd10      	pop	{r4, pc}
 8004cea:	bf00      	nop
 8004cec:	200001d4 	.word	0x200001d4
 8004cf0:	2000023c 	.word	0x2000023c
 8004cf4:	200002a4 	.word	0x200002a4

08004cf8 <global_stdio_init.part.0>:
 8004cf8:	b510      	push	{r4, lr}
 8004cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8004d28 <global_stdio_init.part.0+0x30>)
 8004cfc:	4c0b      	ldr	r4, [pc, #44]	@ (8004d2c <global_stdio_init.part.0+0x34>)
 8004cfe:	4a0c      	ldr	r2, [pc, #48]	@ (8004d30 <global_stdio_init.part.0+0x38>)
 8004d00:	601a      	str	r2, [r3, #0]
 8004d02:	4620      	mov	r0, r4
 8004d04:	2200      	movs	r2, #0
 8004d06:	2104      	movs	r1, #4
 8004d08:	f7ff ff94 	bl	8004c34 <std>
 8004d0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004d10:	2201      	movs	r2, #1
 8004d12:	2109      	movs	r1, #9
 8004d14:	f7ff ff8e 	bl	8004c34 <std>
 8004d18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004d1c:	2202      	movs	r2, #2
 8004d1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d22:	2112      	movs	r1, #18
 8004d24:	f7ff bf86 	b.w	8004c34 <std>
 8004d28:	2000030c 	.word	0x2000030c
 8004d2c:	200001d4 	.word	0x200001d4
 8004d30:	08004ca1 	.word	0x08004ca1

08004d34 <__sfp_lock_acquire>:
 8004d34:	4801      	ldr	r0, [pc, #4]	@ (8004d3c <__sfp_lock_acquire+0x8>)
 8004d36:	f000 ba36 	b.w	80051a6 <__retarget_lock_acquire_recursive>
 8004d3a:	bf00      	nop
 8004d3c:	20000315 	.word	0x20000315

08004d40 <__sfp_lock_release>:
 8004d40:	4801      	ldr	r0, [pc, #4]	@ (8004d48 <__sfp_lock_release+0x8>)
 8004d42:	f000 ba31 	b.w	80051a8 <__retarget_lock_release_recursive>
 8004d46:	bf00      	nop
 8004d48:	20000315 	.word	0x20000315

08004d4c <__sinit>:
 8004d4c:	b510      	push	{r4, lr}
 8004d4e:	4604      	mov	r4, r0
 8004d50:	f7ff fff0 	bl	8004d34 <__sfp_lock_acquire>
 8004d54:	6a23      	ldr	r3, [r4, #32]
 8004d56:	b11b      	cbz	r3, 8004d60 <__sinit+0x14>
 8004d58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d5c:	f7ff bff0 	b.w	8004d40 <__sfp_lock_release>
 8004d60:	4b04      	ldr	r3, [pc, #16]	@ (8004d74 <__sinit+0x28>)
 8004d62:	6223      	str	r3, [r4, #32]
 8004d64:	4b04      	ldr	r3, [pc, #16]	@ (8004d78 <__sinit+0x2c>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d1f5      	bne.n	8004d58 <__sinit+0xc>
 8004d6c:	f7ff ffc4 	bl	8004cf8 <global_stdio_init.part.0>
 8004d70:	e7f2      	b.n	8004d58 <__sinit+0xc>
 8004d72:	bf00      	nop
 8004d74:	08004cb9 	.word	0x08004cb9
 8004d78:	2000030c 	.word	0x2000030c

08004d7c <_fwalk_sglue>:
 8004d7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d80:	4607      	mov	r7, r0
 8004d82:	4688      	mov	r8, r1
 8004d84:	4614      	mov	r4, r2
 8004d86:	2600      	movs	r6, #0
 8004d88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004d8c:	f1b9 0901 	subs.w	r9, r9, #1
 8004d90:	d505      	bpl.n	8004d9e <_fwalk_sglue+0x22>
 8004d92:	6824      	ldr	r4, [r4, #0]
 8004d94:	2c00      	cmp	r4, #0
 8004d96:	d1f7      	bne.n	8004d88 <_fwalk_sglue+0xc>
 8004d98:	4630      	mov	r0, r6
 8004d9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d9e:	89ab      	ldrh	r3, [r5, #12]
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d907      	bls.n	8004db4 <_fwalk_sglue+0x38>
 8004da4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004da8:	3301      	adds	r3, #1
 8004daa:	d003      	beq.n	8004db4 <_fwalk_sglue+0x38>
 8004dac:	4629      	mov	r1, r5
 8004dae:	4638      	mov	r0, r7
 8004db0:	47c0      	blx	r8
 8004db2:	4306      	orrs	r6, r0
 8004db4:	3568      	adds	r5, #104	@ 0x68
 8004db6:	e7e9      	b.n	8004d8c <_fwalk_sglue+0x10>

08004db8 <iprintf>:
 8004db8:	b40f      	push	{r0, r1, r2, r3}
 8004dba:	b507      	push	{r0, r1, r2, lr}
 8004dbc:	4906      	ldr	r1, [pc, #24]	@ (8004dd8 <iprintf+0x20>)
 8004dbe:	ab04      	add	r3, sp, #16
 8004dc0:	6808      	ldr	r0, [r1, #0]
 8004dc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8004dc6:	6881      	ldr	r1, [r0, #8]
 8004dc8:	9301      	str	r3, [sp, #4]
 8004dca:	f000 fc8f 	bl	80056ec <_vfiprintf_r>
 8004dce:	b003      	add	sp, #12
 8004dd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004dd4:	b004      	add	sp, #16
 8004dd6:	4770      	bx	lr
 8004dd8:	20000020 	.word	0x20000020

08004ddc <_puts_r>:
 8004ddc:	6a03      	ldr	r3, [r0, #32]
 8004dde:	b570      	push	{r4, r5, r6, lr}
 8004de0:	6884      	ldr	r4, [r0, #8]
 8004de2:	4605      	mov	r5, r0
 8004de4:	460e      	mov	r6, r1
 8004de6:	b90b      	cbnz	r3, 8004dec <_puts_r+0x10>
 8004de8:	f7ff ffb0 	bl	8004d4c <__sinit>
 8004dec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004dee:	07db      	lsls	r3, r3, #31
 8004df0:	d405      	bmi.n	8004dfe <_puts_r+0x22>
 8004df2:	89a3      	ldrh	r3, [r4, #12]
 8004df4:	0598      	lsls	r0, r3, #22
 8004df6:	d402      	bmi.n	8004dfe <_puts_r+0x22>
 8004df8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dfa:	f000 f9d4 	bl	80051a6 <__retarget_lock_acquire_recursive>
 8004dfe:	89a3      	ldrh	r3, [r4, #12]
 8004e00:	0719      	lsls	r1, r3, #28
 8004e02:	d502      	bpl.n	8004e0a <_puts_r+0x2e>
 8004e04:	6923      	ldr	r3, [r4, #16]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d135      	bne.n	8004e76 <_puts_r+0x9a>
 8004e0a:	4621      	mov	r1, r4
 8004e0c:	4628      	mov	r0, r5
 8004e0e:	f000 f8fb 	bl	8005008 <__swsetup_r>
 8004e12:	b380      	cbz	r0, 8004e76 <_puts_r+0x9a>
 8004e14:	f04f 35ff 	mov.w	r5, #4294967295
 8004e18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004e1a:	07da      	lsls	r2, r3, #31
 8004e1c:	d405      	bmi.n	8004e2a <_puts_r+0x4e>
 8004e1e:	89a3      	ldrh	r3, [r4, #12]
 8004e20:	059b      	lsls	r3, r3, #22
 8004e22:	d402      	bmi.n	8004e2a <_puts_r+0x4e>
 8004e24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e26:	f000 f9bf 	bl	80051a8 <__retarget_lock_release_recursive>
 8004e2a:	4628      	mov	r0, r5
 8004e2c:	bd70      	pop	{r4, r5, r6, pc}
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	da04      	bge.n	8004e3c <_puts_r+0x60>
 8004e32:	69a2      	ldr	r2, [r4, #24]
 8004e34:	429a      	cmp	r2, r3
 8004e36:	dc17      	bgt.n	8004e68 <_puts_r+0x8c>
 8004e38:	290a      	cmp	r1, #10
 8004e3a:	d015      	beq.n	8004e68 <_puts_r+0x8c>
 8004e3c:	6823      	ldr	r3, [r4, #0]
 8004e3e:	1c5a      	adds	r2, r3, #1
 8004e40:	6022      	str	r2, [r4, #0]
 8004e42:	7019      	strb	r1, [r3, #0]
 8004e44:	68a3      	ldr	r3, [r4, #8]
 8004e46:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	60a3      	str	r3, [r4, #8]
 8004e4e:	2900      	cmp	r1, #0
 8004e50:	d1ed      	bne.n	8004e2e <_puts_r+0x52>
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	da11      	bge.n	8004e7a <_puts_r+0x9e>
 8004e56:	4622      	mov	r2, r4
 8004e58:	210a      	movs	r1, #10
 8004e5a:	4628      	mov	r0, r5
 8004e5c:	f000 f895 	bl	8004f8a <__swbuf_r>
 8004e60:	3001      	adds	r0, #1
 8004e62:	d0d7      	beq.n	8004e14 <_puts_r+0x38>
 8004e64:	250a      	movs	r5, #10
 8004e66:	e7d7      	b.n	8004e18 <_puts_r+0x3c>
 8004e68:	4622      	mov	r2, r4
 8004e6a:	4628      	mov	r0, r5
 8004e6c:	f000 f88d 	bl	8004f8a <__swbuf_r>
 8004e70:	3001      	adds	r0, #1
 8004e72:	d1e7      	bne.n	8004e44 <_puts_r+0x68>
 8004e74:	e7ce      	b.n	8004e14 <_puts_r+0x38>
 8004e76:	3e01      	subs	r6, #1
 8004e78:	e7e4      	b.n	8004e44 <_puts_r+0x68>
 8004e7a:	6823      	ldr	r3, [r4, #0]
 8004e7c:	1c5a      	adds	r2, r3, #1
 8004e7e:	6022      	str	r2, [r4, #0]
 8004e80:	220a      	movs	r2, #10
 8004e82:	701a      	strb	r2, [r3, #0]
 8004e84:	e7ee      	b.n	8004e64 <_puts_r+0x88>
	...

08004e88 <puts>:
 8004e88:	4b02      	ldr	r3, [pc, #8]	@ (8004e94 <puts+0xc>)
 8004e8a:	4601      	mov	r1, r0
 8004e8c:	6818      	ldr	r0, [r3, #0]
 8004e8e:	f7ff bfa5 	b.w	8004ddc <_puts_r>
 8004e92:	bf00      	nop
 8004e94:	20000020 	.word	0x20000020

08004e98 <sniprintf>:
 8004e98:	b40c      	push	{r2, r3}
 8004e9a:	b530      	push	{r4, r5, lr}
 8004e9c:	4b18      	ldr	r3, [pc, #96]	@ (8004f00 <sniprintf+0x68>)
 8004e9e:	1e0c      	subs	r4, r1, #0
 8004ea0:	681d      	ldr	r5, [r3, #0]
 8004ea2:	b09d      	sub	sp, #116	@ 0x74
 8004ea4:	da08      	bge.n	8004eb8 <sniprintf+0x20>
 8004ea6:	238b      	movs	r3, #139	@ 0x8b
 8004ea8:	602b      	str	r3, [r5, #0]
 8004eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8004eae:	b01d      	add	sp, #116	@ 0x74
 8004eb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004eb4:	b002      	add	sp, #8
 8004eb6:	4770      	bx	lr
 8004eb8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004ebc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004ec0:	f04f 0300 	mov.w	r3, #0
 8004ec4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004ec6:	bf14      	ite	ne
 8004ec8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004ecc:	4623      	moveq	r3, r4
 8004ece:	9304      	str	r3, [sp, #16]
 8004ed0:	9307      	str	r3, [sp, #28]
 8004ed2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004ed6:	9002      	str	r0, [sp, #8]
 8004ed8:	9006      	str	r0, [sp, #24]
 8004eda:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004ede:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004ee0:	ab21      	add	r3, sp, #132	@ 0x84
 8004ee2:	a902      	add	r1, sp, #8
 8004ee4:	4628      	mov	r0, r5
 8004ee6:	9301      	str	r3, [sp, #4]
 8004ee8:	f000 fada 	bl	80054a0 <_svfiprintf_r>
 8004eec:	1c43      	adds	r3, r0, #1
 8004eee:	bfbc      	itt	lt
 8004ef0:	238b      	movlt	r3, #139	@ 0x8b
 8004ef2:	602b      	strlt	r3, [r5, #0]
 8004ef4:	2c00      	cmp	r4, #0
 8004ef6:	d0da      	beq.n	8004eae <sniprintf+0x16>
 8004ef8:	9b02      	ldr	r3, [sp, #8]
 8004efa:	2200      	movs	r2, #0
 8004efc:	701a      	strb	r2, [r3, #0]
 8004efe:	e7d6      	b.n	8004eae <sniprintf+0x16>
 8004f00:	20000020 	.word	0x20000020

08004f04 <__sread>:
 8004f04:	b510      	push	{r4, lr}
 8004f06:	460c      	mov	r4, r1
 8004f08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f0c:	f000 f8fc 	bl	8005108 <_read_r>
 8004f10:	2800      	cmp	r0, #0
 8004f12:	bfab      	itete	ge
 8004f14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004f16:	89a3      	ldrhlt	r3, [r4, #12]
 8004f18:	181b      	addge	r3, r3, r0
 8004f1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004f1e:	bfac      	ite	ge
 8004f20:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004f22:	81a3      	strhlt	r3, [r4, #12]
 8004f24:	bd10      	pop	{r4, pc}

08004f26 <__swrite>:
 8004f26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f2a:	461f      	mov	r7, r3
 8004f2c:	898b      	ldrh	r3, [r1, #12]
 8004f2e:	05db      	lsls	r3, r3, #23
 8004f30:	4605      	mov	r5, r0
 8004f32:	460c      	mov	r4, r1
 8004f34:	4616      	mov	r6, r2
 8004f36:	d505      	bpl.n	8004f44 <__swrite+0x1e>
 8004f38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f3c:	2302      	movs	r3, #2
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f000 f8d0 	bl	80050e4 <_lseek_r>
 8004f44:	89a3      	ldrh	r3, [r4, #12]
 8004f46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f4e:	81a3      	strh	r3, [r4, #12]
 8004f50:	4632      	mov	r2, r6
 8004f52:	463b      	mov	r3, r7
 8004f54:	4628      	mov	r0, r5
 8004f56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f5a:	f000 b8e7 	b.w	800512c <_write_r>

08004f5e <__sseek>:
 8004f5e:	b510      	push	{r4, lr}
 8004f60:	460c      	mov	r4, r1
 8004f62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f66:	f000 f8bd 	bl	80050e4 <_lseek_r>
 8004f6a:	1c43      	adds	r3, r0, #1
 8004f6c:	89a3      	ldrh	r3, [r4, #12]
 8004f6e:	bf15      	itete	ne
 8004f70:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004f72:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004f76:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004f7a:	81a3      	strheq	r3, [r4, #12]
 8004f7c:	bf18      	it	ne
 8004f7e:	81a3      	strhne	r3, [r4, #12]
 8004f80:	bd10      	pop	{r4, pc}

08004f82 <__sclose>:
 8004f82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f86:	f000 b89d 	b.w	80050c4 <_close_r>

08004f8a <__swbuf_r>:
 8004f8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f8c:	460e      	mov	r6, r1
 8004f8e:	4614      	mov	r4, r2
 8004f90:	4605      	mov	r5, r0
 8004f92:	b118      	cbz	r0, 8004f9c <__swbuf_r+0x12>
 8004f94:	6a03      	ldr	r3, [r0, #32]
 8004f96:	b90b      	cbnz	r3, 8004f9c <__swbuf_r+0x12>
 8004f98:	f7ff fed8 	bl	8004d4c <__sinit>
 8004f9c:	69a3      	ldr	r3, [r4, #24]
 8004f9e:	60a3      	str	r3, [r4, #8]
 8004fa0:	89a3      	ldrh	r3, [r4, #12]
 8004fa2:	071a      	lsls	r2, r3, #28
 8004fa4:	d501      	bpl.n	8004faa <__swbuf_r+0x20>
 8004fa6:	6923      	ldr	r3, [r4, #16]
 8004fa8:	b943      	cbnz	r3, 8004fbc <__swbuf_r+0x32>
 8004faa:	4621      	mov	r1, r4
 8004fac:	4628      	mov	r0, r5
 8004fae:	f000 f82b 	bl	8005008 <__swsetup_r>
 8004fb2:	b118      	cbz	r0, 8004fbc <__swbuf_r+0x32>
 8004fb4:	f04f 37ff 	mov.w	r7, #4294967295
 8004fb8:	4638      	mov	r0, r7
 8004fba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fbc:	6823      	ldr	r3, [r4, #0]
 8004fbe:	6922      	ldr	r2, [r4, #16]
 8004fc0:	1a98      	subs	r0, r3, r2
 8004fc2:	6963      	ldr	r3, [r4, #20]
 8004fc4:	b2f6      	uxtb	r6, r6
 8004fc6:	4283      	cmp	r3, r0
 8004fc8:	4637      	mov	r7, r6
 8004fca:	dc05      	bgt.n	8004fd8 <__swbuf_r+0x4e>
 8004fcc:	4621      	mov	r1, r4
 8004fce:	4628      	mov	r0, r5
 8004fd0:	f000 feb4 	bl	8005d3c <_fflush_r>
 8004fd4:	2800      	cmp	r0, #0
 8004fd6:	d1ed      	bne.n	8004fb4 <__swbuf_r+0x2a>
 8004fd8:	68a3      	ldr	r3, [r4, #8]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	60a3      	str	r3, [r4, #8]
 8004fde:	6823      	ldr	r3, [r4, #0]
 8004fe0:	1c5a      	adds	r2, r3, #1
 8004fe2:	6022      	str	r2, [r4, #0]
 8004fe4:	701e      	strb	r6, [r3, #0]
 8004fe6:	6962      	ldr	r2, [r4, #20]
 8004fe8:	1c43      	adds	r3, r0, #1
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d004      	beq.n	8004ff8 <__swbuf_r+0x6e>
 8004fee:	89a3      	ldrh	r3, [r4, #12]
 8004ff0:	07db      	lsls	r3, r3, #31
 8004ff2:	d5e1      	bpl.n	8004fb8 <__swbuf_r+0x2e>
 8004ff4:	2e0a      	cmp	r6, #10
 8004ff6:	d1df      	bne.n	8004fb8 <__swbuf_r+0x2e>
 8004ff8:	4621      	mov	r1, r4
 8004ffa:	4628      	mov	r0, r5
 8004ffc:	f000 fe9e 	bl	8005d3c <_fflush_r>
 8005000:	2800      	cmp	r0, #0
 8005002:	d0d9      	beq.n	8004fb8 <__swbuf_r+0x2e>
 8005004:	e7d6      	b.n	8004fb4 <__swbuf_r+0x2a>
	...

08005008 <__swsetup_r>:
 8005008:	b538      	push	{r3, r4, r5, lr}
 800500a:	4b29      	ldr	r3, [pc, #164]	@ (80050b0 <__swsetup_r+0xa8>)
 800500c:	4605      	mov	r5, r0
 800500e:	6818      	ldr	r0, [r3, #0]
 8005010:	460c      	mov	r4, r1
 8005012:	b118      	cbz	r0, 800501c <__swsetup_r+0x14>
 8005014:	6a03      	ldr	r3, [r0, #32]
 8005016:	b90b      	cbnz	r3, 800501c <__swsetup_r+0x14>
 8005018:	f7ff fe98 	bl	8004d4c <__sinit>
 800501c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005020:	0719      	lsls	r1, r3, #28
 8005022:	d422      	bmi.n	800506a <__swsetup_r+0x62>
 8005024:	06da      	lsls	r2, r3, #27
 8005026:	d407      	bmi.n	8005038 <__swsetup_r+0x30>
 8005028:	2209      	movs	r2, #9
 800502a:	602a      	str	r2, [r5, #0]
 800502c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005030:	81a3      	strh	r3, [r4, #12]
 8005032:	f04f 30ff 	mov.w	r0, #4294967295
 8005036:	e033      	b.n	80050a0 <__swsetup_r+0x98>
 8005038:	0758      	lsls	r0, r3, #29
 800503a:	d512      	bpl.n	8005062 <__swsetup_r+0x5a>
 800503c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800503e:	b141      	cbz	r1, 8005052 <__swsetup_r+0x4a>
 8005040:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005044:	4299      	cmp	r1, r3
 8005046:	d002      	beq.n	800504e <__swsetup_r+0x46>
 8005048:	4628      	mov	r0, r5
 800504a:	f000 f8cd 	bl	80051e8 <_free_r>
 800504e:	2300      	movs	r3, #0
 8005050:	6363      	str	r3, [r4, #52]	@ 0x34
 8005052:	89a3      	ldrh	r3, [r4, #12]
 8005054:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005058:	81a3      	strh	r3, [r4, #12]
 800505a:	2300      	movs	r3, #0
 800505c:	6063      	str	r3, [r4, #4]
 800505e:	6923      	ldr	r3, [r4, #16]
 8005060:	6023      	str	r3, [r4, #0]
 8005062:	89a3      	ldrh	r3, [r4, #12]
 8005064:	f043 0308 	orr.w	r3, r3, #8
 8005068:	81a3      	strh	r3, [r4, #12]
 800506a:	6923      	ldr	r3, [r4, #16]
 800506c:	b94b      	cbnz	r3, 8005082 <__swsetup_r+0x7a>
 800506e:	89a3      	ldrh	r3, [r4, #12]
 8005070:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005074:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005078:	d003      	beq.n	8005082 <__swsetup_r+0x7a>
 800507a:	4621      	mov	r1, r4
 800507c:	4628      	mov	r0, r5
 800507e:	f000 febd 	bl	8005dfc <__smakebuf_r>
 8005082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005086:	f013 0201 	ands.w	r2, r3, #1
 800508a:	d00a      	beq.n	80050a2 <__swsetup_r+0x9a>
 800508c:	2200      	movs	r2, #0
 800508e:	60a2      	str	r2, [r4, #8]
 8005090:	6962      	ldr	r2, [r4, #20]
 8005092:	4252      	negs	r2, r2
 8005094:	61a2      	str	r2, [r4, #24]
 8005096:	6922      	ldr	r2, [r4, #16]
 8005098:	b942      	cbnz	r2, 80050ac <__swsetup_r+0xa4>
 800509a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800509e:	d1c5      	bne.n	800502c <__swsetup_r+0x24>
 80050a0:	bd38      	pop	{r3, r4, r5, pc}
 80050a2:	0799      	lsls	r1, r3, #30
 80050a4:	bf58      	it	pl
 80050a6:	6962      	ldrpl	r2, [r4, #20]
 80050a8:	60a2      	str	r2, [r4, #8]
 80050aa:	e7f4      	b.n	8005096 <__swsetup_r+0x8e>
 80050ac:	2000      	movs	r0, #0
 80050ae:	e7f7      	b.n	80050a0 <__swsetup_r+0x98>
 80050b0:	20000020 	.word	0x20000020

080050b4 <memset>:
 80050b4:	4402      	add	r2, r0
 80050b6:	4603      	mov	r3, r0
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d100      	bne.n	80050be <memset+0xa>
 80050bc:	4770      	bx	lr
 80050be:	f803 1b01 	strb.w	r1, [r3], #1
 80050c2:	e7f9      	b.n	80050b8 <memset+0x4>

080050c4 <_close_r>:
 80050c4:	b538      	push	{r3, r4, r5, lr}
 80050c6:	4d06      	ldr	r5, [pc, #24]	@ (80050e0 <_close_r+0x1c>)
 80050c8:	2300      	movs	r3, #0
 80050ca:	4604      	mov	r4, r0
 80050cc:	4608      	mov	r0, r1
 80050ce:	602b      	str	r3, [r5, #0]
 80050d0:	f7fd fa51 	bl	8002576 <_close>
 80050d4:	1c43      	adds	r3, r0, #1
 80050d6:	d102      	bne.n	80050de <_close_r+0x1a>
 80050d8:	682b      	ldr	r3, [r5, #0]
 80050da:	b103      	cbz	r3, 80050de <_close_r+0x1a>
 80050dc:	6023      	str	r3, [r4, #0]
 80050de:	bd38      	pop	{r3, r4, r5, pc}
 80050e0:	20000310 	.word	0x20000310

080050e4 <_lseek_r>:
 80050e4:	b538      	push	{r3, r4, r5, lr}
 80050e6:	4d07      	ldr	r5, [pc, #28]	@ (8005104 <_lseek_r+0x20>)
 80050e8:	4604      	mov	r4, r0
 80050ea:	4608      	mov	r0, r1
 80050ec:	4611      	mov	r1, r2
 80050ee:	2200      	movs	r2, #0
 80050f0:	602a      	str	r2, [r5, #0]
 80050f2:	461a      	mov	r2, r3
 80050f4:	f7fd fa66 	bl	80025c4 <_lseek>
 80050f8:	1c43      	adds	r3, r0, #1
 80050fa:	d102      	bne.n	8005102 <_lseek_r+0x1e>
 80050fc:	682b      	ldr	r3, [r5, #0]
 80050fe:	b103      	cbz	r3, 8005102 <_lseek_r+0x1e>
 8005100:	6023      	str	r3, [r4, #0]
 8005102:	bd38      	pop	{r3, r4, r5, pc}
 8005104:	20000310 	.word	0x20000310

08005108 <_read_r>:
 8005108:	b538      	push	{r3, r4, r5, lr}
 800510a:	4d07      	ldr	r5, [pc, #28]	@ (8005128 <_read_r+0x20>)
 800510c:	4604      	mov	r4, r0
 800510e:	4608      	mov	r0, r1
 8005110:	4611      	mov	r1, r2
 8005112:	2200      	movs	r2, #0
 8005114:	602a      	str	r2, [r5, #0]
 8005116:	461a      	mov	r2, r3
 8005118:	f7fd f9f4 	bl	8002504 <_read>
 800511c:	1c43      	adds	r3, r0, #1
 800511e:	d102      	bne.n	8005126 <_read_r+0x1e>
 8005120:	682b      	ldr	r3, [r5, #0]
 8005122:	b103      	cbz	r3, 8005126 <_read_r+0x1e>
 8005124:	6023      	str	r3, [r4, #0]
 8005126:	bd38      	pop	{r3, r4, r5, pc}
 8005128:	20000310 	.word	0x20000310

0800512c <_write_r>:
 800512c:	b538      	push	{r3, r4, r5, lr}
 800512e:	4d07      	ldr	r5, [pc, #28]	@ (800514c <_write_r+0x20>)
 8005130:	4604      	mov	r4, r0
 8005132:	4608      	mov	r0, r1
 8005134:	4611      	mov	r1, r2
 8005136:	2200      	movs	r2, #0
 8005138:	602a      	str	r2, [r5, #0]
 800513a:	461a      	mov	r2, r3
 800513c:	f7fd f9ff 	bl	800253e <_write>
 8005140:	1c43      	adds	r3, r0, #1
 8005142:	d102      	bne.n	800514a <_write_r+0x1e>
 8005144:	682b      	ldr	r3, [r5, #0]
 8005146:	b103      	cbz	r3, 800514a <_write_r+0x1e>
 8005148:	6023      	str	r3, [r4, #0]
 800514a:	bd38      	pop	{r3, r4, r5, pc}
 800514c:	20000310 	.word	0x20000310

08005150 <__errno>:
 8005150:	4b01      	ldr	r3, [pc, #4]	@ (8005158 <__errno+0x8>)
 8005152:	6818      	ldr	r0, [r3, #0]
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	20000020 	.word	0x20000020

0800515c <__libc_init_array>:
 800515c:	b570      	push	{r4, r5, r6, lr}
 800515e:	4d0d      	ldr	r5, [pc, #52]	@ (8005194 <__libc_init_array+0x38>)
 8005160:	4c0d      	ldr	r4, [pc, #52]	@ (8005198 <__libc_init_array+0x3c>)
 8005162:	1b64      	subs	r4, r4, r5
 8005164:	10a4      	asrs	r4, r4, #2
 8005166:	2600      	movs	r6, #0
 8005168:	42a6      	cmp	r6, r4
 800516a:	d109      	bne.n	8005180 <__libc_init_array+0x24>
 800516c:	4d0b      	ldr	r5, [pc, #44]	@ (800519c <__libc_init_array+0x40>)
 800516e:	4c0c      	ldr	r4, [pc, #48]	@ (80051a0 <__libc_init_array+0x44>)
 8005170:	f000 ff5c 	bl	800602c <_init>
 8005174:	1b64      	subs	r4, r4, r5
 8005176:	10a4      	asrs	r4, r4, #2
 8005178:	2600      	movs	r6, #0
 800517a:	42a6      	cmp	r6, r4
 800517c:	d105      	bne.n	800518a <__libc_init_array+0x2e>
 800517e:	bd70      	pop	{r4, r5, r6, pc}
 8005180:	f855 3b04 	ldr.w	r3, [r5], #4
 8005184:	4798      	blx	r3
 8005186:	3601      	adds	r6, #1
 8005188:	e7ee      	b.n	8005168 <__libc_init_array+0xc>
 800518a:	f855 3b04 	ldr.w	r3, [r5], #4
 800518e:	4798      	blx	r3
 8005190:	3601      	adds	r6, #1
 8005192:	e7f2      	b.n	800517a <__libc_init_array+0x1e>
 8005194:	08015214 	.word	0x08015214
 8005198:	08015214 	.word	0x08015214
 800519c:	08015214 	.word	0x08015214
 80051a0:	08015218 	.word	0x08015218

080051a4 <__retarget_lock_init_recursive>:
 80051a4:	4770      	bx	lr

080051a6 <__retarget_lock_acquire_recursive>:
 80051a6:	4770      	bx	lr

080051a8 <__retarget_lock_release_recursive>:
 80051a8:	4770      	bx	lr
	...

080051ac <__assert_func>:
 80051ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80051ae:	4614      	mov	r4, r2
 80051b0:	461a      	mov	r2, r3
 80051b2:	4b09      	ldr	r3, [pc, #36]	@ (80051d8 <__assert_func+0x2c>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4605      	mov	r5, r0
 80051b8:	68d8      	ldr	r0, [r3, #12]
 80051ba:	b14c      	cbz	r4, 80051d0 <__assert_func+0x24>
 80051bc:	4b07      	ldr	r3, [pc, #28]	@ (80051dc <__assert_func+0x30>)
 80051be:	9100      	str	r1, [sp, #0]
 80051c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80051c4:	4906      	ldr	r1, [pc, #24]	@ (80051e0 <__assert_func+0x34>)
 80051c6:	462b      	mov	r3, r5
 80051c8:	f000 fde0 	bl	8005d8c <fiprintf>
 80051cc:	f000 feac 	bl	8005f28 <abort>
 80051d0:	4b04      	ldr	r3, [pc, #16]	@ (80051e4 <__assert_func+0x38>)
 80051d2:	461c      	mov	r4, r3
 80051d4:	e7f3      	b.n	80051be <__assert_func+0x12>
 80051d6:	bf00      	nop
 80051d8:	20000020 	.word	0x20000020
 80051dc:	0801519b 	.word	0x0801519b
 80051e0:	080151a8 	.word	0x080151a8
 80051e4:	080151d6 	.word	0x080151d6

080051e8 <_free_r>:
 80051e8:	b538      	push	{r3, r4, r5, lr}
 80051ea:	4605      	mov	r5, r0
 80051ec:	2900      	cmp	r1, #0
 80051ee:	d041      	beq.n	8005274 <_free_r+0x8c>
 80051f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051f4:	1f0c      	subs	r4, r1, #4
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	bfb8      	it	lt
 80051fa:	18e4      	addlt	r4, r4, r3
 80051fc:	f000 f8e8 	bl	80053d0 <__malloc_lock>
 8005200:	4a1d      	ldr	r2, [pc, #116]	@ (8005278 <_free_r+0x90>)
 8005202:	6813      	ldr	r3, [r2, #0]
 8005204:	b933      	cbnz	r3, 8005214 <_free_r+0x2c>
 8005206:	6063      	str	r3, [r4, #4]
 8005208:	6014      	str	r4, [r2, #0]
 800520a:	4628      	mov	r0, r5
 800520c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005210:	f000 b8e4 	b.w	80053dc <__malloc_unlock>
 8005214:	42a3      	cmp	r3, r4
 8005216:	d908      	bls.n	800522a <_free_r+0x42>
 8005218:	6820      	ldr	r0, [r4, #0]
 800521a:	1821      	adds	r1, r4, r0
 800521c:	428b      	cmp	r3, r1
 800521e:	bf01      	itttt	eq
 8005220:	6819      	ldreq	r1, [r3, #0]
 8005222:	685b      	ldreq	r3, [r3, #4]
 8005224:	1809      	addeq	r1, r1, r0
 8005226:	6021      	streq	r1, [r4, #0]
 8005228:	e7ed      	b.n	8005206 <_free_r+0x1e>
 800522a:	461a      	mov	r2, r3
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	b10b      	cbz	r3, 8005234 <_free_r+0x4c>
 8005230:	42a3      	cmp	r3, r4
 8005232:	d9fa      	bls.n	800522a <_free_r+0x42>
 8005234:	6811      	ldr	r1, [r2, #0]
 8005236:	1850      	adds	r0, r2, r1
 8005238:	42a0      	cmp	r0, r4
 800523a:	d10b      	bne.n	8005254 <_free_r+0x6c>
 800523c:	6820      	ldr	r0, [r4, #0]
 800523e:	4401      	add	r1, r0
 8005240:	1850      	adds	r0, r2, r1
 8005242:	4283      	cmp	r3, r0
 8005244:	6011      	str	r1, [r2, #0]
 8005246:	d1e0      	bne.n	800520a <_free_r+0x22>
 8005248:	6818      	ldr	r0, [r3, #0]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	6053      	str	r3, [r2, #4]
 800524e:	4408      	add	r0, r1
 8005250:	6010      	str	r0, [r2, #0]
 8005252:	e7da      	b.n	800520a <_free_r+0x22>
 8005254:	d902      	bls.n	800525c <_free_r+0x74>
 8005256:	230c      	movs	r3, #12
 8005258:	602b      	str	r3, [r5, #0]
 800525a:	e7d6      	b.n	800520a <_free_r+0x22>
 800525c:	6820      	ldr	r0, [r4, #0]
 800525e:	1821      	adds	r1, r4, r0
 8005260:	428b      	cmp	r3, r1
 8005262:	bf04      	itt	eq
 8005264:	6819      	ldreq	r1, [r3, #0]
 8005266:	685b      	ldreq	r3, [r3, #4]
 8005268:	6063      	str	r3, [r4, #4]
 800526a:	bf04      	itt	eq
 800526c:	1809      	addeq	r1, r1, r0
 800526e:	6021      	streq	r1, [r4, #0]
 8005270:	6054      	str	r4, [r2, #4]
 8005272:	e7ca      	b.n	800520a <_free_r+0x22>
 8005274:	bd38      	pop	{r3, r4, r5, pc}
 8005276:	bf00      	nop
 8005278:	2000031c 	.word	0x2000031c

0800527c <malloc>:
 800527c:	4b02      	ldr	r3, [pc, #8]	@ (8005288 <malloc+0xc>)
 800527e:	4601      	mov	r1, r0
 8005280:	6818      	ldr	r0, [r3, #0]
 8005282:	f000 b825 	b.w	80052d0 <_malloc_r>
 8005286:	bf00      	nop
 8005288:	20000020 	.word	0x20000020

0800528c <sbrk_aligned>:
 800528c:	b570      	push	{r4, r5, r6, lr}
 800528e:	4e0f      	ldr	r6, [pc, #60]	@ (80052cc <sbrk_aligned+0x40>)
 8005290:	460c      	mov	r4, r1
 8005292:	6831      	ldr	r1, [r6, #0]
 8005294:	4605      	mov	r5, r0
 8005296:	b911      	cbnz	r1, 800529e <sbrk_aligned+0x12>
 8005298:	f000 fe28 	bl	8005eec <_sbrk_r>
 800529c:	6030      	str	r0, [r6, #0]
 800529e:	4621      	mov	r1, r4
 80052a0:	4628      	mov	r0, r5
 80052a2:	f000 fe23 	bl	8005eec <_sbrk_r>
 80052a6:	1c43      	adds	r3, r0, #1
 80052a8:	d103      	bne.n	80052b2 <sbrk_aligned+0x26>
 80052aa:	f04f 34ff 	mov.w	r4, #4294967295
 80052ae:	4620      	mov	r0, r4
 80052b0:	bd70      	pop	{r4, r5, r6, pc}
 80052b2:	1cc4      	adds	r4, r0, #3
 80052b4:	f024 0403 	bic.w	r4, r4, #3
 80052b8:	42a0      	cmp	r0, r4
 80052ba:	d0f8      	beq.n	80052ae <sbrk_aligned+0x22>
 80052bc:	1a21      	subs	r1, r4, r0
 80052be:	4628      	mov	r0, r5
 80052c0:	f000 fe14 	bl	8005eec <_sbrk_r>
 80052c4:	3001      	adds	r0, #1
 80052c6:	d1f2      	bne.n	80052ae <sbrk_aligned+0x22>
 80052c8:	e7ef      	b.n	80052aa <sbrk_aligned+0x1e>
 80052ca:	bf00      	nop
 80052cc:	20000318 	.word	0x20000318

080052d0 <_malloc_r>:
 80052d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052d4:	1ccd      	adds	r5, r1, #3
 80052d6:	f025 0503 	bic.w	r5, r5, #3
 80052da:	3508      	adds	r5, #8
 80052dc:	2d0c      	cmp	r5, #12
 80052de:	bf38      	it	cc
 80052e0:	250c      	movcc	r5, #12
 80052e2:	2d00      	cmp	r5, #0
 80052e4:	4606      	mov	r6, r0
 80052e6:	db01      	blt.n	80052ec <_malloc_r+0x1c>
 80052e8:	42a9      	cmp	r1, r5
 80052ea:	d904      	bls.n	80052f6 <_malloc_r+0x26>
 80052ec:	230c      	movs	r3, #12
 80052ee:	6033      	str	r3, [r6, #0]
 80052f0:	2000      	movs	r0, #0
 80052f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80053cc <_malloc_r+0xfc>
 80052fa:	f000 f869 	bl	80053d0 <__malloc_lock>
 80052fe:	f8d8 3000 	ldr.w	r3, [r8]
 8005302:	461c      	mov	r4, r3
 8005304:	bb44      	cbnz	r4, 8005358 <_malloc_r+0x88>
 8005306:	4629      	mov	r1, r5
 8005308:	4630      	mov	r0, r6
 800530a:	f7ff ffbf 	bl	800528c <sbrk_aligned>
 800530e:	1c43      	adds	r3, r0, #1
 8005310:	4604      	mov	r4, r0
 8005312:	d158      	bne.n	80053c6 <_malloc_r+0xf6>
 8005314:	f8d8 4000 	ldr.w	r4, [r8]
 8005318:	4627      	mov	r7, r4
 800531a:	2f00      	cmp	r7, #0
 800531c:	d143      	bne.n	80053a6 <_malloc_r+0xd6>
 800531e:	2c00      	cmp	r4, #0
 8005320:	d04b      	beq.n	80053ba <_malloc_r+0xea>
 8005322:	6823      	ldr	r3, [r4, #0]
 8005324:	4639      	mov	r1, r7
 8005326:	4630      	mov	r0, r6
 8005328:	eb04 0903 	add.w	r9, r4, r3
 800532c:	f000 fdde 	bl	8005eec <_sbrk_r>
 8005330:	4581      	cmp	r9, r0
 8005332:	d142      	bne.n	80053ba <_malloc_r+0xea>
 8005334:	6821      	ldr	r1, [r4, #0]
 8005336:	1a6d      	subs	r5, r5, r1
 8005338:	4629      	mov	r1, r5
 800533a:	4630      	mov	r0, r6
 800533c:	f7ff ffa6 	bl	800528c <sbrk_aligned>
 8005340:	3001      	adds	r0, #1
 8005342:	d03a      	beq.n	80053ba <_malloc_r+0xea>
 8005344:	6823      	ldr	r3, [r4, #0]
 8005346:	442b      	add	r3, r5
 8005348:	6023      	str	r3, [r4, #0]
 800534a:	f8d8 3000 	ldr.w	r3, [r8]
 800534e:	685a      	ldr	r2, [r3, #4]
 8005350:	bb62      	cbnz	r2, 80053ac <_malloc_r+0xdc>
 8005352:	f8c8 7000 	str.w	r7, [r8]
 8005356:	e00f      	b.n	8005378 <_malloc_r+0xa8>
 8005358:	6822      	ldr	r2, [r4, #0]
 800535a:	1b52      	subs	r2, r2, r5
 800535c:	d420      	bmi.n	80053a0 <_malloc_r+0xd0>
 800535e:	2a0b      	cmp	r2, #11
 8005360:	d917      	bls.n	8005392 <_malloc_r+0xc2>
 8005362:	1961      	adds	r1, r4, r5
 8005364:	42a3      	cmp	r3, r4
 8005366:	6025      	str	r5, [r4, #0]
 8005368:	bf18      	it	ne
 800536a:	6059      	strne	r1, [r3, #4]
 800536c:	6863      	ldr	r3, [r4, #4]
 800536e:	bf08      	it	eq
 8005370:	f8c8 1000 	streq.w	r1, [r8]
 8005374:	5162      	str	r2, [r4, r5]
 8005376:	604b      	str	r3, [r1, #4]
 8005378:	4630      	mov	r0, r6
 800537a:	f000 f82f 	bl	80053dc <__malloc_unlock>
 800537e:	f104 000b 	add.w	r0, r4, #11
 8005382:	1d23      	adds	r3, r4, #4
 8005384:	f020 0007 	bic.w	r0, r0, #7
 8005388:	1ac2      	subs	r2, r0, r3
 800538a:	bf1c      	itt	ne
 800538c:	1a1b      	subne	r3, r3, r0
 800538e:	50a3      	strne	r3, [r4, r2]
 8005390:	e7af      	b.n	80052f2 <_malloc_r+0x22>
 8005392:	6862      	ldr	r2, [r4, #4]
 8005394:	42a3      	cmp	r3, r4
 8005396:	bf0c      	ite	eq
 8005398:	f8c8 2000 	streq.w	r2, [r8]
 800539c:	605a      	strne	r2, [r3, #4]
 800539e:	e7eb      	b.n	8005378 <_malloc_r+0xa8>
 80053a0:	4623      	mov	r3, r4
 80053a2:	6864      	ldr	r4, [r4, #4]
 80053a4:	e7ae      	b.n	8005304 <_malloc_r+0x34>
 80053a6:	463c      	mov	r4, r7
 80053a8:	687f      	ldr	r7, [r7, #4]
 80053aa:	e7b6      	b.n	800531a <_malloc_r+0x4a>
 80053ac:	461a      	mov	r2, r3
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	42a3      	cmp	r3, r4
 80053b2:	d1fb      	bne.n	80053ac <_malloc_r+0xdc>
 80053b4:	2300      	movs	r3, #0
 80053b6:	6053      	str	r3, [r2, #4]
 80053b8:	e7de      	b.n	8005378 <_malloc_r+0xa8>
 80053ba:	230c      	movs	r3, #12
 80053bc:	6033      	str	r3, [r6, #0]
 80053be:	4630      	mov	r0, r6
 80053c0:	f000 f80c 	bl	80053dc <__malloc_unlock>
 80053c4:	e794      	b.n	80052f0 <_malloc_r+0x20>
 80053c6:	6005      	str	r5, [r0, #0]
 80053c8:	e7d6      	b.n	8005378 <_malloc_r+0xa8>
 80053ca:	bf00      	nop
 80053cc:	2000031c 	.word	0x2000031c

080053d0 <__malloc_lock>:
 80053d0:	4801      	ldr	r0, [pc, #4]	@ (80053d8 <__malloc_lock+0x8>)
 80053d2:	f7ff bee8 	b.w	80051a6 <__retarget_lock_acquire_recursive>
 80053d6:	bf00      	nop
 80053d8:	20000314 	.word	0x20000314

080053dc <__malloc_unlock>:
 80053dc:	4801      	ldr	r0, [pc, #4]	@ (80053e4 <__malloc_unlock+0x8>)
 80053de:	f7ff bee3 	b.w	80051a8 <__retarget_lock_release_recursive>
 80053e2:	bf00      	nop
 80053e4:	20000314 	.word	0x20000314

080053e8 <__ssputs_r>:
 80053e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053ec:	688e      	ldr	r6, [r1, #8]
 80053ee:	461f      	mov	r7, r3
 80053f0:	42be      	cmp	r6, r7
 80053f2:	680b      	ldr	r3, [r1, #0]
 80053f4:	4682      	mov	sl, r0
 80053f6:	460c      	mov	r4, r1
 80053f8:	4690      	mov	r8, r2
 80053fa:	d82d      	bhi.n	8005458 <__ssputs_r+0x70>
 80053fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005400:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005404:	d026      	beq.n	8005454 <__ssputs_r+0x6c>
 8005406:	6965      	ldr	r5, [r4, #20]
 8005408:	6909      	ldr	r1, [r1, #16]
 800540a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800540e:	eba3 0901 	sub.w	r9, r3, r1
 8005412:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005416:	1c7b      	adds	r3, r7, #1
 8005418:	444b      	add	r3, r9
 800541a:	106d      	asrs	r5, r5, #1
 800541c:	429d      	cmp	r5, r3
 800541e:	bf38      	it	cc
 8005420:	461d      	movcc	r5, r3
 8005422:	0553      	lsls	r3, r2, #21
 8005424:	d527      	bpl.n	8005476 <__ssputs_r+0x8e>
 8005426:	4629      	mov	r1, r5
 8005428:	f7ff ff52 	bl	80052d0 <_malloc_r>
 800542c:	4606      	mov	r6, r0
 800542e:	b360      	cbz	r0, 800548a <__ssputs_r+0xa2>
 8005430:	6921      	ldr	r1, [r4, #16]
 8005432:	464a      	mov	r2, r9
 8005434:	f000 fd6a 	bl	8005f0c <memcpy>
 8005438:	89a3      	ldrh	r3, [r4, #12]
 800543a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800543e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005442:	81a3      	strh	r3, [r4, #12]
 8005444:	6126      	str	r6, [r4, #16]
 8005446:	6165      	str	r5, [r4, #20]
 8005448:	444e      	add	r6, r9
 800544a:	eba5 0509 	sub.w	r5, r5, r9
 800544e:	6026      	str	r6, [r4, #0]
 8005450:	60a5      	str	r5, [r4, #8]
 8005452:	463e      	mov	r6, r7
 8005454:	42be      	cmp	r6, r7
 8005456:	d900      	bls.n	800545a <__ssputs_r+0x72>
 8005458:	463e      	mov	r6, r7
 800545a:	6820      	ldr	r0, [r4, #0]
 800545c:	4632      	mov	r2, r6
 800545e:	4641      	mov	r1, r8
 8005460:	f000 fd08 	bl	8005e74 <memmove>
 8005464:	68a3      	ldr	r3, [r4, #8]
 8005466:	1b9b      	subs	r3, r3, r6
 8005468:	60a3      	str	r3, [r4, #8]
 800546a:	6823      	ldr	r3, [r4, #0]
 800546c:	4433      	add	r3, r6
 800546e:	6023      	str	r3, [r4, #0]
 8005470:	2000      	movs	r0, #0
 8005472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005476:	462a      	mov	r2, r5
 8005478:	f000 fd5d 	bl	8005f36 <_realloc_r>
 800547c:	4606      	mov	r6, r0
 800547e:	2800      	cmp	r0, #0
 8005480:	d1e0      	bne.n	8005444 <__ssputs_r+0x5c>
 8005482:	6921      	ldr	r1, [r4, #16]
 8005484:	4650      	mov	r0, sl
 8005486:	f7ff feaf 	bl	80051e8 <_free_r>
 800548a:	230c      	movs	r3, #12
 800548c:	f8ca 3000 	str.w	r3, [sl]
 8005490:	89a3      	ldrh	r3, [r4, #12]
 8005492:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005496:	81a3      	strh	r3, [r4, #12]
 8005498:	f04f 30ff 	mov.w	r0, #4294967295
 800549c:	e7e9      	b.n	8005472 <__ssputs_r+0x8a>
	...

080054a0 <_svfiprintf_r>:
 80054a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054a4:	4698      	mov	r8, r3
 80054a6:	898b      	ldrh	r3, [r1, #12]
 80054a8:	061b      	lsls	r3, r3, #24
 80054aa:	b09d      	sub	sp, #116	@ 0x74
 80054ac:	4607      	mov	r7, r0
 80054ae:	460d      	mov	r5, r1
 80054b0:	4614      	mov	r4, r2
 80054b2:	d510      	bpl.n	80054d6 <_svfiprintf_r+0x36>
 80054b4:	690b      	ldr	r3, [r1, #16]
 80054b6:	b973      	cbnz	r3, 80054d6 <_svfiprintf_r+0x36>
 80054b8:	2140      	movs	r1, #64	@ 0x40
 80054ba:	f7ff ff09 	bl	80052d0 <_malloc_r>
 80054be:	6028      	str	r0, [r5, #0]
 80054c0:	6128      	str	r0, [r5, #16]
 80054c2:	b930      	cbnz	r0, 80054d2 <_svfiprintf_r+0x32>
 80054c4:	230c      	movs	r3, #12
 80054c6:	603b      	str	r3, [r7, #0]
 80054c8:	f04f 30ff 	mov.w	r0, #4294967295
 80054cc:	b01d      	add	sp, #116	@ 0x74
 80054ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054d2:	2340      	movs	r3, #64	@ 0x40
 80054d4:	616b      	str	r3, [r5, #20]
 80054d6:	2300      	movs	r3, #0
 80054d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80054da:	2320      	movs	r3, #32
 80054dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80054e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80054e4:	2330      	movs	r3, #48	@ 0x30
 80054e6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005684 <_svfiprintf_r+0x1e4>
 80054ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80054ee:	f04f 0901 	mov.w	r9, #1
 80054f2:	4623      	mov	r3, r4
 80054f4:	469a      	mov	sl, r3
 80054f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054fa:	b10a      	cbz	r2, 8005500 <_svfiprintf_r+0x60>
 80054fc:	2a25      	cmp	r2, #37	@ 0x25
 80054fe:	d1f9      	bne.n	80054f4 <_svfiprintf_r+0x54>
 8005500:	ebba 0b04 	subs.w	fp, sl, r4
 8005504:	d00b      	beq.n	800551e <_svfiprintf_r+0x7e>
 8005506:	465b      	mov	r3, fp
 8005508:	4622      	mov	r2, r4
 800550a:	4629      	mov	r1, r5
 800550c:	4638      	mov	r0, r7
 800550e:	f7ff ff6b 	bl	80053e8 <__ssputs_r>
 8005512:	3001      	adds	r0, #1
 8005514:	f000 80a7 	beq.w	8005666 <_svfiprintf_r+0x1c6>
 8005518:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800551a:	445a      	add	r2, fp
 800551c:	9209      	str	r2, [sp, #36]	@ 0x24
 800551e:	f89a 3000 	ldrb.w	r3, [sl]
 8005522:	2b00      	cmp	r3, #0
 8005524:	f000 809f 	beq.w	8005666 <_svfiprintf_r+0x1c6>
 8005528:	2300      	movs	r3, #0
 800552a:	f04f 32ff 	mov.w	r2, #4294967295
 800552e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005532:	f10a 0a01 	add.w	sl, sl, #1
 8005536:	9304      	str	r3, [sp, #16]
 8005538:	9307      	str	r3, [sp, #28]
 800553a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800553e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005540:	4654      	mov	r4, sl
 8005542:	2205      	movs	r2, #5
 8005544:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005548:	484e      	ldr	r0, [pc, #312]	@ (8005684 <_svfiprintf_r+0x1e4>)
 800554a:	f7fa fe51 	bl	80001f0 <memchr>
 800554e:	9a04      	ldr	r2, [sp, #16]
 8005550:	b9d8      	cbnz	r0, 800558a <_svfiprintf_r+0xea>
 8005552:	06d0      	lsls	r0, r2, #27
 8005554:	bf44      	itt	mi
 8005556:	2320      	movmi	r3, #32
 8005558:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800555c:	0711      	lsls	r1, r2, #28
 800555e:	bf44      	itt	mi
 8005560:	232b      	movmi	r3, #43	@ 0x2b
 8005562:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005566:	f89a 3000 	ldrb.w	r3, [sl]
 800556a:	2b2a      	cmp	r3, #42	@ 0x2a
 800556c:	d015      	beq.n	800559a <_svfiprintf_r+0xfa>
 800556e:	9a07      	ldr	r2, [sp, #28]
 8005570:	4654      	mov	r4, sl
 8005572:	2000      	movs	r0, #0
 8005574:	f04f 0c0a 	mov.w	ip, #10
 8005578:	4621      	mov	r1, r4
 800557a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800557e:	3b30      	subs	r3, #48	@ 0x30
 8005580:	2b09      	cmp	r3, #9
 8005582:	d94b      	bls.n	800561c <_svfiprintf_r+0x17c>
 8005584:	b1b0      	cbz	r0, 80055b4 <_svfiprintf_r+0x114>
 8005586:	9207      	str	r2, [sp, #28]
 8005588:	e014      	b.n	80055b4 <_svfiprintf_r+0x114>
 800558a:	eba0 0308 	sub.w	r3, r0, r8
 800558e:	fa09 f303 	lsl.w	r3, r9, r3
 8005592:	4313      	orrs	r3, r2
 8005594:	9304      	str	r3, [sp, #16]
 8005596:	46a2      	mov	sl, r4
 8005598:	e7d2      	b.n	8005540 <_svfiprintf_r+0xa0>
 800559a:	9b03      	ldr	r3, [sp, #12]
 800559c:	1d19      	adds	r1, r3, #4
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	9103      	str	r1, [sp, #12]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	bfbb      	ittet	lt
 80055a6:	425b      	neglt	r3, r3
 80055a8:	f042 0202 	orrlt.w	r2, r2, #2
 80055ac:	9307      	strge	r3, [sp, #28]
 80055ae:	9307      	strlt	r3, [sp, #28]
 80055b0:	bfb8      	it	lt
 80055b2:	9204      	strlt	r2, [sp, #16]
 80055b4:	7823      	ldrb	r3, [r4, #0]
 80055b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80055b8:	d10a      	bne.n	80055d0 <_svfiprintf_r+0x130>
 80055ba:	7863      	ldrb	r3, [r4, #1]
 80055bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80055be:	d132      	bne.n	8005626 <_svfiprintf_r+0x186>
 80055c0:	9b03      	ldr	r3, [sp, #12]
 80055c2:	1d1a      	adds	r2, r3, #4
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	9203      	str	r2, [sp, #12]
 80055c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80055cc:	3402      	adds	r4, #2
 80055ce:	9305      	str	r3, [sp, #20]
 80055d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005694 <_svfiprintf_r+0x1f4>
 80055d4:	7821      	ldrb	r1, [r4, #0]
 80055d6:	2203      	movs	r2, #3
 80055d8:	4650      	mov	r0, sl
 80055da:	f7fa fe09 	bl	80001f0 <memchr>
 80055de:	b138      	cbz	r0, 80055f0 <_svfiprintf_r+0x150>
 80055e0:	9b04      	ldr	r3, [sp, #16]
 80055e2:	eba0 000a 	sub.w	r0, r0, sl
 80055e6:	2240      	movs	r2, #64	@ 0x40
 80055e8:	4082      	lsls	r2, r0
 80055ea:	4313      	orrs	r3, r2
 80055ec:	3401      	adds	r4, #1
 80055ee:	9304      	str	r3, [sp, #16]
 80055f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055f4:	4824      	ldr	r0, [pc, #144]	@ (8005688 <_svfiprintf_r+0x1e8>)
 80055f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80055fa:	2206      	movs	r2, #6
 80055fc:	f7fa fdf8 	bl	80001f0 <memchr>
 8005600:	2800      	cmp	r0, #0
 8005602:	d036      	beq.n	8005672 <_svfiprintf_r+0x1d2>
 8005604:	4b21      	ldr	r3, [pc, #132]	@ (800568c <_svfiprintf_r+0x1ec>)
 8005606:	bb1b      	cbnz	r3, 8005650 <_svfiprintf_r+0x1b0>
 8005608:	9b03      	ldr	r3, [sp, #12]
 800560a:	3307      	adds	r3, #7
 800560c:	f023 0307 	bic.w	r3, r3, #7
 8005610:	3308      	adds	r3, #8
 8005612:	9303      	str	r3, [sp, #12]
 8005614:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005616:	4433      	add	r3, r6
 8005618:	9309      	str	r3, [sp, #36]	@ 0x24
 800561a:	e76a      	b.n	80054f2 <_svfiprintf_r+0x52>
 800561c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005620:	460c      	mov	r4, r1
 8005622:	2001      	movs	r0, #1
 8005624:	e7a8      	b.n	8005578 <_svfiprintf_r+0xd8>
 8005626:	2300      	movs	r3, #0
 8005628:	3401      	adds	r4, #1
 800562a:	9305      	str	r3, [sp, #20]
 800562c:	4619      	mov	r1, r3
 800562e:	f04f 0c0a 	mov.w	ip, #10
 8005632:	4620      	mov	r0, r4
 8005634:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005638:	3a30      	subs	r2, #48	@ 0x30
 800563a:	2a09      	cmp	r2, #9
 800563c:	d903      	bls.n	8005646 <_svfiprintf_r+0x1a6>
 800563e:	2b00      	cmp	r3, #0
 8005640:	d0c6      	beq.n	80055d0 <_svfiprintf_r+0x130>
 8005642:	9105      	str	r1, [sp, #20]
 8005644:	e7c4      	b.n	80055d0 <_svfiprintf_r+0x130>
 8005646:	fb0c 2101 	mla	r1, ip, r1, r2
 800564a:	4604      	mov	r4, r0
 800564c:	2301      	movs	r3, #1
 800564e:	e7f0      	b.n	8005632 <_svfiprintf_r+0x192>
 8005650:	ab03      	add	r3, sp, #12
 8005652:	9300      	str	r3, [sp, #0]
 8005654:	462a      	mov	r2, r5
 8005656:	4b0e      	ldr	r3, [pc, #56]	@ (8005690 <_svfiprintf_r+0x1f0>)
 8005658:	a904      	add	r1, sp, #16
 800565a:	4638      	mov	r0, r7
 800565c:	f3af 8000 	nop.w
 8005660:	1c42      	adds	r2, r0, #1
 8005662:	4606      	mov	r6, r0
 8005664:	d1d6      	bne.n	8005614 <_svfiprintf_r+0x174>
 8005666:	89ab      	ldrh	r3, [r5, #12]
 8005668:	065b      	lsls	r3, r3, #25
 800566a:	f53f af2d 	bmi.w	80054c8 <_svfiprintf_r+0x28>
 800566e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005670:	e72c      	b.n	80054cc <_svfiprintf_r+0x2c>
 8005672:	ab03      	add	r3, sp, #12
 8005674:	9300      	str	r3, [sp, #0]
 8005676:	462a      	mov	r2, r5
 8005678:	4b05      	ldr	r3, [pc, #20]	@ (8005690 <_svfiprintf_r+0x1f0>)
 800567a:	a904      	add	r1, sp, #16
 800567c:	4638      	mov	r0, r7
 800567e:	f000 f9bb 	bl	80059f8 <_printf_i>
 8005682:	e7ed      	b.n	8005660 <_svfiprintf_r+0x1c0>
 8005684:	080151d7 	.word	0x080151d7
 8005688:	080151e1 	.word	0x080151e1
 800568c:	00000000 	.word	0x00000000
 8005690:	080053e9 	.word	0x080053e9
 8005694:	080151dd 	.word	0x080151dd

08005698 <__sfputc_r>:
 8005698:	6893      	ldr	r3, [r2, #8]
 800569a:	3b01      	subs	r3, #1
 800569c:	2b00      	cmp	r3, #0
 800569e:	b410      	push	{r4}
 80056a0:	6093      	str	r3, [r2, #8]
 80056a2:	da08      	bge.n	80056b6 <__sfputc_r+0x1e>
 80056a4:	6994      	ldr	r4, [r2, #24]
 80056a6:	42a3      	cmp	r3, r4
 80056a8:	db01      	blt.n	80056ae <__sfputc_r+0x16>
 80056aa:	290a      	cmp	r1, #10
 80056ac:	d103      	bne.n	80056b6 <__sfputc_r+0x1e>
 80056ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80056b2:	f7ff bc6a 	b.w	8004f8a <__swbuf_r>
 80056b6:	6813      	ldr	r3, [r2, #0]
 80056b8:	1c58      	adds	r0, r3, #1
 80056ba:	6010      	str	r0, [r2, #0]
 80056bc:	7019      	strb	r1, [r3, #0]
 80056be:	4608      	mov	r0, r1
 80056c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80056c4:	4770      	bx	lr

080056c6 <__sfputs_r>:
 80056c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056c8:	4606      	mov	r6, r0
 80056ca:	460f      	mov	r7, r1
 80056cc:	4614      	mov	r4, r2
 80056ce:	18d5      	adds	r5, r2, r3
 80056d0:	42ac      	cmp	r4, r5
 80056d2:	d101      	bne.n	80056d8 <__sfputs_r+0x12>
 80056d4:	2000      	movs	r0, #0
 80056d6:	e007      	b.n	80056e8 <__sfputs_r+0x22>
 80056d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056dc:	463a      	mov	r2, r7
 80056de:	4630      	mov	r0, r6
 80056e0:	f7ff ffda 	bl	8005698 <__sfputc_r>
 80056e4:	1c43      	adds	r3, r0, #1
 80056e6:	d1f3      	bne.n	80056d0 <__sfputs_r+0xa>
 80056e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080056ec <_vfiprintf_r>:
 80056ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056f0:	460d      	mov	r5, r1
 80056f2:	b09d      	sub	sp, #116	@ 0x74
 80056f4:	4614      	mov	r4, r2
 80056f6:	4698      	mov	r8, r3
 80056f8:	4606      	mov	r6, r0
 80056fa:	b118      	cbz	r0, 8005704 <_vfiprintf_r+0x18>
 80056fc:	6a03      	ldr	r3, [r0, #32]
 80056fe:	b90b      	cbnz	r3, 8005704 <_vfiprintf_r+0x18>
 8005700:	f7ff fb24 	bl	8004d4c <__sinit>
 8005704:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005706:	07d9      	lsls	r1, r3, #31
 8005708:	d405      	bmi.n	8005716 <_vfiprintf_r+0x2a>
 800570a:	89ab      	ldrh	r3, [r5, #12]
 800570c:	059a      	lsls	r2, r3, #22
 800570e:	d402      	bmi.n	8005716 <_vfiprintf_r+0x2a>
 8005710:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005712:	f7ff fd48 	bl	80051a6 <__retarget_lock_acquire_recursive>
 8005716:	89ab      	ldrh	r3, [r5, #12]
 8005718:	071b      	lsls	r3, r3, #28
 800571a:	d501      	bpl.n	8005720 <_vfiprintf_r+0x34>
 800571c:	692b      	ldr	r3, [r5, #16]
 800571e:	b99b      	cbnz	r3, 8005748 <_vfiprintf_r+0x5c>
 8005720:	4629      	mov	r1, r5
 8005722:	4630      	mov	r0, r6
 8005724:	f7ff fc70 	bl	8005008 <__swsetup_r>
 8005728:	b170      	cbz	r0, 8005748 <_vfiprintf_r+0x5c>
 800572a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800572c:	07dc      	lsls	r4, r3, #31
 800572e:	d504      	bpl.n	800573a <_vfiprintf_r+0x4e>
 8005730:	f04f 30ff 	mov.w	r0, #4294967295
 8005734:	b01d      	add	sp, #116	@ 0x74
 8005736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800573a:	89ab      	ldrh	r3, [r5, #12]
 800573c:	0598      	lsls	r0, r3, #22
 800573e:	d4f7      	bmi.n	8005730 <_vfiprintf_r+0x44>
 8005740:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005742:	f7ff fd31 	bl	80051a8 <__retarget_lock_release_recursive>
 8005746:	e7f3      	b.n	8005730 <_vfiprintf_r+0x44>
 8005748:	2300      	movs	r3, #0
 800574a:	9309      	str	r3, [sp, #36]	@ 0x24
 800574c:	2320      	movs	r3, #32
 800574e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005752:	f8cd 800c 	str.w	r8, [sp, #12]
 8005756:	2330      	movs	r3, #48	@ 0x30
 8005758:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005908 <_vfiprintf_r+0x21c>
 800575c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005760:	f04f 0901 	mov.w	r9, #1
 8005764:	4623      	mov	r3, r4
 8005766:	469a      	mov	sl, r3
 8005768:	f813 2b01 	ldrb.w	r2, [r3], #1
 800576c:	b10a      	cbz	r2, 8005772 <_vfiprintf_r+0x86>
 800576e:	2a25      	cmp	r2, #37	@ 0x25
 8005770:	d1f9      	bne.n	8005766 <_vfiprintf_r+0x7a>
 8005772:	ebba 0b04 	subs.w	fp, sl, r4
 8005776:	d00b      	beq.n	8005790 <_vfiprintf_r+0xa4>
 8005778:	465b      	mov	r3, fp
 800577a:	4622      	mov	r2, r4
 800577c:	4629      	mov	r1, r5
 800577e:	4630      	mov	r0, r6
 8005780:	f7ff ffa1 	bl	80056c6 <__sfputs_r>
 8005784:	3001      	adds	r0, #1
 8005786:	f000 80a7 	beq.w	80058d8 <_vfiprintf_r+0x1ec>
 800578a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800578c:	445a      	add	r2, fp
 800578e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005790:	f89a 3000 	ldrb.w	r3, [sl]
 8005794:	2b00      	cmp	r3, #0
 8005796:	f000 809f 	beq.w	80058d8 <_vfiprintf_r+0x1ec>
 800579a:	2300      	movs	r3, #0
 800579c:	f04f 32ff 	mov.w	r2, #4294967295
 80057a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80057a4:	f10a 0a01 	add.w	sl, sl, #1
 80057a8:	9304      	str	r3, [sp, #16]
 80057aa:	9307      	str	r3, [sp, #28]
 80057ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80057b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80057b2:	4654      	mov	r4, sl
 80057b4:	2205      	movs	r2, #5
 80057b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057ba:	4853      	ldr	r0, [pc, #332]	@ (8005908 <_vfiprintf_r+0x21c>)
 80057bc:	f7fa fd18 	bl	80001f0 <memchr>
 80057c0:	9a04      	ldr	r2, [sp, #16]
 80057c2:	b9d8      	cbnz	r0, 80057fc <_vfiprintf_r+0x110>
 80057c4:	06d1      	lsls	r1, r2, #27
 80057c6:	bf44      	itt	mi
 80057c8:	2320      	movmi	r3, #32
 80057ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80057ce:	0713      	lsls	r3, r2, #28
 80057d0:	bf44      	itt	mi
 80057d2:	232b      	movmi	r3, #43	@ 0x2b
 80057d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80057d8:	f89a 3000 	ldrb.w	r3, [sl]
 80057dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80057de:	d015      	beq.n	800580c <_vfiprintf_r+0x120>
 80057e0:	9a07      	ldr	r2, [sp, #28]
 80057e2:	4654      	mov	r4, sl
 80057e4:	2000      	movs	r0, #0
 80057e6:	f04f 0c0a 	mov.w	ip, #10
 80057ea:	4621      	mov	r1, r4
 80057ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80057f0:	3b30      	subs	r3, #48	@ 0x30
 80057f2:	2b09      	cmp	r3, #9
 80057f4:	d94b      	bls.n	800588e <_vfiprintf_r+0x1a2>
 80057f6:	b1b0      	cbz	r0, 8005826 <_vfiprintf_r+0x13a>
 80057f8:	9207      	str	r2, [sp, #28]
 80057fa:	e014      	b.n	8005826 <_vfiprintf_r+0x13a>
 80057fc:	eba0 0308 	sub.w	r3, r0, r8
 8005800:	fa09 f303 	lsl.w	r3, r9, r3
 8005804:	4313      	orrs	r3, r2
 8005806:	9304      	str	r3, [sp, #16]
 8005808:	46a2      	mov	sl, r4
 800580a:	e7d2      	b.n	80057b2 <_vfiprintf_r+0xc6>
 800580c:	9b03      	ldr	r3, [sp, #12]
 800580e:	1d19      	adds	r1, r3, #4
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	9103      	str	r1, [sp, #12]
 8005814:	2b00      	cmp	r3, #0
 8005816:	bfbb      	ittet	lt
 8005818:	425b      	neglt	r3, r3
 800581a:	f042 0202 	orrlt.w	r2, r2, #2
 800581e:	9307      	strge	r3, [sp, #28]
 8005820:	9307      	strlt	r3, [sp, #28]
 8005822:	bfb8      	it	lt
 8005824:	9204      	strlt	r2, [sp, #16]
 8005826:	7823      	ldrb	r3, [r4, #0]
 8005828:	2b2e      	cmp	r3, #46	@ 0x2e
 800582a:	d10a      	bne.n	8005842 <_vfiprintf_r+0x156>
 800582c:	7863      	ldrb	r3, [r4, #1]
 800582e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005830:	d132      	bne.n	8005898 <_vfiprintf_r+0x1ac>
 8005832:	9b03      	ldr	r3, [sp, #12]
 8005834:	1d1a      	adds	r2, r3, #4
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	9203      	str	r2, [sp, #12]
 800583a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800583e:	3402      	adds	r4, #2
 8005840:	9305      	str	r3, [sp, #20]
 8005842:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005918 <_vfiprintf_r+0x22c>
 8005846:	7821      	ldrb	r1, [r4, #0]
 8005848:	2203      	movs	r2, #3
 800584a:	4650      	mov	r0, sl
 800584c:	f7fa fcd0 	bl	80001f0 <memchr>
 8005850:	b138      	cbz	r0, 8005862 <_vfiprintf_r+0x176>
 8005852:	9b04      	ldr	r3, [sp, #16]
 8005854:	eba0 000a 	sub.w	r0, r0, sl
 8005858:	2240      	movs	r2, #64	@ 0x40
 800585a:	4082      	lsls	r2, r0
 800585c:	4313      	orrs	r3, r2
 800585e:	3401      	adds	r4, #1
 8005860:	9304      	str	r3, [sp, #16]
 8005862:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005866:	4829      	ldr	r0, [pc, #164]	@ (800590c <_vfiprintf_r+0x220>)
 8005868:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800586c:	2206      	movs	r2, #6
 800586e:	f7fa fcbf 	bl	80001f0 <memchr>
 8005872:	2800      	cmp	r0, #0
 8005874:	d03f      	beq.n	80058f6 <_vfiprintf_r+0x20a>
 8005876:	4b26      	ldr	r3, [pc, #152]	@ (8005910 <_vfiprintf_r+0x224>)
 8005878:	bb1b      	cbnz	r3, 80058c2 <_vfiprintf_r+0x1d6>
 800587a:	9b03      	ldr	r3, [sp, #12]
 800587c:	3307      	adds	r3, #7
 800587e:	f023 0307 	bic.w	r3, r3, #7
 8005882:	3308      	adds	r3, #8
 8005884:	9303      	str	r3, [sp, #12]
 8005886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005888:	443b      	add	r3, r7
 800588a:	9309      	str	r3, [sp, #36]	@ 0x24
 800588c:	e76a      	b.n	8005764 <_vfiprintf_r+0x78>
 800588e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005892:	460c      	mov	r4, r1
 8005894:	2001      	movs	r0, #1
 8005896:	e7a8      	b.n	80057ea <_vfiprintf_r+0xfe>
 8005898:	2300      	movs	r3, #0
 800589a:	3401      	adds	r4, #1
 800589c:	9305      	str	r3, [sp, #20]
 800589e:	4619      	mov	r1, r3
 80058a0:	f04f 0c0a 	mov.w	ip, #10
 80058a4:	4620      	mov	r0, r4
 80058a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80058aa:	3a30      	subs	r2, #48	@ 0x30
 80058ac:	2a09      	cmp	r2, #9
 80058ae:	d903      	bls.n	80058b8 <_vfiprintf_r+0x1cc>
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d0c6      	beq.n	8005842 <_vfiprintf_r+0x156>
 80058b4:	9105      	str	r1, [sp, #20]
 80058b6:	e7c4      	b.n	8005842 <_vfiprintf_r+0x156>
 80058b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80058bc:	4604      	mov	r4, r0
 80058be:	2301      	movs	r3, #1
 80058c0:	e7f0      	b.n	80058a4 <_vfiprintf_r+0x1b8>
 80058c2:	ab03      	add	r3, sp, #12
 80058c4:	9300      	str	r3, [sp, #0]
 80058c6:	462a      	mov	r2, r5
 80058c8:	4b12      	ldr	r3, [pc, #72]	@ (8005914 <_vfiprintf_r+0x228>)
 80058ca:	a904      	add	r1, sp, #16
 80058cc:	4630      	mov	r0, r6
 80058ce:	f3af 8000 	nop.w
 80058d2:	4607      	mov	r7, r0
 80058d4:	1c78      	adds	r0, r7, #1
 80058d6:	d1d6      	bne.n	8005886 <_vfiprintf_r+0x19a>
 80058d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80058da:	07d9      	lsls	r1, r3, #31
 80058dc:	d405      	bmi.n	80058ea <_vfiprintf_r+0x1fe>
 80058de:	89ab      	ldrh	r3, [r5, #12]
 80058e0:	059a      	lsls	r2, r3, #22
 80058e2:	d402      	bmi.n	80058ea <_vfiprintf_r+0x1fe>
 80058e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80058e6:	f7ff fc5f 	bl	80051a8 <__retarget_lock_release_recursive>
 80058ea:	89ab      	ldrh	r3, [r5, #12]
 80058ec:	065b      	lsls	r3, r3, #25
 80058ee:	f53f af1f 	bmi.w	8005730 <_vfiprintf_r+0x44>
 80058f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80058f4:	e71e      	b.n	8005734 <_vfiprintf_r+0x48>
 80058f6:	ab03      	add	r3, sp, #12
 80058f8:	9300      	str	r3, [sp, #0]
 80058fa:	462a      	mov	r2, r5
 80058fc:	4b05      	ldr	r3, [pc, #20]	@ (8005914 <_vfiprintf_r+0x228>)
 80058fe:	a904      	add	r1, sp, #16
 8005900:	4630      	mov	r0, r6
 8005902:	f000 f879 	bl	80059f8 <_printf_i>
 8005906:	e7e4      	b.n	80058d2 <_vfiprintf_r+0x1e6>
 8005908:	080151d7 	.word	0x080151d7
 800590c:	080151e1 	.word	0x080151e1
 8005910:	00000000 	.word	0x00000000
 8005914:	080056c7 	.word	0x080056c7
 8005918:	080151dd 	.word	0x080151dd

0800591c <_printf_common>:
 800591c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005920:	4616      	mov	r6, r2
 8005922:	4698      	mov	r8, r3
 8005924:	688a      	ldr	r2, [r1, #8]
 8005926:	690b      	ldr	r3, [r1, #16]
 8005928:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800592c:	4293      	cmp	r3, r2
 800592e:	bfb8      	it	lt
 8005930:	4613      	movlt	r3, r2
 8005932:	6033      	str	r3, [r6, #0]
 8005934:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005938:	4607      	mov	r7, r0
 800593a:	460c      	mov	r4, r1
 800593c:	b10a      	cbz	r2, 8005942 <_printf_common+0x26>
 800593e:	3301      	adds	r3, #1
 8005940:	6033      	str	r3, [r6, #0]
 8005942:	6823      	ldr	r3, [r4, #0]
 8005944:	0699      	lsls	r1, r3, #26
 8005946:	bf42      	ittt	mi
 8005948:	6833      	ldrmi	r3, [r6, #0]
 800594a:	3302      	addmi	r3, #2
 800594c:	6033      	strmi	r3, [r6, #0]
 800594e:	6825      	ldr	r5, [r4, #0]
 8005950:	f015 0506 	ands.w	r5, r5, #6
 8005954:	d106      	bne.n	8005964 <_printf_common+0x48>
 8005956:	f104 0a19 	add.w	sl, r4, #25
 800595a:	68e3      	ldr	r3, [r4, #12]
 800595c:	6832      	ldr	r2, [r6, #0]
 800595e:	1a9b      	subs	r3, r3, r2
 8005960:	42ab      	cmp	r3, r5
 8005962:	dc26      	bgt.n	80059b2 <_printf_common+0x96>
 8005964:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005968:	6822      	ldr	r2, [r4, #0]
 800596a:	3b00      	subs	r3, #0
 800596c:	bf18      	it	ne
 800596e:	2301      	movne	r3, #1
 8005970:	0692      	lsls	r2, r2, #26
 8005972:	d42b      	bmi.n	80059cc <_printf_common+0xb0>
 8005974:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005978:	4641      	mov	r1, r8
 800597a:	4638      	mov	r0, r7
 800597c:	47c8      	blx	r9
 800597e:	3001      	adds	r0, #1
 8005980:	d01e      	beq.n	80059c0 <_printf_common+0xa4>
 8005982:	6823      	ldr	r3, [r4, #0]
 8005984:	6922      	ldr	r2, [r4, #16]
 8005986:	f003 0306 	and.w	r3, r3, #6
 800598a:	2b04      	cmp	r3, #4
 800598c:	bf02      	ittt	eq
 800598e:	68e5      	ldreq	r5, [r4, #12]
 8005990:	6833      	ldreq	r3, [r6, #0]
 8005992:	1aed      	subeq	r5, r5, r3
 8005994:	68a3      	ldr	r3, [r4, #8]
 8005996:	bf0c      	ite	eq
 8005998:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800599c:	2500      	movne	r5, #0
 800599e:	4293      	cmp	r3, r2
 80059a0:	bfc4      	itt	gt
 80059a2:	1a9b      	subgt	r3, r3, r2
 80059a4:	18ed      	addgt	r5, r5, r3
 80059a6:	2600      	movs	r6, #0
 80059a8:	341a      	adds	r4, #26
 80059aa:	42b5      	cmp	r5, r6
 80059ac:	d11a      	bne.n	80059e4 <_printf_common+0xc8>
 80059ae:	2000      	movs	r0, #0
 80059b0:	e008      	b.n	80059c4 <_printf_common+0xa8>
 80059b2:	2301      	movs	r3, #1
 80059b4:	4652      	mov	r2, sl
 80059b6:	4641      	mov	r1, r8
 80059b8:	4638      	mov	r0, r7
 80059ba:	47c8      	blx	r9
 80059bc:	3001      	adds	r0, #1
 80059be:	d103      	bne.n	80059c8 <_printf_common+0xac>
 80059c0:	f04f 30ff 	mov.w	r0, #4294967295
 80059c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059c8:	3501      	adds	r5, #1
 80059ca:	e7c6      	b.n	800595a <_printf_common+0x3e>
 80059cc:	18e1      	adds	r1, r4, r3
 80059ce:	1c5a      	adds	r2, r3, #1
 80059d0:	2030      	movs	r0, #48	@ 0x30
 80059d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80059d6:	4422      	add	r2, r4
 80059d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80059dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80059e0:	3302      	adds	r3, #2
 80059e2:	e7c7      	b.n	8005974 <_printf_common+0x58>
 80059e4:	2301      	movs	r3, #1
 80059e6:	4622      	mov	r2, r4
 80059e8:	4641      	mov	r1, r8
 80059ea:	4638      	mov	r0, r7
 80059ec:	47c8      	blx	r9
 80059ee:	3001      	adds	r0, #1
 80059f0:	d0e6      	beq.n	80059c0 <_printf_common+0xa4>
 80059f2:	3601      	adds	r6, #1
 80059f4:	e7d9      	b.n	80059aa <_printf_common+0x8e>
	...

080059f8 <_printf_i>:
 80059f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059fc:	7e0f      	ldrb	r7, [r1, #24]
 80059fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a00:	2f78      	cmp	r7, #120	@ 0x78
 8005a02:	4691      	mov	r9, r2
 8005a04:	4680      	mov	r8, r0
 8005a06:	460c      	mov	r4, r1
 8005a08:	469a      	mov	sl, r3
 8005a0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a0e:	d807      	bhi.n	8005a20 <_printf_i+0x28>
 8005a10:	2f62      	cmp	r7, #98	@ 0x62
 8005a12:	d80a      	bhi.n	8005a2a <_printf_i+0x32>
 8005a14:	2f00      	cmp	r7, #0
 8005a16:	f000 80d1 	beq.w	8005bbc <_printf_i+0x1c4>
 8005a1a:	2f58      	cmp	r7, #88	@ 0x58
 8005a1c:	f000 80b8 	beq.w	8005b90 <_printf_i+0x198>
 8005a20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a28:	e03a      	b.n	8005aa0 <_printf_i+0xa8>
 8005a2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a2e:	2b15      	cmp	r3, #21
 8005a30:	d8f6      	bhi.n	8005a20 <_printf_i+0x28>
 8005a32:	a101      	add	r1, pc, #4	@ (adr r1, 8005a38 <_printf_i+0x40>)
 8005a34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a38:	08005a91 	.word	0x08005a91
 8005a3c:	08005aa5 	.word	0x08005aa5
 8005a40:	08005a21 	.word	0x08005a21
 8005a44:	08005a21 	.word	0x08005a21
 8005a48:	08005a21 	.word	0x08005a21
 8005a4c:	08005a21 	.word	0x08005a21
 8005a50:	08005aa5 	.word	0x08005aa5
 8005a54:	08005a21 	.word	0x08005a21
 8005a58:	08005a21 	.word	0x08005a21
 8005a5c:	08005a21 	.word	0x08005a21
 8005a60:	08005a21 	.word	0x08005a21
 8005a64:	08005ba3 	.word	0x08005ba3
 8005a68:	08005acf 	.word	0x08005acf
 8005a6c:	08005b5d 	.word	0x08005b5d
 8005a70:	08005a21 	.word	0x08005a21
 8005a74:	08005a21 	.word	0x08005a21
 8005a78:	08005bc5 	.word	0x08005bc5
 8005a7c:	08005a21 	.word	0x08005a21
 8005a80:	08005acf 	.word	0x08005acf
 8005a84:	08005a21 	.word	0x08005a21
 8005a88:	08005a21 	.word	0x08005a21
 8005a8c:	08005b65 	.word	0x08005b65
 8005a90:	6833      	ldr	r3, [r6, #0]
 8005a92:	1d1a      	adds	r2, r3, #4
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	6032      	str	r2, [r6, #0]
 8005a98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e09c      	b.n	8005bde <_printf_i+0x1e6>
 8005aa4:	6833      	ldr	r3, [r6, #0]
 8005aa6:	6820      	ldr	r0, [r4, #0]
 8005aa8:	1d19      	adds	r1, r3, #4
 8005aaa:	6031      	str	r1, [r6, #0]
 8005aac:	0606      	lsls	r6, r0, #24
 8005aae:	d501      	bpl.n	8005ab4 <_printf_i+0xbc>
 8005ab0:	681d      	ldr	r5, [r3, #0]
 8005ab2:	e003      	b.n	8005abc <_printf_i+0xc4>
 8005ab4:	0645      	lsls	r5, r0, #25
 8005ab6:	d5fb      	bpl.n	8005ab0 <_printf_i+0xb8>
 8005ab8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005abc:	2d00      	cmp	r5, #0
 8005abe:	da03      	bge.n	8005ac8 <_printf_i+0xd0>
 8005ac0:	232d      	movs	r3, #45	@ 0x2d
 8005ac2:	426d      	negs	r5, r5
 8005ac4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ac8:	4858      	ldr	r0, [pc, #352]	@ (8005c2c <_printf_i+0x234>)
 8005aca:	230a      	movs	r3, #10
 8005acc:	e011      	b.n	8005af2 <_printf_i+0xfa>
 8005ace:	6821      	ldr	r1, [r4, #0]
 8005ad0:	6833      	ldr	r3, [r6, #0]
 8005ad2:	0608      	lsls	r0, r1, #24
 8005ad4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ad8:	d402      	bmi.n	8005ae0 <_printf_i+0xe8>
 8005ada:	0649      	lsls	r1, r1, #25
 8005adc:	bf48      	it	mi
 8005ade:	b2ad      	uxthmi	r5, r5
 8005ae0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005ae2:	4852      	ldr	r0, [pc, #328]	@ (8005c2c <_printf_i+0x234>)
 8005ae4:	6033      	str	r3, [r6, #0]
 8005ae6:	bf14      	ite	ne
 8005ae8:	230a      	movne	r3, #10
 8005aea:	2308      	moveq	r3, #8
 8005aec:	2100      	movs	r1, #0
 8005aee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005af2:	6866      	ldr	r6, [r4, #4]
 8005af4:	60a6      	str	r6, [r4, #8]
 8005af6:	2e00      	cmp	r6, #0
 8005af8:	db05      	blt.n	8005b06 <_printf_i+0x10e>
 8005afa:	6821      	ldr	r1, [r4, #0]
 8005afc:	432e      	orrs	r6, r5
 8005afe:	f021 0104 	bic.w	r1, r1, #4
 8005b02:	6021      	str	r1, [r4, #0]
 8005b04:	d04b      	beq.n	8005b9e <_printf_i+0x1a6>
 8005b06:	4616      	mov	r6, r2
 8005b08:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b0c:	fb03 5711 	mls	r7, r3, r1, r5
 8005b10:	5dc7      	ldrb	r7, [r0, r7]
 8005b12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b16:	462f      	mov	r7, r5
 8005b18:	42bb      	cmp	r3, r7
 8005b1a:	460d      	mov	r5, r1
 8005b1c:	d9f4      	bls.n	8005b08 <_printf_i+0x110>
 8005b1e:	2b08      	cmp	r3, #8
 8005b20:	d10b      	bne.n	8005b3a <_printf_i+0x142>
 8005b22:	6823      	ldr	r3, [r4, #0]
 8005b24:	07df      	lsls	r7, r3, #31
 8005b26:	d508      	bpl.n	8005b3a <_printf_i+0x142>
 8005b28:	6923      	ldr	r3, [r4, #16]
 8005b2a:	6861      	ldr	r1, [r4, #4]
 8005b2c:	4299      	cmp	r1, r3
 8005b2e:	bfde      	ittt	le
 8005b30:	2330      	movle	r3, #48	@ 0x30
 8005b32:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b36:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b3a:	1b92      	subs	r2, r2, r6
 8005b3c:	6122      	str	r2, [r4, #16]
 8005b3e:	f8cd a000 	str.w	sl, [sp]
 8005b42:	464b      	mov	r3, r9
 8005b44:	aa03      	add	r2, sp, #12
 8005b46:	4621      	mov	r1, r4
 8005b48:	4640      	mov	r0, r8
 8005b4a:	f7ff fee7 	bl	800591c <_printf_common>
 8005b4e:	3001      	adds	r0, #1
 8005b50:	d14a      	bne.n	8005be8 <_printf_i+0x1f0>
 8005b52:	f04f 30ff 	mov.w	r0, #4294967295
 8005b56:	b004      	add	sp, #16
 8005b58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b5c:	6823      	ldr	r3, [r4, #0]
 8005b5e:	f043 0320 	orr.w	r3, r3, #32
 8005b62:	6023      	str	r3, [r4, #0]
 8005b64:	4832      	ldr	r0, [pc, #200]	@ (8005c30 <_printf_i+0x238>)
 8005b66:	2778      	movs	r7, #120	@ 0x78
 8005b68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b6c:	6823      	ldr	r3, [r4, #0]
 8005b6e:	6831      	ldr	r1, [r6, #0]
 8005b70:	061f      	lsls	r7, r3, #24
 8005b72:	f851 5b04 	ldr.w	r5, [r1], #4
 8005b76:	d402      	bmi.n	8005b7e <_printf_i+0x186>
 8005b78:	065f      	lsls	r7, r3, #25
 8005b7a:	bf48      	it	mi
 8005b7c:	b2ad      	uxthmi	r5, r5
 8005b7e:	6031      	str	r1, [r6, #0]
 8005b80:	07d9      	lsls	r1, r3, #31
 8005b82:	bf44      	itt	mi
 8005b84:	f043 0320 	orrmi.w	r3, r3, #32
 8005b88:	6023      	strmi	r3, [r4, #0]
 8005b8a:	b11d      	cbz	r5, 8005b94 <_printf_i+0x19c>
 8005b8c:	2310      	movs	r3, #16
 8005b8e:	e7ad      	b.n	8005aec <_printf_i+0xf4>
 8005b90:	4826      	ldr	r0, [pc, #152]	@ (8005c2c <_printf_i+0x234>)
 8005b92:	e7e9      	b.n	8005b68 <_printf_i+0x170>
 8005b94:	6823      	ldr	r3, [r4, #0]
 8005b96:	f023 0320 	bic.w	r3, r3, #32
 8005b9a:	6023      	str	r3, [r4, #0]
 8005b9c:	e7f6      	b.n	8005b8c <_printf_i+0x194>
 8005b9e:	4616      	mov	r6, r2
 8005ba0:	e7bd      	b.n	8005b1e <_printf_i+0x126>
 8005ba2:	6833      	ldr	r3, [r6, #0]
 8005ba4:	6825      	ldr	r5, [r4, #0]
 8005ba6:	6961      	ldr	r1, [r4, #20]
 8005ba8:	1d18      	adds	r0, r3, #4
 8005baa:	6030      	str	r0, [r6, #0]
 8005bac:	062e      	lsls	r6, r5, #24
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	d501      	bpl.n	8005bb6 <_printf_i+0x1be>
 8005bb2:	6019      	str	r1, [r3, #0]
 8005bb4:	e002      	b.n	8005bbc <_printf_i+0x1c4>
 8005bb6:	0668      	lsls	r0, r5, #25
 8005bb8:	d5fb      	bpl.n	8005bb2 <_printf_i+0x1ba>
 8005bba:	8019      	strh	r1, [r3, #0]
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	6123      	str	r3, [r4, #16]
 8005bc0:	4616      	mov	r6, r2
 8005bc2:	e7bc      	b.n	8005b3e <_printf_i+0x146>
 8005bc4:	6833      	ldr	r3, [r6, #0]
 8005bc6:	1d1a      	adds	r2, r3, #4
 8005bc8:	6032      	str	r2, [r6, #0]
 8005bca:	681e      	ldr	r6, [r3, #0]
 8005bcc:	6862      	ldr	r2, [r4, #4]
 8005bce:	2100      	movs	r1, #0
 8005bd0:	4630      	mov	r0, r6
 8005bd2:	f7fa fb0d 	bl	80001f0 <memchr>
 8005bd6:	b108      	cbz	r0, 8005bdc <_printf_i+0x1e4>
 8005bd8:	1b80      	subs	r0, r0, r6
 8005bda:	6060      	str	r0, [r4, #4]
 8005bdc:	6863      	ldr	r3, [r4, #4]
 8005bde:	6123      	str	r3, [r4, #16]
 8005be0:	2300      	movs	r3, #0
 8005be2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005be6:	e7aa      	b.n	8005b3e <_printf_i+0x146>
 8005be8:	6923      	ldr	r3, [r4, #16]
 8005bea:	4632      	mov	r2, r6
 8005bec:	4649      	mov	r1, r9
 8005bee:	4640      	mov	r0, r8
 8005bf0:	47d0      	blx	sl
 8005bf2:	3001      	adds	r0, #1
 8005bf4:	d0ad      	beq.n	8005b52 <_printf_i+0x15a>
 8005bf6:	6823      	ldr	r3, [r4, #0]
 8005bf8:	079b      	lsls	r3, r3, #30
 8005bfa:	d413      	bmi.n	8005c24 <_printf_i+0x22c>
 8005bfc:	68e0      	ldr	r0, [r4, #12]
 8005bfe:	9b03      	ldr	r3, [sp, #12]
 8005c00:	4298      	cmp	r0, r3
 8005c02:	bfb8      	it	lt
 8005c04:	4618      	movlt	r0, r3
 8005c06:	e7a6      	b.n	8005b56 <_printf_i+0x15e>
 8005c08:	2301      	movs	r3, #1
 8005c0a:	4632      	mov	r2, r6
 8005c0c:	4649      	mov	r1, r9
 8005c0e:	4640      	mov	r0, r8
 8005c10:	47d0      	blx	sl
 8005c12:	3001      	adds	r0, #1
 8005c14:	d09d      	beq.n	8005b52 <_printf_i+0x15a>
 8005c16:	3501      	adds	r5, #1
 8005c18:	68e3      	ldr	r3, [r4, #12]
 8005c1a:	9903      	ldr	r1, [sp, #12]
 8005c1c:	1a5b      	subs	r3, r3, r1
 8005c1e:	42ab      	cmp	r3, r5
 8005c20:	dcf2      	bgt.n	8005c08 <_printf_i+0x210>
 8005c22:	e7eb      	b.n	8005bfc <_printf_i+0x204>
 8005c24:	2500      	movs	r5, #0
 8005c26:	f104 0619 	add.w	r6, r4, #25
 8005c2a:	e7f5      	b.n	8005c18 <_printf_i+0x220>
 8005c2c:	080151e8 	.word	0x080151e8
 8005c30:	080151f9 	.word	0x080151f9

08005c34 <__sflush_r>:
 8005c34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c3c:	0716      	lsls	r6, r2, #28
 8005c3e:	4605      	mov	r5, r0
 8005c40:	460c      	mov	r4, r1
 8005c42:	d454      	bmi.n	8005cee <__sflush_r+0xba>
 8005c44:	684b      	ldr	r3, [r1, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	dc02      	bgt.n	8005c50 <__sflush_r+0x1c>
 8005c4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	dd48      	ble.n	8005ce2 <__sflush_r+0xae>
 8005c50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c52:	2e00      	cmp	r6, #0
 8005c54:	d045      	beq.n	8005ce2 <__sflush_r+0xae>
 8005c56:	2300      	movs	r3, #0
 8005c58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005c5c:	682f      	ldr	r7, [r5, #0]
 8005c5e:	6a21      	ldr	r1, [r4, #32]
 8005c60:	602b      	str	r3, [r5, #0]
 8005c62:	d030      	beq.n	8005cc6 <__sflush_r+0x92>
 8005c64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005c66:	89a3      	ldrh	r3, [r4, #12]
 8005c68:	0759      	lsls	r1, r3, #29
 8005c6a:	d505      	bpl.n	8005c78 <__sflush_r+0x44>
 8005c6c:	6863      	ldr	r3, [r4, #4]
 8005c6e:	1ad2      	subs	r2, r2, r3
 8005c70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005c72:	b10b      	cbz	r3, 8005c78 <__sflush_r+0x44>
 8005c74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005c76:	1ad2      	subs	r2, r2, r3
 8005c78:	2300      	movs	r3, #0
 8005c7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c7c:	6a21      	ldr	r1, [r4, #32]
 8005c7e:	4628      	mov	r0, r5
 8005c80:	47b0      	blx	r6
 8005c82:	1c43      	adds	r3, r0, #1
 8005c84:	89a3      	ldrh	r3, [r4, #12]
 8005c86:	d106      	bne.n	8005c96 <__sflush_r+0x62>
 8005c88:	6829      	ldr	r1, [r5, #0]
 8005c8a:	291d      	cmp	r1, #29
 8005c8c:	d82b      	bhi.n	8005ce6 <__sflush_r+0xb2>
 8005c8e:	4a2a      	ldr	r2, [pc, #168]	@ (8005d38 <__sflush_r+0x104>)
 8005c90:	40ca      	lsrs	r2, r1
 8005c92:	07d6      	lsls	r6, r2, #31
 8005c94:	d527      	bpl.n	8005ce6 <__sflush_r+0xb2>
 8005c96:	2200      	movs	r2, #0
 8005c98:	6062      	str	r2, [r4, #4]
 8005c9a:	04d9      	lsls	r1, r3, #19
 8005c9c:	6922      	ldr	r2, [r4, #16]
 8005c9e:	6022      	str	r2, [r4, #0]
 8005ca0:	d504      	bpl.n	8005cac <__sflush_r+0x78>
 8005ca2:	1c42      	adds	r2, r0, #1
 8005ca4:	d101      	bne.n	8005caa <__sflush_r+0x76>
 8005ca6:	682b      	ldr	r3, [r5, #0]
 8005ca8:	b903      	cbnz	r3, 8005cac <__sflush_r+0x78>
 8005caa:	6560      	str	r0, [r4, #84]	@ 0x54
 8005cac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005cae:	602f      	str	r7, [r5, #0]
 8005cb0:	b1b9      	cbz	r1, 8005ce2 <__sflush_r+0xae>
 8005cb2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005cb6:	4299      	cmp	r1, r3
 8005cb8:	d002      	beq.n	8005cc0 <__sflush_r+0x8c>
 8005cba:	4628      	mov	r0, r5
 8005cbc:	f7ff fa94 	bl	80051e8 <_free_r>
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	6363      	str	r3, [r4, #52]	@ 0x34
 8005cc4:	e00d      	b.n	8005ce2 <__sflush_r+0xae>
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	4628      	mov	r0, r5
 8005cca:	47b0      	blx	r6
 8005ccc:	4602      	mov	r2, r0
 8005cce:	1c50      	adds	r0, r2, #1
 8005cd0:	d1c9      	bne.n	8005c66 <__sflush_r+0x32>
 8005cd2:	682b      	ldr	r3, [r5, #0]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d0c6      	beq.n	8005c66 <__sflush_r+0x32>
 8005cd8:	2b1d      	cmp	r3, #29
 8005cda:	d001      	beq.n	8005ce0 <__sflush_r+0xac>
 8005cdc:	2b16      	cmp	r3, #22
 8005cde:	d11e      	bne.n	8005d1e <__sflush_r+0xea>
 8005ce0:	602f      	str	r7, [r5, #0]
 8005ce2:	2000      	movs	r0, #0
 8005ce4:	e022      	b.n	8005d2c <__sflush_r+0xf8>
 8005ce6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005cea:	b21b      	sxth	r3, r3
 8005cec:	e01b      	b.n	8005d26 <__sflush_r+0xf2>
 8005cee:	690f      	ldr	r7, [r1, #16]
 8005cf0:	2f00      	cmp	r7, #0
 8005cf2:	d0f6      	beq.n	8005ce2 <__sflush_r+0xae>
 8005cf4:	0793      	lsls	r3, r2, #30
 8005cf6:	680e      	ldr	r6, [r1, #0]
 8005cf8:	bf08      	it	eq
 8005cfa:	694b      	ldreq	r3, [r1, #20]
 8005cfc:	600f      	str	r7, [r1, #0]
 8005cfe:	bf18      	it	ne
 8005d00:	2300      	movne	r3, #0
 8005d02:	eba6 0807 	sub.w	r8, r6, r7
 8005d06:	608b      	str	r3, [r1, #8]
 8005d08:	f1b8 0f00 	cmp.w	r8, #0
 8005d0c:	dde9      	ble.n	8005ce2 <__sflush_r+0xae>
 8005d0e:	6a21      	ldr	r1, [r4, #32]
 8005d10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005d12:	4643      	mov	r3, r8
 8005d14:	463a      	mov	r2, r7
 8005d16:	4628      	mov	r0, r5
 8005d18:	47b0      	blx	r6
 8005d1a:	2800      	cmp	r0, #0
 8005d1c:	dc08      	bgt.n	8005d30 <__sflush_r+0xfc>
 8005d1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d26:	81a3      	strh	r3, [r4, #12]
 8005d28:	f04f 30ff 	mov.w	r0, #4294967295
 8005d2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d30:	4407      	add	r7, r0
 8005d32:	eba8 0800 	sub.w	r8, r8, r0
 8005d36:	e7e7      	b.n	8005d08 <__sflush_r+0xd4>
 8005d38:	20400001 	.word	0x20400001

08005d3c <_fflush_r>:
 8005d3c:	b538      	push	{r3, r4, r5, lr}
 8005d3e:	690b      	ldr	r3, [r1, #16]
 8005d40:	4605      	mov	r5, r0
 8005d42:	460c      	mov	r4, r1
 8005d44:	b913      	cbnz	r3, 8005d4c <_fflush_r+0x10>
 8005d46:	2500      	movs	r5, #0
 8005d48:	4628      	mov	r0, r5
 8005d4a:	bd38      	pop	{r3, r4, r5, pc}
 8005d4c:	b118      	cbz	r0, 8005d56 <_fflush_r+0x1a>
 8005d4e:	6a03      	ldr	r3, [r0, #32]
 8005d50:	b90b      	cbnz	r3, 8005d56 <_fflush_r+0x1a>
 8005d52:	f7fe fffb 	bl	8004d4c <__sinit>
 8005d56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d0f3      	beq.n	8005d46 <_fflush_r+0xa>
 8005d5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005d60:	07d0      	lsls	r0, r2, #31
 8005d62:	d404      	bmi.n	8005d6e <_fflush_r+0x32>
 8005d64:	0599      	lsls	r1, r3, #22
 8005d66:	d402      	bmi.n	8005d6e <_fflush_r+0x32>
 8005d68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d6a:	f7ff fa1c 	bl	80051a6 <__retarget_lock_acquire_recursive>
 8005d6e:	4628      	mov	r0, r5
 8005d70:	4621      	mov	r1, r4
 8005d72:	f7ff ff5f 	bl	8005c34 <__sflush_r>
 8005d76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005d78:	07da      	lsls	r2, r3, #31
 8005d7a:	4605      	mov	r5, r0
 8005d7c:	d4e4      	bmi.n	8005d48 <_fflush_r+0xc>
 8005d7e:	89a3      	ldrh	r3, [r4, #12]
 8005d80:	059b      	lsls	r3, r3, #22
 8005d82:	d4e1      	bmi.n	8005d48 <_fflush_r+0xc>
 8005d84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d86:	f7ff fa0f 	bl	80051a8 <__retarget_lock_release_recursive>
 8005d8a:	e7dd      	b.n	8005d48 <_fflush_r+0xc>

08005d8c <fiprintf>:
 8005d8c:	b40e      	push	{r1, r2, r3}
 8005d8e:	b503      	push	{r0, r1, lr}
 8005d90:	4601      	mov	r1, r0
 8005d92:	ab03      	add	r3, sp, #12
 8005d94:	4805      	ldr	r0, [pc, #20]	@ (8005dac <fiprintf+0x20>)
 8005d96:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d9a:	6800      	ldr	r0, [r0, #0]
 8005d9c:	9301      	str	r3, [sp, #4]
 8005d9e:	f7ff fca5 	bl	80056ec <_vfiprintf_r>
 8005da2:	b002      	add	sp, #8
 8005da4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005da8:	b003      	add	sp, #12
 8005daa:	4770      	bx	lr
 8005dac:	20000020 	.word	0x20000020

08005db0 <__swhatbuf_r>:
 8005db0:	b570      	push	{r4, r5, r6, lr}
 8005db2:	460c      	mov	r4, r1
 8005db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005db8:	2900      	cmp	r1, #0
 8005dba:	b096      	sub	sp, #88	@ 0x58
 8005dbc:	4615      	mov	r5, r2
 8005dbe:	461e      	mov	r6, r3
 8005dc0:	da0d      	bge.n	8005dde <__swhatbuf_r+0x2e>
 8005dc2:	89a3      	ldrh	r3, [r4, #12]
 8005dc4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005dc8:	f04f 0100 	mov.w	r1, #0
 8005dcc:	bf14      	ite	ne
 8005dce:	2340      	movne	r3, #64	@ 0x40
 8005dd0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005dd4:	2000      	movs	r0, #0
 8005dd6:	6031      	str	r1, [r6, #0]
 8005dd8:	602b      	str	r3, [r5, #0]
 8005dda:	b016      	add	sp, #88	@ 0x58
 8005ddc:	bd70      	pop	{r4, r5, r6, pc}
 8005dde:	466a      	mov	r2, sp
 8005de0:	f000 f862 	bl	8005ea8 <_fstat_r>
 8005de4:	2800      	cmp	r0, #0
 8005de6:	dbec      	blt.n	8005dc2 <__swhatbuf_r+0x12>
 8005de8:	9901      	ldr	r1, [sp, #4]
 8005dea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005dee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005df2:	4259      	negs	r1, r3
 8005df4:	4159      	adcs	r1, r3
 8005df6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005dfa:	e7eb      	b.n	8005dd4 <__swhatbuf_r+0x24>

08005dfc <__smakebuf_r>:
 8005dfc:	898b      	ldrh	r3, [r1, #12]
 8005dfe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e00:	079d      	lsls	r5, r3, #30
 8005e02:	4606      	mov	r6, r0
 8005e04:	460c      	mov	r4, r1
 8005e06:	d507      	bpl.n	8005e18 <__smakebuf_r+0x1c>
 8005e08:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005e0c:	6023      	str	r3, [r4, #0]
 8005e0e:	6123      	str	r3, [r4, #16]
 8005e10:	2301      	movs	r3, #1
 8005e12:	6163      	str	r3, [r4, #20]
 8005e14:	b003      	add	sp, #12
 8005e16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e18:	ab01      	add	r3, sp, #4
 8005e1a:	466a      	mov	r2, sp
 8005e1c:	f7ff ffc8 	bl	8005db0 <__swhatbuf_r>
 8005e20:	9f00      	ldr	r7, [sp, #0]
 8005e22:	4605      	mov	r5, r0
 8005e24:	4639      	mov	r1, r7
 8005e26:	4630      	mov	r0, r6
 8005e28:	f7ff fa52 	bl	80052d0 <_malloc_r>
 8005e2c:	b948      	cbnz	r0, 8005e42 <__smakebuf_r+0x46>
 8005e2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e32:	059a      	lsls	r2, r3, #22
 8005e34:	d4ee      	bmi.n	8005e14 <__smakebuf_r+0x18>
 8005e36:	f023 0303 	bic.w	r3, r3, #3
 8005e3a:	f043 0302 	orr.w	r3, r3, #2
 8005e3e:	81a3      	strh	r3, [r4, #12]
 8005e40:	e7e2      	b.n	8005e08 <__smakebuf_r+0xc>
 8005e42:	89a3      	ldrh	r3, [r4, #12]
 8005e44:	6020      	str	r0, [r4, #0]
 8005e46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e4a:	81a3      	strh	r3, [r4, #12]
 8005e4c:	9b01      	ldr	r3, [sp, #4]
 8005e4e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005e52:	b15b      	cbz	r3, 8005e6c <__smakebuf_r+0x70>
 8005e54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e58:	4630      	mov	r0, r6
 8005e5a:	f000 f837 	bl	8005ecc <_isatty_r>
 8005e5e:	b128      	cbz	r0, 8005e6c <__smakebuf_r+0x70>
 8005e60:	89a3      	ldrh	r3, [r4, #12]
 8005e62:	f023 0303 	bic.w	r3, r3, #3
 8005e66:	f043 0301 	orr.w	r3, r3, #1
 8005e6a:	81a3      	strh	r3, [r4, #12]
 8005e6c:	89a3      	ldrh	r3, [r4, #12]
 8005e6e:	431d      	orrs	r5, r3
 8005e70:	81a5      	strh	r5, [r4, #12]
 8005e72:	e7cf      	b.n	8005e14 <__smakebuf_r+0x18>

08005e74 <memmove>:
 8005e74:	4288      	cmp	r0, r1
 8005e76:	b510      	push	{r4, lr}
 8005e78:	eb01 0402 	add.w	r4, r1, r2
 8005e7c:	d902      	bls.n	8005e84 <memmove+0x10>
 8005e7e:	4284      	cmp	r4, r0
 8005e80:	4623      	mov	r3, r4
 8005e82:	d807      	bhi.n	8005e94 <memmove+0x20>
 8005e84:	1e43      	subs	r3, r0, #1
 8005e86:	42a1      	cmp	r1, r4
 8005e88:	d008      	beq.n	8005e9c <memmove+0x28>
 8005e8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e92:	e7f8      	b.n	8005e86 <memmove+0x12>
 8005e94:	4402      	add	r2, r0
 8005e96:	4601      	mov	r1, r0
 8005e98:	428a      	cmp	r2, r1
 8005e9a:	d100      	bne.n	8005e9e <memmove+0x2a>
 8005e9c:	bd10      	pop	{r4, pc}
 8005e9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ea2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ea6:	e7f7      	b.n	8005e98 <memmove+0x24>

08005ea8 <_fstat_r>:
 8005ea8:	b538      	push	{r3, r4, r5, lr}
 8005eaa:	4d07      	ldr	r5, [pc, #28]	@ (8005ec8 <_fstat_r+0x20>)
 8005eac:	2300      	movs	r3, #0
 8005eae:	4604      	mov	r4, r0
 8005eb0:	4608      	mov	r0, r1
 8005eb2:	4611      	mov	r1, r2
 8005eb4:	602b      	str	r3, [r5, #0]
 8005eb6:	f7fc fb6a 	bl	800258e <_fstat>
 8005eba:	1c43      	adds	r3, r0, #1
 8005ebc:	d102      	bne.n	8005ec4 <_fstat_r+0x1c>
 8005ebe:	682b      	ldr	r3, [r5, #0]
 8005ec0:	b103      	cbz	r3, 8005ec4 <_fstat_r+0x1c>
 8005ec2:	6023      	str	r3, [r4, #0]
 8005ec4:	bd38      	pop	{r3, r4, r5, pc}
 8005ec6:	bf00      	nop
 8005ec8:	20000310 	.word	0x20000310

08005ecc <_isatty_r>:
 8005ecc:	b538      	push	{r3, r4, r5, lr}
 8005ece:	4d06      	ldr	r5, [pc, #24]	@ (8005ee8 <_isatty_r+0x1c>)
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	4604      	mov	r4, r0
 8005ed4:	4608      	mov	r0, r1
 8005ed6:	602b      	str	r3, [r5, #0]
 8005ed8:	f7fc fb69 	bl	80025ae <_isatty>
 8005edc:	1c43      	adds	r3, r0, #1
 8005ede:	d102      	bne.n	8005ee6 <_isatty_r+0x1a>
 8005ee0:	682b      	ldr	r3, [r5, #0]
 8005ee2:	b103      	cbz	r3, 8005ee6 <_isatty_r+0x1a>
 8005ee4:	6023      	str	r3, [r4, #0]
 8005ee6:	bd38      	pop	{r3, r4, r5, pc}
 8005ee8:	20000310 	.word	0x20000310

08005eec <_sbrk_r>:
 8005eec:	b538      	push	{r3, r4, r5, lr}
 8005eee:	4d06      	ldr	r5, [pc, #24]	@ (8005f08 <_sbrk_r+0x1c>)
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	4604      	mov	r4, r0
 8005ef4:	4608      	mov	r0, r1
 8005ef6:	602b      	str	r3, [r5, #0]
 8005ef8:	f7fc fb72 	bl	80025e0 <_sbrk>
 8005efc:	1c43      	adds	r3, r0, #1
 8005efe:	d102      	bne.n	8005f06 <_sbrk_r+0x1a>
 8005f00:	682b      	ldr	r3, [r5, #0]
 8005f02:	b103      	cbz	r3, 8005f06 <_sbrk_r+0x1a>
 8005f04:	6023      	str	r3, [r4, #0]
 8005f06:	bd38      	pop	{r3, r4, r5, pc}
 8005f08:	20000310 	.word	0x20000310

08005f0c <memcpy>:
 8005f0c:	440a      	add	r2, r1
 8005f0e:	4291      	cmp	r1, r2
 8005f10:	f100 33ff 	add.w	r3, r0, #4294967295
 8005f14:	d100      	bne.n	8005f18 <memcpy+0xc>
 8005f16:	4770      	bx	lr
 8005f18:	b510      	push	{r4, lr}
 8005f1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f1e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f22:	4291      	cmp	r1, r2
 8005f24:	d1f9      	bne.n	8005f1a <memcpy+0xe>
 8005f26:	bd10      	pop	{r4, pc}

08005f28 <abort>:
 8005f28:	b508      	push	{r3, lr}
 8005f2a:	2006      	movs	r0, #6
 8005f2c:	f000 f85a 	bl	8005fe4 <raise>
 8005f30:	2001      	movs	r0, #1
 8005f32:	f7fc fadc 	bl	80024ee <_exit>

08005f36 <_realloc_r>:
 8005f36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f3a:	4607      	mov	r7, r0
 8005f3c:	4614      	mov	r4, r2
 8005f3e:	460d      	mov	r5, r1
 8005f40:	b921      	cbnz	r1, 8005f4c <_realloc_r+0x16>
 8005f42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f46:	4611      	mov	r1, r2
 8005f48:	f7ff b9c2 	b.w	80052d0 <_malloc_r>
 8005f4c:	b92a      	cbnz	r2, 8005f5a <_realloc_r+0x24>
 8005f4e:	f7ff f94b 	bl	80051e8 <_free_r>
 8005f52:	4625      	mov	r5, r4
 8005f54:	4628      	mov	r0, r5
 8005f56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f5a:	f000 f85f 	bl	800601c <_malloc_usable_size_r>
 8005f5e:	4284      	cmp	r4, r0
 8005f60:	4606      	mov	r6, r0
 8005f62:	d802      	bhi.n	8005f6a <_realloc_r+0x34>
 8005f64:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005f68:	d8f4      	bhi.n	8005f54 <_realloc_r+0x1e>
 8005f6a:	4621      	mov	r1, r4
 8005f6c:	4638      	mov	r0, r7
 8005f6e:	f7ff f9af 	bl	80052d0 <_malloc_r>
 8005f72:	4680      	mov	r8, r0
 8005f74:	b908      	cbnz	r0, 8005f7a <_realloc_r+0x44>
 8005f76:	4645      	mov	r5, r8
 8005f78:	e7ec      	b.n	8005f54 <_realloc_r+0x1e>
 8005f7a:	42b4      	cmp	r4, r6
 8005f7c:	4622      	mov	r2, r4
 8005f7e:	4629      	mov	r1, r5
 8005f80:	bf28      	it	cs
 8005f82:	4632      	movcs	r2, r6
 8005f84:	f7ff ffc2 	bl	8005f0c <memcpy>
 8005f88:	4629      	mov	r1, r5
 8005f8a:	4638      	mov	r0, r7
 8005f8c:	f7ff f92c 	bl	80051e8 <_free_r>
 8005f90:	e7f1      	b.n	8005f76 <_realloc_r+0x40>

08005f92 <_raise_r>:
 8005f92:	291f      	cmp	r1, #31
 8005f94:	b538      	push	{r3, r4, r5, lr}
 8005f96:	4605      	mov	r5, r0
 8005f98:	460c      	mov	r4, r1
 8005f9a:	d904      	bls.n	8005fa6 <_raise_r+0x14>
 8005f9c:	2316      	movs	r3, #22
 8005f9e:	6003      	str	r3, [r0, #0]
 8005fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fa4:	bd38      	pop	{r3, r4, r5, pc}
 8005fa6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005fa8:	b112      	cbz	r2, 8005fb0 <_raise_r+0x1e>
 8005faa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005fae:	b94b      	cbnz	r3, 8005fc4 <_raise_r+0x32>
 8005fb0:	4628      	mov	r0, r5
 8005fb2:	f000 f831 	bl	8006018 <_getpid_r>
 8005fb6:	4622      	mov	r2, r4
 8005fb8:	4601      	mov	r1, r0
 8005fba:	4628      	mov	r0, r5
 8005fbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fc0:	f000 b818 	b.w	8005ff4 <_kill_r>
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d00a      	beq.n	8005fde <_raise_r+0x4c>
 8005fc8:	1c59      	adds	r1, r3, #1
 8005fca:	d103      	bne.n	8005fd4 <_raise_r+0x42>
 8005fcc:	2316      	movs	r3, #22
 8005fce:	6003      	str	r3, [r0, #0]
 8005fd0:	2001      	movs	r0, #1
 8005fd2:	e7e7      	b.n	8005fa4 <_raise_r+0x12>
 8005fd4:	2100      	movs	r1, #0
 8005fd6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005fda:	4620      	mov	r0, r4
 8005fdc:	4798      	blx	r3
 8005fde:	2000      	movs	r0, #0
 8005fe0:	e7e0      	b.n	8005fa4 <_raise_r+0x12>
	...

08005fe4 <raise>:
 8005fe4:	4b02      	ldr	r3, [pc, #8]	@ (8005ff0 <raise+0xc>)
 8005fe6:	4601      	mov	r1, r0
 8005fe8:	6818      	ldr	r0, [r3, #0]
 8005fea:	f7ff bfd2 	b.w	8005f92 <_raise_r>
 8005fee:	bf00      	nop
 8005ff0:	20000020 	.word	0x20000020

08005ff4 <_kill_r>:
 8005ff4:	b538      	push	{r3, r4, r5, lr}
 8005ff6:	4d07      	ldr	r5, [pc, #28]	@ (8006014 <_kill_r+0x20>)
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	4604      	mov	r4, r0
 8005ffc:	4608      	mov	r0, r1
 8005ffe:	4611      	mov	r1, r2
 8006000:	602b      	str	r3, [r5, #0]
 8006002:	f7fc fa64 	bl	80024ce <_kill>
 8006006:	1c43      	adds	r3, r0, #1
 8006008:	d102      	bne.n	8006010 <_kill_r+0x1c>
 800600a:	682b      	ldr	r3, [r5, #0]
 800600c:	b103      	cbz	r3, 8006010 <_kill_r+0x1c>
 800600e:	6023      	str	r3, [r4, #0]
 8006010:	bd38      	pop	{r3, r4, r5, pc}
 8006012:	bf00      	nop
 8006014:	20000310 	.word	0x20000310

08006018 <_getpid_r>:
 8006018:	f7fc ba51 	b.w	80024be <_getpid>

0800601c <_malloc_usable_size_r>:
 800601c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006020:	1f18      	subs	r0, r3, #4
 8006022:	2b00      	cmp	r3, #0
 8006024:	bfbc      	itt	lt
 8006026:	580b      	ldrlt	r3, [r1, r0]
 8006028:	18c0      	addlt	r0, r0, r3
 800602a:	4770      	bx	lr

0800602c <_init>:
 800602c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800602e:	bf00      	nop
 8006030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006032:	bc08      	pop	{r3}
 8006034:	469e      	mov	lr, r3
 8006036:	4770      	bx	lr

08006038 <_fini>:
 8006038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800603a:	bf00      	nop
 800603c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800603e:	bc08      	pop	{r3}
 8006040:	469e      	mov	lr, r3
 8006042:	4770      	bx	lr
