<stg><name>top_Pipeline_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i.i.i:0 %idx_load = load i4 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.i.i:1 %icmp_ln741 = icmp_eq  i4 %idx_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln741"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.i.i:3 %add_ln740 = add i4 %idx_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln740"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i.i:4 %br_ln740 = br i1 %icmp_ln741, void %for.inc.i.i.i.split, void %_ZNSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm8EE4fillERKS3_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.i.i.split:0 %zext_ln741 = zext i4 %idx_load

]]></Node>
<StgValue><ssdm name="zext_ln741"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.i.i.split:1 %specpipeline_ln742 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln742"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.i.split:2 %biases_l1_addr = getelementptr i25 %biases_l1, i64 0, i64 %zext_ln741

]]></Node>
<StgValue><ssdm name="biases_l1_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
for.inc.i.i.i.split:3 %store_ln742 = store i25 0, i3 %biases_l1_addr

]]></Node>
<StgValue><ssdm name="store_ln742"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.i.split:4 %store_ln740 = store i4 %add_ln740, i4 %idx

]]></Node>
<StgValue><ssdm name="store_ln740"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.i.split:5 %br_ln740 = br void %for.inc.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln741" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0">
<![CDATA[
_ZNSt5arrayI8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm8EE4fillERKS3_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="25" name="biases_l1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="biases_l1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="27" from="StgValue_26" to="idx" fromId="26" toId="4">
</dataflow>
<dataflow id="29" from="StgValue_28" to="store_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="30" from="idx" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="31" from="idx" to="idx_load" fromId="4" toId="7">
</dataflow>
<dataflow id="32" from="idx_load" to="icmp_ln741" fromId="7" toId="8">
</dataflow>
<dataflow id="34" from="StgValue_33" to="icmp_ln741" fromId="33" toId="8">
</dataflow>
<dataflow id="36" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="35" toId="9">
</dataflow>
<dataflow id="38" from="StgValue_37" to="speclooptripcount_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="39" from="StgValue_37" to="speclooptripcount_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="40" from="StgValue_37" to="speclooptripcount_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="41" from="idx_load" to="add_ln740" fromId="7" toId="10">
</dataflow>
<dataflow id="43" from="StgValue_42" to="add_ln740" fromId="42" toId="10">
</dataflow>
<dataflow id="44" from="icmp_ln741" to="br_ln740" fromId="8" toId="11">
</dataflow>
<dataflow id="45" from="idx_load" to="zext_ln741" fromId="7" toId="12">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecPipeline" to="specpipeline_ln742" fromId="46" toId="13">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specpipeline_ln742" fromId="48" toId="13">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specpipeline_ln742" fromId="50" toId="13">
</dataflow>
<dataflow id="52" from="StgValue_50" to="specpipeline_ln742" fromId="50" toId="13">
</dataflow>
<dataflow id="53" from="StgValue_50" to="specpipeline_ln742" fromId="50" toId="13">
</dataflow>
<dataflow id="55" from="empty_75" to="specpipeline_ln742" fromId="54" toId="13">
</dataflow>
<dataflow id="56" from="biases_l1" to="biases_l1_addr" fromId="25" toId="14">
</dataflow>
<dataflow id="58" from="StgValue_57" to="biases_l1_addr" fromId="57" toId="14">
</dataflow>
<dataflow id="59" from="zext_ln741" to="biases_l1_addr" fromId="12" toId="14">
</dataflow>
<dataflow id="61" from="StgValue_60" to="store_ln742" fromId="60" toId="15">
</dataflow>
<dataflow id="62" from="biases_l1_addr" to="store_ln742" fromId="14" toId="15">
</dataflow>
<dataflow id="63" from="add_ln740" to="store_ln740" fromId="10" toId="16">
</dataflow>
<dataflow id="64" from="idx" to="store_ln740" fromId="4" toId="16">
</dataflow>
<dataflow id="65" from="icmp_ln741" to="StgValue_2" fromId="8" toId="2">
</dataflow>
</dataflows>


</stg>
