#
# For a description of the syntax of this configuration file,
# see scripts/kbuild/config-language.txt.
#

if ARCH_DUOWEN

menu "Emulated RISCV (Duowen) board options"

config DUOWEN_BOOT_APC
	bool "Enable boot mode cluster"

choice
	prompt "Programmed CPUs"
	help
	  Selects CPUs that compiled sdfirm should run against.

config DUOWEN_IMC
	bool "IMC - system fabric (SFAB)"
	select CPU_RI5CY
	select ARCH_HAS_NOVEC
	depends !DUOWEN_BOOT_APC

config DUOWEN_APC
	bool "APC - coherence fabric (CFAB)"
	select ARCH_HAS_NOVEC
	select ARCH_HAS_BOOT_LOAD
	select ARCH_HAS_DMA
	select ARCH_HAS_IOMMU
	select ARCH_HAS_PCI

endchoice

if DUOWEN_APC

choice
	prompt "APC CPU core model"

config DUOWEN_APC_C910
	bool "Xuantie C910"
	select CPU_C910

config DUOWEN_APC_VAISRA
	bool "Emulated Vaisra"
	select CPU_VAISRA

endchoice

endif

choice
	prompt "Program type"

config DUOWEN_ZSBL
	bool "0-stage ROM bootloader (ZSBL)"
	depends DUOWEN_IMC
	select XIP
	select LOAD_DATA
	select SYS_ENTR_M
	select SYS_EXIT_M

config DUOWEN_FSBL
	bool "1-stage programmable bootloader (FSBL)"
	depends DUOWEN_IMC
	select ARCH_HAS_BOOT_LOAD
	select XIP
	select SYS_ENTR_M
	select SYS_EXIT_M

config DUOWEN_SBI
	bool "Open-SBI compliant bootloader (BBL)"
	depends DUOWEN_APC
	select SYS_ENTR_M
	select SYS_EXIT_M
	select SYS_EXIT_S
	select SBI
	select ARCH_HAS_NOVEC
	select ARCH_HAS_BOOT_LOAD
	select XIP

endchoice

menuconfig DUOWEN_TMR
	bool "Enable global timer controller (TMR) support"
	depends DUOWEN_IMC
	help
	  TMR hardware is in the AO clock/power domain, it should be used
	  as boot TSC.

if DUOWEN_TMR

config DUOWEN_TMR_CRCNTL_INIT
	bool "Use raw CRCNTL APIs to enable and reset"
	help
	  By default, DUOWEN_TMR driver uses clock tree framework driver
	  to control boot TMR (normally timer3) CLK_EN/SW_RST. While
	  this option allows to use raw CRCNTL APIs instead.
	  If unsure, say 'N'.

config DUOWEN_TMR_MTIME
	bool "Use CSR_TIME to access timer counter"
	help
	  By enabling TMR_CNT_CTRL.TMR_EN, timer counter can be accessed
	  via CSR_TIME.

endif

menuconfig CRCNTL
	bool "Enable clock/reset controller (CRCNTL) support"
	select DW_PLL5GHZ_TSMC12FFC
	select DW_PLL5GHZ_TSMC12FFC_CNT_LOCKED

if CRCNTL

endif

menuconfig DUOWEN_SD
	bool "MMC/SD Host Controller (MSHC) support"
	select DW_MSHC

if MSHC

endif

config DUOWEN_PCIE
	bool "PCI-Express (PCIe) support"
	select DW_PCIE

if DUOWEN_PCIE

endif

menuconfig DUOWEN_SMMU
	bool "System Memory Management Unit (SMMU) support"
	select SMMU_MMU500
	help
	  Duowen SMMU is an ARM SMMUv2 like IOMMU hardware, with
	  necessary modifications in order to be used in the RISC-V
	  SoC environment.

if DUOWEN_SMMU

endif

menuconfig DUOWEN_DMA
	bool "Direct Memory Access Controller (DMA) support"
	select DW_DMA

endmenu

endif
