Release 14.5 - xst P.58f (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./systemxst/tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to ./systemxst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: ../bin/xs6_source_files.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "../bin/xs6_source_files.prj"
Verilog Include Directory          : {../../vlog/lib ../../vlog/tb ../../../sw/boot-loader-ethmac}
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system"
Output Format                      : NGC
Target Device                      : xc6slx45tfgg484-3

---- Source Options
Top Module Name                    : system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Automatic Register Balancing       : No
Verilog Macros                     : { XILINX_FPGA XILINX_SPARTAN6_FPGA AMBER_A23_CORE AMBER_CLK_DIVIDER=18 BOOT_LOADER_ETHMAC }

---- Target Options
Global Maximum Fanout              : 10000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES
Add IO Buffers                     : YES

---- General Options
Library Search Order               : ./system.lso
Optimization Goal                  : speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/boot_mem32.v" into library work
Parsing module <boot_mem32>.
Parsing verilog file "../../../sw/boot-loader-ethmac/boot-loader-ethmac_memparams32.v" included at line 133.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/boot_mem128.v" into library work
Parsing module <boot_mem128>.
Parsing verilog file "../../../sw/boot-loader-ethmac/boot-loader-ethmac_memparams128.v" included at line 136.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/clocks_resets.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/system_config_defines.v" included at line 41.
Parsing module <clocks_resets>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/interrupt_controller.v" into library work
Parsing module <interrupt_controller>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/register_addresses.v" included at line 72.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v" into library work
Parsing module <system>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/test_module.v" into library work
Parsing module <test_module>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/register_addresses.v" included at line 67.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/timer_module.v" into library work
Parsing verilog file "../../vlog/tb/global_defines.v" included at line 41.
Parsing module <timer_module>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/register_addresses.v" included at line 64.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/uart.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/system_config_defines.v" included at line 54.
Parsing verilog file "../../vlog/tb/global_defines.v" included at line 55.
Parsing module <uart>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/register_addresses.v" included at line 88.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/wb_xs6_ddr3_bridge.v" into library work
Parsing verilog file "../../vlog/tb/global_defines.v" included at line 44.
Parsing module <wb_xs6_ddr3_bridge>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/wishbone_arbiter.v" into library work
Parsing module <wishbone_arbiter>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/memory_configuration.v" included at line 172.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/afifo.v" into library work
Parsing module <afifo>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/ddr3_afifo.v" into library work
Parsing module <ddr3_afifo>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/ethmac_wb.v" into library work
Parsing module <ethmac_wb>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/system_functions.v" included at line 95.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_clockgen.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 69.
Parsing module <eth_clockgen>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_crc.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 77.
Parsing module <eth_crc>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_fifo.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_defines.v" included at line 59.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 60.
Parsing module <eth_fifo>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_maccontrol.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 85.
Parsing module <eth_maccontrol>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_macstatus.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 112.
Parsing module <eth_macstatus>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_miim.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 83.
Parsing module <eth_miim>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_outputcontrol.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 69.
Parsing module <eth_outputcontrol>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_random.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 80.
Parsing module <eth_random>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_receivecontrol.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 77.
Parsing module <eth_receivecontrol>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_registers.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_defines.v" included at line 165.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 166.
Parsing module <eth_registers>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 74.
Parsing module <eth_register>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_rxaddrcheck.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 67.
Parsing module <eth_rxaddrcheck>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_rxcounters.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 83.
Parsing module <eth_rxcounters>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_rxethmac.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 108.
Parsing module <eth_rxethmac>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_rxstatem.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 85.
Parsing module <eth_rxstatem>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_shiftreg.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 75.
Parsing module <eth_shiftreg>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_spram_256x32.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 40.
Parsing module <eth_spram_256x32>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_top.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_defines.v" included at line 237.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 238.
Parsing module <eth_top>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_transmitcontrol.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 82.
Parsing module <eth_transmitcontrol>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_txcounters.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 85.
Parsing module <eth_txcounters>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_txethmac.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 94.
Parsing module <eth_txethmac>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_txstatem.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 87.
Parsing module <eth_txstatem>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_wishbone.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_defines.v" included at line 250.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/timescale.v" included at line 251.
Parsing module <eth_wishbone>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/xilinx_dist_ram_16x32.v" into library work
Parsing module <xilinx_dist_ram_16x32>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_alu.v" into library work
Parsing module <a23_alu>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_barrel_shift.v" into library work
Parsing module <a23_barrel_shift>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_localparams.v" included at line 55.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_barrel_shift_fpga.v" into library work
Parsing module <a23_barrel_shift_fpga>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_localparams.v" included at line 59.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_cache.v" into library work
Parsing verilog file "../../vlog/tb/global_defines.v" included at line 45.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_config_defines.v" included at line 46.
Parsing module <a23_cache>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_localparams.v" included at line 108.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_functions.v" included at line 109.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_coprocessor.v" into library work
Parsing module <a23_coprocessor>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_core.v" into library work
Parsing module <a23_core>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_decode.v" into library work
Parsing verilog file "../../vlog/tb/global_defines.v" included at line 42.
Parsing module <a23_decode>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_localparams.v" included at line 133.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_functions.v" included at line 134.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_execute.v" into library work
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_config_defines.v" included at line 44.
Parsing module <a23_execute>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_localparams.v" included at line 125.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_functions.v" included at line 126.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_fetch.v" into library work
Parsing module <a23_fetch>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/memory_configuration.v" included at line 80.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_multiply.v" into library work
Parsing module <a23_multiply>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_register_bank.v" into library work
Parsing module <a23_register_bank>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_localparams.v" included at line 79.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_functions.v" included at line 80.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_ram_register_bank.v" into library work
Parsing module <a23_ram_register_bank>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_localparams.v" included at line 77.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_functions.v" included at line 78.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_wishbone.v" into library work
Parsing module <a23_wishbone>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_alu.v" into library work
Parsing module <a25_alu>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_barrel_shift.v" into library work
Parsing module <a25_barrel_shift>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_shifter.v" into library work
Parsing module <a25_shifter>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_localparams.v" included at line 57.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_coprocessor.v" into library work
Parsing module <a25_coprocessor>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_core.v" into library work
Parsing module <a25_core>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_dcache.v" into library work
Parsing verilog file "../../vlog/tb/global_defines.v" included at line 45.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_config_defines.v" included at line 46.
Parsing module <a25_dcache>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_localparams.v" included at line 108.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_functions.v" included at line 109.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_decode.v" into library work
Parsing verilog file "../../vlog/tb/global_defines.v" included at line 42.
Parsing module <a25_decode>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_localparams.v" included at line 134.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_functions.v" included at line 135.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_execute.v" into library work
Parsing module <a25_execute>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_localparams.v" included at line 130.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_functions.v" included at line 131.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_fetch.v" into library work
Parsing module <a25_fetch>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/memory_configuration.v" included at line 71.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_icache.v" into library work
Parsing verilog file "../../vlog/tb/global_defines.v" included at line 43.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_config_defines.v" included at line 44.
Parsing module <a25_icache>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_localparams.v" included at line 101.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_functions.v" included at line 102.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_mem.v" into library work
Parsing module <a25_mem>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/system/memory_configuration.v" included at line 81.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_multiply.v" into library work
Parsing module <a25_multiply>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_register_bank.v" into library work
Parsing module <a25_register_bank>.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_localparams.v" included at line 84.
Parsing verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_functions.v" included at line 85.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_wishbone.v" into library work
Parsing module <a25_wishbone>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_wishbone_buf.v" into library work
Parsing module <a25_wishbone_buf>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/amber25/a25_write_back.v" into library work
Parsing module <a25_write_back>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/lib/xs6_addsub_n.v" into library work
Parsing module <xs6_addsub_n>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/lib/xs6_sram_4096x32_byte_en.v" into library work
Parsing module <xs6_sram_4096x32_byte_en>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/lib/xs6_sram_256x128_byte_en.v" into library work
Parsing module <xs6_sram_256x128_byte_en>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/lib/xs6_sram_256x21_line_en.v" into library work
Parsing module <xs6_sram_256x21_line_en>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/lib/xs6_sram_256x32_byte_en.v" into library work
Parsing module <xs6_sram_256x32_byte_en>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/lib/xs6_sram_512x128_byte_en.v" into library work
Parsing module <xs6_sram_512x128_byte_en>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/lib/xs6_sram_1024x128_byte_en.v" into library work
Parsing module <xs6_sram_1024x128_byte_en>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" into library work
Parsing module <ddr3>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/iodrp_controller.v" into library work
Parsing module <iodrp_controller>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/iodrp_mcb_controller.v" into library work
Parsing module <iodrp_mcb_controller>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_raw_wrapper.v" into library work
Parsing module <mcb_raw_wrapper>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration_top.v" into library work
Parsing module <mcb_soft_calibration_top>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" into library work
Parsing module <mcb_soft_calibration>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_ui_top.v" into library work
Parsing module <mcb_ui_top>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/infrastructure.v" into library work
Parsing module <infrastructure>.
Analyzing Verilog file "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" into library work
Parsing module <memc_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system>.

Elaborating module <clocks_resets>.

Elaborating module <IBUFGDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKIN1_PERIOD=5,CLKIN2_PERIOD=1,CLKOUT0_DIVIDE=1,CLKOUT2_DIVIDE=18,CLKOUT3_DIVIDE=1,CLKOUT4_DIVIDE=1,CLKOUT5_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=0.0,CLKOUT2_PHASE=0.0,CLKOUT3_PHASE=0.0,CLKOUT4_PHASE=0.0,CLKOUT5_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=4,CLKFBOUT_PHASE=0.0,REF_JITTER=0.005)>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:1016 - "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_core.v" Line 267: Port i_firq_not_user_mode_nxt is not connected to this instance

Elaborating module <a23_core>.

Elaborating module <a23_fetch>.

Elaborating module <a23_cache>.

Elaborating module <xs6_sram_256x21_line_en(DATA_WIDTH=32'b010101,INITIALIZE_TO_ZERO=1,ADDRESS_WIDTH=32'b01000)>.

Elaborating module <RAMB8BWER(DATA_WIDTH_A=36,DATA_WIDTH_B=36,RAM_MODE="SDP",SIM_COLLISION_CHECK="GENERATE_X_ONLY",WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST")>.

Elaborating module <xs6_sram_256x128_byte_en(DATA_WIDTH=128,ADDRESS_WIDTH=32'b01000)>.

Elaborating module <a23_wishbone>.

Elaborating module <a23_decode>.

Elaborating module <a23_execute>.
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_execute.v" Line 398: Assignment to reg_bank_wsel ignored, since the identifier is never used

Elaborating module <a23_barrel_shift>.

Elaborating module <a23_alu>.

Elaborating module <xs6_addsub_n(WIDTH=33)>.

Elaborating module <DSP48A1(A1REG=0,B0REG=0,B1REG=0,CARRYINREG=0,CARRYOUTREG=0,CREG=0,DREG=0,MREG=0,OPMODEREG=0,PREG=0,CARRYINSEL="OPMODE5",RSTTYPE="SYNC")>.

Elaborating module <a23_multiply>.

Elaborating module <xs6_addsub_n(WIDTH=34)>.

Elaborating module <a23_register_bank>.

Elaborating module <a23_coprocessor>.
WARNING:HDLCompiler:552 - "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_core.v" Line 267: Input port i_firq_not_user_mode_nxt is not connected on this instance

Elaborating module <eth_top>.

Elaborating module <eth_miim>.

Elaborating module <eth_clockgen>.

Elaborating module <eth_shiftreg>.
WARNING:HDLCompiler:1308 - "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_shiftreg.v" Line 121: Found full_case directive in module eth_shiftreg. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <eth_outputcontrol>.

Elaborating module <eth_registers>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b0)>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b10100000)>.

Elaborating module <eth_register(WIDTH=1,RESET_VALUE=1'b0)>.

Elaborating module <eth_register(WIDTH=7,RESET_VALUE=7'b0)>.

Elaborating module <eth_register(WIDTH=7,RESET_VALUE=7'b010010)>.

Elaborating module <eth_register(WIDTH=7,RESET_VALUE=7'b01100)>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b0110)>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b01000000)>.

Elaborating module <eth_register(WIDTH=6,RESET_VALUE=6'b111111)>.

Elaborating module <eth_register(WIDTH=4,RESET_VALUE=4'b1111)>.

Elaborating module <eth_register(WIDTH=3,RESET_VALUE=3'b0)>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b01100100)>.

Elaborating module <eth_register(WIDTH=1,RESET_VALUE=0)>.

Elaborating module <eth_register(WIDTH=5,RESET_VALUE=5'b0)>.

Elaborating module <eth_register(WIDTH=16,RESET_VALUE=16'b0)>.
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_registers.v" Line 993: Assignment to ResetTxCIrq_sync1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_top.v" Line 554: Assignment to r_NoPre ignored, since the identifier is never used

Elaborating module <eth_maccontrol>.

Elaborating module <eth_receivecontrol>.

Elaborating module <eth_transmitcontrol>.

Elaborating module <eth_txethmac>.

Elaborating module <eth_txcounters>.
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_txcounters.v" Line 172: Assignment to ExcessiveDeferCnt ignored, since the identifier is never used

Elaborating module <eth_txstatem>.

Elaborating module <eth_crc>.
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_txethmac.v" Line 481: Assignment to CrcError ignored, since the identifier is never used

Elaborating module <eth_random>.

Elaborating module <eth_rxethmac>.

Elaborating module <eth_rxstatem>.

Elaborating module <eth_rxcounters>.

Elaborating module <eth_rxaddrcheck>.

Elaborating module <eth_wishbone>.

Elaborating module <eth_spram_256x32>.

Elaborating module <xs6_sram_256x32_byte_en(DATA_WIDTH=32,ADDRESS_WIDTH=8)>.

Elaborating module <eth_fifo(DATA_WIDTH=32,DEPTH=16,CNT_WIDTH=5)>.

Elaborating module <xilinx_dist_ram_16x32>.

Elaborating module <RAM16X1D>.

Elaborating module <eth_macstatus>.

Elaborating module <IOBUF>.

Elaborating module <boot_mem32>.

Elaborating module
<xs6_sram_4096x32_byte_en(SRAM0_INIT_0=256'b1110000111100011111000011110000111100101111001010001101011100011111001001110000111100101111000111110000111100101000110101110001111101000111010001110010111100011111000011110000111100001111000111110101011101010111010101110101011101010111010101110101011101010,SRAM0_INIT_1=256'b1110010111101001111000011110001111100011111000010001101011100010111001001110001111100011111001011110101011100100111001000000101011100001111001011110010111100101111010111110010111100011111001011110010111101110111000111110111011100011111000011110001111100101,SRAM0_INIT_2=256'b1110001111100011000010101110001111100001111000010001001000010001111000110001001000010001111000111110000011100010111000101110100111101010111001011110001111100101111010101110010111100101111000101110100011101011000010101110001011101011000010101110001011100101,SRAM0_INIT_3=256'b11100100000010001110001111100100111001000000100011100011111001001110010000001000111000111110010011100100111000011110100111101000000100100001000111100011001
11010001100011110000100100000001000001110000110011010100100011001000111100001000010100000001111100011,SRAM0_INIT_4=256'b1110010111100101111001011110100011101010000010100000001111100001000110100001000111100000111001001110010011100010111000110000101000000011111000111110100111101000000110101110000111100100111001001110000000001010111000111110100111101010000010001110001111100100,SRAM0_INIT_5=256'b0100000001000000010000000100000001000000010001101000000001000001011110001111100010111001011110010111100101111000011110010111100010111001011110010111100001111001011110001011100011000010101110001111100000111001011110010111100001111001011110001111100101,SRAM0_INIT_6=256'b1110100100000011000000000000000000000000000000000000000000000010010101000000000000000000000000000000000001010100000000000000000000000010010101000000000000000000000000000000000001010100000000000000000100000001000101100001011000010100111100001111000000000001,SRAM0_INIT_7=256'b1110000100100101001000111110000111100101111000101110010111100010111001011110010100000
011000100111110000011100101111001011110001111100111111001011110010111101000111000011110010111101011111000011110010111100101111001011110001111100001111010111110001111100001,SRAM0_INIT_8=256'b1110010111100010111010001110100111100001111000101110100011100010111001111110010111100101001001011110000111100101111000101110010111100000111001011110011111100101111000111110101111100010111001011110010111100010111000001110010111100101111000011110100111101001,SRAM0_INIT_9=256'b1110101111100011111010011110100011100011111010001110000111100101000010101110001111100111000110100001001011100011100110101110001111100111000010101110010111100001111000001110001111100000000010101110000111100101111000001110010111100101001001010010001111100001,SRAM0_INIT_10=256'b1110000111100010111001011110010111100101111000001110010111101011111000111110000111100001111000011110100100000000000000011110100011100101111000111110001111100101111000111110010111100101111000111110010111100101111010111110100111101000111001011110010111100011,SRAM0_INIT_11=256'b0101010
0000101000000100000010100000101000000111110000111100101111001011110010111100101111001011110001111100011111001011110001111100011000000011111111111101000111001011110000011100101111001011110000000110101001101010010001000100101001001010010001011100101,SRAM0_INIT_12=256'b1110000111100011001010101110000111100101111001011110000111100011000010101110000111100101111001010011101011100001111001011110010111100101111001010000101011100011111001010001101011100011111001010000000000000001111000011110010111100011111000110001010100010010,SRAM0_INIT_13=256'b1110001000001011000000010001010100010101000100100001010111100011110110101110001100011010000000011110001111100011111010100000001100010011111000111010000110110000111000010001101000010010111000111110011111011010110000111110001011100001111000011110100100000001,SRAM0_INIT_14=256'b1110101011100010000010110000000100010101000101010001001000010101111000111101101011100011111000011110101011100010111010111110101011100101111001111110010111100010111001010000101011100011000010101110001111100
111111000001110001111101010111000001110000111101010,SRAM0_INIT_15=256'b1110010111100011101000111011001110110010111000110000101011100011000100111110001100010011111000101110101011101011111000011110000111100010111001011110010111100011000110101110001011101000111000101110000111100001111000101110100111101000101100101010000011100011,SRAM0_INIT_16=256'b0101011100011000010101110001100001010111000111110101011100001111010111110000111100001000010100000000111100011111001011110001011000000111000111110000011100000111010111110000111100001000010100000001011100011000010101110001111100001111000101110010111100010,SRAM0_INIT_17=256'b1110001111100001111000011110000111100010111010011110100011100010111000001110101111100001111000011110000111100011111001011110001111100010111010101110001111100010111001011110101111100101111000111110101011100101111000111110010111100010111001010000101011100011,SRAM0_INIT_18=256'b10010000111000111110001011100010111000101110010111100001111000111110001100001010000000111110001111100101111000101110000100010011
00000011000000101110001100001010111000110000101011100011111001011110001000011010111000110000101011100011111001011110010111100001,SRAM0_INIT_19=256'b1110100011100010000110101110001100001010000000110000100000000010111000111110101011100001111000001110101111100011111000111110010111100001111001011110001111101000111000100001101011100011111010100000000111100011111000011110010111100010000110101110001110011010,SRAM0_INIT_20=256'b1110001011100101000010101110001111100001111010101110101111100010111000011110010111100101111001011110001000011010111000111110101011100011111000111110010111100001111001011110001111101000111000100001101011100011111010101110001111100101111000011110010111100011,SRAM0_INIT_21=256'b01101011100010111010111110001111100101111000100001101011100011111000101110010111100000111000011110001111100101111001011110101111100011111000011110100100000001111010001110001011100001111010101110001011100010111010111110010111101010111001011110010111100101,SRAM0_INIT_22=256'b11100011111001011110101000111010111000011110000111
10010111100101111000100000101011100011111001010000101011100011111001011110000011100000111001011110000111100101111001011110101011101011111000111110010111100101000010100000000111100011111000011110010111100101,SRAM0_INIT_23=256'b1110000111100011111000110000101011100011111001011110101011100010100101111001011110010101100100001001010110000101100001111110001111100000111010101110101111100011111001011110010100111010111000111110000011100101111001010010101011100001111001010000101000010011,SRAM0_INIT_24=256'b1110001111100111111000110000000100000001000000010000000100000001000000011110100011100001111000111110101011100010100101111001010110010000100101011000010111100011111010101110101111100011111001011110010100111010111000111110000011100101001010101110000111100101,SRAM0_INIT_25=256'b111000101110011111100000111001011110001111100001111010011110100011100001111010101110001011100000111000101110000000001010111000111101001011000011111000110000101011100011111001110000101011100011111001111110001111100011111010011110000111100001000110
1011100010,SRAM0_INIT_26=256'b1110100011011010111000111110001011100101111000001110010111100010111001011110000111100101100010001110001111100010111000101001101010010010100101011001000110010101111000111110001011100010111010101110011111100010111001011110000111100101100010101110001111100010,SRAM0_INIT_27=256'b1110001111100001111001011110001111100011000000011110101011101000111000111110010111100101111010111110010111100011111000111110100111100001111001011110001100000000111000011110001011011010110101011101001011010101111000011110010111100101111001011110001111100010,SRAM0_INIT_28=256'b1110010111100011111000011110010111100001111000111110010111100011111000011110010111100001111000111110010111100011000000011110101011101000111000111110010111101011111000110000100011100011111010111110010111100101111010011110000111100101111000001110001111100101,SRAM0_INIT_29=256'b1110000111100101111000011110000111101001000000001110101011100101111001011110010111100011111000111110010111100011111000111110000111100010111010001110101111100010111001
011110001111101001111010011110000111100101111000111110001111100001111001011110000111100010,SRAM0_INIT_30=256'b1110000111100001111000011110000111101001000000001110101000000011111000011110001000000001111000111110010111100101111000111110001100000011111010001110010111100011111000111110000111101010111001011110101100001010111000111110000111100101111000111110101111100001,SRAM0_INIT_31=256'b1110101111101001111010101110000111100001111000111110000111100001111010001110101111100011111000111110000111101001111010001110000111100001111001011110101111100101111000110000101000000011000001010000001100000101111000111110010111100011111000011110001011101011,SRAM0_INIT_32=256'b1110000111100011111010111110001111100001111010100000001100010001111000110000101011100011111000100001101011100001000010101110000111101011111000111110000111101011111000111110000111100001111010111110001111100001111001011110001111100011111010111110001111100001,SRAM0_INIT_33=256'b11100011111010001110001100001010111000111110101111100001000110101110001111101011111000
11111000011110101111100101111000011110101111100011111000011110001111101011111000111110000111101011111000111110000111100000111001011110101111100011111000011110101111100011,SRAM0_INIT_34=256'b1110001011100010111000111110001111100011111001010000100011100011111010111110010111100001111001011110010111100101111000011110010111100001111001011110000111100001111001011110010111100101111000111110010111100011111000111110100100000000000000000000000011101000,SRAM0_INIT_35=256'b0101011100011111010111110101111101001000000000000001100100000000000011110100011100011111001011110010111100101111000111110010111100101111001011110001111100011111001011110001111100011000110101110001111100010111000100001010100000101111000111110010111100001,SRAM0_INIT_36=256'b1110001111100010111000101110010100000001000100011110001111101011111001011110000111100010111000100001101011100011111001011110001111100011111001011110010111101000111001011110001111100101111000110001101011100001111001011110010111100011111000111110100111101000,SRAM0_INIT_37=256'b111001011
1100101111001011110010111100101111001011110010111100101111001011110101111100011111000011110001011100101111010111110001111100001111000011110100100000001111010001110010111100011111001011110010111101011111000111110100100000001001000001110101000011010,SRAM0_INIT_38=256'b1110010111100101111001011110001111100101111001011110001111100101111000111110010111100101111000111110010111100011111001011110001111101011111001011110000111100010111000011110000111100010111010010000000111101000111001011110010111100001111001011110010111100101,SRAM0_INIT_39=256'b1110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101,SRAM0_INIT_40=256'b1110010111100101000110101110001111101011111000111110001011100010111010111110001111100010111000101110000111100101111001011110000111100010111010010000000100000000111010001110001011101011111000111110001011100
101111001011110010111100101111001011110010111100101,SRAM0_INIT_41=256'b1110000111100101111001011001101011100011111000011110000011100001111000011110000011100001111010010000000111101000111000100000101100000010000000101110000111100101111001010001101011100001111001011110010100011010111000011110010111100101000110101110000111100101,SRAM0_INIT_42=256'b1110010111100101111000111110010111100101111001011110010111100101111001011110000111100101111000111110010111100011111000011110000111101001111010001110000111100001111000010001101000010000000100011110000100010000000101111110001111100001111010101110001011100000,SRAM0_INIT_43=256'b1110001011100001111001011110101111100011111000011110000111100001111000011110000111100001111000101110100100000001111010001110010111100101111000011110101111100001111000111110000111101011111000111110000111100010111010111110001111100101111000101110010111100101,SRAM0_INIT_44=256'b11100011111000011110001011100001111000100011101000110010001101010011011111100001111000111110001011100000111000001110000111100
10111100101111001011110010111100001111001011110010111100001111001011110010111100101111001011110001111101011111000111110000111100010,SRAM0_INIT_45=256'b1110010111100101111001010001101000011000000100110001010100010101111000111110000111100101111010011110101011101000111000011110000111100001111001011110010111100101111001011110000111101001111010001110001011101011111000101110000111100101111001011110000111101011,SRAM0_INIT_46=256'b1110010111100101111001011110010111100101111001011110010111100101111000101110010111100101111000011110010111100101000110001110000111100101000110001110000111100101000110001110000111100101000110001110000111100101111001011110010111100101111001011110010111100101,SRAM0_INIT_47=256'b1110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010100000001000000010000000111101010111010001110000000011000111000110000101000001000000000001110001100001010000010000000000011100011111001011110010111100101,SRAM0_INIT_48=256'b111001011110101111100011111000011110101111100
0111110000111101001000000001110101011100010000100011110001100001010000000101110000111100101111001011110000011100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101,SRAM0_INIT_49=256'b1110010111100101111001011110010111100011111001011110010111100101111001011110010111100101111001010001101011100011111000101110010111100101111001011110010111100101111000111110011111100101111001111110101111100011111001011110000111100011111001011110101111100011,SRAM0_INIT_50=256'b1110010111100101111000111110010111101011000110100001000111100011111001011110101011100101111010110001101011100011111001011110010111100001111000011110100111101000111000011110010111100011000101010001010100010010000101010001010100010101000001010000010111100001,SRAM0_INIT_51=256'b1110000011101010111001011110010111100000111010100000101011100011000010101110001100111010000010101110001111101010100110101001000100001010111000111000101000001010111000111110011100101010111000011110001111100010111001011110100100000001111010001
110010111100101,SRAM0_INIT_52=256'b1110101000011010111000111110001000011010111000111110010111100111111000111110001111100101111001011110010111100101111010011110100011101010111000101110101011100000111001011110000011101010111001011110000111100101111000011110010111100001111000011110010111100101,SRAM0_INIT_53=256'b1110011111100101000010101110001111101011111000100001101011100011111001010000101011100011111001011110011111100101111000111110000111101001111010001110010100011010111000011110010110001010111000010010101011100001111010101001101011100001100110101110010111100001,SRAM0_INIT_54=256'b1110000011100101111001010000000100000001000001011110001011100001111010011110100000011010111000111110001011101000111001011110010111100010111001011110101111100101111000101110011111100101111001011110001111100011111001011110001011100101111010111110001111100010,SRAM0_INIT_55=256'b11100101111001011110010111100101111001011110010111100001111001011110010111100001111010011110101011101000111000001110000011100001111000001110010111100101111000001
11000011110000011100101111001011110001011100000111000011110000111100000111001011110010111100001,SRAM0_INIT_56=256'b1110010111100001111001011110000111100101000000000000010100010010111001011110001111100101000010100000010100000010000001011110010111100011111001011110010111100001111001011110000111100101111000011110010111100000111001011110010111100101111001011110010111100001,SRAM0_INIT_57=256'b01101000010010111000011110010111100101111001011110010111100011111001011110010111100101111001011110000111100101111001011110010100010011111000111110010100010011111000111110010100010011000101010001001100000011000001010000001111100011111001011110010111100001,SRAM0_INIT_58=256'b1110010111100001111001011110010111100101111000011110010111100101111001011110010111100101111001011110001111100101111000111110010111100011111001011110010111100011111001011110001111100101111001011110010111100011111001011110001111100101111000111110010111100011,SRAM0_INIT_59=256'b11100011111000101110000111100101111000101110011111100100111000011110010111100001111
01001111010001110000111100101111001011110000111101011111001011110000111100001111000011110001011100101111000111110010111100101111000111110010111100011111001011110010111100101,SRAM0_INIT_60=256'b1110000111100010111010111110001111100010111001011110001111100101111000101110010111100111111001011110010111100101111010111110000111100001111000011110001011100101111000111110010111100011111001111110010111100101111010111110001111100101111000011110001011101011,SRAM0_INIT_61=256'b010111100011111000101110001011100111111001011110010111100001111000011110100111101000000101010001001000000101111000111110010111100101111000101110010111101011111001011110000111100111111001011110010111101011111000111110000111100001111010111110001111100011,SRAM0_INIT_62=256'b1110010111100000111001011110011111100100111000011110010111100101111010111110001111100001111000011110001011100101111000111110011111100101111001011110010111100011111001111110010111100101101010101010001010100111101001011110000111100010111000111110001000001010,SRAM0_INIT_63=256'b1110000
111101001111010000001010100010010000001011110001111100101111001011110001011100101111010111110010111100001111001111110010111100101111010111110001111100010111000011110101111100011111000011110000111100010111000011110101111100011111000101110010111100010,SRAM4_INIT_0=256'b01101011100011111010101110100011100001111000010000100011100011111010101110001111101011111000010000101011100010000110101110001111100101000110000001010100010011111000101110010111100101000110110001000111100011111001011110010111100101111000101110010111100001,SRAM4_INIT_1=256'b1110000111100101111000110000100011100011111001011110000111101001111010101110100011100001111000001110010100011000111000111110010111100101111010111110000111100001111001011110000011100101000010001110001111100101111010001110010111100011111001011110001011100101,SRAM4_INIT_2=256'b1110001111100101001000110011000011100001111001011110000111100001111001011110010111100000111001011110000111100101111000011110000111101001111010001110010111101011111001011110001111100011111010011110100011100101
000010111110000111100101111001011110101111100001,SRAM4_INIT_3=256'b1110010111100001111001011110000111100001111001011110010111100101111000011110010111100001111001011110000111100001111001011110010111100101111000011110010111100101111001011110000111100101111001011110100011100101111000101110010100001010111001011110001111101011,SRAM4_INIT_4=256'b1110001111100101111000010001101011100011111001010000101011100001111001011110010111100101100010101110001111100010111001011110000100001000111000111110010110001011100000011000000111100011111001011110010111100001111001011110010111100101111001011110010111100001,SRAM4_INIT_5=256'b0101011100011111001010000101000001000000000011110001111100101000010101110001111100101111010111110000111101001000000011110101011101000111000011110000111101011111000111110000111100101111010000001101011100011111001010000101011100001111001011110010100011010,SRAM4_INIT_6=256'b011110100000011010111000111110010111101011111000011110010111100101111010011110101011101000111000010001100011100011111001011110010100011
0001110001111100101111010001110010111101011111000011110000111100001111001011110010111100101111001011110010111100011,SRAM4_INIT_7=256'b1110000011100001111000001110010111100101111000001110000111100000111001011110010111100010111000001110000111100001111000001110010111100101111000011110000011100101111001011110000111100101111001011110000111100101111001011110010111100101111000011110000111101001,SRAM4_INIT_8=256'b1110001111100101111001011110000111100101111001011110000111100101111000011110001011101001000000011110100011100010111010111110000111100010111000011110000111100101111000110001101000000011111000110001010100010010000101010001010111100011111010111110000011100001,SRAM4_INIT_9=256'b1110010111100101111000101110000011100001111000011110000011100101111001011110000111100000111001011110010111101011111000111110010111100010111001011110010100001010000001010000010100000001111001011110010111100101111001011110010111100101111000110000001100010011,SRAM4_INIT_10=256'b1110001111101001000000011110100011100010111010111110001011100001
111010111110001111100001111000011110101111100011111000101110001011100010111001011110010111100001111010111110000011100001111000101110000011100001111000001110010111100101111000001110000111100000,SRAM4_INIT_11=256'b1110010111100101111000011110001011100101111001011110000111100101111001011110010111100001111000011110000111100001111000101110100111101000111000011110010111100101111001011110010111100101111001011110010111100101111000111110010111101011111000111110000111101011,SRAM4_INIT_12=256'b1110001111101011111000111110010111100001111010111110000111100101111001011110010111101011111000111110010111100101111000011110101111101010000110100000001111100011000010101110001100001010111001011110010111100011111000011110101111100000111001011110001011101011,SRAM4_INIT_13=256'b1110010111101011111000011110000111100001111000011110010111100011111000011110101011101000111000101110000111100001111000011110000111100101111000111110101011100011111000011110000111100001111001011110001100001010111000111110010111100101000001010000001100000101,SRA
M4_INIT_14=256'b0100000001111010001110001011100101111001011110010111100101111010111110010100011010000101010001001100010101111000111110101111100001111000101110010111100101111000101110010111100101111000001110010111100101111001011110010110011010111000011110010111100101,SRAM4_INIT_15=256'b1110100011100001111010111110101011100101111000101110101100001010111000111110010111100101111000011110010111100001111001011110000111101011111001011110010111100101111010010000000100000001111010001110010111100101111000111110010111100101111010111110100100000001,SRAM4_INIT_16=256'b0111101010111010001110101111100101111010101110100011100011111010111110010100001010111000111110010111100101111001010001101011100011111000100001010100010111111000111110010111100000111001011110010111100011111001011110001111100011111010010000000111101010,SRAM4_INIT_17=256'b111001011110101011101011111000111110010100011010111000111110101111101011000001010001010111100011111001011110010111101011111001011110010111100101111001011110001100001010111000111110010100001010
1110010111100011111001011110010111101001000000010000000100000001,SRAM4_INIT_18=256'b0100000001000000010000000100000001111010101110100011101011111010000001101011100011111001011110010100001000111000111110010111100101111001011110001111101011111000111110010111100101000110101110001111100101111001010000100011100011111010111110010111101011,SRAM4_INIT_19=256'b01010100010010000101010001010100010101000001010000010111100001111001011110010111100101111001011110010111101011111000111110010111101011111000111110010111100101111000111110010111101011111000111110000111101011111000111110000111101001000000010000000100000001,SRAM4_INIT_20=256'b1110000111100101111001011110010111100101111000111110010100000001111010101110100011100101111000111110000111101011000110100001000111100011111001011110101011100101111000011110101100011010111000111110010111100101111010011110100011100001111001011110001100010101,SRAM4_INIT_21=256'b111000111110010111101010111000101110101111100011111010101110001111101011111000110001101011100011111001011101101011100011
1110000100001010000000111110001111100111001010101110000111100101111001011110000111100001111000111110010111100101111000011110000111101001,SRAM4_INIT_22=256'b1110001111100000000110101110011111100011000010101110000111100011111000011110000111100011111001011110010111100101111001011110100111101010111010001110010111100001111000011110010111100101111000101110010111100101111001111110001100001010111000011110001000001000,SRAM4_INIT_23=256'b1110000111100101111000001110100011101010111000101110001100000101111000110000101000000101111000110001101011100011111010100000001100010011111000111110000100011010111000111110101000011010111000111110101011100011000001011110001111100101000110101110001100001010,SRAM4_INIT_24=256'b1110000100001010111000110000001111100011110100111100001111100001111001011110000100001010111000111110101111100010111000011110000111100001111010011110010011100010111010111110001111100010111001011110001111100101111000111110010111100011111010011110101011101000,SRAM4_INIT_25=256'b1110001100111010000010101110001111101010
111010111110010111100101000110101110001100001010111000111000101000001010111000111110010111100101111001011110000111100001111010010000000011101000111000101110101111100001111001011110000111101010111000001110101111100001,SRAM4_INIT_26=256'b1110101111100101111001011110010111101010111010111110010011100001111001011110010100101010111000011110000011101000111000100000101000010001111001011110001111101011111000101110000011100010000010101110001111101011111000101110001011101010111001011110001100011010,SRAM4_INIT_27=256'b1110101111100101111001011110010111100101111001011110010111100101111001011110010111101011111001011110010111100101111001011110101111100101111001011110010111101011111001011110010111100101111010111110010111100101111001011110101111100101111001011110010111101010,SRAM4_INIT_28=256'b11101010111010111110010111100101111001011110010111100101111001011110101011101011111001011110010111101011111001011110010111100101111001011110010111101011111001011110010111100101111010111110010111100101111001011110010111101011111001011110
01011110010111100101,SRAM4_INIT_29=256'b1110010111101010111001011110001111101011000110101110001111100101111001011110010111100001111010010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001111010001110001011100011,SRAM4_INIT_30=256'b0100000001111010101001011111100011111000101000101010000000100000011110001111101001000000011110100011100010111010111110010111100001000110110001010100010001111000111110101111100010111001011110101111100101111000111110101111100101111001010001101011100011,SRAM4_INIT_31=256'b1110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000100000000100000001000000010000000100000001,SRAM4_INIT_32=256'b111000011110000100011010000100100001010000010100111000110000101011100011000010101110001100001010111000011110001111100010000110100001010000010100111000111110000011
1010001110010111100101111000011110101011100010111001011110010111100010111000011110101011100010,SRAM4_INIT_33=256'b1110011100011010111000110000101011100011111000101110000011100000111000011110101011100010111000101110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010100111010111000101110000111100001,SRAM4_INIT_34=256'b1110000111100001111001011110010111100001111000011110010111100101111000011110000111100101001110101110001011100001111000011110000111100001111010101110001011100100111000011110010011100001000010101110001111100101111000101110001111100011111010101110001011100111,SRAM4_INIT_35=256'b1110001100001010111000111110001011100010111000001110000011100001111010101110001011100010111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101,SRAM4_INIT_36=256'b1110000111100101111001011110000111100001111001011110010111100001111000011110010100
111010111000101110000111100001111000011110000111101010111000101110010011100001111001001110000100001010111000111110010111100010111000111110001111101010111001011110001000011010,SRAM4_INIT_37=256'b0101011100011111000101110001011100000111000001110000111101010111000101110001011100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001,SRAM4_INIT_38=256'b1110010111100001111000011110010111100101111000011110000111100101001110101110001011100001111000011110000111100001111010101110001011100100111000011110010011100001000010101110001111100101111000101110001111100011111010101110011111100101111000100001101011100011,SRAM4_INIT_39=256'b1110001011100010111000001110000011100001111010101110001011100010111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101,SRAM4_INIT_40=256'b11101
01011101011111010111110101111101011111010111110101111101011111010111110101111101011111001011110101111101001111010001110010111100101111000101110001011100101111001011110001011100001111001111110010111101010000110001110001100001010111000110000101011100011,SRAM4_INIT_41=256'b010000001010010010001010100110000000000011001010110110001101100000011010111100101101111011000110010000001110010001000000111010001110010011101000110010100100000001000000101001001100100011100110100110001101100001010000111010000100000011001010110010100000001,SRAM4_INIT_42=256'b0111010101101101011001010000000001110010011101010110111100101110011000110000110101110100011100000111010001100100011011110110010101001001010011000000000000111000001100000110110001010000001000000101001001000101010011000000000000111000001100000110110001010000,SRAM4_INIT_43=256'b0100000011011100101100101111000011110000011100000110000011001010010000000100000011101000000101001110100011001010110011100100000011010010000000001111001001001010010010101101001011001010110001100001101011
01111001000000111001000001101011011110010000001101001,SRAM4_INIT_44=256'b010000001101011011000110101010001100100001000000111010001100101011101000110000100001101011001000110100101100001011100110110001100001010001000000110010001100101001000000110101100000000001001010010000000100000010001000110010101010011011101000111001001110000,SRAM4_INIT_45=256'b0101100101110011011000110110010001101101010101010110010001101110001000000110110000001010001100000010000001101110001000000110110000001010001000000101000001110010011001010110111100001101011001000010010100100000011110010111000001101110000000000010010101101111,SRAM4_INIT_46=256'b01100000001110000001000000111001001101111011011110111001001100101010100000110001000001010011011100111100101100111011000010110111101110010,SRAM1_INIT_0=256'b0111111101000001010000010000000100111111001111111111111010100101000001010000011100100101010000010100000100111111111111101010000101000011011000010011111101000001010000010100000101000001010000000000000000000000000000000000000000000000000000000000
00000000000,SRAM1_INIT_1=256'b1001111100101101101000001010000010000100101000001111111101010100100000101010000010100000100111111111111110000001100100100000000001010010100111111001111110011111000000001000000010100000100111111001111100000010101000000000001111100000001111111010000010011111,SRAM1_INIT_2=256'b1010000010100000000000000101001010100000101000001000000111100000000100011000000011100000000100000010001000000001000000000010110111111111100010111010000010011111111111111000101110011111010111101011110100000000000000000001001100000000000000000001001110010000,SRAM1_INIT_3=256'b1101000111111101010100111100011011010001111111010101001111000110110100011111110101010011110001101101000110100000001011011111110110000000111000000001010011111111101000001011000010000000010000010101000111111111101000001010000001010010000000001010000001010011,SRAM1_INIT_4=256'b1000000110011111100111111111110111111111000000001010000001010011000000001010000001010100110100011101000010000011101000000000000010100000010100100010110111111101111111110
101000011000000110100011000000000000000010100100010110111111111111111010101001111000110,SRAM1_INIT_5=256'b01000000010000000010000000000000000000000001111111110110000110000010101001000000010100100111001111110011111101000001000000110000010100100011001111110100000100000011000001111000011000000000001001110000000100100011001111110100000100000011010000010011111,SRAM1_INIT_6=256'b010110111110000000001110000000000000000000000000000001110000000010000010000000010000000000000000000000001000001000000000000000000000000010000010000000000000000000000000000000001000001000000000000000000000000000000000000000000000000000000000000000000000010,SRAM1_INIT_7=256'b1010000010000000101000000101001110010000100000111000000010000011100100001100001110100000101000001000001010010000100100000101001011001100100100001001000010111101101000001000010011111111101000001000000010000000100000001010000010100000111111111010000010100000,SRAM1_INIT_8=256'b100100001000110010010000001011011010000010001101101111011000110111000001100101001001010010000100010
1000010010100100000001000010010000000100101001100001010011101101000000000000010001101100111010010000010001101100000101001000010010000101000000010110100101101,SRAM1_INIT_9=256'b1111111110100000001011011011110110100000101111011010000010000000000000000101001011011100111111111000001101010011000000000101010111011100000000001001000001010011100000111010000001100010000000000101001010000001100011001001000010010000100000001010000001011100,SRAM1_INIT_10=256'b0101110001100001100100111001001110011111001000011001111111111111101000001010000010100000101000000010110100000000000000001011110110000011101000001010000010000011101000001000001110011111101000001000001110011111111111110010110110111101100000001000000010100000,SRAM1_INIT_11=256'b1001001110000011100000101001001110000011101000000101000110011111100100111001001110011111100000111010000010100000100000111010000010100000000000001111111110111101100001001000000010010100100001001000000110010011100001000100001110010011100001001000001010010011,SRAM1_INIT_12=256'b10100000101000001111
11110101001010010011100100001010000010100000000000000101000110010011100100000000000001010001100100111001001110011111100100000000000001010011100100000000000001010011100100000000000000000000101000001000001110100000101000001000001110000010,SRAM1_INIT_13=256'b0100011011111111101000001100001110000101100000111001010101010101000000000101011000000000101000000001001110100000000000001010000010100000000100111010000001100010010100101111111110000010010100011101100000000000101000000101001010100000101000000010110100000000,SRAM1_INIT_14=256'b1111111101001000111111111010000011000011100001011000001110010101010101010000000001011000101000001111111110000110111111110000000011000011110110001000010110000011100101010000000001010101000000000101000011011000011001101010000000000000011001101100010011111111,SRAM1_INIT_15=256'b110011011010000010100000101000000110010001010100000000000101101110100000010100101010000010010011000000001111111110100000101000001000110111001101110011011010000000000000010100011001011010001101101000001010000001001101
0010110110111101100001101000011001010100,SRAM1_INIT_16=256'b011001000000000101011000000000010110111111111110100000111111111010000010100000111111111010000001010101011001111000001010000010010100100110000000000000111111111010000010100000000000000000010001010101000000000101010010100000010010101001110110001101,SRAM1_INIT_17=256'b1010000010100000101000001010000001001101001011011011110110001101100010111111111110100000101000001010000010100000010001111010000001000111000000001010000001000110100111011111111110001101101000000000000011000011101000001000100010000011100110000000000001011000,SRAM1_INIT_18=256'b010001001011010000000000100000110001100110111001010000010100000101000001111111110000011010100011101110010000010101000001010000010100000100001100101001100000000010100110000000001010011110101101000011000000000010100110000000001010011110101101001111110100000,SRAM1_INIT_19=256'b100011011000010000000000010100010000000010100000100011011000010001010001000000001010000010000101111111111010000010100000100101001010000010001101101
0000010001101100001000000000001010001000000001010000001010001101000001001010010000100000000000101000111111111,SRAM1_INIT_20=256'b1000001110010111000000000101011110100000111111111111111110001101101000001100110111001101100101001000010000000000010100011111111110100000101000001001010010100000100011011010000010001101100001000000000001010001000000001010000010010100101000001000110110100000,SRAM1_INIT_21=256'b01010000111111111010000010011111100001001111111101010011100000111000001010000000101000001010000010000111100111111111111110100000101000000010110100000000101111011000110110100000111111111000011010000101111111111101011000000000110000111101011010000111,SRAM1_INIT_22=256'b0101001110010101000000001111111101011001100000111101010011010100100010010000000001010011100101010000000001011010100101011000010000100101100101001000001111010100110101000000000000000000101000001001111110011111000000001010000001010011100000111101010011010100,SRAM1_INIT_23=256'b101000001010000010100000111111110101001110010101111111111000011011000010110
1010010000000100000101001011111000011110101000101001110000110000000000000000010100000100111111001111100000000010100111000011010010101100101011111111101010110100101011111111110100000,SRAM1_INIT_24=256'b0101001011010000101000000000000000000000000000000000000000000000000000001011110110100000101000001111111110000110110000101000000110000010100101111100001101010011000000000000000010100000100111111001111100000000010100111000011010010101111111110101011010010101,SRAM1_INIT_25=256'b0100001011010011100000111000000110100000101000000010110110111101101000001111111110000011101100100111110001011100000000000101010100000010101000000101001100000000010101001101000100000000010111001101000010100000101000000010110110100000101000001111111110000011,SRAM1_INIT_26=256'b1011110111111111010100001000000010000001100000101101110001000010100000011010000010010001101111010101001000000010010000100000000001000010100000011010000010010001010101000000010001000010000000001101001101000010100000011010000010010001000000000101010000000100,SRAM1_INIT_27=
256'b1010000010100000100000111010000010100000000000001111111110111101101000001000001110011111111111111000001110100000101000000010110110100000100000111010000000000000101000001000110111111111100011011000001010011101010100101001110110011111100011011010000001001101,SRAM1_INIT_28=256'b1001001110100000101000001000001111000010101000001001001110100000101000001000001110000010101000001001001110100000000000001111111110111101101000001001010011111111101000001011110101010000111111111001010010011111001011011010000010000011001000101010000010010011,SRAM1_INIT_29=256'b1010000010011111101000001010000000101101000000001111111110000011100111111000001010100000101000001000001110100000101000001010000010001101101111011111111110001101100111011010000000101101001011011010000010000011101000001010000010100000100000111000001000000010,SRAM1_INIT_30=256'b10100000101000001010000010100000001011011001100011111111101000000101001110000011101000000001000010010001100111111010000010100000000001001011110110000011101000001000010010100000111111111001010
11111111100000000000100111010000010010010101000001111111110100000,SRAM1_INIT_31=256'b1111111100101101111111111010000010100000101000001010000010100000101111011111111110100000101000001010000000101101101111011010000010100000100111001111111110001100101000000000000010100000100011001010000010001100010101001000110010100000100011000000110011111111,SRAM1_INIT_32=256'b1010000010000000111111111010000010100000111111111010000010100000010101010000000001010101100001010000000010010000000000000101011111111111101000001010000011111111101000001010000010100000111111111010000010100000100111111010000010100000111111111010000010100000,SRAM1_INIT_33=256'b1010000010111101101000001111111101010000111111111010000000000000000100001111111110100000101000001111111110011111101000001111111110100000101000001000000011111111101000001010000011111111101000001010000000000000100111111111111110100000101000001111111110100000,SRAM1_INIT_34=256'b100011001000001110100000101000001010000010011111101111010101000011111111100001001000001111010011110100111000010
0100000101101001110000010110100111000001010100000110100111101001110011111101000001000001110100000101000000010110100000000000000000000000010111101,SRAM1_INIT_35=256'b1111111101010000111111110000000000101101000000000000010000000000000000001011110110100000100000111001111110000011101000001000001110011111100000101010000010100000100000111010000010100000111111110101001110000010100000110000001010000100010100111000001010100000,SRAM1_INIT_36=256'b0101010010000101100001001000010110100000101000000101010000000000100101111010000010000000100001000000000000010011100101011010000010100000100111111001111110111101100000111010000010000011101000000000000001010110100100111000001110100000101000000010110110111101,SRAM1_INIT_37=256'b1101010111000100110101011100010011010101110001001101010111000100110101011111111110100000101000001000010010011111111111111010000010100000101000000010110100000000101111011000000010100000100000111001111111111111101000000010110100000000000000001111111111111111,SRAM1_INIT_38=256'b1101001110011111110011011010000
011001101110011011010000011001101101000001100110111001101101000001100110110100000110011011010000011111111100111111010000010001101101000001010000001001101001011010000000010111101110001001100010010100000110001001101010111000100,SRAM1_INIT_39=256'b1101010111001101110101001100110111010100110011011101010011001101110101001100110111010100110011011101010011001101110100111100110111010011110011011101001111001101110100111100110111010011110011011101001111001101110100111100110111010011110011011101001111001101,SRAM1_INIT_40=256'b1101010010011111000000000101010111111111101000001000010010001101111111111010000010000100100011011000001111010000110100001010000001001101001011010000000000000000101111011000110111111111101000001000110111001101110101011100110111010101110011011101010111001101,SRAM1_INIT_41=256'b10001100110100111101001100000000010111001010000001100011101000001010000010000000101000000010110100000000101111011000110111111111100011011000110101010010110100111101010000000000010100011101001111010100000000000101000111010011110
10100000000000101000111010011,SRAM1_INIT_42=256'b1100000011000000101000001100000011000000110000001100000011000000110000001010000011000000101000001100000010100000101000001010000000101101101111011010000010100000111000001111111110000011101000001011000010000010110100000001000110100000111111111000001110000010,SRAM1_INIT_43=256'b1000110110100000100101001111111110100000101000001010000010100000101000001010000010100000010011010010110100000000101111011100010011000100101000001111111110100000101000001010000011111111101000001010000010000100111111111010000010011111100000001100000011000000,SRAM1_INIT_44=256'b1010000010100000100011011010000001000101111111111000001011100001110101110101001010100000100000101000110101100011101000001001010010010100110011011100110110100000110011011100110110100000110011011100110111001101110011011010000011111111101000001010000010000100,SRAM1_INIT_45=256'b110100001100000111010000111111111011110110100000100111111001111101010011101000001101000000101101111111111011110110000010100001001010000011010000110
1000011010000110100001010000000101101101111011000110111111111100001011010000011001101110011011010000011111111,SRAM1_INIT_46=256'b1101000011000001110100001100000111010000100000011101000010000001000000111101000010000001100000111101000011010000101111010101001111010011101111010101010111010011101111010101011011010011101111010101011111010011100111111100000111010000110000011101000011000001,SRAM1_INIT_47=256'b1101000011000001110100001100000111010000110000011101000011000001110100001100000111010000110000011101000000000000000000000000000000000000101111011000000010111101010111000000000010111101100000000101110011111111101111011000000001011100110000011101000011000001,SRAM1_INIT_48=256'b1000010011111111101000001010000011111111101000001010000000101101000000001111111110000000101000000101001011111111100000000101001010011111100000011000001011010000110100001100000111010000110000011101000011000001110100001100000111010000110000011101000011000001,SRAM1_INIT_49=256'b1000010010000100100001001000010010100000100001001000010010000100100
001001000010010000100100001001111111101010101100001011000001010000010100000101000001010000010101000001001001110010100100010001111111110100000100101001010000010100000100001001111111110100000,SRAM1_INIT_50=256'b1000000010000000101000001000000011111111111111111010000001010011100100000000000010000101111111110000000001010000100101011001111110100000101000000010110110111101101000001000010010100000100001101000010010000011100101101000010010010110100001001000010001010110,SRAM1_INIT_51=256'b1000000000000000100000011101001010000000000000000000000001010010000000000101001000000000000000000101001000000000111111111010000000000000010100100000000000000000010100101101000000000000010100111010000001001100100100010010110100000000101111011001000010000100,SRAM1_INIT_52=256'b011111111010100011000000100000000010100101001110010010110101000001010000010010000100100001001001110010000001011011011110111111111100000111111111110000011110100101000000000000000100000011000010111010010100001011101001010000101101000001101001011010010,SRAM1_INIT_53
=256'b1001001110010100000000000101000011111111100000000000000001010011100100000000000001010011100100001001001110010100101000001010000000101101101111011000000011111111010100101000110011111111010100100000000001010010000000001111111101010010000000001001110001010011,SRAM1_INIT_54=256'b1000001011010011110100111010000010100000100100110101001010100000001011011011110111111111010101011000010110111101100001101000010010000011100101001111111110010011100000111001001110010100100001101010000010100000100001001000001110010100111111111010000010000000,SRAM1_INIT_55=256'b1001000010010001110001001001000010010001110001001010000010010000100100011010000000101101111111111011110110000010100011001010000010000011110100111101001110000100101000001000001011010011110100111000010010000010101000001010000010000010110100111101001110100000,SRAM1_INIT_56=256'b1100010010100000110001001010000010000001100000001001000010001100100100000001110010010000000000001000000110000000100100001001000101010011110001001100010010100000110001001010000011000100101000
001000000110000010100100011100010010010000100100011100010010100000,SRAM1_INIT_57=256'b010000010010100111100010011000100110001001100010010100000110001001001000010010001110001001010000010010000100100011100010010000000010111001001000110000000010111001001000110100000110001001010000010100000110001001110000001010011110001001100010010100000,SRAM1_INIT_58=256'b1100010010100000100100111001000111000100101000001001001110010001110001001101001110010001110001001110000011000100101000001100010010100000110001001100010010100000110001001010000011000100110001001100010011100000110001001010000011000100101000001100010010100000,SRAM1_INIT_59=256'b1010000010000001101000001001000010000111100100111001011010100000100100001010000000101101101111011010000011000100110001001010000011111111100100011010000010100000101000001000001011000100101000001100010011000100101000001100010010100000110001001001001110010001,SRAM1_INIT_60=256'b101000001000011111111111101000001000000010000000101000001000000010000010100100001001001110010100100101001000100011111
1111010000010100000101000001000011110001000101000001000100010100000100100111001010010010100111111111010000010010100101000001000010011111111,SRAM1_INIT_61=256'b1000011001010101100001011000011010010011100100001001000010100000101000000010110110111101100001001000001110000100010100111001010010000100100000111001010011111111100100111010000010010011100101001001010011111111101000001010000010100000111111111010000010100000,SRAM1_INIT_62=256'b1000000010000101100100001001001110011000101000001001010010001000111111111010000010100000101000001000011010001000101000001001001110010100100101001000001110100000100100111001010010010100111111111000001111000111111100010101001010000101101000000100000100000000,SRAM1_INIT_63=256'b1010000000101101101111011000010010000011100001000101001110010100100001001000001110010100111111111001001110100000100100111001010010010100111111111010000010000100101000001111111110100000101000001010000010000110101000001111111110100000100000001000000010000101,SRAM5_INIT_0=256'b01011100111111111011110110100000101000
001011110100010011000000001010000011111111101000000000000000010011000000000101110010010100101111011000010010100000000100111001001010010100111111111010000000010011100100111001000110000001100000111001000110100000,SRAM5_INIT_1=256'b1010000010000000101000001011110101010011100100001010000000101101000000001011110110100000100001011001001110111101010100101001001110010100111111111010000010100000100001001000001010010100101111010101001110010010101111011000010010100000100001001000001110010100,SRAM5_INIT_2=256'b1010000010000001101000000110001101010011100000011010000010100000110100001000000101100010100100011010000010010001101000001010000000101101101111011000010011111111100001001010000010100000001011011011110110000100000000000101001110010000100101001111111110100000,SRAM5_INIT_3=256'b11010100100000111101010010000011101000001101010011010100100001011000001111010100100000111101010010000011101000001101010011010100100001011000001111010100110101001000010110000011110101001101010010111101100001101000001110010110000000001001111101010
00011111111,SRAM5_INIT_4=256'b0101001110010110101000001111111101010110100101100000000001010001100101011001001010010110000000000101001001000010100101101010000010111101010100111001011011111111101000001010000001010011100101011000010110000011110101001101010010000101110101001000010110000011,SRAM5_INIT_5=256'b01010011100101001111111110111101101000000101001110010100000000000101001110010100111111111010000000101101000000001111111110111101101000001010000000000000101000001010000010010110101111011111111101010110100101100000000001010010100101011001011000000000,SRAM5_INIT_6=256'b010111101111111110101010010010100111111111010000010010011100111110010110100000000101111011010000010111101010100111001001110010100101111010101001110010100101111011000010011111111101000001010000010100000100000111000001110010011100101001000010010100000,SRAM5_INIT_7=256'b1000001110100000100000101101010011010100100000011010000010000011110101001101010010000001100000111010000010100000100000111101010011010100101000001000001111010100110100011000001111010000
110100001000001111010000110100001101000011010000101000001010000000101101,SRAM5_INIT_8=256'b0101000011001101110011011010000011001101110011011010000010011101101000000100110100101101000000001011110110001101000000001000011101000110101000001010000010001101101000000000000001011001010100001000001010000011100100101001111101010000111111111000001010100000,SRAM5_INIT_9=256'b1101010011010100100000011000001110100000101000001000001111010100110101001010000010000011110101001101010011111111101000001001111110001101110011011100110100000000110011011100110110100000110011011100110111001101110011011100110111001101101000001010000010100000,SRAM5_INIT_10=256'b1010000000101101000000001011110110001101111111111000010110100000111111111010000010100000101000001111111110100000100001011000010010001101110011011100110110100000111111111000001010100000100011011000001110100000100000101101010011010100100000011010000010000011,SRAM5_INIT_11=256'b1000110110001101101000001000000011010000110100001000001111010000110100001001110110100000101000001010000010
100000010011010010110110111101101000001000010010000100100001001000010010000100100001001000010010000100101000001000010011111111101000001010000011111111,SRAM5_INIT_12=256'b0101000011111111101000001001111110100000111111111010000010010011100101001000011011111111101000001000010010011111101000001111111100000000000000001010000001011010000000000101101000000000100111011001110101011010101000001111111110000100100111111000000011111111,SRAM5_INIT_13=256'b1001111111111111101000001010000010100000101000001000110110100000100000111111111110111101100011011010000010100000101000001010000010001101101000000000000010100000101000001010000010100000100011011010000000000000010110111000010010010100100000111010000010010100,SRAM5_INIT_14=256'b0101111011000110110000101100100111001010110000100111111111001010100000000100000111010000010010101010101100000000010100000100001001001001110000001100000101001000110000001100000101001000110000011100101011000000100000000010110011001000110010101,SRAM5_INIT_15=256'b10111101101000000000000011111111100101001
00001010000000000000000010100111001010010010100101000001001010010100000100101001010000011111111100100111001010010011111001011010000000000000000101111011000001110011111101000001000001110011111111111110010110100000000,SRAM5_INIT_16=256'b011111111101111011111111110011111111111111011110110100000111111111001111100000000010100111001001110010011100111111111111101010011100000111100001111010010010100001001000010000010100100011001111110100000100000111010000010100000001011010000000011111111,SRAM5_INIT_17=256'b1001111100000000111111111010000010010100000000000101000011111111111111111001111110011111010100111001001110010101111111111001001110010011100111111000001110100000000000000101001010010011000000001001111101010011100101011001111100101101000000000000000000000000,SRAM5_INIT_18=256'b0111111111011110111111111101111011111111101010011100100111000001110111101010100111001001110011111100001001010000011111111101000001001001110011111000000000101001110010100100111111011110101010000111111111001010011111111,SRAM5_INIT_19=256'b1000010
010000011100101011000010010010101100001001000010001010101100001001000010010000100100001001000010011111111101000001000010011111111101000001000010010000000101000001000000011111111101000001010000011111111101000001010000000101101000000000000000000000000,SRAM5_INIT_20=256'b1010000010000011100000111000001110000011101000001001000000000000111111111011110110010011101000001010000011111111111111111010000001010011100100000000000010000100101000001111111100000000010100001001010010011111001011011011110110100000100001001010000010000101,SRAM5_INIT_21=256'b0101001010011000111111111000011011111111101000000000000010100000111111111010000000000000010100011001100000000000010100111010000000000000101000000101000111010111000000000101011010010011100101001010000010100000101000001001001110010001101000001010000000101101,SRAM5_INIT_22=256'b01011100100000000000000011010000010100110000000001010010101000001010000010100000101000001001011010010001100100111001000100101101111111111011110110010011101000001010000010010100100000111000001010010011100
10100110001111010000000000000000110010010010110111101,SRAM5_INIT_23=256'b1010000010000110011000101011110111111111100000101010000010000100010101010000000010000100010101010000000001011100000000001010000010100000010111001010000000000000010100110000000000000000000111000000000010100000100001000101001110010100000000000101110000000000,SRAM5_INIT_24=256'b1010000000000000010100101010000001010000101000001010000001010100100111111010000000000000010100001111111110001101101000001010000010100000001011011001110110001101111111111010000010001101110011011010000011001101111000001100110111100000001011011111111110111101,SRAM5_INIT_25=256'b0101001100000000000000000101001100000000111111111001111110010000000000000101001100000000010100110000000000000000010100111101000110010011100100001010000010100000001011010000000010111101100011011111111110100000100111011010000011111111100001001111111110100000,SRAM5_INIT_26=256'b111111111001001010011111100101001111111111111111100101011010000010011111100101000000000001010101100000101001001010001101000
0000010100000100111010101000011111111100011011000011010000000000000000101000011111111100011011000000100000000100001011010000000000000,SRAM5_INIT_27=256'b1111111110011111100101001000110111010001100011011101000111010001110100011001010111111111100100111001111110011111100101001111111110010101100111111001010011111111100101011001111110010100111111111001010110011111100101001111111110010101100111111001000000000000,SRAM5_INIT_28=256'b1111111111111111100111111001010010001101110101101101011011010110000000001111111110011111100101001111111110011111100101001001001110010011100111111111111110010101100111111001010011111111100101011001111110010100100111111111111110010011100111111001010010010101,SRAM5_INIT_29=256'b1001010000000000100001001010000011111111000000000101001110010100100100111001000010100000001011010000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000101111011000110110100000,SRAM5_INIT_30=256'b0100111110101001001000010000000001000000010
1000000101001000101101000000001011110110001101111111111001010010100000111111111001110110100000010100001111111110001101100101001111111110000100101000001111111110011111100101000000000001010011,SRAM5_INIT_31=256'b1100001011010001100000101010000000000000100000011100001111010001100000111010000000000000100000011100001011010001100000101010000000000000100000011100001111010001100000111010000000000000100000011100000011010001100000000000000000000000000000000000000000000000,SRAM5_INIT_32=256'b1010000010100000111111110100010010000011100100010001010000000000010100100000000001010010000000001010000001010010000000011111111111000011110100010001001101100011101111011100001011010001101000000000000010000001110000111101000110000011101000000000000010000001,SRAM5_INIT_33=256'b1101011000000000010111000000000001011100000011001000011010000101101000001111111110000001100000111000001110010001100000111001000110000011100100011000001110010001100000111001000110000011100100011000001110010001100000111001000100000000010100101010000010100000,SRAM5
_INIT_34=256'b1000100110100000100100101000001110001001101000001001001010000011100010011010000010010010000000000101010110100000101000001010000010100000111111110100010010000011100001011001001010100000000000000001010010010001100000011100000111000011000000001000001011000101,SRAM5_INIT_35=256'b0101110000000000010111000000110001000001100010001000011010100000111111111000001010000011100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011,SRAM5_INIT_36=256'b1010000010010010100000111000100110100000100100101000001110001001101000001001001000000000010101011010000010100000101000001010000011111111010001001000001110000101100100101010000000000000000101001001000110000001110000011100001100000000010100010100000100000000,SRAM5_INIT_37=256'b01011100000011000100000110001000100001101010000011111111100000101000001110000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010
011010000010010010100000111000100110100000100100101000001110001001,SRAM5_INIT_38=256'b1000001110001001101000001001001010000011100010011010000010010010000000000101010110100000101000001010000010100000111111110100010010000011100001011001001010100000000000000001010010010001100000011100000111000011000000001100011001010001010000010000000001011100,SRAM5_INIT_39=256'b0110001000001100010001000011010100000111111111000001010000011100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010,SRAM5_INIT_40=256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100111111111111100101101101111011100001111010010100000111000001011000011110100101000001110100000110001100101000100000000101111010101110000000000010111000000000001011100,SRAM5_INIT_41=256'b01100010100111100100000001110100110001101110100011100000110010100101110011101000111001101101111011101000111001001
1001110111010001100001011011110110110001000110001110100101001000100101001001010100010101101100000000000111001001100111011001000110001000000000,SRAM5_INIT_42=256'b0110111001110110011101000110010001101111011100110100111001110100011000010000101001110010011101010110111100100101011010010111011000100000001110100000101000110000001000000110000101110100001100100100111100100000001110100000101000110000001000000110000101110100,SRAM5_INIT_43=256'b0110010000100000000000000011100000110000001100000000000001101100011001100110111001101111000011010110001101100100011000010111100001101100011100110110001000100000001000000110011001110110011001010000101001100010011011000110111100001010011000100111100001101100,SRAM5_INIT_44=256'b0110110101100011001000000000000000100101001000000110111001110010011001010101000001100100011001010110110101110010011101000110000100001101001000000110010101100011011100110110001100001010001000000010000000100000010010010110101100000000011010000110110001101100,SRAM5_INIT_45=256'b0110010001100101001001010110100100
0000000010010101110101011000110110000100001101001001010111001001101001011000110110000100001101011101000010000001100001011101000100001101100100001001010010111001010000011101000111001001110101000010100010000001110010,SRAM5_INIT_46=256'b0100010111000000001110001111100110010101001100011011110110111101100011001000000110110100001101011001010110111001101110011011010110111000100111,SRAM2_INIT_0=256'b1111000000000000111100000000000000010010000000101111111100000000001100000011000000110000001000000001000100000010111111110000100100000011000000110001001000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000,SRAM2_INIT_1=256'b01001000000111100000000000001000011010000001111111101000000001100000100000000110000001000101111111101000000010000000000000000000000001100100010001000010010000011000001000000010000000000101101001000001111000000000000111100000100111100000000000011010010,SRAM2_INIT_2=256'b011000000000000000000000000000000010000001000000001000000010000000000010000000000000
000000000010100000000110001001000010100000011111111101000001010000010110001111111110000000010110001111100000100000000000100000000000010110000000001000000000010000000110000,SRAM2_INIT_3=256'b011000010000000000000000011000000110000100000000000000000110000001100001000000000000000001100000011000001100000010000001000000000000000000000000000000111111111001000000011000000000000000100000000000011111111001100000010000000000000000000000011001000000000,SRAM2_INIT_4=256'b010000000000001000000011111111000000000000000000000000000000000000000001100000010100000100000000110000001100000000000000000000000000000100000010000000111111110000000000110000001100000100000000000000000000000100000011111111100000000000000000110000,SRAM2_INIT_5=256'b01111000000000000000000001111111111110000000000000000000000100000001000000011000000010000111100000010000000100000001000000001000000000000001100000011110000110000000000000000000000110000001000000001000011110000001000000010000000010000,SRAM2_INIT_6=256'b0100000000010000110000000000000000000000000
000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000001100000011000000000000000000000000000000000000000000000001,SRAM2_INIT_7=256'b1111000000110000001100000000000000100000001100000010000000100000001100000010000000100000001000000011000000110000001000000000000000010000001100001100000010000000000000000000000011111111000000000101000000110000001100000011000001000000111111110000000001010000,SRAM2_INIT_8=256'b010000011000000000100000100000011110000110100000100000011010000001100000010000000010000001100000000000000100000000000000000000000000000001000000011000000100000001100000000000100100000000100000011000000000000001100000011000000100000010000000100000000000000,SRAM2_INIT_9=256'b111111110000000001000000100000000000000010000000000000000001000000000000000000000010000011111111001100000000000000000000000000000101000000000000110000000000000000010000001100000100000000000000000000001100000011000000110000000010000000100000001
0000000000000,SRAM2_INIT_10=256'b0101111110000000011000000110000010100010001000011111110000111110000000001010000010000000100000000000110001101111000000000100000001100110010000000100000001000000010000000100000001101000000000000110000111111110100000010000000001000000010000000100000,SRAM2_INIT_11=256'b010000000100000001000000010000000100000001000000000000000100000000100000011000000110000001000000011001100100000001000000011010000100000001101111111110010000000000000000000000000110000000100000001000000110000001000000011111100110000001000000010000000100000,SRAM2_INIT_12=256'b1111000000000000111111110000000000110000001000001111000000000000000000000000000000100000000100000000000000000000001000000011000000110000000100000000000000000000001100000000000000000000001100000000001100110111111100000010000000110011001000000010000000100000,SRAM2_INIT_13=256'b01100000111111100000000001110000001000000010000000110000000000000000000000000000000000000110000000000000011100000000000001110000011100000000000001000000010000000000000011111
11100100000000000000001000000000000001000000100000010000000010100000100000100110111,SRAM2_INIT_14=256'b1111111110000000111111100000000001110000001000000010000000110000000000000000000000000000100000001111111101100000111111100000000000100000001000000010000000100000001100000000000000000000000000000000000000000000100000000110000000000000010000000110111111111111,SRAM2_INIT_15=256'b011000000110000101100001011000001000000000000000000000000000000101100000000000010110000101100000000000011111111001100000010000000010000000100000011000000110000000000000100000000000010011000000101000010000000110100000100111110000001000000000000000000000000,SRAM2_INIT_16=256'b01111111101000000111111100001000000000000111111110100001000000000001000000010000000100000000000000010000000000000111111100001000000000000000000000010000000000000000000000000000000010000101000001010000001110000,SRAM2_INIT_17=256'b010100000100000001100000011100001101000001001111100011111101000000000000111111110011000000100000000000001011000000110000001100000001000000000
0001011000001100000000100001111111001110000000000000000000000100000001000000010000000100000001100000000000000000000,SRAM2_INIT_18=256'b01000000000101000000000000011000000000100000110000010110000001000001111111100110000000000000001000000100000110000000011000000110000001000000000000000000000000000000000000000000000001100000010000000000000000000000000000000000000001100001001000110000000,SRAM2_INIT_19=256'b010100000000000000000000000000000001100000000000010100000000000000000000001000000010100001111111100110000001000000001000000000000001100000011000000000000101000000000000000000000000000000001000000000000000000000001000010100000000000000000000011111111,SRAM2_INIT_20=256'b010000000110000000000000000000001100000111111111111111100010000000000001000000000010000000100001010000000000000000000001111111100110000001000000001000000000000001100000011000000000000101000000000000000000000000000000010000000010000000000000011000000110000,SRAM2_INIT_21=256'b01000000011111101001000000001000100000000111111110000110000110000000100000
0100000000100000011000000000000011100011111110100001100010000000100111100110100100011111101000000000000111111110110000001010000111111100000000000000000001000000010000000100000,SRAM2_INIT_22=256'b0110000000000001111111100000000001101000010000000110000100100000000000000000000001100000000000000000000101000000101000000110101001100000101010001010000001100000000000000000000001000000001000100000001000000001001000000000000001101000010000000110000,SRAM2_INIT_23=256'b1010000010110000011000001111111100000000001100001111111101100000000100010001000010100000000000010010000000100000001000000000000000010000000000000000000000100000000100000000000000000000000001000011000000110000000100001111111100000000001100001111111101100000,SRAM2_INIT_24=256'b0100000001100000011010100110100001101000011010000110100001101111000111100000000100000001111111101100000101000011011000000010001001000001010000000000000000000000000000000100000000100000000000000000000000001000011000000110000111111110000000000110000,SRAM2_INIT_25=256'b0100000000100000110
000000000000000000000001100000100000010000000000000001111111100110000001000000010000011000000000000000000000001010000010100000000000000000000000000000100000000000000000000001100000000110000001000000100000011110000000000001111111100110000,SRAM2_INIT_26=256'b1000000011111111000000000000000000100000001000001100000000100000001000000010001000100000100000000000000000100000001000000000000000100000001000000010001000100000000000000100000001000000000000001100000000100000001000000010001000100000000000000000000001000000,SRAM2_INIT_27=256'b011001011110000001000000011001000100000001101111111110101000000000111110000000000110000111111010010000000110010001000000100000011110000000000000011001000000001111100001101000011111111001000000010000000100000000000000010000000110000001100000011000011010000,SRAM2_INIT_28=256'b010000000110010111100000000000000000000000100000010000000110010111100000000000000000000000100000010000000110010001101111111110101000000000111110000000011111111000000001000000000000000111111010000000001000000010000001
111000000000000000000000001000000100000,SRAM2_INIT_29=256'b01000000000000010000000011000001000000101001001111111100100000001000000001000000100011000111000000000000000000001100101111000011010000010000001111111000100000000100000000000001000000000000001111000000100000001101000010000011110000000000000000000000100000,SRAM2_INIT_30=256'b0110000001010000010000001100000001000000100101101111111100110000000000000011000011110000000000000000000000100000000100100011000000000000100000000100010000110010010010110100100011111111001101001111111100000000000010010101000000110100001000101111110000100000,SRAM2_INIT_31=256'b1111110101000001111111110011100000100000000100110011100011000000100000001111111100110000000100110010000001000000100000000000100000001000000000001111111100110000001100000000000000000000001100000011000001100000000000110101000011000010010101001100000011111111,SRAM2_INIT_32=256'b0101001111111110001000000000000111111110100000001000000000000000000000000000000010100000000000000000000000000000000000011111111000100000000
000011111111000100000000000001110000111111110001000000000000100000000100000001010000111111110000000001100000,SRAM2_INIT_33=256'b010000001000000001111111100000000111111010000000000000000000000001111111100010000000000001111110100010000000000001111111100010000000000000010110011111111000100000000000011111111000100000000000000100000001000001111111100010000000000001111111100010000,SRAM2_INIT_34=256'b1100000011001010000010100001100100110000001000001000000000000000111111110011000000110100001100000010000000100000001001000001000000100000000100000010110000101000001000000001000000110000010000100010000000110011001011000100000000010011111111001111111110000001,SRAM2_INIT_35=256'b1111111100000000111111110000000001000000101001000000000000000110001101111000000000000000001000000010000000100100001010110010010000100000000100000010001100011100001000000010000000110010111111110000000000100000001100000001000000000110000000001100000011000110,SRAM2_INIT_36=256'b010100000100000000110000001100000011000000000000000000010001000000000110000
00000000010100000000000001001001100001001101010001001011100000101000010000011001000000010000001100000001100100000000000000000011000000100000001000000001100100100001110000000,SRAM2_INIT_37=256'b011000000110000001100000011000000110000001100000011000000110000001100001111101100100000000100000000000001010000111110110010000001100000010000000100000000110111100000000011000000110000000000000011000011111011000000000100000000110111000001101111111111111111,SRAM2_INIT_38=256'b010000000110000001100000011000000110000001000000010000000100000001000000011000000100000001000000010000000100000001100000011000011111111001000000001000000000000010100000100000011010000010000000011011110000000011000000011000000110100001100000011000000110000,SRAM2_INIT_39=256'b011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000,SRAM2_INIT_40=256'b010000
00110000000000000000000011111011001000000001000000000000111110110010000000010000000000000101010000110000010100000100000011010000010000000011011100001000100000001101000011111110000100000000000000110000001100000011000000110000001100000011000000110000,SRAM2_INIT_41=256'b1100010011000000010100000000000000001000110010001100000001001000010010000100000000110000010000000011011110000000110100001111111100010000000000000000000000110000001000000000000000000000001000000001000000000000000000000010000000010000000000000000000000100000,SRAM2_INIT_42=256'b011000000100000001000000101000001010000010100000101000000100000000100000001010001010000010100000001000000010000011000000100000001000000100000000000100000001000001000001111111100101000001010000011100000100100001100000000000000110000111111110011000000100000,SRAM2_INIT_43=256'b0101000001000001111111100101011000100000000000001110000010100000110000001000000110100000100000000110111100000000000000000110000001101001111111100100000000100000000000011111011001000000001000000000000111110
110010000000010000000000000101000001010000,SRAM2_INIT_44=256'b010000000011000000000000001100000010000111111110010000000000000000000000000000000100000000100000010000000110000001100010011000001010000010100000011000000110100011000000011000000110100000000000000000000000000000000000000000011111111001100000010100000010000,SRAM2_INIT_45=256'b0101000001100000011000001111110101000000001011110001000000000000000000000011001000110000010000001111111101000000001001000001010000000000001000001100000001000000010100000011000001000000100000001101000011111110000100000000000000000000001100000011010011111111,SRAM2_INIT_46=256'b0100000001000000010000000100000001000000110000001100000000110000001100000011000000110000001101000011000011000000100000000000000000110000100000000000000001010000100000000000000001100000100000000000000001110000001100001100000011000000010000000100000001010000,SRAM2_INIT_47=256'b010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000110111001101010011010100000010
010000000000000110000000000000000000001001000000000000010000000011111111010000000000000100000000010000000100000001000000,SRAM2_INIT_48=256'b011111010000000000100000011111010000000000110000001000001000010001111111100000000111100000000101111111110000000000000000000110000001000000010010000100000110000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000,SRAM2_INIT_49=256'b011000000110000001100000010000000101100001100000011000000110000001100000011000000110000001100001111111100001011010100000111000001110000011100000111000001110000001100000010000000110000000000001111101000001110100000000111000001010000000000001111101000001011,SRAM2_INIT_50=256'b0100000000110000001100000110000011111111111111110000000000000000001100000000000000000000111111110000000000000000000000000101000001000000011000000100000010000001000000000011000000110000010000000011000000110000001100000011000000110000011000000100000000000000,SRAM2_INIT_51=256'b0100000000000000101000001010000001000000000000000000000000000000
00000000000000000000000000000000000000000000000111111110011000000000000000000000000000000000000000000000010000000000000000000000011000001000000110000000100000000110111100000000000000000000000,SRAM2_INIT_52=256'b011111111000010110001000000000000000000000010000011000000010100000001000001100000010000000011000000110000010000001000000011111111001100001111111100110000001000000010000000000000010100000101010001100000010100000110000001011100010110000101000001100000,SRAM2_INIT_53=256'b0110000000000000000000011111010000000000000000000000000001100000000000000000000001100000000000000110000010100000100000001000000100000000011000011111111000000000101000011111111000000000000000000000000000000001111111100000000000000000010000000000000,SRAM2_INIT_54=256'b0100010000100000010000000001100000011000000100000001000000110000010000001000000011111111000010110101000010000000011100000011000000110000001100001111110000010000000000000011000000110000011100000111110001100011001100000011000000110000111110100001111100000000,SRAM2_INIT_55=256'b0
10000000000000000000100000001000000111111100100000000100000001010000010100000100100001100000010000011001000110010001100010000100000110000000100000001001000001010000010100000100100001000001100000001001000,SRAM2_INIT_56=256'b01000000000000000110011000000110000000000000011000000110000000000000011000000000000000000000011000000000000000000000000000000010100000000000000000100000000000000100000000000000011000000000000000000010100000000000000000000000000000000000000000100,SRAM2_INIT_57=256'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000001100000000000000000000001100000000000000000000000000000000000000000000000000000000000000110000000000000000000100,SRAM2_INIT_58=256'b011000000110100001100000011000000110000001110000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000000000000000000000000000000000000000000110000001110000011100000111000001110000011000000110000000000000000000000,SRAM2_INIT_59
=256'b010000000010000000000000001000010010000011100010011000001100000001000000100000001000111100000000000000000000000001100000011010011111111000100000000000000101000001010000010000000110000001100000011000000110000001100000011000000110000001100000011000000110000,SRAM2_INIT_60=256'b01000000000000111110010001111100000000001000000010000000100000001000000010000000000001001100000010000000000000111111110011000000100000000100000000000001010000010100000011000000110000100000010011000000100000111110000010000000010000000000001010000011111001,SRAM2_INIT_61=256'b0101000000000000101000000111000001100001001100000010000001010000010000000100011110000111001100000011000001010000000000000011000000110000001100000011000011111100000100000000000000110001001100000010000011111101001010110001000000000000111111010011000000100000,SRAM2_INIT_62=256'b0100000001000000010000000000001001100001000000000100000000000001111111100110000001000000001000000000000100100001001000010000001001100000010000000100000001000000011000100110000001000001111111100
11000000000000000000000000000000100000001100000001000000000000,SRAM2_INIT_63=256'b0101000001000000100001110011000000110000100100000000000000110000001100000011000000110000111110110001000000000000001100010011000000100000111111000010101100010000000000001111110100110000001010000001000000000000001010001111100100011111000000000101000001010000,SRAM6_INIT_0=256'b0111111110100000000100000000000001000000000000000000000000011000011111111000000000000000000010000000000000000000011000000100000000011000000110000000100000011000000100000111111100000000000000000001100000011000000110000001100000011000001000000,SRAM6_INIT_1=256'b01000001010000010100001000000000000000001100000100000001000000000000100100000000010000000000000000000010000000000000000010000000110000111111110010000000000000001100000011000000100000100000000000000000110000100000000011000000110000001100000011000000110000,SRAM6_INIT_2=256'b01000000011000000110000001100000000000000110000001100010011001000110000001000000010000000110000001000010010000001010000010000000100000
0100000000101000011111111010100000101110001000011010000001000000001010000000000100000000000110000000000001111111100100000,SRAM6_INIT_3=256'b010000000110000001000000011110000111000001100000010000000110000001101000010000000110000001000000011110000111000001100000010000000110000001101000011000000100000001100000011010000110000001000001000000000110000001100000011000000000000011000010000000011111110,SRAM6_INIT_4=256'b0110000011000001111111100000000011000000000000000000000001000000001000000100000000000000000000000100000001000000110000010000000000000000011000011111101000100000000000000000000001100000011000000110100001100000010000000110000001100000011000000110100,SRAM6_INIT_5=256'b01100001111111101000000000000000000000000110000000000000000000000110000111111010100000001000000001101111111111101000000000100000000000000000011001000000001000000000000100000001111111100000000011000000000000000000000001100000010000000000000,SRAM6_INIT_6=256'b01101111000000011111111000000000100000011111111000000000100000000110000010000000000001
0010000000000000010000000000000000011000000110000100000000000000000110000100000000101000011111110001000000001000000000000010100000101000000110000001100000101000001010000,SRAM6_INIT_7=256'b010100000101000001001000010000000010000001110000011100000110100001100000010000000010000000110000011100000111000001101000011000000100000000110000001010000110000000100000110010000110000011000001001010000110000100100000111000010000000010000000101000001000011,SRAM6_INIT_8=256'b0100000000100000001010000010000110000001100010000000000010000001101000001000000001101111000001111010000000000000011010000100000000100000000000000110000001100000000000000000000000000000011000000110000001100000010000000000000111111000010000000010000,SRAM6_INIT_9=256'b011000000100000000100000001100000111000001110000011010000110000001000000001100000010100001100000001000011110111001000000001000000000000001000000010000000000000001100000010000000100100000000000010000000100000001000000101000000100000001000000101000001010000,SRAM6_INIT_10=256'b010000000011010110000
00011010000111110100001000000000000111110110010101100010000000000001111101100110000001000000001000000000000000000000011000000110100111110110010000000010000000000000010100000101000001001000010000000010000001110000011100000110100,SRAM6_INIT_11=256'b011000000100000000000001001000000110000001000001010010000110000101000001000000001110000011000000101000001000000110100000100111110000000000000000011000000110000001100000011000000110000001100000011000000110000001100000000000011110111000011000100000011110111,SRAM6_INIT_12=256'b011110110001000000001000100000000111101100001000000000000001100000000000011110111000011000000000001000001011000001111111100000000000000000011000000000000000000000000000000000000001100000010000000000000101100001111100100010000000000010001000011111001,SRAM6_INIT_13=256'b01010000111111110011000000100000000100000000000000110000001100001001010011111111010011111101000000110000001000000001000000000000001100000011000000000000001100000010000000010000000000000011000000110000000000000000000000110000001100000
01000000010000000110000,SRAM6_INIT_14=256'b011011100110101100011111101000000110000001100000011000000000000111111110100000000000000001000000010000000110000000011000000001000100000000100000000000000100000001000000010000000100000001000000010000001100000001100001001000000000000000000000011000000010000,SRAM6_INIT_15=256'b0100000000000000000000011111111101000000010111000000000100000000000000000010000000010000000000000011000001010000010000000110000011110110000000000011000001000000010000000011011100110111100000000010000000110000001000000000000000110000111101110100000000110101,SRAM6_INIT_16=256'b011011111110101010000001111100100000000111101100100000000000111111110010000000000000000000000000011000000110000001100001111111100000000001100000010000000100001000000000000000000000001001000000001000000110000001000000011001100101110010000000011011111111000,SRAM6_INIT_17=256'b01111011100011111000000000000000000000000111111111111100100000000000000000000000000110000001100001111100100100000000100000000000000100000001000000000000000
00000000100000000000000100000000000000001100000101000001000000001101010011010100110111,SRAM6_INIT_18=256'b011010000110101001101010011011100110111111111110100000011111001100000001111111100000000001100000010000010000000000000000011000000110000001000000010000011110111000111110000000000110000000000000000000000110000010000001000000000000000111101110000000011111001,SRAM6_INIT_19=256'b011000000110000001100000011000000110000010100000100000000000000011000000110000001100000011000000000000011110110000010100000000011110110000001110000000001100000011000000100000011110110000000000100000011110110000000000101000001000000001101110011011100110101,SRAM6_INIT_20=256'b1111000000100000001000000010000000100000001000000011000000110111111110110100000000010000000000000011000011111111111111110000000000000000001100000000000000000000001100001111111100000000000000000000000001000000010000001000000000000000001100000011000001000000,SRAM6_INIT_21=256'b01000001111111101100000111101100010000000000000100100001111011000100000000000000000000000000
00000000000000000000011110000000000010100000000000000010000000000000000000000110000001100000110000010010000010100001000000000110000010000000111000001000011,SRAM6_INIT_22=256'b010000000000000001100000000000000000000000000000010100000100100000010000000110000011100000110000001000000001100000100011111111100010000110010000000010000000000000011000000100000001000000010000000110000001000000010000000000000000000000101000010000011,SRAM6_INIT_23=256'b0100000001000001000011111111111001000000011000010010000000000000000000011000000000000000000000000000000000000000011000000110000000000000101000000000000000000000000000000000000000000000000000000110000101000000000000000110000000000000000000000000000,SRAM6_INIT_24=256'b010000000000000001000000010000000000000011100000100000000000000000000001111011000010000000000000101000001100000010000001111000011010000111111000010000000010000001100000011000000110000001100000011000000110000010000001111111101000111,SRAM6_INIT_25=256'b01111010100010001000000000000000000000000000000000000000000000
00000000000000000000011000001010000001100000110000001000000010000000000001110000000110100001111110100100000000100000000000011111111010000001111010100010000,SRAM6_INIT_26=256'b1111010100110000000100010000000011111111111101010011000000100000000100010000000000000000000000000011000000000000001000000000000001010000001000000000000011110111000100000000000000000000000000000000000011110111000100000000000000000000001100000011000000000000,SRAM6_INIT_27=256'b1111010100010000000000000001000000010000000000000000000000110000001000000001000011110101001000000011000000010000000000001111010100100000000100000000000011110101001000000001000000000000111101010010000000010000000000001111010100100000000100010000000000000000,SRAM6_INIT_28=256'b1111111111110101000100000000000000010000000100000011000000100000000000001111010100010000000000001111010100010000000000000010000000110000001100001111010100100000000100000000000011110101001000000001000000000000010100001111010100100000000100000000000000110000,SRAM6_INIT_29=256'b011000000000000001100
000011000011111111000000000000000000110000010000000011000001010000010000000011011000110111001101100011011100110110001101100000000000110110001101100011011100110110001101100011011000110110001101100011010100110101100000001101000000000000,SRAM6_INIT_30=256'b011000000110000000000011111000100000000001000000000000000100000001100000000000001000011001101111000000011010000111111110001000000000000111111110001000000000000000000001111010100010000000000001111111000110000001100001111010100010000000000000000000000000000,SRAM6_INIT_31=256'b1100000011000000001100000010000000000000000100001100000011000000001000000011000000000000000100001100000011000000001100000010000000000000000100001100000011000000001000000011000000000000000100000010000000100000001100000010111100101111001011110010111100101111,SRAM6_INIT_32=256'b010100000110000011111111010000000010000000100000000000000000000000000000000000000000000000000000010000010000000000100000111111111100000011000000000000001100000010000011001100000011000000100000000000000001000011000000110
0000000100000001100000000000000010000,SRAM6_INIT_33=256'b01001000000000000000000000000000000000110000000010000000110000001000101111111100010000001100000111000001110000011100000111000001110000011100000111000001110000011100000111000001110000011100000111000001110000011100000111000000000000001000000010000001000001,SRAM6_INIT_34=256'b01010010011100011100000111000001110100100111000001000000010000000101001001110001110000000000000101000001010000010000010110000010000000111111110100000001010000010111000001000001010100000000000000000000010000001000000001000000110000000000000010000000010010,SRAM6_INIT_35=256'b01100000000100000000100000011000000100010111111110010000000110000011100000111010010011100000100000001000000010100100111000111000001110000011101001001110000010000000100000001010010011100011100000111000001110100100111000001000000010000,SRAM6_INIT_36=256'b1001100001110000011100000111100010011000000100000001000000011000100110000111000000000000010100000101000001000001011000001000000011111111010000000101000001011000000100
000101100000000000000000000001000000100000000100000011000000000000000100000010000000000000,SRAM6_INIT_37=256'b0110000000010000000010000001100000010001011111111001000000011000001110000011110001001100000010000000100000001100010011000011100000111000001111000100110000001000000010000000110001001100001110000011100000111100010011000000100000001000000011000,SRAM6_INIT_38=256'b0111000001111100100101000001000000010000000111001001010001110000000000000101000001010000010000010110000010000000111111110100000001010000010101000001000001011100000000000000000000010000001000000001000000110000000000000001001000010000001000000000000000000000,SRAM6_INIT_39=256'b1100000000100000000100000011000000100010111111110010000000110000011100000111110010010100000100000001000000011100100101000111000001110000011111001001010000010000000100000001110010010100011100000111000001111100100101000001000000010000000111001001010001110000,SRAM6_INIT_40=256'b11111111111110111111110111110110111111001111110111110111111101101111010011110011111101100000000011110
11001000000100000110010000000100000001100000010000000010000000100000011000000100000001000100010000000000000100000110000000000000000000000000000000000000000,SRAM6_INIT_41=256'b010000001010010011001000111001100101110011101000111001100000000011001010010000001110011011100100110001101101111011011100110010101110100011011100110100101001100010100100100010101001100000000000000000001110101000011010110111101110101001000000110110100110100,SRAM6_INIT_42=256'b0110100100000000011000110110010101110000001000000000000001100101011100000110010001101111011100110110111000100000011100110010000001100100011100110000110100100101011001010111011001110101001000000101001001100100011100110000110100100101011001010111011001110101,SRAM6_INIT_43=256'b0110010101110101000010100011000000100000001001010000101001101001011011000110000101001110011001000110010100100000011011010111010100100000011001010010000000101100011001010010000001101001010100100111010001100101011000010110111001110100011001010111010100000000,SRAM6_INIT_44=256'b0111010101100101010100
000000101000100000001000000110010100100000011010110000000000100101011101000111001101110100011001010101000001100100001000000111011001100101011101000110000100001101001000000010000000100000001000000110001100001010011001110110000101100101,SRAM6_INIT_45=256'b0101001101110011100110010000001110100000010100010000001101111011011110100110101111000011110000110010101101111011011110100110101100100011100100111100101110000011011100000000000100101001011100110010001001001011100100110010101101111000011010111001101110010,SRAM6_INIT_46=256'b0111000000000000000010100110010000100000010000100111001101101111011100100100000101100101011100110110000101101001001000000010000001110101,SRAM3_INIT_0=256'b010000000000000000101110100011111001111101000011100000001000000000100000000000000000010000010011100111110110000000111111100111111001011000000000000000000000000000000000000000000100100000000110110010000100100001101000100010001010100011000001010,SRAM3_INIT_1=256'b01000000011110000010000000000110000110000000011111100000000010000010000101000000
00000101000001111101000000100000001000000001000000011010111000101110010111100111001010000000000000001010111000100110000010000000000010001000000000001000000000000001101101100,SRAM3_INIT_2=256'b0100000000000100010000000000000000000000010000000100000001000000100000000100000000000000100000001100000010000000100001000011111011000000000001000111010000111111000000000011011100000001000000111100111001000000000000000100101010000000000010000000000000,SRAM3_INIT_3=256'b0101110000000000000000000100000001011100000000000000000001000000010111000000000000000000010000000100000000011100000001000000000001000000000000001011111001101000101010001100000011000000100000001011111000100000111000001000000001000000110000000100000000,SRAM3_INIT_4=256'b01111000100001000111000011110101000000000000000000000010000000110000011000000101000000010000000100000001000000000000101000000001000000000111000000010000111110110000010000000001000000010000001000000100000000000001000011101110011100000000000000000001,SRAM3_INIT_5=256'b010000000000000000000000000
000000000011110001111100100001110000000000000000000100000000000000100000001000000000011100000000000000001000000000100000000000010000000000000000111111111000000011111111100000010000000000110000000001110000000000000000001110100,SRAM3_INIT_6=256'b011100000000000000000000000000000000000000000000000000000000000000001010000010000000000110100000000000100000100000001010000000000000000000000100000010000000000000000000000000100000001000001010111000000100000000110000000000000000000000000000010000000000000,SRAM3_INIT_7=256'b0111000000000000000000000001000001000100000010000000000000001000000000000000100000001000000000000001100000000000011000000000000000011000000000000110000111000000001000000110010111001000001010000100000000000000001000000000000000000110000000001000000000000,SRAM3_INIT_8=256'b010001000000000001000001100000000111000001100000100000000110000000010000000000000110000000000000000100000100010000000000000000000001000000000000000000000010000000000001011100001100000010100000001000000100000000011000000000000110000000
0000001011100001110,SRAM3_INIT_9=256'b0110001100001100000010000011000000000000001100000000001100000100000000100000000100000001111101010000000110000000000000100000000100000001000001010000110000000100000000100000000000000011000100010000001100000000000000100000110000000100000001000000000000000010,SRAM3_INIT_10=256'b01011111010000001000000000001000100100100000100100011110110111110100000000100000001000000000011100000011010011000000000100000001000000001010010000000001000110010000000000000011100000100110000000000100100111101100000100000001000000000000000010000000000,SRAM3_INIT_11=256'b010000000000000000010000000000000100000000000000001000110100000001000000000000111100000011000000010100100000000011000001001100000001011000000001100000111000000000000000001100000000000001000000001100000100000000001111101000000100000000000000000100000000,SRAM3_INIT_12=256'b01110000000011111100100000011000001000000010000001110000000000000000100000010000000000000000000001001000000100000000000000000001111000000000000001001000000000000010000
00001000000000000000001101111001100000000011100000100000000101001000000000010000001010,SRAM3_INIT_13=256'b0111110010000001110000000000000000000000010000000000000000000010000000000000001101000001000000000100100000000000000010000000110000000000100000000100000100000001001111101100000001000000000000001000001010000000000000000000000001000000001111000001100000,SRAM3_INIT_14=256'b1111010000000001110100110000011100000000000000000000000100000000000000000000100000000000000001001111000100000001110111110000000000000000000001100000000000000001000000000000010100000000000010100000000000000110000010000000000000000000000001001100010011110100,SRAM3_INIT_15=256'b01011100000000000000000000000100000000000000000000001100000000000000000000101000000001000000000100001110101101000010010000011000001000000010010000100000110000000001110000000001000000010000000000001000000000000111001111000011110000000000000000010000000000,SRAM3_INIT_16=256'b01110000000100001000000000000000101100000000011101000000000000011011100000101000001001110110100100
10000010000000000010011000000001010000010010000010010010101010000110000010100000100000001000000111100010000000100110000000000000111001110100100100000010111,SRAM3_INIT_17=256'b010000000010000000000011100111100001111000000011100000000000110100100001001000001100000100000000000000000010010110100000001000000110000000100000001000001001000011000000100001011010000001100000000001011010000000000000001000000000000010100000000,SRAM3_INIT_18=256'b1001101100001001111111110011000000000001000000000000110000001010000000001111100100000010001100000000000000000001000000100000000000000001000000100010110101001101001001010101110100000000000000010000000101010100001001010110001100000000000000001010010000000101,SRAM3_INIT_19=256'b0110000000100000001110101100000000100011000010000110000000100011110000010111100001010000000000110111100000001000010100000000000000111000010000110000100001100000001000000101101100100001011110000100100000000000001110000000000000100000001010111001111110111,SRAM3_INIT_20=256'b0100000000000001010000000000000010110
110000000011000010100000001110001010100010100000000000000010000010011011000111110000100000000000010100000000000000111000010000110000100001100000001000000100001110101000010000001000000000000000001110000100001000001,SRAM3_INIT_21=256'b0101001100000000110011100000001101101100000000011111101000000001000010000000010000000011000000110000000000000000100100001111001000000001000000001111100010010111111100000001110000000101100110000000000100000001000010110000000000000001000000000000000000000000,SRAM3_INIT_22=256'b010100001101101110110100000011000000100011000100110000000000010010001000001000000001000000100100000001000001000000010110011001001000000000010100101111001011100100100011011101010100100100010001000100000100010000100000101000000000100001001100010010,SRAM3_INIT_23=256'b011000000001000000001101100100000000000101001110011100000001100000110000000100000100100000110000000000000000000000010010000000000001000010001011100101100010101101001011110000000100000000010000001100001100000100001110111000000011000101001111000100000
000,SRAM3_INIT_24=256'b011000000000001010011110000111000101010001010011110011001001111100000001000000000011110101100000001100000110000010010000011000000000000000000100000000001011001110001110011010000000100110000000100000000010000001100001100110100110000001100010100,SRAM3_INIT_25=256'b011000000000000000000000000000000000000000000000001000000110000000000101110111100000001000011000000000000000100000001000000000000000001000000001111111100001001000000000000001100001100000000000000001100000000000000010011000000001110000000111111101100000001,SRAM3_INIT_26=256'b01000011011101000001110000000100000000000011000000000001010111000000000000001000000000000100000000010111111111011000010000011100110111000000000000001000000000000001011111111101000001000100000000000000110000000000000000001000000000000001010000100111111111,SRAM3_INIT_27=256'b011110000111000101000000011110000000001101000110110000000100001111101000000000000110011000111001010000000111100000000000010000000111000101100000011111111001100001110000010001111100100000100
0000000100000100000000110000010000011100000001000000000000001000,SRAM3_INIT_28=256'b010100000001111000011100010100000010001000000010010100000001111000011100010100000010001000000010010100000001111011010001100000100010000011111010000000011110001000000000001000000000000111111100000000000100100000100000000111000101000000100010000000100101000,SRAM3_INIT_29=256'b01100111100000000010000000000111000001000001011001000000000000001000000110000000101000000010000100000000000000000100000111000010000000010001000101100001100000010000000000000001000000011110000111000001000000101100001000000001110001010001000000000000001,SRAM3_INIT_30=256'b01100000010000000010000000001110000100000001111100000000000000000100000000100001110000000100011110000011000000000100000000000000010001110000000000000000010001111100000010011111010000000001001011100000010000000100000001000000000000000101100000100000100,SRAM3_INIT_31=256'b011110011110000110111000010001100001100000000010000001000000001000010001110001100000000000000100000000100001000011100000010
000000000000001110001110000100101100000000100000001100000000001011000000010000110100000000010011000000000010000001010001111111101110,SRAM3_INIT_32=256'b010000000010110100110000000000000100111010100000000000000101000000010010010100100000000000010000011000000111000000010000100011100001000000010000010011100100000000010000010000000000111010000000000000000100111010000000000100000000011010010000000100000000,SRAM3_INIT_33=256'b0111110000000000001111011000000000010011000000011000000101000001001011101000000001000001000001111000111100000001101100011000000000000001000000001011000100000000000000010011001101000010010000010000000010011011001100110000001001000001001101010100000000,SRAM3_INIT_34=256'b01000000000011000011100000001100000000011100000001000000000000101001010100010000000010000000010000000001000000000000010000010000000001000001010000000100000010000000110000001010110000000000100000110000000101000000010001000010001000111111111111111111110000,SRAM3_INIT_35=256'b11111100000000001100010100100110000010000010001100000010
00000100001111010001000000000001000000000001010000000000000111100000010000100000000010000000010100000001000010000000110000000010111101000000100000001000000000010000010000111000000001110000000000001100,SRAM3_INIT_36=256'b0100000001000000000010000000000001001000010000000011101011001000000000000000000010000000000110000100000000010000000000000111000000011010011000100110011111000000010000000110000000100000000100000010000000100000001000000100000000000000000101111100000001000,SRAM3_INIT_37=256'b010000001001000000110000100000000010000001110000000100000110000000001100110000000110000001010000011001001100110100010000011000000010000000000111000001101100000010000100000000000000000000000000110011111100010101000000100001101100000000001110010111101111,SRAM3_INIT_38=256'b010110100000110010000001000011000000101110000010000010110000001100001010100010100000010000001001100000001000100100000000011011100111100000000010000000100000000010000000000110100001100000011110101110000000011010000110000100110000010110000010100001010,SRAM3_INI
T_39=256'b0101001000001010010100000000100001001110000001100100110000000100010010100000001001001000000000000100011000010010010001000001000001000010000011100100000000001100001111100000101000111100000010000011101000000110001110000000010000110110000000100011010,SRAM3_INIT_40=256'b01100001001100000100100000000101100111000001000000111000000100011010110000011000001000000010000000010100000111000001100000000000010100001100000011110100000110001100000011010010110000001010100000010000101101000000110010110000000010001010110000000100101010,SRAM3_INIT_41=256'b010100000001000000000000010100000001000011000000010000100100000001000000000100000000001100000011110100110000000101001001011000000100000010000000001100001001000110110000010100000010000010000001101000001001000000100000011100011001000011010000001000000110,SRAM3_INIT_42=256'b010010000100001000000000001110000011000000101000001000000001100000010001000100000000100000000000000000100010100000001000000000111000000110000001000000000001000000010111110110010001000000010001000100000
0011100000110000000110100001111101010000001000001100,SRAM3_INIT_43=256'b0111000000010000110000010111100000010000001000000110100000011000000100000000100000000011001001111000001000011011100000000101100001010001000001100010100000101000101000000010000011001000001000000011000010000000111010000010000110100000011000000101100001010,SRAM3_INIT_44=256'b0100001001000100000000100010100111110100000000100000001000000100000001100001000001010010000000000000101000000110001110000011000001010010010100001000101001001110010011001000110001001010010010000100011001000100000000011001010000000010010001000010000,SRAM3_INIT_45=256'b01000100010100000100001110101011110000010100101101100011011000000001000010001100000000111100001011111000110000000011000000010100000001000001110000011000000101000001000000000000110000111100000110010000010011000011100000110100100101001001000010000010010010,SRAM3_INIT_46=256'b011100001000100001101000100000000110000100000000010010001110000001111000000000001100000001100000000110000001011110000000011000000100111110
0000000010000001000111100000000010100000111111100000000011000000110101011000001011100010011000101100001001000010101,SRAM3_INIT_47=256'b011000001011000001010000101000000100000010010000001100000111000000100000011100000001000001100000000000111101010111010011100011101111111100000000001111110000000100010110001111110000000000110000011011000001111100000000001100000001000100110000111100010010,SRAM3_INIT_48=256'b0100110010000100010101000000000010000111010111000000000011110000000001101001110000001110000011100000001011111010000011100000001100011000000011000000110000001101000011000000010100001011000001000000101000000011000010010000001000001000000000010000011100000000,SRAM3_INIT_49=256'b011010000110000001011000010000000000001000111000001010000011000000001000001000000001100000010001111000000000001000001000001000000001100000010000000010000000000000000000000010100000000000001010111101101111111000000000000010100000000000000001000000100000001,SRAM3_INIT_50=256'b010110000001010000000001010001001011101111111011000000110000000001
0100000000010000000000110000100000001000000000000000000100010000000001000000000111000011110000000001000101000000000000010100000100100000000001010010000101010001010100010010000101010000000011,SRAM3_INIT_51=256'b01100001011010000000000001000000011000100100000111100011100000001100000100000010011000101000000010100010110111101010000110000011101000000010000010000001101000000110000001100100101000001000001010000000001001011000111000001001000011100000100100000000000,SRAM3_INIT_52=256'b0110011111000000000010000010000000011000000000000000000000001000000010000000000000000001011000011010001001100011100000111000011010111000000011101100100000010000000010000001100000000010011000000011000000100000001100000010100000110000001010000001100000010,SRAM3_INIT_53=256'b010100000000000101000000000011001011000101000001100000000000000100000001101100000000000000000000010100000000000000000000000011111000011100000010110011101110000000110001000011110001000000110000000100000100000000011111011000000100000000100000100000000100,SRAM3_INIT_54=256
'b010000010101000101000010000100000001010001000000000000000001000100001111100011011011000000010000010011111000000010000000100000000001000010001110110000001100001000000000010100000000000011000000000100000101000100000000000100010000100011110111110100010100,SRAM3_INIT_55=256'b010010001001100000000010010100001001100000000000010000000101000010011000000000000111000001111100001000000000001001000100000001000000010000100110001001000101100000011000000110000010001000100000000011000100100001000100000001000001100000101110001011000000100,SRAM3_INIT_56=256'b0100100101100000010000010110000101000000011000100100000000001001100000000000100111000000001010010010000000001001100000100110000000000000001110000011000100101000001010010010100000100001001010010000000000101001000000000001100100100010011000000001000100000,SRAM3_INIT_57=256'b0101010000101000000000000010011000100100001000100010000000000000000111100111100010011000000111000100000001111000100110000001101000001000000000000011000000000010000000000011100000100000000110001010000000
10010000011000101111100000000000010110000101000101100,SRAM3_INIT_58=256'b010001000100011010011000100110000100001001000110100110001001100001000000100111101001100000111110011100100011110000111110001110101100001000111000001101100001010000110100000100000011001000110000001011101001011000101100000010100010101000001000001010000000010,SRAM3_INIT_59=256'b010000010000000001100100110000100000000000100011100000000000000001000000000011110000001110000000010100010001000100000010000001100110010011000000010000100010000000100010100000100111000001100010011000100101000000110010010000000001001000110100110001001100,SRAM3_INIT_60=256'b011000101110101101000111110100010100000011000100101000001000000000010000010000000010000000000000010000000100011000100000010100000101000001000100001000010000000000000000000000000001000000100000000000000100111111010000011001001100000010100011110000000010,SRAM3_INIT_61=256'b010100000100000000000100000000000000100000000100000000011110000111100000000010000000001000001001111111100000100000010000000000100001
00000001101000011000000100100000010000000000000010000000101000000100000101000001001101010110000011000111100,SRAM3_INIT_62=256'b0100000000010000001000000001000111000000001000000010000000100000111000000000100000101000001000100001000010000000000000000001000000000000001000000000000000001000000100000000000000100111110100000000100000011000000010000001100110101001101100000000100001100,SRAM3_INIT_63=256'b0111000111100000000010000000001000001001111111100000100000010000000000100001000110001010000110000000111000000100000000000000100101111010000001000111100000001110110001100000110001000100000100000101110000010100110110101111101000101000000110000110110,SRAM7_INIT_0=256'b010100000010100101110011100000000001000001000011100000000001000010110000001001011110000001000000001100000010000010110000000100010100001110000001110000000001000001000011100001001100100001110000000100010000001110000100110000001100000000010000110000000001,SRAM7_INIT_1=256'b010100010100000000000011100000000000000101000000000000111000100101110011100000000100000
000000010110000111000000101110010100001001100100001100000000100000100001100000000001100110000001110000000000001001000001110000001010000000011001000000000000100100000,SRAM7_INIT_2=256'b01001000000000000000001000000010001011000000001100100011000011000100010000000011000110000000001000011100000000010000000001110000001110000000100001101000000011000000000100000101001110000011100000011100010100100000010100001000010110000111001100000101,SRAM7_INIT_3=256'b0101000000010000010110000001000000011000010010000100000110000000000100000011000000010000001110000001000000011000001010000010000101000000000100000001100000010001001000000001000000001000000000111000000000100000000010000010000000011001101000000000001110101,SRAM7_INIT_4=256'b0100010100000000111111001100000000010100000000111000000010001001000010010001001100000001000000000100000010000101000000001101110000000000000000000011010110000001010000010000010100001011000011110000000010000011110000111000111000000011010011010000000010,SRAM7_INIT_5=256'b01011000000000001100001111010001
11000000001000000001100010100000001000000000000011100111110010000000000111000010010000100110001110000000001100000010000100111010101000000010101001100011100001111010100000000010100000000001100000011001010000100010000000011,SRAM7_INIT_6=256'b0100100000010000111110100000000001010000110101100000010000000000000110000001000011011101001110000000010000111000000000000000100001011000001110000000001100010100001110000001100011101011000001010000010100000100000101000001000000000100010110000001010000000000,SRAM7_INIT_7=256'b010001000000010000000010001001100010010001000110000001100000010000100010001000000010001001000010010001100000011000000100001011100010110000000010000000100010101000101000000011000000101000001000000100100000011000000100000000100000000000000010000000011110111,SRAM7_INIT_8=256'b0100001001010010010000100010001000110010001000100001011100000000000001100100001100000101000011110000000011000101110100001000000011000000010000000101000000000100010100000110010001010000000000000000000000010000000000111000000000000011000
00000011000000110,SRAM7_INIT_9=256'b01000100010000000100010010000100100011000000110000001000010111000101100000000100000001000101010001010001010000000011101010110000101110001011010010110000000101001011010010110000100011001010110010101000101001001010000010011100100110000000000000110000011010,SRAM7_INIT_10=256'b010010000010000011001100011000001100100010111110010001000001101010101000000001000000100000011011111101000010001000101000001000000001110001010010010100000100000111001110000010100000101001000100010001000000010000000010001001100010010001000110000001100000010,SRAM7_INIT_11=256'b0100000001100000010010000101000001011000010100000101000001001000010000011100000000011000000100000000100000000000101001111000000010000000001000001110000100000000110000001010000010000000011000000100000000100000000000000000000111111000000100000000001000010,SRAM7_INIT_12=256'b0111011010000011100001000000010011101010100001001001000000000000000100000000011010000000100000000001011000000000011001100000101110100110000000101000000010010101000000
01100000101000010000000110000000010000000001001111000000001011010000000101010011011,SRAM7_INIT_13=256'b0111100001010101000010010000011100001000000001010000000000000100000000100101110111110000000101000000101100000111000010000000010100111000000001010000010100000000000001110000100000000101001110000000010000000110000000000000010000000000000111000000000100000000,SRAM7_INIT_14=256'b0101010001110100111100000001010000000100000001000000010000000100100001010000010000000101000110000000000100000000000000100000001100000110000011000000000000010100000000010001010000010000000001100001000000001000000001000000110000010111000000110000110000000000,SRAM7_INIT_15=256'b0111000000000110110101101111010100000100000000101101101000000011000000000000100000000000000001010000010000000000000000000000000010110011000100000000000001001100011100000111000001110100000010000000000000001000000000000000000000010000010110010000100001111010,SRAM7_INIT_16=256'b011001001110100000001000100010100001010000010000000010000000001010001111001001000000010000000
0000001110000000000001101001111011000100000000000010000000010000011000000000000010010000011000000000101100000000000000011000000010100010010000010000101010010101011,SRAM7_INIT_17=256'b0111110000000001000101001111101000000000000000110000000010110001011011111001110010011100000000000001110000000000011101010001000000100000101101000001100000000000000101000000000000011000000101111100110000000000000000001101010000111000100100011000001001010100,SRAM7_INIT_18=256'b1101111110111100101000010111010001010100101001100011100001010111001110001111101100000000010100000001110000111000000000000000000001000100000000000000000100000101111110100000000001000100000011100000000000000000011010000011100000000000010001000000000001100110,SRAM7_INIT_19=256'b01100000000001000110000010000000100000000110000010000000000110000101000001000000001100000010000000000001101011000000010000010001101110000000100010010000001000000000000000010000111001000011000000000000111100001010000000000001110000010010000111000011010101,SRAM7_INIT_20=256'b011100000110000
0010000001010000010000000000000000010001011100101101000001000000100100000101110000000011001111111110110000001100000000000111000000010100000000000000001101011100000011000000000000000001000000000100000111000000000100000111000000000000011100,SRAM7_INIT_21=256'b01100111010010000000100110000000000000000000100000001001101000000000100000011000011010000000000001000000000000000000100001011000000010000101000000110000100010000001101010000010011000000010100000101000000000000010001011000000000010000000011111000,SRAM7_INIT_22=256'b1111000100000010000011000000001000000000001000000000011100000001000000110000001100000000010010000100110000000100010110001111000011100101111110000101000000000111000001000100110001010000000000010101000001001100000000110000101000000101000001010000000111111000,SRAM7_INIT_23=256'b010000101000000000111111100001101110000000001000000000000110011111110000000010000110011111101000001000000000100000111000000000000001011110001000011000000010000000001000100010000111110000000000100010000000100010000000000000001
0000000001001111111100011000,SRAM7_INIT_24=256'b010100000100000000000000000000000000000000010000000000000111010001000000000000010001000000000000011100000100000000010000000100000000111101110000010000001100101010010000001100000100000001100000000100000101000001000000010000000000000001111001110111110000,SRAM7_INIT_25=256'b0111100000000100001000100111001101010111110001001010000000000100010111110110100000001010011001010000011100001101011100010000000000000000001001000000000100000000011111111111111111110000000011000001111100000100000001000000011011110011000000001111100100001101,SRAM7_INIT_26=256'b1001111100000000000101000000010011110100101001000000010000000101001011000000010000111101000000110000001100001100000010000000101000000010000010000000000011101011000011000000000000000011010011100000000011110001000010000000001001011011000111000000000101010110,SRAM7_INIT_27=256'b01111111101011000000010000000100000100110000000000010010000100010001000001001100100010010000000011010100110101000000010010001110000100001110000000000100
10010010000010001110110000000100100101100000110011111000000001001001101001001000000001000000010000110010,SRAM7_INIT_28=256'b1111001101100000010100000000010000000000000000100000000100000000000001110110100001101100000001000110101101110100000001000000000000000000100000000111000100000100100010000000010001110101000000001001010000000100100110000111101000100100101000000000010001001100,SRAM7_INIT_29=256'b0100000010010000101000000000101000101000000110000000000010100000001000101100000000000001101111111111100111010111010110110000011011001110000010000000010101010100011000100110001110011010110100100000100101000000011111110011111110111011100000001000000000000,SRAM7_INIT_30=256'b0100000100000001100100000001000000110000000010011000100000010000000000000011111110000000111010011000000001100001110110000010000000101010110110000010000000100000000000101000000000100000000001011110000001000000000010011101000111100000001000000010100000000,SRAM7_INIT_31=256'b010000000000000000000000010000000000000000000000010000000000000000000000010000
000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000011001010010101000110000001101100011110000,SRAM7_INIT_32=256'b01100000001111110100000000100000100000001000000011100101001000000011010111000000011011011100010110000000010000000111111101000000001000000010000001100000010111100000000000000000000000000000000000000000001000000000000000000000001000000000000000000000001,SRAM7_INIT_33=256'b1000010011000100000000111100110100000010000000110000001000000010100001001110101000100000001000000001110000011100000110000001100000010100000101000001000000010000000011000000110000001000000010000000010000000100000000000000000000010010000000010000010010100100,SRAM7_INIT_34=256'b010000100000111000010000000010000100111000000010000010000000000001000010000011100000000001000100000000100000100101001000000001100000010111101110000000100000100000000010000010000100001000001010000011100000000000001000000001100000011110001100000000110000100,SRAM7_INIT_35=256'b01110001011000000100000001
100000011000000100000001010000100110110100010000000100000000111000010011100000001000111000001100000100001000001110001100000010100001001110000000100010100000100000010000100000111000100000000110000100111000000010000110000001000,SRAM7_INIT_36=256'b011100001000000001000010011100000001000001000000000000100001000001110000000000100010000000010000010010100100000000110000001011110111000000010000010000000001000001000010000100000101000001110000000000000100000000110000001100111111000000110000001010000010,SRAM7_INIT_37=256'b0100101000000010000000110000001000000010000000101000010011011010001000000010000000011100001001110000000100011100000110000010000100000111000110000001010000100111000000010001010000010000001000010000011100010000000011000010011100000001000011000000100000100001,SRAM7_INIT_38=256'b010000100111000000010000010000000000001000010000011100000000001000100000000100000100101001000000001100000010111101110000000100000100000000010000010000100001000001010000011100000000000001000000001100000011010000111000010000000010000
000010100000100000011,SRAM7_INIT_39=256'b01100000001000000100000001010000100110110100010000000100000000111000010011100000001000111000001100000100001000001110001100000010100001001110000000100010100000100000010000100000111000100000000110000100111000000010000110000001000001000010000011100001000,SRAM7_INIT_40=256'b1111101110110110000001000110011111000100011010010110000001010110001010111000010110010001001010001000111100001000111100000000000000000000000000010000000100000000000000000000000100000001100001000000000100000111111100000000000100000010000000110000100000000010,SRAM7_INIT_41=256'b011101001010010001001010010010101110010011010010110011000001010011100000111001001100101011100000110010101100011011010010110011100100000001000000110011001000101010011110010000000111010010001100010100101101110000010100111000001100010011100100100000110000100,SRAM7_INIT_42=256'b01101100011101000110111101110100011100000111010001100011011010110000000001100101011100000010000000100000011011100111001001010000001001010010010101111000011110000
11101010010000001101111001110100101001000100101001001010111100001111000011101010010000001101111,SRAM7_INIT_43=256'b0110010101101111000011010010010101111000011110000000110101100110011001010010000000000000011001010111010001100101011010010110111000101100011101000110010001110011011011000110010001100101000000000110111101110010011011010000000001101111011100100110111001111000,SRAM7_INIT_44=256'b0111001101101000010000110000110100100000001000000111001101110011011000110000101000100000011101000110111000100000011010110000000000100101001000000110100101110010011001010101000001100100001000000010000000100000011101000110111100001101011010010010000001101000,SRAM7_INIT_45=256'b0110101101111001000000110010101110000000011010111010001100011011011000000000000111000001100000111010001110000011011000000000000100101011011110111010001110010011101010000101000101110011001000010010100100000011000010111010001000011011001000111001001100101,SRAM7_INIT_46=256'b010101000011100000000000000001101011000010111010000100000011100110111001001100101000
0000001110011001000000010000001101011011101000110010101101111,UNUSED=1'b0>.

Elaborating module
<RAMB16BWER(INIT_00=256'b1110000111100011111000011110000111100101111001010001101011100011111001001110000111100101111000111110000111100101000110101110001111101000111010001110010111100011111000011110000111100001111000111110101011101010111010101110101011101010111010101110101011101010,INIT_01=256'b1110010111101001111000011110001111100011111000010001101011100010111001001110001111100011111001011110101011100100111001000000101011100001111001011110010111100101111010111110010111100011111001011110010111101110111000111110111011100011111000011110001111100101,INIT_02=256'b1110001111100011000010101110001111100001111000010001001000010001111000110001001000010001111000111110000011100010111000101110100111101010111001011110001111100101111010101110010111100101111000101110100011101011000010101110001011101011000010101110001011100101,INIT_03=256'b111001000000100011100011111001001110010000001000111000111110010011100100000010001110001111100100111001001110000111101001111010000001001000010001111000110011101000110001111000010010000000100
0001110000110011010100100011001000111100001000010100000001111100011,INIT_04=256'b1110010111100101111001011110100011101010000010100000001111100001000110100001000111100000111001001110010011100010111000110000101000000011111000111110100111101000000110101110000111100100111001001110000000001010111000111110100111101010000010001110001111100100,INIT_05=256'b0100000001000000010000000100000001000000010001101000000001000001011110001111100010111001011110010111100101111000011110010111100010111001011110010111100001111001011110001011100011000010101110001111100000111001011110010111100001111001011110001111100101,INIT_06=256'b1110100100000011000000000000000000000000000000000000000000000010010101000000000000000000000000000000000001010100000000000000000000000010010101000000000000000000000000000000000001010100000000000000000100000001000101100001011000010100111100001111000000000001,INIT_07=256'b1110000100100101001000111110000111100101111000101110010111100010111001011110010100000011000100111110000011100101111001011110001111100111111
001011110010111101000111000011110010111101011111000011110010111100101111001011110001111100001111010111110001111100001,INIT_08=256'b1110010111100010111010001110100111100001111000101110100011100010111001111110010111100101001001011110000111100101111000101110010111100000111001011110011111100101111000111110101111100010111001011110010111100010111000001110010111100101111000011110100111101001,INIT_09=256'b1110101111100011111010011110100011100011111010001110000111100101000010101110001111100111000110100001001011100011100110101110001111100111000010101110010111100001111000001110001111100000000010101110000111100101111000001110010111100101001001010010001111100001,INIT_0A=256'b1110000111100010111001011110010111100101111000001110010111101011111000111110000111100001111000011110100100000000000000011110100011100101111000111110001111100101111000111110010111100101111000111110010111100101111010111110100111101000111001011110010111100011,INIT_0B=256'b01010100000101000000100000010100000101000000111110000111100101111001011110010111100
101111001011110001111100011111001011110001111100011000000011111111111101000111001011110000011100101111001011110000000110101001101010010001000100101001001010010001011100101,INIT_0C=256'b1110000111100011001010101110000111100101111001011110000111100011000010101110000111100101111001010011101011100001111001011110010111100101111001010000101011100011111001010001101011100011111001010000000000000001111000011110010111100011111000110001010100010010,INIT_0D=256'b1110001000001011000000010001010100010101000100100001010111100011110110101110001100011010000000011110001111100011111010100000001100010011111000111010000110110000111000010001101000010010111000111110011111011010110000111110001011100001111000011110100100000001,INIT_0E=256'b1110101011100010000010110000000100010101000101010001001000010101111000111101101011100011111000011110101011100010111010111110101011100101111001111110010111100010111001010000101011100011000010101110001111100111111000001110001111101010111000001110000111101010,INIT_0F=256'b11100101111000111010001110110
01110110010111000110000101011100011000100111110001100010011111000101110101011101011111000011110000111100010111001011110010111100011000110101110001011101000111000101110000111100001111000101110100111101000101100101010000011100011,INIT_10=256'b0101011100011000010101110001100001010111000111110101011100001111010111110000111100001000010100000000111100011111001011110001011000000111000111110000011100000111010111110000111100001000010100000001011100011000010101110001111100001111000101110010111100010,INIT_11=256'b1110001111100001111000011110000111100010111010011110100011100010111000001110101111100001111000011110000111100011111001011110001111100010111010101110001111100010111001011110101111100101111000111110101011100101111000111110010111100010111001010000101011100011,INIT_12=256'b100100001110001111100010111000101110001011100101111000011110001111100011000010100000001111100011111001011110001011100001000100110000001100000010111000110000101011100011000010101110001111100101111000100001101011100011000010101110001111100101111001
0111100001,INIT_13=256'b1110100011100010000110101110001100001010000000110000100000000010111000111110101011100001111000001110101111100011111000111110010111100001111001011110001111101000111000100001101011100011111010100000000111100011111000011110010111100010000110101110001110011010,INIT_14=256'b1110001011100101000010101110001111100001111010101110101111100010111000011110010111100101111001011110001000011010111000111110101011100011111000111110010111100001111001011110001111101000111000100001101011100011111010101110001111100101111000011110010111100011,INIT_15=256'b01101011100010111010111110001111100101111000100001101011100011111000101110010111100000111000011110001111100101111001011110101111100011111000011110100100000001111010001110001011100001111010101110001011100010111010111110010111101010111001011110010111100101,INIT_16=256'b111000111110010111101010001110101110000111100001111001011110010111100010000010101110001111100101000010101110001111100101111000001110000011100101111000011110010111100101111010101110101111100011
1110010111100101000010100000000111100011111000011110010111100101,INIT_17=256'b1110000111100011111000110000101011100011111001011110101011100010100101111001011110010101100100001001010110000101100001111110001111100000111010101110101111100011111001011110010100111010111000111110000011100101111001010010101011100001111001010000101000010011,INIT_18=256'b1110001111100111111000110000000100000001000000010000000100000001000000011110100011100001111000111110101011100010100101111001010110010000100101011000010111100011111010101110101111100011111001011110010100111010111000111110000011100101001010101110000111100101,INIT_19=256'b1110001011100111111000001110010111100011111000011110100111101000111000011110101011100010111000001110001011100000000010101110001111010010110000111110001100001010111000111110011100001010111000111110011111100011111000111110100111100001111000010001101011100010,INIT_1A=256'b1110100011011010111000111110001011100101111000001110010111100010111001011110000111100101100010001110001111100010111000101001101010010010
100101011001000110010101111000111110001011100010111010101110011111100010111001011110000111100101100010101110001111100010,INIT_1B=256'b1110001111100001111001011110001111100011000000011110101011101000111000111110010111100101111010111110010111100011111000111110100111100001111001011110001100000000111000011110001011011010110101011101001011010101111000011110010111100101111001011110001111100010,INIT_1C=256'b1110010111100011111000011110010111100001111000111110010111100011111000011110010111100001111000111110010111100011000000011110101011101000111000111110010111101011111000110000100011100011111010111110010111100101111010011110000111100101111000001110001111100101,INIT_1D=256'b1110000111100101111000011110000111101001000000001110101011100101111001011110010111100011111000111110010111100011111000111110000111100010111010001110101111100010111001011110001111101001111010011110000111100101111000111110001111100001111001011110000111100010,INIT_1E=256'b11100001111000011110000111100001111010010000000011101010000000111110000111100010
00000001111000111110010111100101111000111110001100000011111010001110010111100011111000111110000111101010111001011110101100001010111000111110000111100101111000111110101111100001,INIT_1F=256'b1110101111101001111010101110000111100001111000111110000111100001111010001110101111100011111000111110000111101001111010001110000111100001111001011110101111100101111000110000101000000011000001010000001100000101111000111110010111100011111000011110001011101011,INIT_20=256'b1110000111100011111010111110001111100001111010100000001100010001111000110000101011100011111000100001101011100001000010101110000111101011111000111110000111101011111000111110000111100001111010111110001111100001111001011110001111100011111010111110001111100001,INIT_21=256'b1110001111101000111000110000101011100011111010111110000100011010111000111110101111100011111000011110101111100101111000011110101111100011111000011110001111101011111000111110000111101011111000111110000111100000111001011110101111100011111000011110101111100011,INIT_22=256'b111000101110001011100011
1110001111100011111001010000100011100011111010111110010111100001111001011110010111100101111000011110010111100001111001011110000111100001111001011110010111100101111000111110010111100011111000111110100100000000000000000000000011101000,INIT_23=256'b0101011100011111010111110101111101001000000000000001100100000000000011110100011100011111001011110010111100101111000111110010111100101111001011110001111100011111001011110001111100011000110101110001111100010111000100001010100000101111000111110010111100001,INIT_24=256'b1110001111100010111000101110010100000001000100011110001111101011111001011110000111100010111000100001101011100011111001011110001111100011111001011110010111101000111001011110001111100101111000110001101011100001111001011110010111100011111000111110100111101000,INIT_25=256'b1110010111100101111001011110010111100101111001011110010111100101111001011110101111100011111000011110001011100101111010111110001111100001111000011110100100000001111010001110010111100011111001011110010111101011111000111110100100000001001000001
110101000011010,INIT_26=256'b1110010111100101111001011110001111100101111001011110001111100101111000111110010111100101111000111110010111100011111001011110001111101011111001011110000111100010111000011110000111100010111010010000000111101000111001011110010111100001111001011110010111100101,INIT_27=256'b1110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101,INIT_28=256'b1110010111100101000110101110001111101011111000111110001011100010111010111110001111100010111000101110000111100101111001011110000111100010111010010000000100000000111010001110001011101011111000111110001011100101111001011110010111100101111001011110010111100101,INIT_29=256'b11100001111001011110010110011010111000111110000111100000111000011110000111100000111000011110100100000001111010001110001000001011000000100000001011100001111001011110010100011010111000011
11001011110010100011010111000011110010111100101000110101110000111100101,INIT_2A=256'b1110010111100101111000111110010111100101111001011110010111100101111001011110000111100101111000111110010111100011111000011110000111101001111010001110000111100001111000010001101000010000000100011110000100010000000101111110001111100001111010101110001011100000,INIT_2B=256'b1110001011100001111001011110101111100011111000011110000111100001111000011110000111100001111000101110100100000001111010001110010111100101111000011110101111100001111000111110000111101011111000111110000111100010111010111110001111100101111000101110010111100101,INIT_2C=256'b1110001111100001111000101110000111100010001110100011001000110101001101111110000111100011111000101110000011100000111000011110010111100101111001011110010111100001111001011110010111100001111001011110010111100101111001011110001111101011111000111110000111100010,INIT_2D=256'b111001011110010111100101000110100001100000010011000101010001010111100011111000011110010111101001111010101110100011100001111000011
1100001111001011110010111100101111001011110000111101001111010001110001011101011111000101110000111100101111001011110000111101011,INIT_2E=256'b1110010111100101111001011110010111100101111001011110010111100101111000101110010111100101111000011110010111100101000110001110000111100101000110001110000111100101000110001110000111100101000110001110000111100101111001011110010111100101111001011110010111100101,INIT_2F=256'b1110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010100000001000000010000000111101010111010001110000000011000111000110000101000001000000000001110001100001010000010000000000011100011111001011110010111100101,INIT_30=256'b1110010111101011111000111110000111101011111000111110000111101001000000001110101011100010000100011110001100001010000000101110000111100101111001011110000011100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101,INIT_31=256'b1110010111100101111001011110010111100011111001011110010111100101111001011
110010111100101111001010001101011100011111000101110010111100101111001011110010111100101111000111110011111100101111001111110101111100011111001011110000111100011111001011110101111100011,INIT_32=256'b1110010111100101111000111110010111101011000110100001000111100011111001011110101011100101111010110001101011100011111001011110010111100001111000011110100111101000111000011110010111100011000101010001010100010010000101010001010100010101000001010000010111100001,INIT_33=256'b1110000011101010111001011110010111100000111010100000101011100011000010101110001100111010000010101110001111101010100110101001000100001010111000111000101000001010111000111110011100101010111000011110001111100010111001011110100100000001111010001110010111100101,INIT_34=256'b1110101000011010111000111110001000011010111000111110010111100111111000111110001111100101111001011110010111100101111010011110100011101010111000101110101011100000111001011110000011101010111001011110000111100101111000011110010111100001111000011110010111100101,INIT_35=256'b11100111111001010
00010101110001111101011111000100001101011100011111001010000101011100011111001011110011111100101111000111110000111101001111010001110010100011010111000011110010110001010111000010010101011100001111010101001101011100001100110101110010111100001,INIT_36=256'b1110000011100101111001010000000100000001000001011110001011100001111010011110100000011010111000111110001011101000111001011110010111100010111001011110101111100101111000101110011111100101111001011110001111100011111001011110001011100101111010111110001111100010,INIT_37=256'b1110010111100101111001011110010111100101111001011110000111100101111001011110000111101001111010101110100011100000111000001110000111100000111001011110010111100000111000011110000011100101111001011110001011100000111000011110000111100000111001011110010111100001,INIT_38=256'b111001011110000111100101111000011110010100000000000001010001001011100101111000111110010100001010000001010000001000000101111001011110001111100101111001011110000111100101111000011110010111100001111001011110000011100101111001011110010
1111001011110010111100001,INIT_39=256'b01101000010010111000011110010111100101111001011110010111100011111001011110010111100101111001011110000111100101111001011110010100010011111000111110010100010011111000111110010100010011000101010001001100000011000001010000001111100011111001011110010111100001,INIT_3A=256'b1110010111100001111001011110010111100101111000011110010111100101111001011110010111100101111001011110001111100101111000111110010111100011111001011110010111100011111001011110001111100101111001011110010111100011111001011110001111100101111000111110010111100011,INIT_3B=256'b1110001111100010111000011110010111100010111001111110010011100001111001011110000111101001111010001110000111100101111001011110000111101011111001011110000111100001111000011110001011100101111000111110010111100101111000111110010111100011111001011110010111100101,INIT_3C=256'b111000011110001011101011111000111110001011100101111000111110010111100010111001011110011111100101111001011110010111101011111000011110000111100001111000101110010111100011111001011
1100011111001111110010111100101111010111110001111100101111000011110001011101011,INIT_3D=256'b010111100011111000101110001011100111111001011110010111100001111000011110100111101000000101010001001000000101111000111110010111100101111000101110010111101011111001011110000111100111111001011110010111101011111000111110000111100001111010111110001111100011,INIT_3E=256'b1110010111100000111001011110011111100100111000011110010111100101111010111110001111100001111000011110001011100101111000111110011111100101111001011110010111100011111001111110010111100101101010101010001010100111101001011110000111100010111000111110001000001010,INIT_3F=256'b1110000111101001111010000001010100010010000001011110001111100101111001011110001011100101111010111110010111100001111001111110010111100101111010111110001111100010111000011110101111100011111000011110000111100010111000011110101111100011111000101110010111100010,DATA_WIDTH_A=9,DATA_WIDTH_B=9,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="FALSE",EN_RSTRAM_B="FALSE",SRVAL_A=36'b0,RSTTYPE="SYNC",RST_PRIORITY_A="CE"
,RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_A=36'b0,INIT_B=36'b0,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST",SRVAL_B=36'b0>.

Elaborating module
<RAMB16BWER(INIT_00=256'b011111110100000101000001000000010011111100111111111111101010010100000101000001110010010101000001010000010011111111111110101000010100001101100001001111110100000101000001010000010100000101000000000000000000000000000000000000000000000000000000000000000000000,INIT_01=256'b1001111100101101101000001010000010000100101000001111111101010100100000101010000010100000100111111111111110000001100100100000000001010010100111111001111110011111000000001000000010100000100111111001111100000010101000000000001111100000001111111010000010011111,INIT_02=256'b1010000010100000000000000101001010100000101000001000000111100000000100011000000011100000000100000010001000000001000000000010110111111111100010111010000010011111111111111000101110011111010111101011110100000000000000000001001100000000000000000001001110010000,INIT_03=256'b1101000111111101010100111100011011010001111111010101001111000110110100011111110101010011110001101101000110100000001011011111110110000000111000000001010011111111101000001011000010000000010000
010101000111111111101000001010000001010010000000001010000001010011,INIT_04=256'b1000000110011111100111111111110111111111000000001010000001010011000000001010000001010100110100011101000010000011101000000000000010100000010100100010110111111101111111110101000011000000110100011000000000000000010100100010110111111111111111010101001111000110,INIT_05=256'b01000000010000000010000000000000000000000001111111110110000110000010101001000000010100100111001111110011111101000001000000110000010100100011001111110100000100000011000001111000011000000000001001110000000100100011001111110100000100000011010000010011111,INIT_06=256'b010110111110000000001110000000000000000000000000000001110000000010000010000000010000000000000000000000001000001000000000000000000000000010000010000000000000000000000000000000001000001000000000000000000000000000000000000000000000000000000000000000000000010,INIT_07=256'b10100000100000001010000001010011100100001000001110000000100000111001000011000011101000001010000010000010100100001001000001010010110011001001
00001001000010111101101000001000010011111111101000001000000010000000100000001010000010100000111111111010000010100000,INIT_08=256'b1001000010001100100100000010110110100000100011011011110110001101110000011001010010010100100001000101000010010100100000001000010010000000100101001100001010011101101000000000000010001101100111010010000010001101100000101001000010010000101000000010110100101101,INIT_09=256'b1111111110100000001011011011110110100000101111011010000010000000000000000101001011011100111111111000001101010011000000000101010111011100000000001001000001010011100000111010000001100010000000000101001010000001100011001001000010010000100000001010000001011100,INIT_0A=256'b0101110001100001100100111001001110011111001000011001111111111111101000001010000010100000101000000010110100000000000000001011110110000011101000001010000010000011101000001000001110011111101000001000001110011111111111110010110110111101100000001000000010100000,INIT_0B=256'b100100111000001110000010100100111000001110100000010100011001111110010011100100111001
1111100000111010000010100000100000111010000010100000000000001111111110111101100001001000000010010100100001001000000110010011100001000100001110010011100001001000001010010011,INIT_0C=256'b1010000010100000111111110101001010010011100100001010000010100000000000000101000110010011100100000000000001010001100100111001001110011111100100000000000001010011100100000000000001010011100100000000000000000000101000001000001110100000101000001000001110000010,INIT_0D=256'b0100011011111111101000001100001110000101100000111001010101010101000000000101011000000000101000000001001110100000000000001010000010100000000100111010000001100010010100101111111110000010010100011101100000000000101000000101001010100000101000000010110100000000,INIT_0E=256'b1111111101001000111111111010000011000011100001011000001110010101010101010000000001011000101000001111111110000110111111110000000011000011110110001000010110000011100101010000000001010101000000000101000011011000011001101010000000000000011001101100010011111111,INIT_0F=256'b1100110110100000101000001010
000001100100010101000000000001011011101000000101001010100000100100110000000011111111101000001010000010001101110011011100110110100000000000000101000110010110100011011010000010100000010011010010110110111101100001101000011001010100,INIT_10=256'b011001000000000101011000000000010110111111111110100000111111111010000010100000111111111010000001010101011001111000001010000010010100100110000000000000111111111010000010100000000000000000010001010101000000000101010010100000010010101001110110001101,INIT_11=256'b1010000010100000101000001010000001001101001011011011110110001101100010111111111110100000101000001010000010100000010001111010000001000111000000001010000001000110100111011111111110001101101000000000000011000011101000001000100010000011100110000000000001011000,INIT_12=256'b010001001011010000000000100000110001100110111001010000010100000101000001111111110000011010100011101110010000010101000001010000010100000100001100101001100000000010100110000000001010011110101101000011000000000010100110000000001010011110101101001111110100
000,INIT_13=256'b1000110110000100000000000101000100000000101000001000110110000100010100010000000010100000100001011111111110100000101000001001010010100000100011011010000010001101100001000000000001010001000000001010000001010001101000001001010010000100000000000101000111111111,INIT_14=256'b1000001110010111000000000101011110100000111111111111111110001101101000001100110111001101100101001000010000000000010100011111111110100000101000001001010010100000100011011010000010001101100001000000000001010001000000001010000010010100101000001000110110100000,INIT_15=256'b01010000111111111010000010011111100001001111111101010011100000111000001010000000101000001010000010000111100111111111111110100000101000000010110100000000101111011000110110100000111111111000011010000101111111111101011000000000110000111101011010000111,INIT_16=256'b0101001110010101000000001111111101011001100000111101010011010100100010010000000001010011100101010000000001011010100101011000010000100101100101001000001111010100110101000000000000000000101000001001111110011
111000000001010000001010011100000111101010011010100,INIT_17=256'b1010000010100000101000001111111101010011100101011111111110000110110000101101010010000000100000101001011111000011110101000101001110000110000000000000000010100000100111111001111100000000010100111000011010010101100101011111111101010110100101011111111110100000,INIT_18=256'b0101001011010000101000000000000000000000000000000000000000000000000000001011110110100000101000001111111110000110110000101000000110000010100101111100001101010011000000000000000010100000100111111001111100000000010100111000011010010101111111110101011010010101,INIT_19=256'b0100001011010011100000111000000110100000101000000010110110111101101000001111111110000011101100100111110001011100000000000101010100000010101000000101001100000000010101001101000100000000010111001101000010100000101000000010110110100000101000001111111110000011,INIT_1A=256'b10111101111111110101000010000000100000011000001011011100010000101000000110100000100100011011110101010010000000100100001000000000010000101000000110100
00010010001010101000000010001000010000000001101001101000010100000011010000010010001000000000101010000000100,INIT_1B=256'b1010000010100000100000111010000010100000000000001111111110111101101000001000001110011111111111111000001110100000101000000010110110100000100000111010000000000000101000001000110111111111100011011000001010011101010100101001110110011111100011011010000001001101,INIT_1C=256'b1001001110100000101000001000001111000010101000001001001110100000101000001000001110000010101000001001001110100000000000001111111110111101101000001001010011111111101000001011110101010000111111111001010010011111001011011010000010000011001000101010000010010011,INIT_1D=256'b1010000010011111101000001010000000101101000000001111111110000011100111111000001010100000101000001000001110100000101000001010000010001101101111011111111110001101100111011010000000101101001011011010000010000011101000001010000010100000100000111000001000000010,INIT_1E=256'b101000001010000010100000101000000010110110011000111111111010000001010011100000111010000000010
0001001000110011111101000001010000000000100101111011000001110100000100001001010000011111111100101011111111100000000000100111010000010010010101000001111111110100000,INIT_1F=256'b1111111100101101111111111010000010100000101000001010000010100000101111011111111110100000101000001010000000101101101111011010000010100000100111001111111110001100101000000000000010100000100011001010000010001100010101001000110010100000100011000000110011111111,INIT_20=256'b1010000010000000111111111010000010100000111111111010000010100000010101010000000001010101100001010000000010010000000000000101011111111111101000001010000011111111101000001010000010100000111111111010000010100000100111111010000010100000111111111010000010100000,INIT_21=256'b1010000010111101101000001111111101010000111111111010000000000000000100001111111110100000101000001111111110011111101000001111111110100000101000001000000011111111101000001010000011111111101000001010000000000000100111111111111110100000101000001111111110100000,INIT_22=256'b1000110010000011101000001010000010100
000100111111011110101010000111111111000010010000011110100111101001110000100100000101101001110000010110100111000001010100000110100111101001110011111101000001000001110100000101000000010110100000000000000000000000010111101,INIT_23=256'b1111111101010000111111110000000000101101000000000000010000000000000000001011110110100000100000111001111110000011101000001000001110011111100000101010000010100000100000111010000010100000111111110101001110000010100000110000001010000100010100111000001010100000,INIT_24=256'b0101010010000101100001001000010110100000101000000101010000000000100101111010000010000000100001000000000000010011100101011010000010100000100111111001111110111101100000111010000010000011101000000000000001010110100100111000001110100000101000000010110110111101,INIT_25=256'b11010101110001001101010111000100110101011100010011010101110001001101010111111111101000001010000010000100100111111111111110100000101000001010000000101101000000001011110110000000101000001000001110011111111111111010000000101101000000000000000011111111111
11111,INIT_26=256'b1101001110011111110011011010000011001101110011011010000011001101101000001100110111001101101000001100110110100000110011011010000011111111100111111010000010001101101000001010000001001101001011010000000010111101110001001100010010100000110001001101010111000100,INIT_27=256'b1101010111001101110101001100110111010100110011011101010011001101110101001100110111010100110011011101010011001101110100111100110111010011110011011101001111001101110100111100110111010011110011011101001111001101110100111100110111010011110011011101001111001101,INIT_28=256'b1101010010011111000000000101010111111111101000001000010010001101111111111010000010000100100011011000001111010000110100001010000001001101001011010000000000000000101111011000110111111111101000001000110111001101110101011100110111010101110011011101010111001101,INIT_29=256'b100011001101001111010011000000000101110010100000011000111010000010100000100000001010000000101101000000001011110110001101111111111000110110001101010100101101001111010100000000000101000111010011110
1010000000000010100011101001111010100000000000101000111010011,INIT_2A=256'b1100000011000000101000001100000011000000110000001100000011000000110000001010000011000000101000001100000010100000101000001010000000101101101111011010000010100000111000001111111110000011101000001011000010000010110100000001000110100000111111111000001110000010,INIT_2B=256'b1000110110100000100101001111111110100000101000001010000010100000101000001010000010100000010011010010110100000000101111011100010011000100101000001111111110100000101000001010000011111111101000001010000010000100111111111010000010011111100000001100000011000000,INIT_2C=256'b1010000010100000100011011010000001000101111111111000001011100001110101110101001010100000100000101000110101100011101000001001010010010100110011011100110110100000110011011100110110100000110011011100110111001101110011011010000011111111101000001010000010000100,INIT_2D=256'b1101000011000001110100001111111110111101101000001001111110011111010100111010000011010000001011011111111110111101100000101000010010100000110
100001101000011010000110100001010000000101101101111011000110111111111100001011010000011001101110011011010000011111111,INIT_2E=256'b1101000011000001110100001100000111010000100000011101000010000001000000111101000010000001100000111101000011010000101111010101001111010011101111010101010111010011101111010101011011010011101111010101011111010011100111111100000111010000110000011101000011000001,INIT_2F=256'b1101000011000001110100001100000111010000110000011101000011000001110100001100000111010000110000011101000000000000000000000000000000000000101111011000000010111101010111000000000010111101100000000101110011111111101111011000000001011100110000011101000011000001,INIT_30=256'b1000010011111111101000001010000011111111101000001010000000101101000000001111111110000000101000000101001011111111100000000101001010011111100000011000001011010000110100001100000111010000110000011101000011000001110100001100000111010000110000011101000011000001,INIT_31=256'b10000100100001001000010010000100101000001000010010000100100001001000010010000100100
00100100001001111111101010101100001011000001010000010100000101000001010000010101000001001001110010100100010001111111110100000100101001010000010100000100001001111111110100000,INIT_32=256'b1000000010000000101000001000000011111111111111111010000001010011100100000000000010000101111111110000000001010000100101011001111110100000101000000010110110111101101000001000010010100000100001101000010010000011100101101000010010010110100001001000010001010110,INIT_33=256'b1000000000000000100000011101001010000000000000000000000001010010000000000101001000000000000000000101001000000000111111111010000000000000010100100000000000000000010100101101000000000000010100111010000001001100100100010010110100000000101111011001000010000100,INIT_34=256'b011111111010100011000000100000000010100101001110010010110101000001010000010010000100100001001001110010000001011011011110111111111100000111111111110000011110100101000000000000000100000011000010111010010100001011101001010000101101000001101001011010010,INIT_35=256'b1001001110010100000000000101000011
111111100000000000000001010011100100000000000001010011100100001001001110010100101000001010000000101101101111011000000011111111010100101000110011111111010100100000000001010010000000001111111101010010000000001001110001010011,INIT_36=256'b1000001011010011110100111010000010100000100100110101001010100000001011011011110111111111010101011000010110111101100001101000010010000011100101001111111110010011100000111001001110010100100001101010000010100000100001001000001110010100111111111010000010000000,INIT_37=256'b1001000010010001110001001001000010010001110001001010000010010000100100011010000000101101111111111011110110000010100011001010000010000011110100111101001110000100101000001000001011010011110100111000010010000010101000001010000010000010110100111101001110100000,INIT_38=256'b11000100101000001100010010100000100000011000000010010000100011001001000000011100100100000000000010000001100000001001000010010001010100111100010011000100101000001100010010100000110001001010000010000001100000101001000111000100100100001001000111000100
10100000,INIT_39=256'b010000010010100111100010011000100110001001100010010100000110001001001000010010001110001001010000010010000100100011100010010000000010111001001000110000000010111001001000110100000110001001010000010100000110001001110000001010011110001001100010010100000,INIT_3A=256'b1100010010100000100100111001000111000100101000001001001110010001110001001101001110010001110001001110000011000100101000001100010010100000110001001100010010100000110001001010000011000100110001001100010011100000110001001010000011000100101000001100010010100000,INIT_3B=256'b1010000010000001101000001001000010000111100100111001011010100000100100001010000000101101101111011010000011000100110001001010000011111111100100011010000010100000101000001000001011000100101000001100010011000100101000001100010010100000110001001001001110010001,INIT_3C=256'b1010000010000111111111111010000010000000100000001010000010000000100000101001000010010011100101001001010010001000111111111010000010100000101000001000011110001000101000001000100010100000100100111001010
010010100111111111010000010010100101000001000010011111111,INIT_3D=256'b1000011001010101100001011000011010010011100100001001000010100000101000000010110110111101100001001000001110000100010100111001010010000100100000111001010011111111100100111010000010010011100101001001010011111111101000001010000010100000111111111010000010100000,INIT_3E=256'b1000000010000101100100001001001110011000101000001001010010001000111111111010000010100000101000001000011010001000101000001001001110010100100101001000001110100000100100111001010010010100111111111000001111000111111100010101001010000101101000000100000100000000,INIT_3F=256'b1010000000101101101111011000010010000011100001000101001110010100100001001000001110010100111111111001001110100000100100111001010010010100111111111010000010000100101000001111111110100000101000001010000010000110101000001111111110100000100000001000000010000101,DATA_WIDTH_A=9,DATA_WIDTH_B=9,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="FALSE",EN_RSTRAM_B="FALSE",SRVAL_A=36'b0,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INIT
P_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,RSTTYPE="SYNC",RST_PRIORITY_A="CE",RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_A=36'b0,INIT_B=36'b0,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST",SRVAL_B=36'b0>.

Elaborating module
<RAMB16BWER(INIT_00=256'b1111000000000000111100000000000000010010000000101111111100000000001100000011000000110000001000000001000100000010111111110000100100000011000000110001001000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000,INIT_01=256'b01001000000111100000000000001000011010000001111111101000000001100000100000000110000001000101111111101000000010000000000000000000000001100100010001000010010000011000001000000010000000000101101001000001111000000000000111100000100111100000000000011010010,INIT_02=256'b011000000000000000000000000000000010000001000000001000000010000000000010000000000000000000000010100000000110001001000010100000011111111101000001010000010110001111111110000000010110001111100000100000000000100000000000010110000000001000000000010000000110000,INIT_03=256'b011000010000000000000000011000000110000100000000000000000110000001100001000000000000000001100000011000001100000010000001000000000000000000000000000000111111111001000000011000000000000000100000000
000011111111001100000010000000000000000000000011001000000000,INIT_04=256'b010000000000001000000011111111000000000000000000000000000000000000000001100000010100000100000000110000001100000000000000000000000000000100000010000000111111110000000000110000001100000100000000000000000000000100000011111111100000000000000000110000,INIT_05=256'b01111000000000000000000001111111111110000000000000000000000100000001000000011000000010000111100000010000000100000001000000001000000000000001100000011110000110000000000000000000000110000001000000001000011110000001000000010000000010000,INIT_06=256'b0100000000010000110000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000001100000011000000000000000000000000000000000000000000000001,INIT_07=256'b11110000001100000011000000000000001000000011000000100000001000000011000000100000001000000010000000110000001100000010000000000000000100000011000011000000100000000000000000000
00011111111000000000101000000110000001100000011000001000000111111110000000001010000,INIT_08=256'b010000011000000000100000100000011110000110100000100000011010000001100000010000000010000001100000000000000100000000000000000000000000000001000000011000000100000001100000000000100100000000100000011000000000000001100000011000000100000010000000100000000000000,INIT_09=256'b1111111100000000010000001000000000000000100000000000000000010000000000000000000000100000111111110011000000000000000000000000000001010000000000001100000000000000000100000011000001000000000000000000000011000000110000001100000000100000001000000010000000000000,INIT_0A=256'b0101111110000000011000000110000010100010001000011111110000111110000000001010000010000000100000000000110001101111000000000100000001100110010000000100000001000000010000000100000001101000000000000110000111111110100000010000000001000000010000000100000,INIT_0B=256'b0100000001000000010000000100000001000000010000000000000001000000001000000110000001100000010000000110011001000000010000000110100
00100000001101111111110010000000000000000000000000110000000100000001000000110000001000000011111100110000001000000010000000100000,INIT_0C=256'b1111000000000000111111110000000000110000001000001111000000000000000000000000000000100000000100000000000000000000001000000011000000110000000100000000000000000000001100000000000000000000001100000000001100110111111100000010000000110011001000000010000000100000,INIT_0D=256'b0110000011111110000000000111000000100000001000000011000000000000000000000000000000000000011000000000000001110000000000000111000001110000000000000100000001000000000000001111111100100000000000000001000000000000001000000100000010000000010100000100000100110111,INIT_0E=256'b1111111110000000111111100000000001110000001000000010000000110000000000000000000000000000100000001111111101100000111111100000000000100000001000000010000000100000001100000000000000000000000000000000000000000000100000000110000000000000010000000110111111111111,INIT_0F=256'b011000000110000101100001011000001000000000000000000000000000000101100000
000000010110000101100000000000011111111001100000010000000010000000100000011000000110000000000000100000000000010011000000101000010000000110100000100111110000001000000000000000000000000,INIT_10=256'b01111111101000000111111100001000000000000111111110100001000000000001000000010000000100000000000000010000000000000111111100001000000000000000000000010000000000000000000000000000000010000101000001010000001110000,INIT_11=256'b0101000001000000011000000111000011010000010011111000111111010000000000001111111100110000001000000000000010110000001100000011000000010000000000001011000001100000000100001111111001110000000000000000000000100000001000000010000000100000001100000000000000000000,INIT_12=256'b01000000000101000000000000011000000000100000110000010110000001000001111111100110000000000000001000000100000110000000011000000110000001000000000000000000000000000000000000000000000001100000010000000000000000000000000000000000000001100001001000110000000,INIT_13=256'b010100000000000000000000000000000001100000000000010100000000000000000
000001000000010100001111111100110000001000000001000000000000001100000011000000000000101000000000000000000000000000000001000000000000000000000001000010100000000000000000000011111111,INIT_14=256'b010000000110000000000000000000001100000111111111111111100010000000000001000000000010000000100001010000000000000000000001111111100110000001000000001000000000000001100000011000000000000101000000000000000000000000000000010000000010000000000000011000000110000,INIT_15=256'b010000000111111010010000000010001000000001111111100001100001100000001000000100000000100000011000000000000011100011111110100001100010000000100111100110100100011111101000000000000111111110110000001010000111111100000000000000000001000000010000000100000,INIT_16=256'b0110000000000001111111100000000001101000010000000110000100100000000000000000000001100000000000000000000101000000101000000110101001100000101010001010000001100000000000000000000001000000001000100000001000000001001000000000000001101000010000000110000,INIT_17=256'b1010000010110000011000001111111100000
000001100001111111101100000000100010001000010100000000000010010000000100000001000000000000000010000000000000000000000100000000100000000000000000000000001000011000000110000000100001111111100000000001100001111111101100000,INIT_18=256'b0100000001100000011010100110100001101000011010000110100001101111000111100000000100000001111111101100000101000011011000000010001001000001010000000000000000000000000000000100000000100000000000000000000000001000011000000110000111111110000000000110000,INIT_19=256'b0100000000100000110000000000000000000000001100000100000010000000000000001111111100110000001000000010000011000000000000000000000001010000010100000000000000000000000000000100000000000000000000001100000000110000001000000100000011110000000000001111111100110000,INIT_1A=256'b1000000011111111000000000000000000100000001000001100000000100000001000000010001000100000100000000000000000100000001000000000000000100000001000000010001000100000000000000100000001000000000000001100000000100000001000000010001000100000000000000000000001000000,INI
T_1B=256'b011001011110000001000000011001000100000001101111111110101000000000111110000000000110000111111010010000000110010001000000100000011110000000000000011001000000001111100001101000011111111001000000010000000100000000000000010000000110000001100000011000011010000,INIT_1C=256'b010000000110010111100000000000000000000000100000010000000110010111100000000000000000000000100000010000000110010001101111111110101000000000111110000000011111111000000001000000000000000111111010000000001000000010000001111000000000000000000000001000000100000,INIT_1D=256'b01000000000000010000000011000001000000101001001111111100100000001000000001000000100011000111000000000000000000001100101111000011010000010000001111111000100000000100000000000001000000000000001111000000100000001101000010000011110000000000000000000000100000,INIT_1E=256'b0110000001010000010000001100000001000000100101101111111100110000000000000011000011110000000000000000000000100000000100100011000000000000100000000100010000110010010010110100100011111111001101001111111100000000
000010010101000000110100001000101111110000100000,INIT_1F=256'b1111110101000001111111110011100000100000000100110011100011000000100000001111111100110000000100110010000001000000100000000000100000001000000000001111111100110000001100000000000000000000001100000011000001100000000000110101000011000010010101001100000011111111,INIT_20=256'b0101001111111110001000000000000111111110100000001000000000000000000000000000000010100000000000000000000000000000000000011111111000100000000000011111111000100000000000001110000111111110001000000000000100000000100000001010000111111110000000001100000,INIT_21=256'b010000001000000001111111100000000111111010000000000000000000000001111111100010000000000001111110100010000000000001111111100010000000000000010110011111111000100000000000011111111000100000000000000100000001000001111111100010000000000001111111100010000,INIT_22=256'b110000001100101000001010000110010011000000100000100000000000000011111111001100000011010000110000001000000010000000100100000100000010000000010000001011000010100000100000
0001000000110000010000100010000000110011001011000100000000010011111111001111111110000001,INIT_23=256'b1111111100000000111111110000000001000000101001000000000000000110001101111000000000000000001000000010000000100100001010110010010000100000000100000010001100011100001000000010000000110010111111110000000000100000001100000001000000000110000000001100000011000110,INIT_24=256'b01010000010000000011000000110000001100000000000000000001000100000000011000000000000010100000000000001001001100001001101010001001011100000101000010000011001000000010000001100000001100100000000000000000011000000100000001000000001100100100001110000000,INIT_25=256'b011000000110000001100000011000000110000001100000011000000110000001100001111101100100000000100000000000001010000111110110010000001100000010000000100000000110111100000000011000000110000000000000011000011111011000000000100000000110111000001101111111111111111,INIT_26=256'b0100000001100000011000000110000001100000010000000100000001000000010000000110000001000000010000000100000001000000011000000
11000011111111001000000001000000000000010100000100000011010000010000000011011110000000011000000011000000110100001100000011000000110000,INIT_27=256'b011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000,INIT_28=256'b01000000110000000000000000000011111011001000000001000000000000111110110010000000010000000000000101010000110000010100000100000011010000010000000011011100001000100000001101000011111110000100000000000000110000001100000011000000110000001100000011000000110000,INIT_29=256'b1100010011000000010100000000000000001000110010001100000001001000010010000100000000110000010000000011011110000000110100001111111100010000000000000000000000110000001000000000000000000000001000000001000000000000000000000010000000010000000000000000000000100000,INIT_2A=256'b011000000100000001000000101000001010000010100000101000000100000000100
000001010001010000010100000001000000010000011000000100000001000000100000000000100000001000001000001111111100101000001010000011100000100100001100000000000000110000111111110011000000100000,INIT_2B=256'b0101000001000001111111100101011000100000000000001110000010100000110000001000000110100000100000000110111100000000000000000110000001101001111111100100000000100000000000011111011001000000001000000000000111110110010000000010000000000000101000001010000,INIT_2C=256'b010000000011000000000000001100000010000111111110010000000000000000000000000000000100000000100000010000000110000001100010011000001010000010100000011000000110100011000000011000000110100000000000000000000000000000000000000000011111111001100000010100000010000,INIT_2D=256'b0101000001100000011000001111110101000000001011110001000000000000000000000011001000110000010000001111111101000000001001000001010000000000001000001100000001000000010100000011000001000000100000001101000011111110000100000000000000000000001100000011010011111111,INIT_2E=256'b010000000100000001000000
0100000001000000110000001100000000110000001100000011000000110000001101000011000011000000100000000000000000110000100000000000000001010000100000000000000001100000100000000000000001110000001100001100000011000000010000000100000001010000,INIT_2F=256'b010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000110111001101010011010100000010010000000000000110000000000000000000001001000000000000010000000011111111010000000000000100000000010000000100000001000000,INIT_30=256'b011111010000000000100000011111010000000000110000001000001000010001111111100000000111100000000101111111110000000000000000000110000001000000010010000100000110000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000,INIT_31=256'b011000000110000001100000010000000101100001100000011000000110000001100000011000000110000001100001111111100001011010100000111000001110000011100000111000001110000001100000010000000110000000000001111101000001110100000000111000001010000000000001111101
000001011,INIT_32=256'b0100000000110000001100000110000011111111111111110000000000000000001100000000000000000000111111110000000000000000000000000101000001000000011000000100000010000001000000000011000000110000010000000011000000110000001100000011000000110000011000000100000000000000,INIT_33=256'b010000000000000010100000101000000100000000000000000000000000000000000000000000000000000000000000000000000000000111111110011000000000000000000000000000000000000000000000010000000000000000000000011000001000000110000000100000000110111100000000000000000000000,INIT_34=256'b011111111000010110001000000000000000000000010000011000000010100000001000001100000010000000011000000110000010000001000000011111111001100001111111100110000001000000010000000000000010100000101010001100000010100000110000001011100010110000101000001100000,INIT_35=256'b0110000000000000000000011111010000000000000000000000000001100000000000000000000001100000000000000110000010100000100000001000000100000000011000011111111000000000101000011111111000000000000000000000000
000000001111111100000000000000000010000000000000,INIT_36=256'b0100010000100000010000000001100000011000000100000001000000110000010000001000000011111111000010110101000010000000011100000011000000110000001100001111110000010000000000000011000000110000011100000111110001100011001100000011000000110000111110100001111100000000,INIT_37=256'b010000000000000000000100000001000000111111100100000000100000001010000010100000100100001100000010000011001000110010001100010000100000110000000100000001001000001010000010100000100100001000001100000001001000,INIT_38=256'b01000000000000000110011000000110000000000000011000000110000000000000011000000000000000000000011000000000000000000000000000000010100000000000000000100000000000000100000000000000011000000000000000000010100000000000000000000000000000000000000000100,INIT_39=256'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000011000000000000000000000011000000000000000000000000000000000000000000000000000000
00000000110000000000000000000100,INIT_3A=256'b011000000110100001100000011000000110000001110000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000000000000000000000000000000000000000000110000001110000011100000111000001110000011000000110000000000000000000000,INIT_3B=256'b010000000010000000000000001000010010000011100010011000001100000001000000100000001000111100000000000000000000000001100000011010011111111000100000000000000101000001010000010000000110000001100000011000000110000001100000011000000110000001100000011000000110000,INIT_3C=256'b01000000000000111110010001111100000000001000000010000000100000001000000010000000000001001100000010000000000000111111110011000000100000000100000000000001010000010100000011000000110000100000010011000000100000111110000010000000010000000000001010000011111001,INIT_3D=256'b0101000000000000101000000111000001100001001100000010000001010000010000000100011110000111001100000011000001010000000000000011000000110000001100000011000011111100000100000000
000000110001001100000010000011111101001010110001000000000000111111010011000000100000,INIT_3E=256'b010000000100000001000000000000100110000100000000010000000000000111111110011000000100000000100000000000010010000100100001000000100110000001000000010000000100000001100010011000000100000111111110011000000000000000000000000000000100000001100000001000000000000,INIT_3F=256'b0101000001000000100001110011000000110000100100000000000000110000001100000011000000110000111110110001000000000000001100010011000000100000111111000010101100010000000000001111110100110000001010000001000000000000001010001111100100011111000000000101000001010000,DATA_WIDTH_A=9,DATA_WIDTH_B=9,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="FALSE",EN_RSTRAM_B="FALSE",SRVAL_A=36'b0,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,RSTTYPE="SYNC",RST_PRIORITY_A="CE",RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_A=36'b0,INIT_B=36'b0,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B=
"READ_FIRST",SRVAL_B=36'b0>.

Elaborating module
<RAMB16BWER(INIT_00=256'b010000000000000000101110100011111001111101000011100000001000000000100000000000000000010000010011100111110110000000111111100111111001011000000000000000000000000000000000000000000100100000000110110010000100100001101000100010001010100011000001010,INIT_01=256'b0100000001111000001000000000011000011000000001111110000000001000001000010100000000000101000001111101000000100000001000000001000000011010111000101110010111100111001010000000000000001010111000100110000010000000000010001000000000001000000000000001101101100,INIT_02=256'b0100000000000100010000000000000000000000010000000100000001000000100000000100000000000000100000001100000010000000100001000011111011000000000001000111010000111111000000000011011100000001000000111100111001000000000000000100101010000000000010000000000000,INIT_03=256'b0101110000000000000000000100000001011100000000000000000001000000010111000000000000000000010000000100000000011100000001000000000001000000000000001011111001101000101010001100000011000000100000001011111000100000111
000001000000001000000110000000100000000,INIT_04=256'b01111000100001000111000011110101000000000000000000000010000000110000011000000101000000010000000100000001000000000000101000000001000000000111000000010000111110110000010000000001000000010000001000000100000000000001000011101110011100000000000000000001,INIT_05=256'b010000000000000000000000000000000000011110001111100100001110000000000000000000100000000000000100000001000000000011100000000000000001000000000100000000000010000000000000000111111111000000011111111100000010000000000110000000001110000000000000000001110100,INIT_06=256'b011100000000000000000000000000000000000000000000000000000000000000001010000010000000000110100000000000100000100000001010000000000000000000000100000010000000000000000000000000100000001000001010111000000100000000110000000000000000000000000000010000000000000,INIT_07=256'b011100000000000000000000000100000100010000001000000000000000100000000000000010000000100000000000000110000000000001100000000000000001100000000000011000011100000000100000011001
0111001000001010000100000000000000001000000000000000000110000000001000000000000,INIT_08=256'b0100010000000000010000011000000001110000011000001000000001100000000100000000000001100000000000000001000001000100000000000000000000010000000000000000000000100000000000010111000011000000101000000010000001000000000110000000000001100000000000001011100001110,INIT_09=256'b0110001100001100000010000011000000000000001100000000001100000100000000100000000100000001111101010000000110000000000000100000000100000001000001010000110000000100000000100000000000000011000100010000001100000000000000100000110000000100000001000000000000000010,INIT_0A=256'b01011111010000001000000000001000100100100000100100011110110111110100000000100000001000000000011100000011010011000000000100000001000000001010010000000001000110010000000000000011100000100110000000000100100111101100000100000001000000000000000010000000000,INIT_0B=256'b010000000000000000010000000000000100000000000000001000110100000001000000000000111100000011000000010100100000000011000001001100000
001011000000001100000111000000000000000001100000000000001000000001100000100000000001111101000000100000000000000000100000000,INIT_0C=256'b0111000000001111110010000001100000100000001000000111000000000000000010000001000000000000000000000100100000010000000000000000000111100000000000000100100000000000001000000001000000000000000001101111001100000000011100000100000000101001000000000010000001010,INIT_0D=256'b0111110010000001110000000000000000000000010000000000000000000010000000000000001101000001000000000100100000000000000010000000110000000000100000000100000100000001001111101100000001000000000000001000001010000000000000000000000001000000001111000001100000,INIT_0E=256'b1111010000000001110100110000011100000000000000000000000100000000000000000000100000000000000001001111000100000001110111110000000000000000000001100000000000000001000000000000010100000000000010100000000000000110000010000000000000000000000001001100010011110100,INIT_0F=256'b01011100000000000000000000000100000000000000000000001100000000000000000000101000000001
000000000100001110101101000010010000011000001000000010010000100000110000000001110000000001000000010000000000001000000000000111001111000011110000000000000000010000000000,INIT_10=256'b0111000000010000100000000000000010110000000001110100000000000001101110000010100000100111011010010010000010000000000010011000000001010000010010000010010010101010000110000010100000100000001000000111100010000000100110000000000000111001110100100100000010111,INIT_11=256'b010000000010000000000011100111100001111000000011100000000000110100100001001000001100000100000000000000000010010110100000001000000110000000100000001000001001000011000000100001011010000001100000000001011010000000000000001000000000000010100000000,INIT_12=256'b1001101100001001111111110011000000000001000000000000110000001010000000001111100100000010001100000000000000000001000000100000000000000001000000100010110101001101001001010101110100000000000000010000000101010100001001010110001100000000000000001010010000000101,INIT_13=256'b011000000010000000111010110000000010001100001000
0110000000100011110000010111100001010000000000110111100000001000010100000000000000111000010000110000100001100000001000000101101100100001011110000100100000000000001110000000000000100000001010111001111110111,INIT_14=256'b0100000000000001010000000000000010110110000000011000010100000001110001010100010100000000000000010000010011011000111110000100000000000010100000000000000111000010000110000100001100000001000000100001110101000010000001000000000000000001110000100001000001,INIT_15=256'b0101001100000000110011100000001101101100000000011111101000000001000010000000010000000011000000110000000000000000100100001111001000000001000000001111100010010111111100000001110000000101100110000000000100000001000010110000000000000001000000000000000000000000,INIT_16=256'b010100001101101110110100000011000000100011000100110000000000010010001000001000000001000000100100000001000001000000010110011001001000000000010100101111001011100100100011011101010100100100010001000100000100010000100000101000000000100001001100010010,INIT_17=256'b01100000000
1000000001101100100000000000101001110011100000001100000110000000100000100100000110000000000000000000000010010000000000001000010001011100101100010101101001011110000000100000000010000001100001100000100001110111000000011000101001111000100000000,INIT_18=256'b011000000000001010011110000111000101010001010011110011001001111100000001000000000011110101100000001100000110000010010000011000000000000000000100000000001011001110001110011010000000100110000000100000000010000001100001100110100110000001100010100,INIT_19=256'b011000000000000000000000000000000000000000000000001000000110000000000101110111100000001000011000000000000000100000001000000000000000001000000001111111100001001000000000000001100001100000000000000001100000000000000010011000000001110000000111111101100000001,INIT_1A=256'b010000110111010000011100000001000000000000110000000000010101110000000000000010000000000001000000000101111111110110000100000111001101110000000000000010000000000000010111111111010000010001000000000000001100000000000000000010000000000000010100001
00111111111,INIT_1B=256'b0111100001110001010000000111100000000011010001101100000001000011111010000000000001100110001110010100000001111000000000000100000001110001011000000111111110011000011100000100011111001000001000000000100000100000000110000010000011100000001000000000000001000,INIT_1C=256'b010100000001111000011100010100000010001000000010010100000001111000011100010100000010001000000010010100000001111011010001100000100010000011111010000000011110001000000000001000000000000111111100000000000100100000100000000111000101000000100010000000100101000,INIT_1D=256'b01100111100000000010000000000111000001000001011001000000000000001000000110000000101000000010000100000000000000000100000111000010000000010001000101100001100000010000000000000001000000011110000111000001000000101100001000000001110001010001000000000000001,INIT_1E=256'b011000000100000000100000000011100001000000011111000000000000000001000000001000011100000001000111100000110000000001000000000000000100011100000000000000000100011111000000100111110100000000010010111000
00010000000100000001000000000000000101100000100000100,INIT_1F=256'b011110011110000110111000010001100001100000000010000001000000001000010001110001100000000000000100000000100001000011100000010000000000000001110001110000100101100000000100000001100000000001011000000010000110100000000010011000000000010000001010001111111101110,INIT_20=256'b010000000010110100110000000000000100111010100000000000000101000000010010010100100000000000010000011000000111000000010000100011100001000000010000010011100100000000010000010000000000111010000000000000000100111010000000000100000000011010010000000100000000,INIT_21=256'b0111110000000000001111011000000000010011000000011000000101000001001011101000000001000001000001111000111100000001101100011000000000000001000000001011000100000000000000010011001101000010010000010000000010011011001100110000001001000001001101010100000000,INIT_22=256'b01000000000011000011100000001100000000011100000001000000000000101001010100010000000010000000010000000001000000000000010000010000000001000001010000000100000010
000000110000001010110000000000100000110000000101000000010001000010001000111111111111111111110000,INIT_23=256'b1111110000000000110001010010011000001000001000110000001000000100001111010001000000000001000000000001010000000000000111100000010000100000000010000000010100000001000010000000110000000010111101000000100000001000000000010000010000111000000001110000000000001100,INIT_24=256'b0100000001000000000010000000000001001000010000000011101011001000000000000000000010000000000110000100000000010000000000000111000000011010011000100110011111000000010000000110000000100000000100000010000000100000001000000100000000000000000101111100000001000,INIT_25=256'b010000001001000000110000100000000010000001110000000100000110000000001100110000000110000001010000011001001100110100010000011000000010000000000111000001101100000010000100000000000000000000000000110011111100010101000000100001101100000000001110010111101111,INIT_26=256'b010110100000110010000001000011000000101110000010000010110000001100001010100010100000010000001001100000001000100
100000000011011100111100000000010000000100000000010000000000110100001100000011110101110000000011010000110000100110000010110000010100001010,INIT_27=256'b0101001000001010010100000000100001001110000001100100110000000100010010100000001001001000000000000100011000010010010001000001000001000010000011100100000000001100001111100000101000111100000010000011101000000110001110000000010000110110000000100011010,INIT_28=256'b01100001001100000100100000000101100111000001000000111000000100011010110000011000001000000010000000010100000111000001100000000000010100001100000011110100000110001100000011010010110000001010100000010000101101000000110010110000000010001010110000000100101010,INIT_29=256'b010100000001000000000000010100000001000011000000010000100100000001000000000100000000001100000011110100110000000101001001011000000100000010000000001100001001000110110000010100000010000010000001101000001001000000100000011100011001000011010000001000000110,INIT_2A=256'b01001000010000100000000000111000001100000010100000100000000110000001000100010
00000001000000000000000001000101000000010000000001110000001100000010000000000010000000101111101100100010000000100010001000000011100000110000000110100001111101010000001000001100,INIT_2B=256'b0111000000010000110000010111100000010000001000000110100000011000000100000000100000000011001001111000001000011011100000000101100001010001000001100010100000101000101000000010000011001000001000000011000010000000111010000010000110100000011000000101100001010,INIT_2C=256'b0100001001000100000000100010100111110100000000100000001000000100000001100001000001010010000000000000101000000110001110000011000001010010010100001000101001001110010011001000110001001010010010000100011001000100000000011001010000000010010001000010000,INIT_2D=256'b01000100010100000100001110101011110000010100101101100011011000000001000010001100000000111100001011111000110000000011000000010100000001000001110000011000000101000001000000000000110000111100000110010000010011000011100000110100100101001001000010000010010010,INIT_2E=256'b01110000100010000110100010000000011000
01000000000100100011100000011110000000000011000000011000000001100000010111100000000110000001001111100000000010000001000111100000000010100000111111100000000011000000110101011000001011100010011000101100001001000010101,INIT_2F=256'b011000001011000001010000101000000100000010010000001100000111000000100000011100000001000001100000000000111101010111010011100011101111111100000000001111110000000100010110001111110000000000110000011011000001111100000000001100000001000100110000111100010010,INIT_30=256'b0100110010000100010101000000000010000111010111000000000011110000000001101001110000001110000011100000001011111010000011100000001100011000000011000000110000001101000011000000010100001011000001000000101000000011000010010000001000001000000000010000011100000000,INIT_31=256'b011010000110000001011000010000000000001000111000001010000011000000001000001000000001100000010001111000000000001000001000001000000001100000010000000010000000000000000000000010100000000000001010111101101111111000000000000010100000000000000001000000100000001,INI
T_32=256'b0101100000010100000000010100010010111011111110110000001100000000010100000000010000000000110000100000001000000000000000000100010000000001000000000111000011110000000001000101000000000000010100000100100000000001010010000101010001010100010010000101010000000011,INIT_33=256'b01100001011010000000000001000000011000100100000111100011100000001100000100000010011000101000000010100010110111101010000110000011101000000010000010000001101000000110000001100100101000001000001010000000001001011000111000001001000011100000100100000000000,INIT_34=256'b0110011111000000000010000010000000011000000000000000000000001000000010000000000000000001011000011010001001100011100000111000011010111000000011101100100000010000000010000001100000000010011000000011000000100000001100000010100000110000001010000001100000010,INIT_35=256'b01010000000000010100000000001100101100010100000110000000000000010000000110110000000000000000000001010000000000000000000000001111100001110000001011001110111000000011000100001111000100000011000000010000010000000001
1111011000000100000000100000100000000100,INIT_36=256'b010000010101000101000010000100000001010001000000000000000001000100001111100011011011000000010000010011111000000010000000100000000001000010001110110000001100001000000000010100000000000011000000000100000101000100000000000100010000100011110111110100010100,INIT_37=256'b010010001001100000000010010100001001100000000000010000000101000010011000000000000111000001111100001000000000001001000100000001000000010000100110001001000101100000011000000110000010001000100000000011000100100001000100000001000001100000101110001011000000100,INIT_38=256'b0100100101100000010000010110000101000000011000100100000000001001100000000000100111000000001010010010000000001001100000100110000000000000001110000011000100101000001010010010100000100001001010010000000000101001000000000001100100100010011000000001000100000,INIT_39=256'b010101000010100000000000001001100010010000100010001000000000000000011110011110001001100000011100010000000111100010011000000110100000100000000000001100000000001000000000
001110000010000000011000101000000010010000011000101111100000000000010110000101000101100,INIT_3A=256'b010001000100011010011000100110000100001001000110100110001001100001000000100111101001100000111110011100100011110000111110001110101100001000111000001101100001010000110100000100000011001000110000001011101001011000101100000010100010101000001000001010000000010,INIT_3B=256'b010000010000000001100100110000100000000000100011100000000000000001000000000011110000001110000000010100010001000100000010000001100110010011000000010000100010000000100010100000100111000001100010011000100101000000110010010000000001001000110100110001001100,INIT_3C=256'b011000101110101101000111110100010100000011000100101000001000000000010000010000000010000000000000010000000100011000100000010100000101000001000100001000010000000000000000000000000001000000100000000000000100111111010000011001001100000010100011110000000010,INIT_3D=256'b01010000010000000000010000000000000010000000010000000001111000011110000000001000000000100000100111111110000010000001000000
000010000100000001101000011000000100100000010000000000000010000000101000000100000101000001001101010110000011000111100,INIT_3E=256'b0100000000010000001000000001000111000000001000000010000000100000111000000000100000101000001000100001000010000000000000000001000000000000001000000000000000001000000100000000000000100111110100000000100000011000000010000001100110101001101100000000100001100,INIT_3F=256'b0111000111100000000010000000001000001001111111100000100000010000000000100001000110001010000110000000111000000100000000000000100101111010000001000111100000001110110001100000110001000100000100000101110000010100110110101111101000101000000110000110110,DATA_WIDTH_A=9,DATA_WIDTH_B=9,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="FALSE",EN_RSTRAM_B="FALSE",SRVAL_A=36'b0,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,RSTTYPE="SYNC",RST_PRIORITY_A="CE",RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_A=36'b0,INIT_B=36'b0,WRITE_MODE_A="REA
D_FIRST",WRITE_MODE_B="READ_FIRST",SRVAL_B=36'b0>.

Elaborating module
<RAMB16BWER(INIT_00=256'b01101011100011111010101110100011100001111000010000100011100011111010101110001111101011111000010000101011100010000110101110001111100101000110000001010100010011111000101110010111100101000110110001000111100011111001011110010111100101111000101110010111100001,INIT_01=256'b1110000111100101111000110000100011100011111001011110000111101001111010101110100011100001111000001110010100011000111000111110010111100101111010111110000111100001111001011110000011100101000010001110001111100101111010001110010111100011111001011110001011100101,INIT_02=256'b1110001111100101001000110011000011100001111001011110000111100001111001011110010111100000111001011110000111100101111000011110000111101001111010001110010111101011111001011110001111100011111010011110100011100101000010111110000111100101111001011110101111100001,INIT_03=256'b11100101111000011110010111100001111000011110010111100101111001011110000111100101111000011110010111100001111000011110010111100101111001011110000111100101111001011110010111100001111001011110010
11110100011100101111000101110010100001010111001011110001111101011,INIT_04=256'b1110001111100101111000010001101011100011111001010000101011100001111001011110010111100101100010101110001111100010111001011110000100001000111000111110010110001011100000011000000111100011111001011110010111100001111001011110010111100101111001011110010111100001,INIT_05=256'b0101011100011111001010000101000001000000000011110001111100101000010101110001111100101111010111110000111101001000000011110101011101000111000011110000111101011111000111110000111100101111010000001101011100011111001010000101011100001111001011110010100011010,INIT_06=256'b0111101000000110101110001111100101111010111110000111100101111001011110100111101010111010001110000100011000111000111110010111100101000110001110001111100101111010001110010111101011111000011110000111100001111001011110010111100101111001011110010111100011,INIT_07=256'b111000001110000111100000111001011110010111100000111000011110000011100101111001011110001011100000111000011110000111100000111001011110010111100001
1110000011100101111001011110000111100101111001011110000111100101111001011110010111100101111000011110000111101001,INIT_08=256'b1110001111100101111001011110000111100101111001011110000111100101111000011110001011101001000000011110100011100010111010111110000111100010111000011110000111100101111000110001101000000011111000110001010100010010000101010001010111100011111010111110000011100001,INIT_09=256'b1110010111100101111000101110000011100001111000011110000011100101111001011110000111100000111001011110010111101011111000111110010111100010111001011110010100001010000001010000010100000001111001011110010111100101111001011110010111100101111000110000001100010011,INIT_0A=256'b1110001111101001000000011110100011100010111010111110001011100001111010111110001111100001111000011110101111100011111000101110001011100010111001011110010111100001111010111110000011100001111000101110000011100001111000001110010111100101111000001110000111100000,INIT_0B=256'b1110010111100101111000011110001011100101111001011110000111100101111001011110010111100001
111000011110000111100001111000101110100111101000111000011110010111100101111001011110010111100101111001011110010111100101111000111110010111101011111000111110000111101011,INIT_0C=256'b1110001111101011111000111110010111100001111010111110000111100101111001011110010111101011111000111110010111100101111000011110101111101010000110100000001111100011000010101110001100001010111001011110010111100011111000011110101111100000111001011110001011101011,INIT_0D=256'b1110010111101011111000011110000111100001111000011110010111100011111000011110101011101000111000101110000111100001111000011110000111100101111000111110101011100011111000011110000111100001111001011110001100001010111000111110010111100101000001010000001100000101,INIT_0E=256'b0100000001111010001110001011100101111001011110010111100101111010111110010100011010000101010001001100010101111000111110101111100001111000101110010111100101111000101110010111100101111000001110010111100101111001011110010110011010111000011110010111100101,INIT_0F=256'b11101000111000011110101111101010111001
01111000101110101100001010111000111110010111100101111000011110010111100001111001011110000111101011111001011110010111100101111010010000000100000001111010001110010111100101111000111110010111100101111010111110100100000001,INIT_10=256'b0111101010111010001110101111100101111010101110100011100011111010111110010100001010111000111110010111100101111001010001101011100011111000100001010100010111111000111110010111100000111001011110010111100011111001011110001111100011111010010000000111101010,INIT_11=256'b1110010111101010111010111110001111100101000110101110001111101011111010110000010100010101111000111110010111100101111010111110010111100101111001011110010111100011000010101110001111100101000010101110010111100011111001011110010111101001000000010000000100000001,INIT_12=256'b0100000001000000010000000100000001111010101110100011101011111010000001101011100011111001011110010100001000111000111110010111100101111001011110001111101011111000111110010111100101000110101110001111100101111001010000100011100011111010111110010111101011,INIT_13
=256'b01010100010010000101010001010100010101000001010000010111100001111001011110010111100101111001011110010111101011111000111110010111101011111000111110010111100101111000111110010111101011111000111110000111101011111000111110000111101001000000010000000100000001,INIT_14=256'b1110000111100101111001011110010111100101111000111110010100000001111010101110100011100101111000111110000111101011000110100001000111100011111001011110101011100101111000011110101100011010111000111110010111100101111010011110100011100001111001011110001100010101,INIT_15=256'b1110001111100101111010101110001011101011111000111110101011100011111010111110001100011010111000111110010111011010111000111110000100001010000000111110001111100111001010101110000111100101111001011110000111100001111000111110010111100101111000011110000111101001,INIT_16=256'b111000111110000000011010111001111110001100001010111000011110001111100001111000011110001111100101111001011110010111100101111010011110101011101000111001011110000111100001111001011110010111100010111001011110010111
1001111110001100001010111000011110001000001000,INIT_17=256'b1110000111100101111000001110100011101010111000101110001100000101111000110000101000000101111000110001101011100011111010100000001100010011111000111110000100011010111000111110101000011010111000111110101011100011000001011110001111100101000110101110001100001010,INIT_18=256'b1110000100001010111000110000001111100011110100111100001111100001111001011110000100001010111000111110101111100010111000011110000111100001111010011110010011100010111010111110001111100010111001011110001111100101111000111110010111100011111010011110101011101000,INIT_19=256'b1110001100111010000010101110001111101010111010111110010111100101000110101110001100001010111000111000101000001010111000111110010111100101111001011110000111100001111010010000000011101000111000101110101111100001111001011110000111101010111000001110101111100001,INIT_1A=256'b1110101111100101111001011110010111101010111010111110010011100001111001011110010100101010111000011110000011101000111000100000101000010001111001011110001111
101011111000101110000011100010000010101110001111101011111000101110001011101010111001011110001100011010,INIT_1B=256'b1110101111100101111001011110010111100101111001011110010111100101111001011110010111101011111001011110010111100101111001011110101111100101111001011110010111101011111001011110010111100101111010111110010111100101111001011110101111100101111001011110010111101010,INIT_1C=256'b1110101011101011111001011110010111100101111001011110010111100101111010101110101111100101111001011110101111100101111001011110010111100101111001011110101111100101111001011110010111101011111001011110010111100101111001011110101111100101111001011110010111100101,INIT_1D=256'b1110010111101010111001011110001111101011000110101110001111100101111001011110010111100001111010010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001111010001110001011100011,INIT_1E=256'b01000000011110101010010111111000111110001010001010100000001000000111100011111010010000000111101000
11100010111010111110010111100001000110110001010100010001111000111110101111100010111001011110101111100101111000111110101111100101111001010001101011100011,INIT_1F=256'b1110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000100000000100000001000000010000000100000001,INIT_20=256'b1110000111100001000110100001001000010100000101001110001100001010111000110000101011100011000010101110000111100011111000100001101000010100000101001110001111100000111010001110010111100101111000011110101011100010111001011110010111100010111000011110101011100010,INIT_21=256'b1110011100011010111000110000101011100011111000101110000011100000111000011110101011100010111000101110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010100111010111000101110000111100001,INIT_22=256'b111000011110000111100101111001011110000111100001
1110010111100101111000011110000111100101001110101110001011100001111000011110000111100001111010101110001011100100111000011110010011100001000010101110001111100101111000101110001111100011111010101110001011100111,INIT_23=256'b1110001100001010111000111110001011100010111000001110000011100001111010101110001011100010111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101,INIT_24=256'b1110000111100101111001011110000111100001111001011110010111100001111000011110010100111010111000101110000111100001111000011110000111101010111000101110010011100001111001001110000100001010111000111110010111100010111000111110001111101010111001011110001000011010,INIT_25=256'b0101011100011111000101110001011100000111000001110000111101010111000101110001011100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001,INIT_26=
256'b1110010111100001111000011110010111100101111000011110000111100101001110101110001011100001111000011110000111100001111010101110001011100100111000011110010011100001000010101110001111100101111000101110001111100011111010101110011111100101111000100001101011100011,INIT_27=256'b1110001011100010111000001110000011100001111010101110001011100010111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101,INIT_28=256'b1110101011101011111010111110101111101011111010111110101111101011111010111110101111101011111001011110101111101001111010001110010111100101111000101110001011100101111001011110001011100001111001111110010111101010000110001110001100001010111000110000101011100011,INIT_29=256'b01000000101001001000101010011000000000001100101011011000110110000001101011110010110111101100011001000000111001000100000011101000111001001110100011001010010000000100000010100100110010001110011010011000110110000
1010000111010000100000011001010110010100000001,INIT_2A=256'b0111010101101101011001010000000001110010011101010110111100101110011000110000110101110100011100000111010001100100011011110110010101001001010011000000000000111000001100000110110001010000001000000101001001000101010011000000000000111000001100000110110001010000,INIT_2B=256'b010000001101110010110010111100001111000001110000011000001100101001000000010000001110100000010100111010001100101011001110010000001101001000000000111100100100101001001010110100101100101011000110000110101101111001000000111001000001101011011110010000001101001,INIT_2C=256'b010000001101011011000110101010001100100001000000111010001100101011101000110000100001101011001000110100101100001011100110110001100001010001000000110010001100101001000000110101100000000001001010010000000100000010001000110010101010011011101000111001001110000,INIT_2D=256'b010110010111001101100011011001000110110101010101011001000110111000100000011011000000101000110000001000000110111000100000011011000000101000100000010100000111
0010011001010110111100001101011001000010010100100000011110010111000001101110000000000010010101101111,INIT_2E=256'b01100000001110000001000000111001001101111011011110111001001100101010100000110001000001010011011100111100101100111011000010110111101110010,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,DATA_WIDTH_A=9,DATA_WIDTH_B=9,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="FALSE",EN_RSTRAM_B="FALSE",SRVAL_A=36'b0,RSTTYPE="SYNC",RST_PRIORITY_A="CE",RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_A=36'b0,INIT_B=36'b0,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST",SRVAL_B=36'b0>.

Elaborating module
<RAMB16BWER(INIT_00=256'b01011100111111111011110110100000101000001011110100010011000000001010000011111111101000000000000000010011000000000101110010010100101111011000010010100000000100111001001010010100111111111010000000010011100100111001000110000001100000111001000110100000,INIT_01=256'b1010000010000000101000001011110101010011100100001010000000101101000000001011110110100000100001011001001110111101010100101001001110010100111111111010000010100000100001001000001010010100101111010101001110010010101111011000010010100000100001001000001110010100,INIT_02=256'b1010000010000001101000000110001101010011100000011010000010100000110100001000000101100010100100011010000010010001101000001010000000101101101111011000010011111111100001001010000010100000001011011011110110000100000000000101001110010000100101001111111110100000,INIT_03=256'b11010100100000111101010010000011101000001101010011010100100001011000001111010100100000111101010010000011101000001101010011010100100001011000001111010100110101001000010110000011110101001101010010111
10110000110100000111001011000000000100111110101000011111111,INIT_04=256'b0101001110010110101000001111111101010110100101100000000001010001100101011001001010010110000000000101001001000010100101101010000010111101010100111001011011111111101000001010000001010011100101011000010110000011110101001101010010000101110101001000010110000011,INIT_05=256'b01010011100101001111111110111101101000000101001110010100000000000101001110010100111111111010000000101101000000001111111110111101101000001010000000000000101000001010000010010110101111011111111101010110100101100000000001010010100101011001011000000000,INIT_06=256'b010111101111111110101010010010100111111111010000010010011100111110010110100000000101111011010000010111101010100111001001110010100101111010101001110010100101111011000010011111111101000001010000010100000100000111000001110010011100101001000010010100000,INIT_07=256'b100000111010000010000010110101001101010010000001101000001000001111010100110101001000000110000011101000001010000010000011110101001101010010100000100000111101
0100110100011000001111010000110100001000001111010000110100001101000011010000101000001010000000101101,INIT_08=256'b0101000011001101110011011010000011001101110011011010000010011101101000000100110100101101000000001011110110001101000000001000011101000110101000001010000010001101101000000000000001011001010100001000001010000011100100101001111101010000111111111000001010100000,INIT_09=256'b1101010011010100100000011000001110100000101000001000001111010100110101001010000010000011110101001101010011111111101000001001111110001101110011011100110100000000110011011100110110100000110011011100110111001101110011011100110111001101101000001010000010100000,INIT_0A=256'b1010000000101101000000001011110110001101111111111000010110100000111111111010000010100000101000001111111110100000100001011000010010001101110011011100110110100000111111111000001010100000100011011000001110100000100000101101010011010100100000011010000010000011,INIT_0B=256'b1000110110001101101000001000000011010000110100001000001111010000110100001001110110100000101000001010
000010100000010011010010110110111101101000001000010010000100100001001000010010000100100001001000010010000100101000001000010011111111101000001010000011111111,INIT_0C=256'b0101000011111111101000001001111110100000111111111010000010010011100101001000011011111111101000001000010010011111101000001111111100000000000000001010000001011010000000000101101000000000100111011001110101011010101000001111111110000100100111111000000011111111,INIT_0D=256'b1001111111111111101000001010000010100000101000001000110110100000100000111111111110111101100011011010000010100000101000001010000010001101101000000000000010100000101000001010000010100000100011011010000000000000010110111000010010010100100000111010000010010100,INIT_0E=256'b0101111011000110110000101100100111001010110000100111111111001010100000000100000111010000010010101010101100000000010100000100001001001001110000001100000101001000110000001100000101001000110000011100101011000000100000000010110011001000110010101,INIT_0F=256'b10111101101000000000000011111111100101001000010100000000000
00000010100111001010010010100101000001001010010100000100101001010000011111111100100111001010010011111001011010000000000000000101111011000001110011111101000001000001110011111111111110010110100000000,INIT_10=256'b011111111101111011111111110011111111111111011110110100000111111111001111100000000010100111001001110010011100111111111111101010011100000111100001111010010010100001001000010000010100100011001111110100000100000111010000010100000001011010000000011111111,INIT_11=256'b1001111100000000111111111010000010010100000000000101000011111111111111111001111110011111010100111001001110010101111111111001001110010011100111111000001110100000000000000101001010010011000000001001111101010011100101011001111100101101000000000000000000000000,INIT_12=256'b0111111111011110111111111101111011111111101010011100100111000001110111101010100111001001110011111100001001010000011111111101000001001001110011111000000000101001110010100100111111011110101010000111111111001010011111111,INIT_13=256'b1000010010000011100101011000010010010101100001001
000010001010101100001001000010010000100100001001000010011111111101000001000010011111111101000001000010010000000101000001000000011111111101000001010000011111111101000001010000000101101000000000000000000000000,INIT_14=256'b1010000010000011100000111000001110000011101000001001000000000000111111111011110110010011101000001010000011111111111111111010000001010011100100000000000010000100101000001111111100000000010100001001010010011111001011011011110110100000100001001010000010000101,INIT_15=256'b0101001010011000111111111000011011111111101000000000000010100000111111111010000000000000010100011001100000000000010100111010000000000000101000000101000111010111000000000101011010010011100101001010000010100000101000001001001110010001101000001010000000101101,INIT_16=256'b0101110010000000000000001101000001010011000000000101001010100000101000001010000010100000100101101001000110010011100100010010110111111111101111011001001110100000101000001001010010000011100000101001001110010100110001111010000000000000000110010010010110111101,INIT_1
7=256'b1010000010000110011000101011110111111111100000101010000010000100010101010000000010000100010101010000000001011100000000001010000010100000010111001010000000000000010100110000000000000000000111000000000010100000100001000101001110010100000000000101110000000000,INIT_18=256'b1010000000000000010100101010000001010000101000001010000001010100100111111010000000000000010100001111111110001101101000001010000010100000001011011001110110001101111111111010000010001101110011011010000011001101111000001100110111100000001011011111111110111101,INIT_19=256'b0101001100000000000000000101001100000000111111111001111110010000000000000101001100000000010100110000000000000000010100111101000110010011100100001010000010100000001011010000000010111101100011011111111110100000100111011010000011111111100001001111111110100000,INIT_1A=256'b111111111001001010011111100101001111111111111111100101011010000010011111100101000000000001010101100000101001001010001101000000001010000010011101010100001111111110001101100001101000000000000000010100001111111
1100011011000000100000000100001011010000000000000,INIT_1B=256'b1111111110011111100101001000110111010001100011011101000111010001110100011001010111111111100100111001111110011111100101001111111110010101100111111001010011111111100101011001111110010100111111111001010110011111100101001111111110010101100111111001000000000000,INIT_1C=256'b1111111111111111100111111001010010001101110101101101011011010110000000001111111110011111100101001111111110011111100101001001001110010011100111111111111110010101100111111001010011111111100101011001111110010100100111111111111110010011100111111001010010010101,INIT_1D=256'b1001010000000000100001001010000011111111000000000101001110010100100100111001000010100000001011010000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000101111011000110110100000,INIT_1E=256'b0100111110101001001000010000000001000000010100000010100100010110100000000101111011000110111111111100101001010000011111111100111011010000001010000111111
1110001101100101001111111110000100101000001111111110011111100101000000000001010011,INIT_1F=256'b1100001011010001100000101010000000000000100000011100001111010001100000111010000000000000100000011100001011010001100000101010000000000000100000011100001111010001100000111010000000000000100000011100000011010001100000000000000000000000000000000000000000000000,INIT_20=256'b1010000010100000111111110100010010000011100100010001010000000000010100100000000001010010000000001010000001010010000000011111111111000011110100010001001101100011101111011100001011010001101000000000000010000001110000111101000110000011101000000000000010000001,INIT_21=256'b1101011000000000010111000000000001011100000011001000011010000101101000001111111110000001100000111000001110010001100000111001000110000011100100011000001110010001100000111001000110000011100100011000001110010001100000111001000100000000010100101010000010100000,INIT_22=256'b1000100110100000100100101000001110001001101000001001001010000011100010011010000010010010000000000101010110100000101000
001010000010100000111111110100010010000011100001011001001010100000000000000001010010010001100000011100000111000011000000001000001011000101,INIT_23=256'b0101110000000000010111000000110001000001100010001000011010100000111111111000001010000011100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011,INIT_24=256'b1010000010010010100000111000100110100000100100101000001110001001101000001001001000000000010101011010000010100000101000001010000011111111010001001000001110000101100100101010000000000000000101001001000110000001110000011100001100000000010100010100000100000000,INIT_25=256'b01011100000011000100000110001000100001101010000011111111100000101000001110000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001,INIT_26=256'b1000001110001001101000001001001010000011100010011010000010010010000000
000101010110100000101000001010000010100000111111110100010010000011100001011001001010100000000000000001010010010001100000011100000111000011000000001100011001010001010000010000000001011100,INIT_27=256'b0110001000001100010001000011010100000111111111000001010000011100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010,INIT_28=256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100111111111111100101101101111011100001111010010100000111000001011000011110100101000001110100000110001100101000100000000101111010101110000000000010111000000000001011100,INIT_29=256'b011000101001111001000000011101001100011011101000111000001100101001011100111010001110011011011110111010001110010011001110111010001100001011011110110110001000110001110100101001000100101001001010100010101101100000000000111001001100111011001000110001000000000,INIT_2A=256'b011011100111011001
1101000110010001101111011100110100111001110100011000010000101001110010011101010110111100100101011010010111011000100000001110100000101000110000001000000110000101110100001100100100111100100000001110100000101000110000001000000110000101110100,INIT_2B=256'b0110010000100000000000000011100000110000001100000000000001101100011001100110111001101111000011010110001101100100011000010111100001101100011100110110001000100000001000000110011001110110011001010000101001100010011011000110111100001010011000100111100001101100,INIT_2C=256'b0110110101100011001000000000000000100101001000000110111001110010011001010101000001100100011001010110110101110010011101000110000100001101001000000110010101100011011100110110001100001010001000000010000000100000010010010110101100000000011010000110110001101100,INIT_2D=256'b0110010001100101001001010110100100000000001001010111010101100011011000010000110100100101011100100110100101100011011000010000110101110100001000000110000101110100010000110110010000100101001011100101000001110100011100100111010100001010
0010000001110010,INIT_2E=256'b0100010111000000001110001111100110010101001100011011110110111101100011001000000110110100001101011001010110111001101110011011010110111000100111,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,DATA_WIDTH_A=9,DATA_WIDTH_B=9,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="FALSE",EN_RSTRAM_B="FALSE",SRVAL_A=36'b0,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,RSTTYPE="SYNC",RST_PRIORITY_A="CE",RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_A=36'b0,INIT_B=36'b0,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST",SRVAL_B=36'b0>.

Elaborating module
<RAMB16BWER(INIT_00=256'b0111111110100000000100000000000001000000000000000000000000011000011111111000000000000000000010000000000000000000011000000100000000011000000110000000100000011000000100000111111100000000000000000001100000011000000110000001100000011000001000000,INIT_01=256'b01000001010000010100001000000000000000001100000100000001000000000000100100000000010000000000000000000010000000000000000010000000110000111111110010000000000000001100000011000000100000100000000000000000110000100000000011000000110000001100000011000000110000,INIT_02=256'b010000000110000001100000011000000000000001100000011000100110010001100000010000000100000001100000010000100100000010100000100000001000000100000000101000011111111010100000101110001000011010000001000000001010000000000100000000000110000000000001111111100100000,INIT_03=256'b010000000110000001000000011110000111000001100000010000000110000001101000010000000110000001000000011110000111000001100000010000000110000001101000011000000100000001100000011010000110000001000001000000000110000
001100000011000000000000011000010000000011111110,INIT_04=256'b0110000011000001111111100000000011000000000000000000000001000000001000000100000000000000000000000100000001000000110000010000000000000000011000011111101000100000000000000000000001100000011000000110100001100000010000000110000001100000011000000110100,INIT_05=256'b01100001111111101000000000000000000000000110000000000000000000000110000111111010100000001000000001101111111111101000000000100000000000000000011001000000001000000000000100000001111111100000000011000000000000000000000001100000010000000000000,INIT_06=256'b011011110000000111111110000000001000000111111110000000001000000001100000100000000000010010000000000000010000000000000000011000000110000100000000000000000110000100000000101000011111110001000000001000000000000010100000101000000110000001100000101000001010000,INIT_07=256'b01010000010100000100100001000000001000000111000001110000011010000110000001000000001000000011000001110000011100000110100001100000010000000011000000101000011000000010000011001000011
0000011000001001010000110000100100000111000010000000010000000101000001000011,INIT_08=256'b0100000000100000001010000010000110000001100010000000000010000001101000001000000001101111000001111010000000000000011010000100000000100000000000000110000001100000000000000000000000000000011000000110000001100000010000000000000111111000010000000010000,INIT_09=256'b011000000100000000100000001100000111000001110000011010000110000001000000001100000010100001100000001000011110111001000000001000000000000001000000010000000000000001100000010000000100100000000000010000000100000001000000101000000100000001000000101000001010000,INIT_0A=256'b01000000001101011000000011010000111110100001000000000000111110110010101100010000000000001111101100110000001000000001000000000000000000000011000000110100111110110010000000010000000000000010100000101000001001000010000000010000001110000011100000110100,INIT_0B=256'b0110000001000000000000010010000001100000010000010100100001100001010000010000000011100000110000001010000010000001101000001001111100000000000000
00011000000110000001100000011000000110000001100000011000000110000001100000000000011110111000011000100000011110111,INIT_0C=256'b011110110001000000001000100000000111101100001000000000000001100000000000011110111000011000000000001000001011000001111111100000000000000000011000000000000000000000000000000000000001100000010000000000000101100001111100100010000000000010001000011111001,INIT_0D=256'b0101000011111111001100000010000000010000000000000011000000110000100101001111111101001111110100000011000000100000000100000000000000110000001100000000000000110000001000000001000000000000001100000011000000000000000000000011000000110000001000000010000000110000,INIT_0E=256'b011011100110101100011111101000000110000001100000011000000000000111111110100000000000000001000000010000000110000000011000000001000100000000100000000000000100000001000000010000000100000001000000010000001100000001100001001000000000000000000000011000000010000,INIT_0F=256'b01000000000000000000000111111111010000000101110000000001000000000000000000100000000100000000000
00011000001010000010000000110000011110110000000000011000001000000010000000011011100110111100000000010000000110000001000000000000000110000111101110100000000110101,INIT_10=256'b011011111110101010000001111100100000000111101100100000000000111111110010000000000000000000000000011000000110000001100001111111100000000001100000010000000100001000000000000000000000001001000000001000000110000001000000011001100101110010000000011011111111000,INIT_11=256'b0111101110001111100000000000000000000000011111111111110010000000000000000000000000011000000110000111110010010000000010000000000000010000000100000000000000000000000100000000000000100000000000000001100000101000001000000001101010011010100110111,INIT_12=256'b011010000110101001101010011011100110111111111110100000011111001100000001111111100000000001100000010000010000000000000000011000000110000001000000010000011110111000111110000000000110000000000000000000000110000010000001000000000000000111101110000000011111001,INIT_13=256'b01100000011000000110000001100000011000001010000010000000
0000000011000000110000001100000011000000000000011110110000010100000000011110110000001110000000001100000011000000100000011110110000000000100000011110110000000000101000001000000001101110011011100110101,INIT_14=256'b1111000000100000001000000010000000100000001000000011000000110111111110110100000000010000000000000011000011111111111111110000000000000000001100000000000000000000001100001111111100000000000000000000000001000000010000001000000000000000001100000011000001000000,INIT_15=256'b0100000111111110110000011110110001000000000000010010000111101100010000000000000000000000000000000000000000000000011110000000000010100000000000000010000000000000000000000110000001100000110000010010000010100001000000000110000010000000111000001000011,INIT_16=256'b010000000000000001100000000000000000000000000000010100000100100000010000000110000011100000110000001000000001100000100011111111100010000110010000000010000000000000011000000100000001000000010000000110000001000000010000000000000000000000101000010000011,INIT_17=256'b01000000010000010
00011111111111001000000011000010010000000000000000000011000000000000000000000000000000000000000011000000110000000000000101000000000000000000000000000000000000000000000000000000110000101000000000000000110000000000000000000000000000,INIT_18=256'b010000000000000001000000010000000000000011100000100000000000000000000001111011000010000000000000101000001100000010000001111000011010000111111000010000000010000001100000011000000110000001100000011000000110000010000001111111101000111,INIT_19=256'b0111101010001000100000000000000000000000000000000000000000000000000000000000000000011000001010000001100000110000001000000010000000000001110000000110100001111110100100000000100000000000011111111010000001111010100010000,INIT_1A=256'b1111010100110000000100010000000011111111111101010011000000100000000100010000000000000000000000000011000000000000001000000000000001010000001000000000000011110111000100000000000000000000000000000000000011110111000100000000000000000000001100000011000000000000,INIT_1B=256'b1111010100010000000000000001000000
010000000000000000000000110000001000000001000011110101001000000011000000010000000000001111010100100000000100000000000011110101001000000001000000000000111101010010000000010000000000001111010100100000000100010000000000000000,INIT_1C=256'b1111111111110101000100000000000000010000000100000011000000100000000000001111010100010000000000001111010100010000000000000010000000110000001100001111010100100000000100000000000011110101001000000001000000000000010100001111010100100000000100000000000000110000,INIT_1D=256'b011000000000000001100000011000011111111000000000000000000110000010000000011000001010000010000000011011000110111001101100011011100110110001101100000000000110110001101100011011100110110001101100011011000110110001101100011010100110101100000001101000000000000,INIT_1E=256'b011000000110000000000011111000100000000001000000000000000100000001100000000000001000011001101111000000011010000111111110001000000000000111111110001000000000000000000001111010100010000000000001111111000110000001100001111010100010000000000000000000000
000000,INIT_1F=256'b1100000011000000001100000010000000000000000100001100000011000000001000000011000000000000000100001100000011000000001100000010000000000000000100001100000011000000001000000011000000000000000100000010000000100000001100000010111100101111001011110010111100101111,INIT_20=256'b0101000001100000111111110100000000100000001000000000000000000000000000000000000000000000000000000100000100000000001000001111111111000000110000000000000011000000100000110011000000110000001000000000000000010000110000001100000000100000001100000000000000010000,INIT_21=256'b01001000000000000000000000000000000000110000000010000000110000001000101111111100010000001100000111000001110000011100000111000001110000011100000111000001110000011100000111000001110000011100000111000001110000011100000111000000000000001000000010000001000001,INIT_22=256'b0101001001110001110000011100000111010010011100000100000001000000010100100111000111000000000000010100000101000001000001011000001000000011111111010000000101000001011100000100000101010000000000000000
0000010000001000000001000000110000000000000010000000010010,INIT_23=256'b01100000000100000000100000011000000100010111111110010000000110000011100000111010010011100000100000001000000010100100111000111000001110000011101001001110000010000000100000001010010011100011100000111000001110100100111000001000000010000,INIT_24=256'b1001100001110000011100000111100010011000000100000001000000011000100110000111000000000000010100000101000001000001011000001000000011111111010000000101000001011000000100000101100000000000000000000001000000100000000100000011000000000000000100000010000000000000,INIT_25=256'b0110000000010000000010000001100000010001011111111001000000011000001110000011110001001100000010000000100000001100010011000011100000111000001111000100110000001000000010000000110001001100001110000011100000111100010011000000100000001000000011000,INIT_26=256'b011100000111110010010100000100000001000000011100100101000111000000000000010100000101000001000001011000001000000011111111010000000101000001010100000100000101110000000000000000000001
0000001000000001000000110000000000000001001000010000001000000000000000000000,INIT_27=256'b1100000000100000000100000011000000100010111111110010000000110000011100000111110010010100000100000001000000011100100101000111000001110000011111001001010000010000000100000001110010010100011100000111000001111100100101000001000000010000000111001001010001110000,INIT_28=256'b1111111111111011111111011111011011111100111111011111011111110110111101001111001111110110000000001111011001000000100000110010000000100000001100000010000000010000000100000011000000100000001000100010000000000000100000110000000000000000000000000000000000000000,INIT_29=256'b010000001010010011001000111001100101110011101000111001100000000011001010010000001110011011100100110001101101111011011100110010101110100011011100110100101001100010100100100010101001100000000000000000001110101000011010110111101110101001000000110110100110100,INIT_2A=256'b01101001000000000110001101100101011100000010000000000000011001010111000001100100011011110111001101101110001000000111001100100
00001100100011100110000110100100101011001010111011001110101001000000101001001100100011100110000110100100101011001010111011001110101,INIT_2B=256'b0110010101110101000010100011000000100000001001010000101001101001011011000110000101001110011001000110010100100000011011010111010100100000011001010010000000101100011001010010000001101001010100100111010001100101011000010110111001110100011001010111010100000000,INIT_2C=256'b0111010101100101010100000000101000100000001000000110010100100000011010110000000000100101011101000111001101110100011001010101000001100100001000000111011001100101011101000110000100001101001000000010000000100000001000000110001100001010011001110110000101100101,INIT_2D=256'b0101001101110011100110010000001110100000010100010000001101111011011110100110101111000011110000110010101101111011011110100110101100100011100100111100101110000011011100000000000100101001011100110010001001001011100100110010101101111000011010111001101110010,INIT_2E=256'b011100000000000000001010011001000010000001000010011100110110111101110010
0100000101100101011100110110000101101001001000000010000001110101,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,DATA_WIDTH_A=9,DATA_WIDTH_B=9,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="FALSE",EN_RSTRAM_B="FALSE",SRVAL_A=36'b0,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,RSTTYPE="SYNC",RST_PRIORITY_A="CE",RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_A=36'b0,INIT_B=36'b0,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST",SRVAL_B=36'b0>.

Elaborating module
<RAMB16BWER(INIT_00=256'b010100000010100101110011100000000001000001000011100000000001000010110000001001011110000001000000001100000010000010110000000100010100001110000001110000000001000001000011100001001100100001110000000100010000001110000100110000001100000000010000110000000001,INIT_01=256'b010100010100000000000011100000000000000101000000000000111000100101110011100000000100000000000010110000111000000101110010100001001100100001100000000100000100001100000000001100110000001110000000000001001000001110000001010000000011001000000000000100100000,INIT_02=256'b01001000000000000000001000000010001011000000001100100011000011000100010000000011000110000000001000011100000000010000000001110000001110000000100001101000000011000000000100000101001110000011100000011100010100100000010100001000010110000111001100000101,INIT_03=256'b0101000000010000010110000001000000011000010010000100000110000000000100000011000000010000001110000001000000011000001010000010000101000000000100000001100000010001001000000001000000001000000000111000000000100
000000010000010000000011001101000000000001110101,INIT_04=256'b0100010100000000111111001100000000010100000000111000000010001001000010010001001100000001000000000100000010000101000000001101110000000000000000000011010110000001010000010000010100001011000011110000000010000011110000111000111000000011010011010000000010,INIT_05=256'b0101100000000000110000111101000111000000001000000001100010100000001000000000000011100111110010000000000111000010010000100110001110000000001100000010000100111010101000000010101001100011100001111010100000000010100000000001100000011001010000100010000000011,INIT_06=256'b0100100000010000111110100000000001010000110101100000010000000000000110000001000011011101001110000000010000111000000000000000100001011000001110000000001100010100001110000001100011101011000001010000010100000100000101000001000000000100010110000001010000000000,INIT_07=256'b01000100000001000000001000100110001001000100011000000110000001000010001000100000001000100100001001000110000001100000010000101110001011000000001000000010001010100
0101000000011000000101000001000000100100000011000000100000000100000000000000010000000011110111,INIT_08=256'b010000100101001001000010001000100011001000100010000101110000000000000110010000110000010100001111000000001100010111010000100000001100000001000000010100000000010001010000011001000101000000000000000000000001000000000011100000000000001100000000011000000110,INIT_09=256'b01000100010000000100010010000100100011000000110000001000010111000101100000000100000001000101010001010001010000000011101010110000101110001011010010110000000101001011010010110000100011001010110010101000101001001010000010011100100110000000000000110000011010,INIT_0A=256'b010010000010000011001100011000001100100010111110010001000001101010101000000001000000100000011011111101000010001000101000001000000001110001010010010100000100000111001110000010100000101001000100010001000000010000000010001001100010010001000110000001100000010,INIT_0B=256'b01000000011000000100100001010000010110000101000001010000010010000100000111000000000110000001000000001000000000001
01001111000000010000000001000001110000100000000110000001010000010000000011000000100000000100000000000000000000111111000000100000000001000010,INIT_0C=256'b011101101000001110000100000001001110101010000100100100000000000000010000000001101000000010000000000101100000000001100110000010111010011000000010100000001001010100000001100000101000010000000110000000010000000001001111000000001011010000000101010011011,INIT_0D=256'b0111100001010101000010010000011100001000000001010000000000000100000000100101110111110000000101000000101100000111000010000000010100111000000001010000010100000000000001110000100000000101001110000000010000000110000000000000010000000000000111000000000100000000,INIT_0E=256'b0101010001110100111100000001010000000100000001000000010000000100100001010000010000000101000110000000000100000000000000100000001100000110000011000000000000010100000000010001010000010000000001100001000000001000000001000000110000010111000000110000110000000000,INIT_0F=256'b0111000000000110110101101111010100000100000000101101101000000011000
000000000100000000000000001010000010000000000000000000000000010110011000100000000000001001100011100000111000001110100000010000000000000001000000000000000000000010000010110010000100001111010,INIT_10=256'b0110010011101000000010001000101000010100000100000000100000000010100011110010010000000100000000000001110000000000001101001111011000100000000000010000000010000011000000000000010010000011000000000101100000000000000011000000010100010010000010000101010010101011,INIT_11=256'b0111110000000001000101001111101000000000000000110000000010110001011011111001110010011100000000000001110000000000011101010001000000100000101101000001100000000000000101000000000000011000000101111100110000000000000000001101010000111000100100011000001001010100,INIT_12=256'b1101111110111100101000010111010001010100101001100011100001010111001110001111101100000000010100000001110000111000000000000000000001000100000000000000000100000101111110100000000001000100000011100000000000000000011010000011100000000000010001000000000001100110,INIT_13=256'b01100000000
001000110000010000000100000000110000010000000000110000101000001000000001100000010000000000001101011000000010000010001101110000000100010010000001000000000000000010000111001000011000000000000111100001010000000000001110000010010000111000011010101,INIT_14=256'b0111000001100000010000001010000010000000000000000010001011100101101000001000000100100000101110000000011001111111110110000001100000000000111000000010100000000000000001101011100000011000000000000000001000000000100000111000000000100000111000000000000011100,INIT_15=256'b01100111010010000000100110000000000000000000100000001001101000000000100000011000011010000000000001000000000000000000100001011000000010000101000000110000100010000001101010000010011000000010100000101000000000000010001011000000000010000000011111000,INIT_16=256'b1111000100000010000011000000001000000000001000000000011100000001000000110000001100000000010010000100110000000100010110001111000011100101111110000101000000000111000001000100110001010000000000010101000001001100000000110000101000000101000001010
000000111111000,INIT_17=256'b0100001010000000001111111000011011100000000010000000000001100111111100000000100001100111111010000010000000001000001110000000000000010111100010000110000000100000000010001000100001111100000000001000100000001000100000000000000010000000001001111111100011000,INIT_18=256'b010100000100000000000000000000000000000000010000000000000111010001000000000000010001000000000000011100000100000000010000000100000000111101110000010000001100101010010000001100000100000001100000000100000101000001000000010000000000000001111001110111110000,INIT_19=256'b0111100000000100001000100111001101010111110001001010000000000100010111110110100000001010011001010000011100001101011100010000000000000000001001000000000100000000011111111111111111110000000011000001111100000100000001000000011011110011000000001111100100001101,INIT_1A=256'b100111110000000000010100000001001111010010100100000001000000010100101100000001000011110100000011000000110000110000001000000010100000001000001000000000001110101100001100000000000000001101001110
0000000011110001000010000000001001011011000111000000000101010110,INIT_1B=256'b0111111110101100000001000000010000010011000000000001001000010001000100000100110010001001000000001101010011010100000001001000111000010000111000000000010010010010000010001110110000000100100101100000110011111000000001001001101001001000000001000000010000110010,INIT_1C=256'b1111001101100000010100000000010000000000000000100000000100000000000001110110100001101100000001000110101101110100000001000000000000000000100000000111000100000100100010000000010001110101000000001001010000000100100110000111101000100100101000000000010001001100,INIT_1D=256'b0100000010010000101000000000101000101000000110000000000010100000001000101100000000000001101111111111100111010111010110110000011011001110000010000000010101010100011000100110001110011010110100100000100101000000011111110011111110111011100000001000000000000,INIT_1E=256'b0100000100000001100100000001000000110000000010011000100000010000000000000011111110000000111010011000000001100001110110000010000000101010110
110000010000000100000000000101000000000100000000001011110000001000000000010011101000111100000001000000010100000000,INIT_1F=256'b010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000011001010010101000110000001101100011110000,INIT_20=256'b01100000001111110100000000100000100000001000000011100101001000000011010111000000011011011100010110000000010000000111111101000000001000000010000001100000010111100000000000000000000000000000000000000000001000000000000000000000001000000000000000000000001,INIT_21=256'b1000010011000100000000111100110100000010000000110000001000000010100001001110101000100000001000000001110000011100000110000001100000010100000101000001000000010000000011000000110000001000000010000000010000000100000000000000000000010010000000010000010010100100,INIT_22=256'b01000010000011100001000000001000010011100000001000001000000000000100001000001110000000000100010000000010000010010
1001000000001100000010111101110000000100000100000000010000010000100001000001010000011100000000000001000000001100000011110001100000000110000100,INIT_23=256'b01110001011000000100000001100000011000000100000001010000100110110100010000000100000000111000010011100000001000111000001100000100001000001110001100000010100001001110000000100010100000100000010000100000111000100000000110000100111000000010000110000001000,INIT_24=256'b011100001000000001000010011100000001000001000000000000100001000001110000000000100010000000010000010010100100000000110000001011110111000000010000010000000001000001000010000100000101000001110000000000000100000000110000001100111111000000110000001010000010,INIT_25=256'b0100101000000010000000110000001000000010000000101000010011011010001000000010000000011100001001110000000100011100000110000010000100000111000110000001010000100111000000010001010000010000001000010000011100010000000011000010011100000001000011000000100000100001,INIT_26=256'b0100001001110000000100000100000000000010000100000111000000000010001
00000000100000100101001000000001100000010111101110000000100000100000000010000010000100001000001010000011100000000000001000000001100000011010000111000010000000010000000010100000100000011,INIT_27=256'b01100000001000000100000001010000100110110100010000000100000000111000010011100000001000111000001100000100001000001110001100000010100001001110000000100010100000100000010000100000111000100000000110000100111000000010000110000001000001000010000011100001000,INIT_28=256'b1111101110110110000001000110011111000100011010010110000001010110001010111000010110010001001010001000111100001000111100000000000000000000000000010000000100000000000000000000000100000001100001000000000100000111111100000000000100000010000000110000100000000010,INIT_29=256'b011101001010010001001010010010101110010011010010110011000001010011100000111001001100101011100000110010101100011011010010110011100100000001000000110011001000101010011110010000000111010010001100010100101101110000010100111000001100010011100100100000110000100,INIT_2A=256'b011011000111010001101
1110111010001110000011101000110001101101011000000000110010101110000001000000010000001101110011100100101000000100101001001010111100001111000011101010010000001101111001110100101001000100101001001010111100001111000011101010010000001101111,INIT_2B=256'b0110010101101111000011010010010101111000011110000000110101100110011001010010000000000000011001010111010001100101011010010110111000101100011101000110010001110011011011000110010001100101000000000110111101110010011011010000000001101111011100100110111001111000,INIT_2C=256'b0111001101101000010000110000110100100000001000000111001101110011011000110000101000100000011101000110111000100000011010110000000000100101001000000110100101110010011001010101000001100100001000000010000000100000011101000110111100001101011010010010000001101000,INIT_2D=256'b0110101101111001000000110010101110000000011010111010001100011011011000000000000111000001100000111010001110000011011000000000000100101011011110111010001110010011101010000101000101110011001000010010100100000011000010111010001000011011001
000111001001100101,INIT_2E=256'b0101010000111000000000000000011010110000101110100001000000111001101110010011001010000000001110011001000000010000001101011011101000110010101101111,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,DATA_WIDTH_A=9,DATA_WIDTH_B=9,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="FALSE",EN_RSTRAM_B="FALSE",SRVAL_A=36'b0,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,RSTTYPE="SYNC",RST_PRIORITY_A="CE",RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",INIT_A=36'b0,INIT_B=36'b0,WRITE_MODE_A="READ_FIRST",WRITE_MODE_B="READ_FIRST",SRVAL_B=36'b0>.

Elaborating module <uart(WB_DWIDTH=32,WB_SWIDTH=4)>.
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/uart.v" Line 145: Result of 64-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/uart.v" Line 146: Result of 64-bit expression is truncated to fit in 10-bit target.

Elaborating module <test_module(WB_DWIDTH=32,WB_SWIDTH=4)>.
WARNING:HDLCompiler:872 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/test_module.v" Line 81: Using initial value of sim_ctrl_reg since it is never assigned
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/test_module.v" Line 263: Assignment to test_status_set ignored, since the identifier is never used

Elaborating module <timer_module(WB_DWIDTH=32,WB_SWIDTH=4)>.

Elaborating module <interrupt_controller(WB_DWIDTH=32,WB_SWIDTH=4)>.

Elaborating module <wb_xs6_ddr3_bridge(WB_DWIDTH=32,WB_SWIDTH=4)>.
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/wb_xs6_ddr3_bridge.v" Line 110: Assignment to cmd_full_r ignored, since the identifier is never used

Elaborating module <ddr3>.

Elaborating module <infrastructure(C_INCLK_PERIOD=32'sb01001110001000,C_RST_ACT_LOW=0,C_INPUT_CLK_TYPE="SINGLE_ENDED",C_CLKOUT0_DIVIDE=1,C_CLKOUT1_DIVIDE=1,C_CLKOUT2_DIVIDE=16,C_CLKOUT3_DIVIDE=8,C_CLKFBOUT_MULT=4,C_DIVCLK_DIVIDE=1)>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKIN1_PERIOD=5.0,CLKIN2_PERIOD=5.0,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=1,CLKOUT2_DIVIDE=16,CLKOUT3_DIVIDE=8,CLKOUT4_DIVIDE=1,CLKOUT5_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=180.0,CLKOUT2_PHASE=0.0,CLKOUT3_PHASE=0.0,CLKOUT4_PHASE=0.0,CLKOUT5_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,SIM_DEVICE="SPARTAN6",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=4,CLKFBOUT_PHASE=0.0,REF_JITTER=0.005)>.

Elaborating module <BUFGCE>.

Elaborating module <BUFPLL_MCB>.

Elaborating module
<memc_wrapper(C_MEMCLK_PERIOD=2500,C_CALIB_SOFT_IP="TRUE",C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b0,C_ARB_TIME_SLOT_1=18'b0,C_ARB_TIME_SLOT_2=18'b0,C_ARB_TIME_SLOT_3=18'b0,C_ARB_TIME_SLOT_4=18'b0,C_ARB_TIME_SLOT_5=18'b0,C_ARB_TIME_SLOT_6=18'b0,C_ARB_TIME_SLOT_7=18'b0,C_ARB_TIME_SLOT_8=18'b0,C_ARB_TIME_SLOT_9=18'b0,C_ARB_TIME_SLOT_10=18'b0,C_ARB_TIME_SLOT_11=18'b0,C_ARB_ALGORITHM=0,C_PORT_ENABLE=6'b01,C_PORT_CONFIG="B128",C_MEM_TRAS=37500,C_MEM_TRCD=13130,C_MEM_TREFI=7800000,C_MEM_TRFC=110000,C_MEM_TRP=13130,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_CAS_LATENCY=6,C_MEM_DDR3_ODS="DIV6",C_MEM_DDR3_RTT="DIV4",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED"
,C_MEM_MOBILE_PA_SR="FULL",C_MEM_MDDR_ODS="FULL",C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SKIP_IN_TERM_CAL=1,C_SKIP_DYNAMIC_CAL=0,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_P0_MASK_SIZE=16,C_P0_DATA_PORT_SIZE=128,C_P1_MASK_SIZE=16,C_P1_DATA_PORT_SIZE=128)>.

Elaborating module
<mcb_ui_top(C_MEMCLK_PERIOD=2500,C_PORT_ENABLE=6'b01,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_ARB_ALGORITHM=0,C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b0,C_ARB_TIME_SLOT_1=18'b0,C_ARB_TIME_SLOT_2=18'b0,C_ARB_TIME_SLOT_3=18'b0,C_ARB_TIME_SLOT_4=18'b0,C_ARB_TIME_SLOT_5=18'b0,C_ARB_TIME_SLOT_6=18'b0,C_ARB_TIME_SLOT_7=18'b0,C_ARB_TIME_SLOT_8=18'b0,C_ARB_TIME_SLOT_9=18'b0,C_ARB_TIME_SLOT_10=18'b0,C_ARB_TIME_SLOT_11=18'b0,C_PORT_CONFIG="B128",C_MEM_TRAS=37500,C_MEM_TRCD=13130,C_MEM_TREFI=7800000,C_MEM_TRFC=110000,C_MEM_TRP=13130,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR3_RTT="DIV4",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_
3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=10'b1000010000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_MC_CALIBRATION_CA=12'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=1,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SIMULATION="FALSE",C_P0_MASK_SIZE=16,C_P0_DATA_PORT_SIZE=128,C_P1_MASK_SIZE=16,C_P1_DATA_PORT_SIZE=128,C_MCB_USE_EXTERNAL_BUFPLL=1)>.

Elaborating module
<mcb_raw_wrapper(C_MEMCLK_PERIOD=2500,C_PORT_ENABLE=6'b01,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_USR_INTERFACE_MODE="NATIVE",C_ARB_NUM_TIME_SLOTS=32'sb01100,C_ARB_TIME_SLOT_0=18'b111111111111111000,C_ARB_TIME_SLOT_1=18'b111111111111111000,C_ARB_TIME_SLOT_2=18'b111111111111111000,C_ARB_TIME_SLOT_3=18'b111111111111111000,C_ARB_TIME_SLOT_4=18'b111111111111111000,C_ARB_TIME_SLOT_5=18'b111111111111111000,C_ARB_TIME_SLOT_6=18'b111111111111111000,C_ARB_TIME_SLOT_7=18'b111111111111111000,C_ARB_TIME_SLOT_8=18'b111111111111111000,C_ARB_TIME_SLOT_9=18'b111111111111111000,C_ARB_TIME_SLOT_10=18'b111111111111111000,C_ARB_TIME_SLOT_11=18'b111111111111111000,C_PORT_CONFIG="B128",C_MEM_TRAS=37500,C_MEM_TRCD=13130,C_MEM_TREFI=7800000,C_MEM_TRFC=110000,C_MEM_TRP=13130,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C_MEM_DDR
1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR3_RTT="DIV4",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=1,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CA=12'b0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_P0_MASK
_SIZE=16,C_P0_DATA_PORT_SIZE=128,C_P1_MASK_SIZE=16,C_P1_DATA_PORT_SIZE=128)>.
WARNING:HDLCompiler:872 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_raw_wrapper.v" Line 688: Using initial value of allzero since it is never assigned

Elaborating module
<MCB(PORT_CONFIG="B128",MEM_WIDTH=16,MEM_TYPE="DDR3",MEM_BURST_LEN=8,MEM_ADDR_ORDER="ROW_BANK_COLUMN",MEM_CAS_LATENCY=6,MEM_DDR3_CAS_LATENCY=6,MEM_DDR2_WRT_RECOVERY=5,MEM_DDR3_WRT_RECOVERY=32'sb0110,MEM_MOBILE_PA_SR="FULL",MEM_DDR1_2_ODS="FULL",MEM_DDR3_ODS="DIV6",MEM_DDR2_RTT="150OHMS",MEM_DDR3_RTT="DIV4",MEM_DDR3_ADD_LATENCY="OFF",MEM_DDR2_ADD_LATENCY=0,MEM_MOBILE_TC_SR=0,MEM_MDDR_ODS="FULL",MEM_DDR2_DIFF_DQS_EN="YES",MEM_DDR2_3_PA_SR="FULL",MEM_DDR3_CAS_WR_LATENCY=5,MEM_DDR3_AUTO_SR="ENABLED",MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",MEM_DDR3_DYN_WRT_ODT="OFF",MEM_RA_SIZE=13,MEM_BA_SIZE=3,MEM_CA_SIZE=10,MEM_RAS_VAL=32'sb01111,MEM_RCD_VAL=32'sb0110,MEM_REFI_VAL=32'sb0110000010111,MEM_RFC_VAL=32'sb0101100,MEM_RP_VAL=32'sb0110,MEM_WR_VAL=32'sb0110,MEM_RTP_VAL=4,MEM_WTR_VAL=4,CAL_BYPASS="NO",CAL_RA=16'b0,CAL_BA=3'b0,CAL_CA=12'b0,CAL_CLK_DIV=1,CAL_DELAY="HALF",ARB_NUM_TIME_SLOTS=32'sb01100,ARB_TIME_SLOT_0=18'b111111111111111000,ARB_TIME_SLOT_1=18'b111111111111111000,ARB_TIME_SLOT_2=18'b111111111111111000,ARB_TIME_SLOT_3
=18'b111111111111111000,ARB_TIME_SLOT_4=18'b111111111111111000,ARB_TIME_SLOT_5=18'b111111111111111000,ARB_TIME_SLOT_6=18'b111111111111111000,ARB_TIME_SLOT_7=18'b111111111111111000,ARB_TIME_SLOT_8=18'b111111111111111000,ARB_TIME_SLOT_9=18'b111111111111111000,ARB_TIME_SLOT_10=18'b111111111111111000,ARB_TIME_SLOT_11=18'b111111111111111000)>.

Elaborating module <mcb_soft_calibration_top(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=1,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR3")>.

Elaborating module <mcb_soft_calibration(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=1,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR3")>.
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 416: Assignment to Half_MV_DU ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 418: Assignment to Half_MV_DD ignored, since the identifier is never used

Elaborating module <iodrp_controller>.
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/iodrp_controller.v" Line 186: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <iodrp_mcb_controller>.
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/iodrp_mcb_controller.v" Line 301: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/iodrp_mcb_controller.v" Line 312: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 451: Assignment to MCB_READ_DATA ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 601: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 723: Assignment to State_Start_DynCal_R1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 749: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 780: Assignment to MCB_UODATAVALID_U ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 942: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 946: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 992: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 996: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 997: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 998: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 999: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 1000: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 1001: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" Line 826: Assignment to IODRPCTRLR_USE_BKST ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration_top.v" Line 219: Assignment to Max_Value ignored, since the identifier is never used

Elaborating module <IODRP2>.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration_top.v" Line 144: Net <ZIO_IODRP_SDO> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration_top.v" Line 154: Net <ZIO_IN> does not have a driver.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=15)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=5)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="SLAVE",DATA_WIDTH=2)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <OBUFT>.

Elaborating module <OBUFTDS>.

Elaborating module <IOBUFDS>.

Elaborating module <PULLDOWN>.

Elaborating module <PULLUP>.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_raw_wrapper.v" Line 945: Net <mig_p2_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_raw_wrapper.v" Line 947: Net <mig_p4_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_raw_wrapper.v" Line 953: Net <mig_p2_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_raw_wrapper.v" Line 955: Net <mig_p4_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 789: Assignment to sysclk_2x_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 790: Assignment to sysclk_2x_180_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 791: Assignment to pll_ce_0_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 792: Assignment to pll_ce_90_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 793: Assignment to pll_lock_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 986: Assignment to uo_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 987: Assignment to uo_data_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 989: Assignment to uo_cmd_ready_in ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 990: Assignment to uo_refrsh_flag ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 991: Assignment to uo_cal_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 992: Assignment to uo_sdo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 993: Assignment to status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1010: Assignment to s0_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1015: Assignment to s0_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1016: Assignment to s0_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1017: Assignment to s0_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1018: Assignment to s0_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1030: Assignment to s0_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1031: Assignment to s0_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1032: Assignment to s0_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1033: Assignment to s0_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1034: Assignment to s0_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1035: Assignment to s0_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1050: Assignment to s1_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1055: Assignment to s1_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1056: Assignment to s1_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1057: Assignment to s1_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1058: Assignment to s1_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1070: Assignment to s1_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1071: Assignment to s1_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1072: Assignment to s1_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1073: Assignment to s1_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1074: Assignment to s1_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1075: Assignment to s1_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1090: Assignment to s2_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1095: Assignment to s2_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1096: Assignment to s2_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1097: Assignment to s2_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1098: Assignment to s2_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1110: Assignment to s2_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1111: Assignment to s2_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1112: Assignment to s2_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1113: Assignment to s2_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1114: Assignment to s2_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1115: Assignment to s2_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1130: Assignment to s3_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1135: Assignment to s3_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1136: Assignment to s3_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1137: Assignment to s3_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1138: Assignment to s3_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1150: Assignment to s3_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1151: Assignment to s3_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1152: Assignment to s3_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1153: Assignment to s3_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1154: Assignment to s3_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1155: Assignment to s3_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1170: Assignment to s4_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1175: Assignment to s4_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1176: Assignment to s4_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1177: Assignment to s4_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1178: Assignment to s4_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1190: Assignment to s4_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1191: Assignment to s4_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1192: Assignment to s4_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1193: Assignment to s4_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1194: Assignment to s4_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1195: Assignment to s4_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1210: Assignment to s5_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1215: Assignment to s5_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1216: Assignment to s5_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1217: Assignment to s5_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1218: Assignment to s5_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1230: Assignment to s5_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1231: Assignment to s5_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1232: Assignment to s5_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1233: Assignment to s5_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1234: Assignment to s5_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 1235: Assignment to s5_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 437: Net <s0_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 438: Net <s0_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 439: Net <s0_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 440: Net <s0_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 441: Net <s0_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 442: Net <s0_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 443: Net <s0_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 444: Net <s0_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 445: Net <s0_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 446: Net <s0_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 447: Net <s0_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 448: Net <s0_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 450: Net <s0_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 451: Net <s0_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 452: Net <s0_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 453: Net <s0_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 458: Net <s0_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 459: Net <s0_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 460: Net <s0_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 461: Net <s0_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 462: Net <s0_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 463: Net <s0_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 464: Net <s0_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 465: Net <s0_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 466: Net <s0_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 467: Net <s0_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 468: Net <s0_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 475: Net <s0_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 477: Net <s1_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 478: Net <s1_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 479: Net <s1_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 480: Net <s1_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 481: Net <s1_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 482: Net <s1_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 483: Net <s1_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 484: Net <s1_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 485: Net <s1_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 486: Net <s1_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 487: Net <s1_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 488: Net <s1_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 490: Net <s1_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 491: Net <s1_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 492: Net <s1_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 493: Net <s1_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 498: Net <s1_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 499: Net <s1_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 500: Net <s1_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 501: Net <s1_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 502: Net <s1_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 503: Net <s1_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 504: Net <s1_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 505: Net <s1_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 506: Net <s1_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 507: Net <s1_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 508: Net <s1_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 515: Net <s1_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 517: Net <s2_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 518: Net <s2_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 519: Net <s2_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 520: Net <s2_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 521: Net <s2_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 522: Net <s2_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 523: Net <s2_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 524: Net <s2_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 525: Net <s2_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 526: Net <s2_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 527: Net <s2_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 528: Net <s2_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 530: Net <s2_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 531: Net <s2_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 532: Net <s2_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 533: Net <s2_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 538: Net <s2_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 539: Net <s2_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 540: Net <s2_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 541: Net <s2_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 542: Net <s2_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 543: Net <s2_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 544: Net <s2_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 545: Net <s2_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 546: Net <s2_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 547: Net <s2_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 548: Net <s2_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 555: Net <s2_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 557: Net <s3_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 558: Net <s3_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 559: Net <s3_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 560: Net <s3_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 561: Net <s3_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 562: Net <s3_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 563: Net <s3_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 564: Net <s3_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 565: Net <s3_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 566: Net <s3_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 567: Net <s3_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 568: Net <s3_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 570: Net <s3_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 571: Net <s3_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 572: Net <s3_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 573: Net <s3_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 578: Net <s3_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 579: Net <s3_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 580: Net <s3_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 581: Net <s3_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 582: Net <s3_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 583: Net <s3_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 584: Net <s3_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 585: Net <s3_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 586: Net <s3_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 587: Net <s3_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 588: Net <s3_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 595: Net <s3_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 597: Net <s4_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 598: Net <s4_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 599: Net <s4_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 600: Net <s4_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 601: Net <s4_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 602: Net <s4_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 603: Net <s4_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 604: Net <s4_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 605: Net <s4_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 606: Net <s4_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 607: Net <s4_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 608: Net <s4_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 610: Net <s4_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 611: Net <s4_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 612: Net <s4_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 613: Net <s4_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 618: Net <s4_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 619: Net <s4_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 620: Net <s4_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 621: Net <s4_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 622: Net <s4_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 623: Net <s4_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 624: Net <s4_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 625: Net <s4_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 626: Net <s4_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 627: Net <s4_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 628: Net <s4_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 635: Net <s4_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 637: Net <s5_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 638: Net <s5_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 639: Net <s5_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 640: Net <s5_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 641: Net <s5_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 642: Net <s5_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 643: Net <s5_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 644: Net <s5_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 645: Net <s5_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 646: Net <s5_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 647: Net <s5_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 648: Net <s5_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 650: Net <s5_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 651: Net <s5_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 652: Net <s5_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 653: Net <s5_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 658: Net <s5_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 659: Net <s5_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 660: Net <s5_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 661: Net <s5_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 662: Net <s5_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 663: Net <s5_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 664: Net <s5_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 665: Net <s5_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 666: Net <s5_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 667: Net <s5_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 668: Net <s5_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" Line 675: Net <s5_axi_rready> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 601: Assignment to c3_p1_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 602: Assignment to c3_p1_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 609: Assignment to c3_p1_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 610: Assignment to c3_p1_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 611: Assignment to c3_p1_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 612: Assignment to c3_p1_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 613: Assignment to c3_p1_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 618: Assignment to c3_p1_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 619: Assignment to c3_p1_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 620: Assignment to c3_p1_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 621: Assignment to c3_p1_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 622: Assignment to c3_p1_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 623: Assignment to c3_p1_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 632: Assignment to c3_p2_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 633: Assignment to c3_p2_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 640: Assignment to c3_p2_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 641: Assignment to c3_p2_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 642: Assignment to c3_p2_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 643: Assignment to c3_p2_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 644: Assignment to c3_p2_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 649: Assignment to c3_p2_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 650: Assignment to c3_p2_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 651: Assignment to c3_p2_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 652: Assignment to c3_p2_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 653: Assignment to c3_p2_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 654: Assignment to c3_p2_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 663: Assignment to c3_p3_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 664: Assignment to c3_p3_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 671: Assignment to c3_p3_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 672: Assignment to c3_p3_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 673: Assignment to c3_p3_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 674: Assignment to c3_p3_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 675: Assignment to c3_p3_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 680: Assignment to c3_p3_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 681: Assignment to c3_p3_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 682: Assignment to c3_p3_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 683: Assignment to c3_p3_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 684: Assignment to c3_p3_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 685: Assignment to c3_p3_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 694: Assignment to c3_p4_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 695: Assignment to c3_p4_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 702: Assignment to c3_p4_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 703: Assignment to c3_p4_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 704: Assignment to c3_p4_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 705: Assignment to c3_p4_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 706: Assignment to c3_p4_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 711: Assignment to c3_p4_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 712: Assignment to c3_p4_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 713: Assignment to c3_p4_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 714: Assignment to c3_p4_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 715: Assignment to c3_p4_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 716: Assignment to c3_p4_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 725: Assignment to c3_p5_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 726: Assignment to c3_p5_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 733: Assignment to c3_p5_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 734: Assignment to c3_p5_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 735: Assignment to c3_p5_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 736: Assignment to c3_p5_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 737: Assignment to c3_p5_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 742: Assignment to c3_p5_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 743: Assignment to c3_p5_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 744: Assignment to c3_p5_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 745: Assignment to c3_p5_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 746: Assignment to c3_p5_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 747: Assignment to c3_p5_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 750: Assignment to c3_selfrefresh_mode ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 268: Net <c3_p1_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 269: Net <c3_p1_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 270: Net <c3_p1_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 271: Net <c3_p1_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 272: Net <c3_p1_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 275: Net <c3_p1_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 276: Net <c3_p1_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 277: Net <c3_p1_wr_mask[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 278: Net <c3_p1_wr_data[127]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 284: Net <c3_p1_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 285: Net <c3_p1_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 292: Net <c3_p2_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 293: Net <c3_p2_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 294: Net <c3_p2_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 295: Net <c3_p2_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 296: Net <c3_p2_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 299: Net <c3_p2_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 300: Net <c3_p2_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 301: Net <c3_p2_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 302: Net <c3_p2_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 308: Net <c3_p2_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 309: Net <c3_p2_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 316: Net <c3_p3_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 317: Net <c3_p3_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 318: Net <c3_p3_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 319: Net <c3_p3_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 320: Net <c3_p3_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 323: Net <c3_p3_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 324: Net <c3_p3_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 325: Net <c3_p3_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 326: Net <c3_p3_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 332: Net <c3_p3_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 333: Net <c3_p3_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 340: Net <c3_p4_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 341: Net <c3_p4_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 342: Net <c3_p4_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 343: Net <c3_p4_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 344: Net <c3_p4_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 347: Net <c3_p4_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 348: Net <c3_p4_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 349: Net <c3_p4_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 350: Net <c3_p4_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 356: Net <c3_p4_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 357: Net <c3_p4_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 364: Net <c3_p5_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 365: Net <c3_p5_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 366: Net <c3_p5_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 367: Net <c3_p5_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 368: Net <c3_p5_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 371: Net <c3_p5_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 372: Net <c3_p5_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 373: Net <c3_p5_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 374: Net <c3_p5_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 380: Net <c3_p5_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" Line 381: Net <c3_p5_rd_en> does not have a driver.

Elaborating module <wishbone_arbiter(WB_DWIDTH=32,WB_SWIDTH=4)>.

Elaborating module <ethmac_wb(WB_DWIDTH=32,WB_SWIDTH=4)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v".
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v" line 385: Output port <o_uart_txd> of the instance <u_uart1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v" line 385: Output port <o_uart_rts_n> of the instance <u_uart1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v" line 567: Output port <c3_p0_wr_count> of the instance <u_ddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v" line 567: Output port <c3_p0_rd_count> of the instance <u_ddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v" line 567: Output port <c3_clk0> of the instance <u_ddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v" line 567: Output port <c3_rst0> of the instance <u_ddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v" line 567: Output port <c3_p0_cmd_empty> of the instance <u_ddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v" line 567: Output port <c3_p0_wr_empty> of the instance <u_ddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v" line 567: Output port <c3_p0_wr_underrun> of the instance <u_ddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v" line 567: Output port <c3_p0_wr_error> of the instance <u_ddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v" line 567: Output port <c3_p0_rd_full> of the instance <u_ddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v" line 567: Output port <c3_p0_rd_overflow> of the instance <u_ddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/system/system.v" line 567: Output port <c3_p0_rd_error> of the instance <u_ddr3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system> synthesized.

Synthesizing Unit <clocks_resets>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/system/clocks_resets.v".
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <ddr_calib_done_sync_r>.
    Set property "KEEP = TRUE" for signal <brd_clk_ibufg>.
    Found 25-bit register for signal <ddr_calib_done_sync_r>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  50 D-type flip-flop(s).
Unit <clocks_resets> synthesized.

Synthesizing Unit <a23_core>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_core.v".
WARNING:Xst:2898 - Port 'i_firq_not_user_mode_nxt', unconnected in block instance 'u_execute', is tied to GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <a23_core> synthesized.

Synthesizing Unit <a23_fetch>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_fetch.v".
WARNING:Xst:647 - Input <i_priviledged> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 32-to-1 multiplexer for signal <i_address[25]_i_cacheable_area[31]_Mux_4_o> created at line 93.
    Found 32-bit comparator greater for signal <i_address[31]_GND_8_o_LessThan_1_o> created at line 65
    Found 32-bit comparator greater for signal <i_address[31]_GND_8_o_LessThan_2_o> created at line 90
    Summary:
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <a23_fetch> synthesized.

Synthesizing Unit <a23_cache>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_cache.v".
        CACHE_LINES = 256
        CACHE_WORDS_PER_LINE = 4
        WAYS = 4
        CACHE_ADDR_WIDTH = 32'b00000000000000000000000000001000
        WORD_SEL_WIDTH = 32'b00000000000000000000000000000010
        TAG_ADDR_WIDTH = 32'b00000000000000000000000000010100
        TAG_WIDTH = 32'b00000000000000000000000000010101
        CACHE_LINE_WIDTH = 128
        TAG_ADDR32_LSB = 32'b00000000000000000000000000001100
        CACHE_ADDR32_MSB = 32'b00000000000000000000000000001011
        CACHE_ADDR32_LSB = 32'b00000000000000000000000000000100
        WORD_SEL_MSB = 32'b00000000000000000000000000000011
        WORD_SEL_LSB = 2
WARNING:Xst:647 - Input <i_address_nxt<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_address_nxt<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <source_sel>.
    Found 9-bit register for signal <init_count>.
    Found 4-bit register for signal <select_way>.
    Found 4-bit register for signal <random_num>.
    Found 128-bit register for signal <wb_rdata_burst>.
    Found 1-bit register for signal <wb_read_buf_valid>.
    Found 32-bit register for signal <wb_read_buf_address>.
    Found 32-bit register for signal <wb_read_buf_data>.
    Found 32-bit register for signal <miss_address>.
    Found 1-bit register for signal <ex_read_hit_r>.
    Found 4-bit register for signal <ex_read_hit_way>.
    Found 8-bit register for signal <ex_read_address>.
    Found 4-bit register for signal <valid_bits_r>.
    Found 4-bit register for signal <c_state>.
    Found finite state machine <FSM_0> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 24                                             |
    | Inputs             | 8                                              |
    | Outputs            | 16                                             |
    | Clock              | i_clk (rising_edge)                            |
    | Reset              | i_cache_flush (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <init_count[8]_GND_9_o_add_12_OUT> created at line 236.
    Found 8x4-bit Read Only RAM for signal <random_num[3]_GND_9_o_wide_mux_139_OUT>
    Found 32-bit 4-to-1 multiplexer for signal <hit_rdata[127]_hit_rdata[31]_mux_6_OUT> created at line 199.
    Found 128-bit 4-to-1 multiplexer for signal <read_miss_wdata> created at line 149.
    Found 9-bit comparator greater for signal <init_count[8]_PWR_8_o_LessThan_12_o> created at line 234
    Found 32-bit comparator equal for signal <wb_read_buf_address[31]_i_address[31]_equal_107_o> created at line 473
    Found 20-bit comparator equal for signal <tag_rdata_way[0][19]_i_address[31]_equal_117_o> created at line 575
    Found 20-bit comparator equal for signal <tag_rdata_way[1][19]_i_address[31]_equal_120_o> created at line 575
    Found 20-bit comparator equal for signal <tag_rdata_way[2][19]_i_address[31]_equal_123_o> created at line 575
    Found 20-bit comparator equal for signal <tag_rdata_way[3][19]_i_address[31]_equal_126_o> created at line 575
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 263 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 214 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <a23_cache> synthesized.

Synthesizing Unit <xs6_sram_256x21_line_en>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/lib/xs6_sram_256x21_line_en.v".
        DATA_WIDTH = 32'b00000000000000000000000000010101
        INITIALIZE_TO_ZERO = 1
        ADDRESS_WIDTH = 32'b00000000000000000000000000001000
    Summary:
	no macro.
Unit <xs6_sram_256x21_line_en> synthesized.

Synthesizing Unit <xs6_sram_256x128_byte_en>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/lib/xs6_sram_256x128_byte_en.v".
        DATA_WIDTH = 128
        ADDRESS_WIDTH = 32'b00000000000000000000000000001000
    Summary:
	no macro.
Unit <xs6_sram_256x128_byte_en> synthesized.

Synthesizing Unit <a23_wishbone>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_wishbone.v".
WARNING:Xst:647 - Input <i_wb_dat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_data_access> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <wbuf_sel_r>.
    Found 1-bit register for signal <wbuf_busy_r>.
    Found 32-bit register for signal <o_wb_dat>.
    Found 3-bit register for signal <wishbone_st>.
    Found 1-bit register for signal <o_wb_stb>.
    Found 1-bit register for signal <o_wb_cyc>.
    Found 1-bit register for signal <o_wb_we>.
    Found 1-bit register for signal <servicing_cache>.
    Found 1-bit register for signal <o_wb_adr<31>>.
    Found 1-bit register for signal <o_wb_adr<30>>.
    Found 1-bit register for signal <o_wb_adr<29>>.
    Found 1-bit register for signal <o_wb_adr<28>>.
    Found 1-bit register for signal <o_wb_adr<27>>.
    Found 1-bit register for signal <o_wb_adr<26>>.
    Found 1-bit register for signal <o_wb_adr<25>>.
    Found 1-bit register for signal <o_wb_adr<24>>.
    Found 1-bit register for signal <o_wb_adr<23>>.
    Found 1-bit register for signal <o_wb_adr<22>>.
    Found 1-bit register for signal <o_wb_adr<21>>.
    Found 1-bit register for signal <o_wb_adr<20>>.
    Found 1-bit register for signal <o_wb_adr<19>>.
    Found 1-bit register for signal <o_wb_adr<18>>.
    Found 1-bit register for signal <o_wb_adr<17>>.
    Found 1-bit register for signal <o_wb_adr<16>>.
    Found 1-bit register for signal <o_wb_adr<15>>.
    Found 1-bit register for signal <o_wb_adr<14>>.
    Found 1-bit register for signal <o_wb_adr<13>>.
    Found 1-bit register for signal <o_wb_adr<12>>.
    Found 1-bit register for signal <o_wb_adr<11>>.
    Found 1-bit register for signal <o_wb_adr<10>>.
    Found 1-bit register for signal <o_wb_adr<9>>.
    Found 1-bit register for signal <o_wb_adr<8>>.
    Found 1-bit register for signal <o_wb_adr<7>>.
    Found 1-bit register for signal <o_wb_adr<6>>.
    Found 1-bit register for signal <o_wb_adr<5>>.
    Found 1-bit register for signal <o_wb_adr<4>>.
    Found 1-bit register for signal <o_wb_adr<3>>.
    Found 1-bit register for signal <o_wb_adr<2>>.
    Found 1-bit register for signal <o_wb_adr<1>>.
    Found 1-bit register for signal <o_wb_adr<0>>.
    Found 4-bit register for signal <o_wb_sel>.
    Found 1-bit register for signal <exclusive_access>.
    Found 32-bit register for signal <wbuf_addr_r>.
    Found finite state machine <FSM_1> for signal <wishbone_st>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | i_clk (rising_edge)                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <o_wb_adr[3]_GND_13_o_add_34_OUT> created at line 267.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred  47 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <a23_wishbone> synthesized.

Synthesizing Unit <a23_decode>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_decode.v".
WARNING:Xst:647 - Input <i_execute_status_bits<25:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <o_read_data_alignment>.
    Found 32-bit register for signal <abt_address_reg>.
    Found 1-bit register for signal <iabt_reg>.
    Found 1-bit register for signal <adex_reg>.
    Found 8-bit register for signal <abt_status_reg>.
    Found 2-bit register for signal <o_status_bits_mode>.
    Found 32-bit register for signal <o_imm32>.
    Found 5-bit register for signal <o_imm_shift_amount>.
    Found 1-bit register for signal <o_shift_imm_zero>.
    Found 4-bit register for signal <o_condition>.
    Found 1-bit register for signal <o_exclusive_exec>.
    Found 1-bit register for signal <o_data_access_exec>.
    Found 4-bit register for signal <o_rm_sel>.
    Found 4-bit register for signal <o_rds_sel>.
    Found 4-bit register for signal <o_rn_sel>.
    Found 2-bit register for signal <o_barrel_shift_amount_sel>.
    Found 2-bit register for signal <o_barrel_shift_data_sel>.
    Found 2-bit register for signal <o_barrel_shift_function>.
    Found 9-bit register for signal <o_alu_function>.
    Found 2-bit register for signal <o_multiply_function>.
    Found 3-bit register for signal <o_interrupt_vector_sel>.
    Found 4-bit register for signal <o_address_sel>.
    Found 2-bit register for signal <o_pc_sel>.
    Found 2-bit register for signal <o_byte_enable_sel>.
    Found 3-bit register for signal <o_status_bits_sel>.
    Found 3-bit register for signal <o_reg_write_sel>.
    Found 1-bit register for signal <o_user_mode_regs_load>.
    Found 1-bit register for signal <o_firq_not_user_mode>.
    Found 1-bit register for signal <o_write_data_wen>.
    Found 1-bit register for signal <o_base_address_wen>.
    Found 1-bit register for signal <o_pc_wen>.
    Found 4-bit register for signal <o_reg_bank_wsel>.
    Found 15-bit register for signal <o_reg_bank_wen>.
    Found 1-bit register for signal <o_status_bits_flags_wen>.
    Found 1-bit register for signal <o_status_bits_mode_wen>.
    Found 1-bit register for signal <o_status_bits_irq_mask_wen>.
    Found 1-bit register for signal <o_status_bits_firq_mask_wen>.
    Found 3-bit register for signal <o_copro_opcode1>.
    Found 3-bit register for signal <o_copro_opcode2>.
    Found 4-bit register for signal <o_copro_crn>.
    Found 4-bit register for signal <o_copro_crm>.
    Found 4-bit register for signal <o_copro_num>.
    Found 2-bit register for signal <o_copro_operation>.
    Found 1-bit register for signal <o_copro_write_data_wen>.
    Found 1-bit register for signal <mtrans_r15>.
    Found 1-bit register for signal <restore_base_address>.
    Found 5-bit register for signal <control_state>.
    Found 4-bit register for signal <mtrans_reg_d1>.
    Found 4-bit register for signal <mtrans_reg_d2>.
    Found 32-bit register for signal <saved_current_instruction>.
    Found 1-bit register for signal <saved_current_instruction_iabt>.
    Found 1-bit register for signal <saved_current_instruction_adex>.
    Found 32-bit register for signal <saved_current_instruction_address>.
    Found 8-bit register for signal <saved_current_instruction_iabt_status>.
    Found 32-bit register for signal <pre_fetch_instruction>.
    Found 1-bit register for signal <pre_fetch_instruction_iabt>.
    Found 1-bit register for signal <pre_fetch_instruction_adex>.
    Found 32-bit register for signal <pre_fetch_instruction_address>.
    Found 8-bit register for signal <pre_fetch_instruction_iabt_status>.
    Found 1-bit register for signal <irq>.
    Found 1-bit register for signal <firq>.
    Found 1-bit register for signal <dabt>.
    Found 1-bit register for signal <dabt_reg_d1>.
    Found 32-bit register for signal <o_read_data>.
    Found finite state machine <FSM_2> for signal <control_state>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 4526                                           |
    | Inputs             | 22                                             |
    | Outputs            | 23                                             |
    | Clock              | i_clk (rising_edge)                            |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <n1405[1:0]> created at line 515.
    Found 3-bit adder for signal <n1408[2:0]> created at line 515.
    Found 4-bit adder for signal <n1411[3:0]> created at line 515.
    Found 5-bit adder for signal <_n1918> created at line 269.
    Found 5-bit adder for signal <_n1919> created at line 269.
    Found 5-bit adder for signal <_n1920> created at line 269.
    Found 5-bit adder for signal <_n1921> created at line 269.
    Found 5-bit adder for signal <_n1922> created at line 269.
    Found 5-bit adder for signal <_n1923> created at line 269.
    Found 5-bit adder for signal <_n1924> created at line 269.
    Found 5-bit adder for signal <_n1925> created at line 269.
    Found 5-bit adder for signal <_n1926> created at line 269.
    Found 5-bit adder for signal <_n1927> created at line 269.
    Found 5-bit adder for signal <_n1928> created at line 269.
    Found 5-bit adder for signal <mtrans_num_registers> created at line 269.
    Found 16-bit shifter logical left for signal <GND_14_o_instruction[19]_shift_left_285_OUT> created at line 830
    Found 16x15-bit Read Only RAM for signal <reg_bank_wsel_nxt[3]_GND_14_o_wide_mux_571_OUT>
    Found 32-bit 16-to-1 multiplexer for signal <GND_14_o_GND_14_o_mux_112_OUT> created at line 434.
    Found 32-bit 7-to-1 multiplexer for signal <_n1942> created at line 194.
    Found 2-bit 3-to-1 multiplexer for signal <_n1955> created at line 883.
    Found 1-bit comparator equal for signal <i_execute_status_bits[31]_i_execute_status_bits[28]_equal_485_o> created at line 149
    Summary:
	inferred   1 RAM(s).
	inferred  15 Adder/Subtractor(s).
	inferred 382 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 312 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <a23_decode> synthesized.

Synthesizing Unit <a23_execute>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_execute.v".
WARNING:Xst:647 - Input <i_rm_sel_nxt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_rds_sel_nxt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_rn_sel_nxt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_reg_bank_wsel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_firq_not_user_mode_nxt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <o_exclusive>.
    Found 1-bit register for signal <o_data_access>.
    Found 1-bit register for signal <o_write_enable>.
    Found 32-bit register for signal <o_write_data>.
    Found 32-bit register for signal <o_address>.
    Found 1-bit register for signal <o_adex>.
    Found 1-bit register for signal <o_address_valid>.
    Found 4-bit register for signal <o_byte_enable>.
    Found 32-bit register for signal <o_copro_write_data>.
    Found 32-bit register for signal <base_address>.
    Found 4-bit register for signal <status_bits_flags>.
    Found 2-bit register for signal <status_bits_mode>.
    Found 4-bit register for signal <status_bits_mode_rds_oh>.
    Found 1-bit register for signal <status_bits_irq_mask>.
    Found 1-bit register for signal <status_bits_firq_mask>.
    Found 1-bit register for signal <o_priviledged>.
    Found 32-bit subtractor for signal <pc_minus4> created at line 256.
    Found 32-bit adder for signal <pc_plus4> created at line 255.
    Found 32-bit adder for signal <address_plus4> created at line 257.
    Found 32-bit adder for signal <alu_plus4> created at line 258.
    Found 32-bit adder for signal <rn_plus4> created at line 259.
    Found 4x4-bit Read Only RAM for signal <status_bits_mode_rds_oh_nxt>
    Found 4-bit 4-to-1 multiplexer for signal <_n0400> created at line 153.
    Found 8-bit 4-to-1 multiplexer for signal <shift_amount> created at line 148.
    Found 32-bit 8-to-1 multiplexer for signal <_n0416> created at line 310.
    Found 32-bit 8-to-1 multiplexer for signal <reg_write_nxt> created at line 172.
    Found 4-bit 4-to-1 multiplexer for signal <byte_enable_nxt> created at line 132.
    Found 1-bit comparator equal for signal <status_bits_flags[3]_status_bits_flags[0]_equal_116_o> created at line 149
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 150 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  58 Multiplexer(s).
Unit <a23_execute> synthesized.

Synthesizing Unit <a23_barrel_shift>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_barrel_shift.v".
    Found 33-bit 38-to-1 multiplexer for signal <_n0944> created at line 72.
    Found 33-bit 38-to-1 multiplexer for signal <_n0947> created at line 116.
    Found 1-bit 32-to-1 multiplexer for signal <_n0950> created at line 163.
    Found 1-bit 32-to-1 multiplexer for signal <_n0953> created at line 163.
    Found 1-bit 31-to-1 multiplexer for signal <_n0956> created at line 163.
    Found 1-bit 31-to-1 multiplexer for signal <_n0959> created at line 163.
    Found 1-bit 29-to-1 multiplexer for signal <_n0962> created at line 163.
    Found 1-bit 29-to-1 multiplexer for signal <_n0965> created at line 163.
    Found 1-bit 28-to-1 multiplexer for signal <_n0968> created at line 163.
    Found 1-bit 28-to-1 multiplexer for signal <_n0971> created at line 163.
    Found 1-bit 25-to-1 multiplexer for signal <_n0974> created at line 163.
    Found 1-bit 25-to-1 multiplexer for signal <_n0977> created at line 163.
    Found 1-bit 24-to-1 multiplexer for signal <_n0980> created at line 163.
    Found 1-bit 24-to-1 multiplexer for signal <_n0983> created at line 163.
    Found 1-bit 22-to-1 multiplexer for signal <_n0986> created at line 163.
    Found 1-bit 22-to-1 multiplexer for signal <_n0989> created at line 163.
    Found 1-bit 21-to-1 multiplexer for signal <_n0992> created at line 163.
    Found 1-bit 21-to-1 multiplexer for signal <_n0995> created at line 163.
    Found 1-bit 16-to-1 multiplexer for signal <_n0998> created at line 163.
    Found 1-bit 16-to-1 multiplexer for signal <_n1001> created at line 163.
    Found 1-bit 15-to-1 multiplexer for signal <_n1004> created at line 163.
    Found 1-bit 15-to-1 multiplexer for signal <_n1007> created at line 163.
    Found 1-bit 13-to-1 multiplexer for signal <_n1010> created at line 163.
    Found 1-bit 13-to-1 multiplexer for signal <_n1013> created at line 163.
    Found 1-bit 12-to-1 multiplexer for signal <_n1016> created at line 163.
    Found 1-bit 12-to-1 multiplexer for signal <_n1019> created at line 163.
    Found 1-bit 8-to-1 multiplexer for signal <_n1022> created at line 163.
    Found 1-bit 8-to-1 multiplexer for signal <_n1025> created at line 163.
    Found 1-bit 7-to-1 multiplexer for signal <_n1028> created at line 163.
    Found 1-bit 7-to-1 multiplexer for signal <_n1031> created at line 163.
    Found 1-bit 4-to-1 multiplexer for signal <_n1034> created at line 163.
    Found 1-bit 4-to-1 multiplexer for signal <_n1037> created at line 163.
    Found 33-bit 32-to-1 multiplexer for signal <i_in[30]_i_in[31]_mux_228_OUT> created at line 206.
    Found 33-bit 4-to-1 multiplexer for signal <n0735> created at line 244.
    Summary:
	inferred  72 Multiplexer(s).
Unit <a23_barrel_shift> synthesized.

Synthesizing Unit <a23_alu>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_alu.v".
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_alu.v" line 130: Output port <o_co> of the instance <u_xx_addsub_33> is unconnected or connected to loadless signal.
    Found 32-bit 8-to-1 multiplexer for signal <_n0122> created at line 51.
    Summary:
	inferred   6 Multiplexer(s).
Unit <a23_alu> synthesized.

Synthesizing Unit <xs6_addsub_n_1>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/lib/xs6_addsub_n.v".
        WIDTH = 33
    Summary:
	no macro.
Unit <xs6_addsub_n_1> synthesized.

Synthesizing Unit <a23_multiply>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_multiply.v".
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_multiply.v" line 109: Output port <o_co> of the instance <u_xx_addsub_34_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_multiply.v" line 127: Output port <o_co> of the instance <u_xx_addsub_33_acc1> is unconnected or connected to loadless signal.
    Found 68-bit register for signal <product>.
    Found 1-bit register for signal <o_done>.
    Found 6-bit register for signal <count>.
    Found 34-bit adder for signal <multiplier_bar> created at line 90.
    Found 6-bit adder for signal <count[5]_GND_20_o_add_17_OUT> created at line 182.
    Found 34-bit 4-to-1 multiplexer for signal <sum34_b> created at line 76.
    Found 6-bit comparator lessequal for signal <n0011> created at line 166
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  40 Multiplexer(s).
Unit <a23_multiply> synthesized.

Synthesizing Unit <xs6_addsub_n_2>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/lib/xs6_addsub_n.v".
        WIDTH = 34
    Summary:
	no macro.
Unit <xs6_addsub_n_2> synthesized.

Synthesizing Unit <a23_register_bank>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_register_bank.v".
    Found 32-bit register for signal <r1>.
    Found 32-bit register for signal <r2>.
    Found 32-bit register for signal <r3>.
    Found 32-bit register for signal <r4>.
    Found 32-bit register for signal <r5>.
    Found 32-bit register for signal <r6>.
    Found 32-bit register for signal <r7>.
    Found 32-bit register for signal <r8>.
    Found 32-bit register for signal <r9>.
    Found 32-bit register for signal <r10>.
    Found 32-bit register for signal <r11>.
    Found 32-bit register for signal <r12>.
    Found 32-bit register for signal <r8_firq>.
    Found 32-bit register for signal <r9_firq>.
    Found 32-bit register for signal <r10_firq>.
    Found 32-bit register for signal <r11_firq>.
    Found 32-bit register for signal <r12_firq>.
    Found 32-bit register for signal <r13>.
    Found 32-bit register for signal <r14>.
    Found 32-bit register for signal <r13_svc>.
    Found 32-bit register for signal <r14_svc>.
    Found 32-bit register for signal <r13_irq>.
    Found 32-bit register for signal <r14_irq>.
    Found 32-bit register for signal <r13_firq>.
    Found 32-bit register for signal <r14_firq>.
    Found 24-bit register for signal <r15>.
    Found 32-bit register for signal <r0>.
    Found 32-bit 16-to-1 multiplexer for signal <o_rs> created at line 306.
    Found 32-bit 16-to-1 multiplexer for signal <o_rd> created at line 331.
    Found 32-bit 4-to-1 multiplexer for signal <r13_out> created at line 114.
    Found 32-bit 4-to-1 multiplexer for signal <r14_out> created at line 115.
    Found 32-bit 16-to-1 multiplexer for signal <o_rm> created at line 71.
    Found 32-bit 16-to-1 multiplexer for signal <o_rn> created at line 74.
    Summary:
	inferred 856 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
Unit <a23_register_bank> synthesized.

Synthesizing Unit <a23_coprocessor>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/amber23/a23_coprocessor.v".
WARNING:Xst:647 - Input <i_copro_opcode1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_copro_opcode2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_copro_crm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_copro_num> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <fault_address>.
    Found 3-bit register for signal <cache_control>.
    Found 32-bit register for signal <cacheable_area>.
    Found 32-bit register for signal <updateable_area>.
    Found 32-bit register for signal <disruptive_area>.
    Found 32-bit register for signal <o_copro_read_data>.
    Found 8-bit register for signal <fault_status>.
    Found 32-bit 8-to-1 multiplexer for signal <_n0099> created at line 140.
    Summary:
	inferred 171 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <a23_coprocessor> synthesized.

Synthesizing Unit <eth_top>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_top.v".
        Tp = 1
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_top.v" line 545: Output port <r_Iam> of the instance <ethreg1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_top.v" line 545: Output port <r_NoPre> of the instance <ethreg1> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <temp_wb_dat_o_reg>.
    Found 1-bit register for signal <temp_wb_err_o_reg>.
    Found 1-bit register for signal <CarrierSense_Tx1>.
    Found 1-bit register for signal <CarrierSense_Tx2>.
    Found 1-bit register for signal <Collision_Tx1>.
    Found 1-bit register for signal <Collision_Tx2>.
    Found 1-bit register for signal <RxEnSync>.
    Found 1-bit register for signal <WillSendControlFrame_sync1>.
    Found 1-bit register for signal <WillSendControlFrame_sync2>.
    Found 1-bit register for signal <WillSendControlFrame_sync3>.
    Found 1-bit register for signal <RstTxPauseRq>.
    Found 1-bit register for signal <TxPauseRq_sync1>.
    Found 1-bit register for signal <TxPauseRq_sync2>.
    Found 1-bit register for signal <TxPauseRq_sync3>.
    Found 1-bit register for signal <TPauseRq>.
    Found 1-bit register for signal <RxAbort_latch>.
    Found 1-bit register for signal <RxAbort_sync1>.
    Found 1-bit register for signal <RxAbort_wb>.
    Found 1-bit register for signal <RxAbortRst_sync1>.
    Found 1-bit register for signal <RxAbortRst>.
    Found 1-bit register for signal <temp_wb_ack_o_reg>.
    Found 1-bit register for signal <WillTransmit_q>.
    Found 1-bit register for signal <WillTransmit_q2>.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <eth_top> synthesized.

Synthesizing Unit <eth_miim>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_miim.v".
        Tp = 1
    Found 1-bit register for signal <EndBusy>.
    Found 1-bit register for signal <UpdateMIIRX_DATAReg>.
    Found 1-bit register for signal <WCtrlData_q1>.
    Found 1-bit register for signal <WCtrlData_q2>.
    Found 1-bit register for signal <WCtrlData_q3>.
    Found 1-bit register for signal <RStat_q1>.
    Found 1-bit register for signal <RStat_q2>.
    Found 1-bit register for signal <RStat_q3>.
    Found 1-bit register for signal <ScanStat_q1>.
    Found 1-bit register for signal <ScanStat_q2>.
    Found 1-bit register for signal <SyncStatMdcEn>.
    Found 1-bit register for signal <WCtrlDataStart>.
    Found 1-bit register for signal <WCtrlDataStart_q>.
    Found 1-bit register for signal <RStatStart>.
    Found 1-bit register for signal <Nvalid>.
    Found 1-bit register for signal <WCtrlDataStart_q1>.
    Found 1-bit register for signal <WCtrlDataStart_q2>.
    Found 1-bit register for signal <RStatStart_q1>.
    Found 1-bit register for signal <RStatStart_q2>.
    Found 1-bit register for signal <InProgress_q1>.
    Found 1-bit register for signal <InProgress_q2>.
    Found 1-bit register for signal <InProgress_q3>.
    Found 1-bit register for signal <LatchByte0_d>.
    Found 1-bit register for signal <LatchByte1_d>.
    Found 1-bit register for signal <InProgress>.
    Found 1-bit register for signal <WriteOp>.
    Found 1-bit register for signal <EndBusy_d>.
    Found 2-bit register for signal <LatchByte>.
    Found 7-bit register for signal <BitCounter>.
    Found 7-bit adder for signal <BitCounter[6]_GND_25_o_add_3_OUT> created at line 409.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <eth_miim> synthesized.

Synthesizing Unit <eth_clockgen>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_clockgen.v".
        Tp = 1
    Found 1-bit register for signal <Mdc>.
    Found 8-bit register for signal <Counter>.
    Found 8-bit subtractor for signal <CounterPreset> created at line 92.
    Found 8-bit subtractor for signal <Counter[7]_GND_26_o_sub_4_OUT> created at line 107.
    Found 8-bit comparator greater for signal <Divider[7]_GND_26_o_LessThan_1_o> created at line 91
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <eth_clockgen> synthesized.

Synthesizing Unit <eth_shiftreg>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_shiftreg.v".
        Tp = 1
    Found 1-bit register for signal <LinkFail>.
    Found 16-bit register for signal <Prsd>.
    Found 8-bit register for signal <ShiftReg>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <eth_shiftreg> synthesized.

Synthesizing Unit <eth_outputcontrol>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_outputcontrol.v".
        Tp = 1
    Found 1-bit register for signal <MdoEn_d>.
    Found 1-bit register for signal <MdoEn>.
    Found 1-bit register for signal <Mdo_2d>.
    Found 1-bit register for signal <Mdo_d>.
    Found 1-bit register for signal <Mdo>.
    Found 1-bit register for signal <MdoEn_2d>.
    Found 7-bit comparator greater for signal <GND_29_o_BitCounter[6]_LessThan_1_o> created at line 100
    Found 7-bit comparator greater for signal <BitCounter[6]_GND_29_o_LessThan_4_o> created at line 101
    Found 7-bit comparator greater for signal <BitCounter[6]_GND_29_o_LessThan_7_o> created at line 138
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <eth_outputcontrol> synthesized.

Synthesizing Unit <eth_registers>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_registers.v".
        Tp = 1
    Found 1-bit register for signal <SetTxCIrq_sync1>.
    Found 1-bit register for signal <SetTxCIrq_sync2>.
    Found 1-bit register for signal <SetTxCIrq_sync3>.
    Found 1-bit register for signal <SetTxCIrq>.
    Found 1-bit register for signal <ResetTxCIrq_sync2>.
    Found 1-bit register for signal <SetRxCIrq_rxclk>.
    Found 1-bit register for signal <SetRxCIrq_sync1>.
    Found 1-bit register for signal <SetRxCIrq_sync2>.
    Found 1-bit register for signal <SetRxCIrq_sync3>.
    Found 1-bit register for signal <SetRxCIrq>.
    Found 1-bit register for signal <ResetRxCIrq_sync1>.
    Found 1-bit register for signal <ResetRxCIrq_sync2>.
    Found 1-bit register for signal <ResetRxCIrq_sync3>.
    Found 1-bit register for signal <irq_txb>.
    Found 1-bit register for signal <irq_txe>.
    Found 1-bit register for signal <irq_rxb>.
    Found 1-bit register for signal <irq_rxe>.
    Found 1-bit register for signal <irq_busy>.
    Found 1-bit register for signal <irq_txc>.
    Found 1-bit register for signal <irq_rxc>.
    Found 1-bit register for signal <SetTxCIrq_txclk>.
    Found 32-bit 24-to-1 multiplexer for signal <_n0354> created at line 854.
    Found 32-bit comparator lessequal for signal <n0045> created at line 382
    Found 32-bit comparator greater for signal <GND_30_o_TX_BD_NUMOut[31]_LessThan_65_o> created at line 900
    Found 32-bit comparator greater for signal <TX_BD_NUMOut[31]_GND_30_o_LessThan_66_o> created at line 901
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <eth_registers> synthesized.

Synthesizing Unit <eth_register_1>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b00000000
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_1> synthesized.

Synthesizing Unit <eth_register_2>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b10100000
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <eth_register_2> synthesized.

Synthesizing Unit <eth_register_3>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 1
        RESET_VALUE = 1'b0
    Found 1-bit register for signal <DataOut>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_3> synthesized.

Synthesizing Unit <eth_register_4>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 7
        RESET_VALUE = 7'b0000000
    Found 7-bit register for signal <DataOut>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <eth_register_4> synthesized.

Synthesizing Unit <eth_register_5>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 7
        RESET_VALUE = 7'b0010010
    Found 7-bit register for signal <DataOut>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_5> synthesized.

Synthesizing Unit <eth_register_6>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 7
        RESET_VALUE = 7'b0001100
    Found 7-bit register for signal <DataOut>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <eth_register_6> synthesized.

Synthesizing Unit <eth_register_7>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b00000110
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <eth_register_7> synthesized.

Synthesizing Unit <eth_register_8>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b01000000
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_8> synthesized.

Synthesizing Unit <eth_register_9>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 6
        RESET_VALUE = 6'b111111
    Found 6-bit register for signal <DataOut>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <eth_register_9> synthesized.

Synthesizing Unit <eth_register_10>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 4
        RESET_VALUE = 4'b1111
    Found 4-bit register for signal <DataOut>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <eth_register_10> synthesized.

Synthesizing Unit <eth_register_11>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 3
        RESET_VALUE = 3'b000
    Found 3-bit register for signal <DataOut>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <eth_register_11> synthesized.

Synthesizing Unit <eth_register_12>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b01100100
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <eth_register_12> synthesized.

Synthesizing Unit <eth_register_13>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 1
        RESET_VALUE = 0
    Found 1-bit register for signal <DataOut>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_13> synthesized.

Synthesizing Unit <eth_register_14>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 5
        RESET_VALUE = 5'b00000
    Found 5-bit register for signal <DataOut>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_14> synthesized.

Synthesizing Unit <eth_register_15>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_register.v".
        WIDTH = 16
        RESET_VALUE = 16'b0000000000000000
    Found 16-bit register for signal <DataOut>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <eth_register_15> synthesized.

Synthesizing Unit <eth_maccontrol>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_maccontrol.v".
        Tp = 1
    Found 1-bit register for signal <TxAbortInLatched>.
    Found 1-bit register for signal <TxDoneInLatched>.
    Found 1-bit register for signal <MuxedAbort>.
    Found 1-bit register for signal <MuxedDone>.
    Found 1-bit register for signal <TxUsedDataOutDetected>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <eth_maccontrol> synthesized.

Synthesizing Unit <eth_receivecontrol>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_receivecontrol.v".
        Tp = 1
    Found 1-bit register for signal <DetectionWindow>.
    Found 1-bit register for signal <PauseTimerEq0_sync1>.
    Found 1-bit register for signal <PauseTimerEq0_sync2>.
    Found 1-bit register for signal <TypeLengthOK>.
    Found 1-bit register for signal <OpCodeOK>.
    Found 1-bit register for signal <ReceivedPauseFrmWAddr>.
    Found 1-bit register for signal <AssembledTimerValue<15>>.
    Found 1-bit register for signal <AssembledTimerValue<14>>.
    Found 1-bit register for signal <AssembledTimerValue<13>>.
    Found 1-bit register for signal <AssembledTimerValue<12>>.
    Found 1-bit register for signal <AssembledTimerValue<11>>.
    Found 1-bit register for signal <AssembledTimerValue<10>>.
    Found 1-bit register for signal <AssembledTimerValue<9>>.
    Found 1-bit register for signal <AssembledTimerValue<8>>.
    Found 1-bit register for signal <AssembledTimerValue<7>>.
    Found 1-bit register for signal <AssembledTimerValue<6>>.
    Found 1-bit register for signal <AssembledTimerValue<5>>.
    Found 1-bit register for signal <AssembledTimerValue<4>>.
    Found 1-bit register for signal <AssembledTimerValue<3>>.
    Found 1-bit register for signal <AssembledTimerValue<2>>.
    Found 1-bit register for signal <AssembledTimerValue<1>>.
    Found 1-bit register for signal <AssembledTimerValue<0>>.
    Found 1-bit register for signal <Divider2>.
    Found 1-bit register for signal <ReceivedPauseFrm>.
    Found 1-bit register for signal <AddressOK>.
    Found 1-bit register for signal <Pause>.
    Found 16-bit register for signal <LatchedTimerValue>.
    Found 16-bit register for signal <PauseTimer>.
    Found 3-bit register for signal <DlyCrcCnt>.
    Found 5-bit register for signal <ByteCnt>.
    Found 6-bit register for signal <SlotTimer>.
    Found 16-bit subtractor for signal <PauseTimer[15]_GND_55_o_sub_45_OUT> created at line 355.
    Found 3-bit adder for signal <DlyCrcCnt[2]_GND_55_o_add_22_OUT> created at line 304.
    Found 5-bit adder for signal <ByteCnt[4]_GND_55_o_add_26_OUT> created at line 322.
    Found 6-bit adder for signal <SlotTimer[5]_GND_55_o_add_50_OUT> created at line 416.
    Found 8-bit comparator equal for signal <RxData[7]_MAC[47]_equal_4_o> created at line 171
    Found 8-bit comparator equal for signal <RxData[7]_MAC[39]_equal_6_o> created at line 174
    Found 8-bit comparator equal for signal <RxData[7]_MAC[31]_equal_8_o> created at line 177
    Found 8-bit comparator equal for signal <RxData[7]_MAC[23]_equal_10_o> created at line 180
    Found 8-bit comparator equal for signal <RxData[7]_MAC[15]_equal_12_o> created at line 183
    Found 8-bit comparator equal for signal <RxData[7]_MAC[7]_equal_14_o> created at line 186
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <eth_receivecontrol> synthesized.

Synthesizing Unit <eth_transmitcontrol>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_transmitcontrol.v".
        Tp = 1
    Found 1-bit register for signal <TxCtrlStartFrm>.
    Found 1-bit register for signal <TxCtrlEndFrm>.
    Found 1-bit register for signal <CtrlMux>.
    Found 1-bit register for signal <SendingCtrlFrm>.
    Found 1-bit register for signal <TxUsedDataIn_q>.
    Found 1-bit register for signal <BlockTxDone>.
    Found 1-bit register for signal <WillSendControlFrame>.
    Found 4-bit register for signal <DlyCrcCnt>.
    Found 6-bit register for signal <ByteCnt>.
    Found 8-bit register for signal <ControlData>.
    Found 1-bit register for signal <ControlEnd_q>.
    Found 1-bit register for signal <TxCtrlStartFrm_q>.
    Found 4-bit adder for signal <DlyCrcCnt[3]_GND_57_o_add_1_OUT> created at line 255.
    Found 6-bit adder for signal <ByteCnt[5]_GND_57_o_add_6_OUT> created at line 274.
    Found 6-bit adder for signal <ByteCnt[5]_GND_57_o_add_7_OUT> created at line 277.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <eth_transmitcontrol> synthesized.

Synthesizing Unit <eth_txethmac>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_txethmac.v".
        Tp = 1
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_txethmac.v" line 480: Output port <CrcError> of the instance <txcrc> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ColWindow>.
    Found 1-bit register for signal <StatusLatch>.
    Found 1-bit register for signal <TxUsedData>.
    Found 1-bit register for signal <TxDone>.
    Found 1-bit register for signal <TxRetry>.
    Found 1-bit register for signal <TxAbort>.
    Found 1-bit register for signal <MTxEn>.
    Found 1-bit register for signal <MTxErr>.
    Found 1-bit register for signal <WillTransmit>.
    Found 1-bit register for signal <PacketFinished>.
    Found 1-bit register for signal <PacketFinished_q>.
    Found 1-bit register for signal <StopExcessiveDeferOccured>.
    Found 4-bit register for signal <RetryCnt>.
    Found 4-bit register for signal <MTxD>.
    Found 4-bit adder for signal <RetryCnt[3]_GND_58_o_add_3_OUT> created at line 344.
    Found 6-bit comparator equal for signal <ByteCnt[5]_CollValid[5]_equal_2_o> created at line 249
    Found 4-bit comparator equal for signal <RetryMax> created at line 349
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <eth_txethmac> synthesized.

Synthesizing Unit <eth_txcounters>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_txcounters.v".
        Tp = 1
    Found 16-bit register for signal <ByteCnt>.
    Found 16-bit register for signal <NibCnt>.
    Found 3-bit register for signal <DlyCrcCnt>.
    Found 17-bit subtractor for signal <GND_59_o_GND_59_o_sub_8_OUT> created at line 170.
    Found 32-bit subtractor for signal <GND_59_o_GND_59_o_sub_9_OUT> created at line 170.
    Found 16-bit adder for signal <NibCnt[15]_GND_59_o_add_1_OUT> created at line 162.
    Found 16-bit adder for signal <ByteCnt[15]_GND_59_o_add_13_OUT> created at line 194.
    Found 3-bit adder for signal <DlyCrcCnt[2]_GND_59_o_add_21_OUT> created at line 215.
    Found 32-bit comparator lessequal for signal <n0031> created at line 170
    Found 16-bit comparator equal for signal <ByteCnt[15]_MaxFL[15]_equal_18_o> created at line 199
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <eth_txcounters> synthesized.

Synthesizing Unit <eth_txstatem>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_txstatem.v".
        Tp = 1
    Found 1-bit register for signal <StateDefer>.
    Found 1-bit register for signal <StateIdle>.
    Found 1-bit register for signal <StatePreamble>.
    Found 1-bit register for signal <StatePAD>.
    Found 1-bit register for signal <StateFCS>.
    Found 1-bit register for signal <StateJam>.
    Found 1-bit register for signal <StateJam_q>.
    Found 1-bit register for signal <StateBackOff>.
    Found 1-bit register for signal <Rule1>.
    Found 1-bit register for signal <StateIPG>.
    Found 2-bit register for signal <StateData>.
    Found 7-bit comparator lessequal for signal <n0003> created at line 170
    Found 7-bit comparator lessequal for signal <n0007> created at line 170
    Found 7-bit comparator lessequal for signal <n0056> created at line 187
    Found 7-bit comparator not equal for signal <n0059> created at line 187
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <eth_txstatem> synthesized.

Synthesizing Unit <eth_crc>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_crc.v".
        Tp = 1
    Found 32-bit register for signal <Crc>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_crc> synthesized.

Synthesizing Unit <eth_random>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_random.v".
        Tp = 1
WARNING:Xst:647 - Input <NibCnt<15:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <RandomLatched>.
    Found 10-bit register for signal <x>.
    Found 4-bit comparator greater for signal <GND_64_o_RetryCnt[3]_LessThan_2_o> created at line 114
    Found 4-bit comparator greater for signal <GND_64_o_RetryCnt[3]_LessThan_3_o> created at line 115
    Found 4-bit comparator greater for signal <GND_64_o_RetryCnt[3]_LessThan_4_o> created at line 116
    Found 4-bit comparator greater for signal <GND_64_o_RetryCnt[3]_LessThan_5_o> created at line 117
    Found 4-bit comparator greater for signal <GND_64_o_RetryCnt[3]_LessThan_6_o> created at line 118
    Found 4-bit comparator greater for signal <GND_64_o_RetryCnt[3]_LessThan_7_o> created at line 119
    Found 4-bit comparator greater for signal <GND_64_o_RetryCnt[3]_LessThan_8_o> created at line 120
    Found 4-bit comparator greater for signal <PWR_55_o_RetryCnt[3]_LessThan_9_o> created at line 121
    Found 4-bit comparator greater for signal <PWR_55_o_RetryCnt[3]_LessThan_10_o> created at line 122
    Found 10-bit comparator equal for signal <ByteCnt[9]_RandomLatched[9]_equal_14_o> created at line 139
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <eth_random> synthesized.

Synthesizing Unit <eth_rxethmac>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_rxethmac.v".
        Tp = 1
    Found 1-bit register for signal <DelayData>.
    Found 1-bit register for signal <Broadcast>.
    Found 1-bit register for signal <Multicast>.
    Found 1-bit register for signal <RxValid_d>.
    Found 1-bit register for signal <RxValid>.
    Found 1-bit register for signal <RxStartFrm_d>.
    Found 1-bit register for signal <RxStartFrm>.
    Found 1-bit register for signal <RxEndFrm_d>.
    Found 1-bit register for signal <RxEndFrm>.
    Found 8-bit register for signal <RxData_d>.
    Found 8-bit register for signal <LatchedByte>.
    Found 8-bit register for signal <RxData>.
    Found 6-bit register for signal <CrcHash>.
    Found 1-bit register for signal <CrcHashGood>.
    Found 4-bit comparator greater for signal <DlyCrcCnt[3]_PWR_56_o_LessThan_5_o> created at line 233
    Found 4-bit comparator lessequal for signal <n0046> created at line 324
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <eth_rxethmac> synthesized.

Synthesizing Unit <eth_rxstatem>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_rxstatem.v".
        Tp = 1
WARNING:Xst:647 - Input <ByteCntEq0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ByteCntGreat2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <StateDrop>.
    Found 1-bit register for signal <StatePreamble>.
    Found 1-bit register for signal <StateSFD>.
    Found 1-bit register for signal <StateData0>.
    Found 1-bit register for signal <StateData1>.
    Found 1-bit register for signal <StateIdle>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <eth_rxstatem> synthesized.

Synthesizing Unit <eth_rxcounters>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_rxcounters.v".
        Tp = 1
    Found 5-bit register for signal <IFGCounter>.
    Found 4-bit register for signal <DlyCrcCnt>.
    Found 16-bit register for signal <ByteCnt>.
    Found 16-bit adder for signal <ByteCnt[15]_GND_69_o_add_1_OUT> created at line 156.
    Found 16-bit adder for signal <ByteCntDelayed> created at line 160.
    Found 5-bit adder for signal <IFGCounter[4]_GND_69_o_add_19_OUT> created at line 191.
    Found 4-bit adder for signal <DlyCrcCnt[3]_GND_69_o_add_26_OUT> created at line 213.
    Found 16-bit comparator greater for signal <ByteCntGreat2> created at line 171
    Found 16-bit comparator greater for signal <ByteCntSmall7> created at line 172
    Found 16-bit comparator equal for signal <ByteCnt[15]_MaxFL[15]_equal_19_o> created at line 174
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <eth_rxcounters> synthesized.

Synthesizing Unit <eth_rxaddrcheck>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_rxaddrcheck.v".
        Tp = 1
    Found 1-bit register for signal <AddressMiss>.
    Found 1-bit register for signal <MulticastOK>.
    Found 1-bit register for signal <UnicastOK>.
    Found 1-bit register for signal <RxAbort>.
    Found 1-bit 8-to-1 multiplexer for signal <HashBit> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<7>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<6>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<5>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<4>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<3>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<2>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<1>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<0>> created at line 204.
    Found 8-bit comparator equal for signal <RxData[7]_MAC[47]_equal_2_o> created at line 171
    Found 8-bit comparator equal for signal <RxData[7]_MAC[39]_equal_3_o> created at line 174
    Found 8-bit comparator equal for signal <RxData[7]_MAC[31]_equal_4_o> created at line 177
    Found 8-bit comparator equal for signal <RxData[7]_MAC[23]_equal_5_o> created at line 180
    Found 8-bit comparator equal for signal <RxData[7]_MAC[15]_equal_6_o> created at line 183
    Found 8-bit comparator equal for signal <RxData[7]_MAC[7]_equal_7_o> created at line 186
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <eth_rxaddrcheck> synthesized.

Synthesizing Unit <eth_wishbone>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_wishbone.v".
        Tp = 1
WARNING:Xst:647 - Input <r_TxBDNum<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_wishbone.v" line 2205: Output port <almost_full> of the instance <rx_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <TxBDRead>.
    Found 1-bit register for signal <tx_burst_en>.
    Found 1-bit register for signal <WbEn>.
    Found 1-bit register for signal <TxEn_needed>.
    Found 1-bit register for signal <RxEn>.
    Found 1-bit register for signal <TxEn>.
    Found 1-bit register for signal <BDRead>.
    Found 1-bit register for signal <WbEn_q>.
    Found 1-bit register for signal <RxEn_q>.
    Found 1-bit register for signal <TxEn_q>.
    Found 1-bit register for signal <r_TxEn_q>.
    Found 1-bit register for signal <r_RxEn_q>.
    Found 1-bit register for signal <Flop>.
    Found 1-bit register for signal <TxBDReady>.
    Found 1-bit register for signal <TxPointerRead>.
    Found 1-bit register for signal <BlockingTxStatusWrite>.
    Found 1-bit register for signal <BlockingTxStatusWrite_sync1>.
    Found 1-bit register for signal <BlockingTxStatusWrite_sync2>.
    Found 1-bit register for signal <BlockingTxStatusWrite_sync3>.
    Found 1-bit register for signal <BlockingTxBDRead>.
    Found 1-bit register for signal <BlockingIncrementTxPointer>.
    Found 1-bit register for signal <ReadTxDataFromMemory>.
    Found 1-bit register for signal <BlockReadTxDataFromMemory>.
    Found 1-bit register for signal <MasterWbTX>.
    Found 1-bit register for signal <MasterWbRX>.
    Found 1-bit register for signal <m_wb_cyc_o>.
    Found 1-bit register for signal <m_wb_we_o>.
    Found 1-bit register for signal <cyc_cleared>.
    Found 1-bit register for signal <IncrTxPointer>.
    Found 1-bit register for signal <rx_burst_en>.
    Found 1-bit register for signal <TxStartFrm_wb>.
    Found 1-bit register for signal <StartOccured>.
    Found 1-bit register for signal <TxStartFrm_sync1>.
    Found 1-bit register for signal <TxStartFrm_sync2>.
    Found 1-bit register for signal <TxStartFrm_syncb1>.
    Found 1-bit register for signal <TxStartFrm_syncb2>.
    Found 1-bit register for signal <TxStartFrm>.
    Found 1-bit register for signal <TxEndFrm_wb>.
    Found 1-bit register for signal <LatchValidBytes>.
    Found 1-bit register for signal <LatchValidBytes_q>.
    Found 1-bit register for signal <TxAbort_q>.
    Found 1-bit register for signal <TxRetry_q>.
    Found 1-bit register for signal <TxUsedData_q>.
    Found 1-bit register for signal <TxDone_wb_q>.
    Found 1-bit register for signal <TxAbort_wb_q>.
    Found 1-bit register for signal <TxRetry_wb_q>.
    Found 1-bit register for signal <TxAbortPacket>.
    Found 1-bit register for signal <TxAbortPacket_NotCleared>.
    Found 1-bit register for signal <TxAbortPacketBlocked>.
    Found 1-bit register for signal <TxRetryPacket>.
    Found 1-bit register for signal <TxRetryPacket_NotCleared>.
    Found 1-bit register for signal <TxRetryPacketBlocked>.
    Found 1-bit register for signal <TxDonePacket>.
    Found 1-bit register for signal <TxDonePacket_NotCleared>.
    Found 1-bit register for signal <TxDonePacketBlocked>.
    Found 1-bit register for signal <LastWord>.
    Found 1-bit register for signal <TxEndFrm>.
    Found 1-bit register for signal <TxUnderRun_wb>.
    Found 1-bit register for signal <TxUnderRun_sync1>.
    Found 1-bit register for signal <TxUnderRun>.
    Found 1-bit register for signal <ReadTxDataFromFifo_tck>.
    Found 1-bit register for signal <ReadTxDataFromFifo_sync1>.
    Found 1-bit register for signal <ReadTxDataFromFifo_sync2>.
    Found 1-bit register for signal <ReadTxDataFromFifo_syncb1>.
    Found 1-bit register for signal <ReadTxDataFromFifo_syncb2>.
    Found 1-bit register for signal <ReadTxDataFromFifo_syncb3>.
    Found 1-bit register for signal <ReadTxDataFromFifo_sync3>.
    Found 1-bit register for signal <TxRetrySync1>.
    Found 1-bit register for signal <TxRetry_wb>.
    Found 1-bit register for signal <TxDoneSync1>.
    Found 1-bit register for signal <TxDone_wb>.
    Found 1-bit register for signal <TxAbortSync1>.
    Found 1-bit register for signal <TxAbort_wb>.
    Found 1-bit register for signal <RxBDRead>.
    Found 1-bit register for signal <RxBDReady>.
    Found 1-bit register for signal <RxReady>.
    Found 1-bit register for signal <RxPointerRead>.
    Found 1-bit register for signal <RxEn_needed>.
    Found 1-bit register for signal <LastByteIn>.
    Found 1-bit register for signal <ShiftWillEnd>.
    Found 1-bit register for signal <WriteRxDataToFifo>.
    Found 1-bit register for signal <WriteRxDataToFifoSync1>.
    Found 1-bit register for signal <WriteRxDataToFifoSync2>.
    Found 1-bit register for signal <WriteRxDataToFifoSync3>.
    Found 1-bit register for signal <LatchedRxStartFrm>.
    Found 1-bit register for signal <SyncRxStartFrm>.
    Found 1-bit register for signal <SyncRxStartFrm_q>.
    Found 1-bit register for signal <SyncRxStartFrm_q2>.
    Found 1-bit register for signal <ShiftEnded_rck>.
    Found 1-bit register for signal <ShiftEndedSync1>.
    Found 1-bit register for signal <ShiftEndedSync2>.
    Found 1-bit register for signal <ShiftEndedSync3>.
    Found 1-bit register for signal <ShiftEnded>.
    Found 1-bit register for signal <ShiftEndedSync_c1>.
    Found 1-bit register for signal <ShiftEndedSync_c2>.
    Found 1-bit register for signal <RxEnableWindow>.
    Found 1-bit register for signal <RxAbortSync1>.
    Found 1-bit register for signal <RxAbortSync2>.
    Found 1-bit register for signal <RxAbortSync3>.
    Found 1-bit register for signal <RxAbortSync4>.
    Found 1-bit register for signal <RxAbortSyncb1>.
    Found 1-bit register for signal <RxAbortSyncb2>.
    Found 1-bit register for signal <RxAbortLatched>.
    Found 1-bit register for signal <RxOverrun>.
    Found 1-bit register for signal <RxStatusWriteLatched>.
    Found 1-bit register for signal <RxStatusWriteLatched_sync1>.
    Found 1-bit register for signal <RxStatusWriteLatched_sync2>.
    Found 1-bit register for signal <RxStatusWriteLatched_syncb1>.
    Found 1-bit register for signal <RxStatusWriteLatched_syncb2>.
    Found 1-bit register for signal <TxB_IRQ>.
    Found 1-bit register for signal <TxE_IRQ>.
    Found 1-bit register for signal <RxB_IRQ>.
    Found 1-bit register for signal <RxE_IRQ>.
    Found 1-bit register for signal <Busy_IRQ_rck>.
    Found 8-bit register for signal <ram_addr>.
    Found 8-bit register for signal <TxData>.
    Found 32-bit register for signal <ram_di>.
    Found 32-bit register for signal <TxDataLatched>.
    Found 32-bit register for signal <RxDataLatched2>.
    Found 4-bit register for signal <BDWrite>.
    Found 4-bit register for signal <TxStatus>.
    Found 4-bit register for signal <m_wb_sel_o>.
    Found 16-bit register for signal <TxLength>.
    Found 16-bit register for signal <LatchedTxLength>.
    Found 16-bit register for signal <LatchedRxLength>.
    Found 30-bit register for signal <TxPointerMSB>.
    Found 30-bit register for signal <m_wb_adr_o>.
    Found 30-bit register for signal <RxPointerMSB>.
    Found 2-bit register for signal <TxPointerLSB>.
    Found 2-bit register for signal <TxPointerLSB_rst>.
    Found 2-bit register for signal <TxValidBytesLatched>.
    Found 2-bit register for signal <TxByteCnt>.
    Found 2-bit register for signal <RxStatus>.
    Found 2-bit register for signal <RxPointerLSB_rst>.
    Found 2-bit register for signal <RxByteCnt>.
    Found 3-bit register for signal <tx_burst_cnt>.
    Found 3-bit register for signal <rx_burst_cnt>.
    Found 7-bit register for signal <TxBDAddress>.
    Found 7-bit register for signal <RxBDAddress>.
    Found 2-bit register for signal <RxValidBytes>.
    Found 24-bit register for signal <RxDataLatched1>.
    Found 9-bit register for signal <RxStatusInLatched>.
    Found 1-bit register for signal <Busy_IRQ_sync1>.
    Found 1-bit register for signal <Busy_IRQ_sync2>.
    Found 1-bit register for signal <Busy_IRQ_sync3>.
    Found 1-bit register for signal <Busy_IRQ_syncb1>.
    Found 1-bit register for signal <Busy_IRQ_syncb2>.
    Found 1-bit register for signal <WB_ACK_O>.
    Found 16-bit subtractor for signal <TxLength[15]_GND_71_o_sub_47_OUT> created at line 870.
    Found 16-bit subtractor for signal <TxLength[15]_GND_71_o_sub_49_OUT> created at line 873.
    Found 16-bit subtractor for signal <TxLength[15]_GND_71_o_sub_51_OUT> created at line 876.
    Found 16-bit subtractor for signal <TxLength[15]_GND_71_o_sub_53_OUT> created at line 879.
    Found 30-bit adder for signal <TxPointerMSB[31]_GND_71_o_add_65_OUT> created at line 913.
    Found 3-bit adder for signal <tx_burst_cnt[2]_GND_71_o_add_75_OUT> created at line 1056.
    Found 30-bit adder for signal <m_wb_adr_o[29]_GND_71_o_add_77_OUT> created at line 1060.
    Found 3-bit adder for signal <rx_burst_cnt[2]_GND_71_o_add_80_OUT> created at line 1088.
    Found 7-bit adder for signal <TxBDAddress[7]_GND_71_o_add_153_OUT> created at line 1361.
    Found 7-bit adder for signal <RxBDAddress[7]_GND_71_o_add_156_OUT> created at line 1363.
    Found 2-bit adder for signal <TxByteCnt[1]_GND_71_o_add_186_OUT> created at line 1697.
    Found 30-bit adder for signal <RxPointerMSB[31]_GND_71_o_add_196_OUT> created at line 1925.
    Found 2-bit adder for signal <RxByteCnt[1]_GND_71_o_add_208_OUT> created at line 2028.
    Found 2-bit adder for signal <RxValidBytes[1]_GND_71_o_add_214_OUT> created at line 2047.
    Found 4x2-bit Read Only RAM for signal <TxPointerLSB[1]_GND_71_o_wide_mux_185_OUT>
    Found 4x6-bit Read Only RAM for signal <_n1421>
    Found 1-bit 4-to-1 multiplexer for signal <TxValidBytesLatched[1]_TxByteCnt[1]_Mux_173_o> created at line 1585.
    Found 8-bit 4-to-1 multiplexer for signal <TxPointerLSB[1]_TxData_wb[7]_wide_mux_174_OUT> created at line 1603.
    Found 8-bit 4-to-1 multiplexer for signal <TxByteCnt[1]_TxDataLatched[7]_wide_mux_176_OUT> created at line 1615.
    Found 16-bit 4-to-1 multiplexer for signal <TxLength[15]_TxLength[15]_mux_56_OUT> created at line 872.
    Found 16-bit comparator greater for signal <GND_71_o_ram_do[31]_LessThan_43_o> created at line 712
    Found 16-bit comparator greater for signal <TxLengthLt4> created at line 896
    Found 16-bit comparator lessequal for signal <n0171> created at line 1001
    Found 5-bit comparator greater for signal <txfifo_cnt[4]_GND_71_o_LessThan_86_o> created at line 1162
    Found 16-bit comparator greater for signal <GND_71_o_TxLength[15]_LessThan_87_o> created at line 1162
    Found 5-bit comparator lessequal for signal <n0641> created at line 2213
    Found 5-bit comparator greater for signal <enough_data_in_rxfifo_for_burst_plus1> created at line 2214
    Summary:
	inferred   2 RAM(s).
	inferred  11 Adder/Subtractor(s).
	inferred 451 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  84 Multiplexer(s).
Unit <eth_wishbone> synthesized.

Synthesizing Unit <eth_spram_256x32>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_spram_256x32.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <eth_spram_256x32> synthesized.

Synthesizing Unit <xs6_sram_256x32_byte_en>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/lib/xs6_sram_256x32_byte_en.v".
        DATA_WIDTH = 32
        ADDRESS_WIDTH = 8
    Summary:
	no macro.
Unit <xs6_sram_256x32_byte_en> synthesized.

Synthesizing Unit <eth_fifo>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_fifo.v".
        DATA_WIDTH = 32
        DEPTH = 16
        CNT_WIDTH = 5
        Tp = 1
    Found 4-bit register for signal <read_pointer>.
    Found 4-bit register for signal <write_pointer>.
    Found 5-bit register for signal <cnt>.
    Found 5-bit subtractor for signal <cnt[4]_GND_74_o_sub_1_OUT> created at line 104.
    Found 5-bit adder for signal <cnt[4]_GND_74_o_add_1_OUT> created at line 106.
    Found 4-bit adder for signal <read_pointer[3]_GND_74_o_add_6_OUT> created at line 118.
    Found 4-bit adder for signal <write_pointer[3]_GND_74_o_add_10_OUT> created at line 130.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <eth_fifo> synthesized.

Synthesizing Unit <xilinx_dist_ram_16x32>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/xilinx_dist_ram_16x32.v".
    Summary:
	no macro.
Unit <xilinx_dist_ram_16x32> synthesized.

Synthesizing Unit <eth_macstatus>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/ethmac/eth_macstatus.v".
        Tp = 1
WARNING:Xst:647 - Input <RxByteCntGreat2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TxUsedData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RxColWindow>.
    Found 1-bit register for signal <LatchedMRxErr>.
    Found 1-bit register for signal <LoadRxStatus>.
    Found 1-bit register for signal <ReceiveEnd>.
    Found 1-bit register for signal <InvalidSymbol>.
    Found 1-bit register for signal <RxLateCollision>.
    Found 1-bit register for signal <ShortFrame>.
    Found 1-bit register for signal <DribbleNibble>.
    Found 1-bit register for signal <ReceivedPacketTooBig>.
    Found 1-bit register for signal <RetryLimit>.
    Found 1-bit register for signal <LateCollLatched>.
    Found 1-bit register for signal <DeferLatched>.
    Found 1-bit register for signal <CarrierSenseLost>.
    Found 1-bit register for signal <LatchedCrcError>.
    Found 4-bit register for signal <RetryCntLatched>.
    Found 16-bit comparator greater for signal <n0013> created at line 236
    Found 16-bit comparator greater for signal <n0015> created at line 236
    Found 6-bit comparator equal for signal <RxByteCnt[5]_CollValid[5]_equal_6_o> created at line 310
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <eth_macstatus> synthesized.

Synthesizing Unit <boot_mem32>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/system/boot_mem32.v".
        WB_DWIDTH = 32
        WB_SWIDTH = 4
        MADDR_WIDTH = 12
WARNING:Xst:647 - Input <i_wb_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_adr<31:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <start_read_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <boot_mem32> synthesized.

Synthesizing Unit <xs6_sram_4096x32_byte_en>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/lib/xs6_sram_4096x32_byte_en.v".
        SRAM0_INIT_0 = 256'b1110000111100011111000011110000111100101111001010001101011100011111001001110000111100101111000111110000111100101000110101110001111101000111010001110010111100011111000011110000111100001111000111110101011101010111010101110101011101010111010101110101011101010
        SRAM0_INIT_1 = 256'b1110010111101001111000011110001111100011111000010001101011100010111001001110001111100011111001011110101011100100111001000000101011100001111001011110010111100101111010111110010111100011111001011110010111101110111000111110111011100011111000011110001111100101
        SRAM0_INIT_2 = 256'b1110001111100011000010101110001111100001111000010001001000010001111000110001001000010001111000111110000011100010111000101110100111101010111001011110001111100101111010101110010111100101111000101110100011101011000010101110001011101011000010101110001011100101
        SRAM0_INIT_3 = 256'b1110010000001000111000111110010011100100000010001110001111100100111001000000100011100011111001001110010011100001111010011110100000010010000100011110001100111010001100011110000100100000001000001110000110011010100100011001000111100001000010100000001111100011
        SRAM0_INIT_4 = 256'b1110010111100101111001011110100011101010000010100000001111100001000110100001000111100000111001001110010011100010111000110000101000000011111000111110100111101000000110101110000111100100111001001110000000001010111000111110100111101010000010001110001111100100
        SRAM0_INIT_5 = 256'b0000000100000001000000010000000100000001000000010001101000000001000001011110001111100010111001011110010111100101111000011110010111100010111001011110010111100001111001011110001011100011000010101110001111100000111001011110010111100001111001011110001111100101
        SRAM0_INIT_6 = 256'b1110100100000011000000000000000000000000000000000000000000000010010101000000000000000000000000000000000001010100000000000000000000000010010101000000000000000000000000000000000001010100000000000000000100000001000101100001011000010100111100001111000000000001
        SRAM0_INIT_7 = 256'b1110000100100101001000111110000111100101111000101110010111100010111001011110010100000011000100111110000011100101111001011110001111100111111001011110010111101000111000011110010111101011111000011110010111100101111001011110001111100001111010111110001111100001
        SRAM0_INIT_8 = 256'b1110010111100010111010001110100111100001111000101110100011100010111001111110010111100101001001011110000111100101111000101110010111100000111001011110011111100101111000111110101111100010111001011110010111100010111000001110010111100101111000011110100111101001
        SRAM0_INIT_9 = 256'b1110101111100011111010011110100011100011111010001110000111100101000010101110001111100111000110100001001011100011100110101110001111100111000010101110010111100001111000001110001111100000000010101110000111100101111000001110010111100101001001010010001111100001
        SRAM0_INIT_10 = 256'b1110000111100010111001011110010111100101111000001110010111101011111000111110000111100001111000011110100100000000000000011110100011100101111000111110001111100101111000111110010111100101111000111110010111100101111010111110100111101000111001011110010111100011
        SRAM0_INIT_11 = 256'b0001010100000101000000100000010100000101000000111110000111100101111001011110010111100101111001011110001111100011111001011110001111100011000000011111111111101000111001011110000011100101111001011110000000110101001101010010001000100101001001010010001011100101
        SRAM0_INIT_12 = 256'b1110000111100011001010101110000111100101111001011110000111100011000010101110000111100101111001010011101011100001111001011110010111100101111001010000101011100011111001010001101011100011111001010000000000000001111000011110010111100011111000110001010100010010
        SRAM0_INIT_13 = 256'b1110001000001011000000010001010100010101000100100001010111100011110110101110001100011010000000011110001111100011111010100000001100010011111000111010000110110000111000010001101000010010111000111110011111011010110000111110001011100001111000011110100100000001
        SRAM0_INIT_14 = 256'b1110101011100010000010110000000100010101000101010001001000010101111000111101101011100011111000011110101011100010111010111110101011100101111001111110010111100010111001010000101011100011000010101110001111100111111000001110001111101010111000001110000111101010
        SRAM0_INIT_15 = 256'b1110010111100011101000111011001110110010111000110000101011100011000100111110001100010011111000101110101011101011111000011110000111100010111001011110010111100011000110101110001011101000111000101110000111100001111000101110100111101000101100101010000011100011
        SRAM0_INIT_16 = 256'b0000101011100011000010101110001100001010111000111110101011100001111010111110000111100001000010100000000111100011111001011110001011000000111000111110000011100000111010111110000111100001000010100000001011100011000010101110001111100001111000101110010111100010
        SRAM0_INIT_17 = 256'b1110001111100001111000011110000111100010111010011110100011100010111000001110101111100001111000011110000111100011111001011110001111100010111010101110001111100010111001011110101111100101111000111110101011100101111000111110010111100010111001010000101011100011
        SRAM0_INIT_18 = 256'b1001000011100011111000101110001011100010111001011110000111100011111000110000101000000011111000111110010111100010111000010001001100000011000000101110001100001010111000110000101011100011111001011110001000011010111000110000101011100011111001011110010111100001
        SRAM0_INIT_19 = 256'b1110100011100010000110101110001100001010000000110000100000000010111000111110101011100001111000001110101111100011111000111110010111100001111001011110001111101000111000100001101011100011111010100000000111100011111000011110010111100010000110101110001110011010
        SRAM0_INIT_20 = 256'b1110001011100101000010101110001111100001111010101110101111100010111000011110010111100101111001011110001000011010111000111110101011100011111000111110010111100001111001011110001111101000111000100001101011100011111010101110001111100101111000011110010111100011
        SRAM0_INIT_21 = 256'b0001101011100010111010111110001111100101111000100001101011100011111000101110010111100000111000011110001111100101111001011110101111100011111000011110100100000001111010001110001011100001111010101110001011100010111010111110010111101010111001011110010111100101
        SRAM0_INIT_22 = 256'b1110001111100101111010100011101011100001111000011110010111100101111000100000101011100011111001010000101011100011111001011110000011100000111001011110000111100101111001011110101011101011111000111110010111100101000010100000000111100011111000011110010111100101
        SRAM0_INIT_23 = 256'b1110000111100011111000110000101011100011111001011110101011100010100101111001011110010101100100001001010110000101100001111110001111100000111010101110101111100011111001011110010100111010111000111110000011100101111001010010101011100001111001010000101000010011
        SRAM0_INIT_24 = 256'b1110001111100111111000110000000100000001000000010000000100000001000000011110100011100001111000111110101011100010100101111001010110010000100101011000010111100011111010101110101111100011111001011110010100111010111000111110000011100101001010101110000111100101
        SRAM0_INIT_25 = 256'b1110001011100111111000001110010111100011111000011110100111101000111000011110101011100010111000001110001011100000000010101110001111010010110000111110001100001010111000111110011100001010111000111110011111100011111000111110100111100001111000010001101011100010
        SRAM0_INIT_26 = 256'b1110100011011010111000111110001011100101111000001110010111100010111001011110000111100101100010001110001111100010111000101001101010010010100101011001000110010101111000111110001011100010111010101110011111100010111001011110000111100101100010101110001111100010
        SRAM0_INIT_27 = 256'b1110001111100001111001011110001111100011000000011110101011101000111000111110010111100101111010111110010111100011111000111110100111100001111001011110001100000000111000011110001011011010110101011101001011010101111000011110010111100101111001011110001111100010
        SRAM0_INIT_28 = 256'b1110010111100011111000011110010111100001111000111110010111100011111000011110010111100001111000111110010111100011000000011110101011101000111000111110010111101011111000110000100011100011111010111110010111100101111010011110000111100101111000001110001111100101
        SRAM0_INIT_29 = 256'b1110000111100101111000011110000111101001000000001110101011100101111001011110010111100011111000111110010111100011111000111110000111100010111010001110101111100010111001011110001111101001111010011110000111100101111000111110001111100001111001011110000111100010
        SRAM0_INIT_30 = 256'b1110000111100001111000011110000111101001000000001110101000000011111000011110001000000001111000111110010111100101111000111110001100000011111010001110010111100011111000111110000111101010111001011110101100001010111000111110000111100101111000111110101111100001
        SRAM0_INIT_31 = 256'b1110101111101001111010101110000111100001111000111110000111100001111010001110101111100011111000111110000111101001111010001110000111100001111001011110101111100101111000110000101000000011000001010000001100000101111000111110010111100011111000011110001011101011
        SRAM0_INIT_32 = 256'b1110000111100011111010111110001111100001111010100000001100010001111000110000101011100011111000100001101011100001000010101110000111101011111000111110000111101011111000111110000111100001111010111110001111100001111001011110001111100011111010111110001111100001
        SRAM0_INIT_33 = 256'b1110001111101000111000110000101011100011111010111110000100011010111000111110101111100011111000011110101111100101111000011110101111100011111000011110001111101011111000111110000111101011111000111110000111100000111001011110101111100011111000011110101111100011
        SRAM0_INIT_34 = 256'b1110001011100010111000111110001111100011111001010000100011100011111010111110010111100001111001011110010111100101111000011110010111100001111001011110000111100001111001011110010111100101111000111110010111100011111000111110100100000000000000000000000011101000
        SRAM0_INIT_35 = 256'b0000101011100011111010111110101111101001000000000000001100100000000000011110100011100011111001011110010111100101111000111110010111100101111001011110001111100011111001011110001111100011000110101110001111100010111000100001010100000101111000111110010111100001
        SRAM0_INIT_36 = 256'b1110001111100010111000101110010100000001000100011110001111101011111001011110000111100010111000100001101011100011111001011110001111100011111001011110010111101000111001011110001111100101111000110001101011100001111001011110010111100011111000111110100111101000
        SRAM0_INIT_37 = 256'b1110010111100101111001011110010111100101111001011110010111100101111001011110101111100011111000011110001011100101111010111110001111100001111000011110100100000001111010001110010111100011111001011110010111101011111000111110100100000001001000001110101000011010
        SRAM0_INIT_38 = 256'b1110010111100101111001011110001111100101111001011110001111100101111000111110010111100101111000111110010111100011111001011110001111101011111001011110000111100010111000011110000111100010111010010000000111101000111001011110010111100001111001011110010111100101
        SRAM0_INIT_39 = 256'b1110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101
        SRAM0_INIT_40 = 256'b1110010111100101000110101110001111101011111000111110001011100010111010111110001111100010111000101110000111100101111001011110000111100010111010010000000100000000111010001110001011101011111000111110001011100101111001011110010111100101111001011110010111100101
        SRAM0_INIT_41 = 256'b1110000111100101111001011001101011100011111000011110000011100001111000011110000011100001111010010000000111101000111000100000101100000010000000101110000111100101111001010001101011100001111001011110010100011010111000011110010111100101000110101110000111100101
        SRAM0_INIT_42 = 256'b1110010111100101111000111110010111100101111001011110010111100101111001011110000111100101111000111110010111100011111000011110000111101001111010001110000111100001111000010001101000010000000100011110000100010000000101111110001111100001111010101110001011100000
        SRAM0_INIT_43 = 256'b1110001011100001111001011110101111100011111000011110000111100001111000011110000111100001111000101110100100000001111010001110010111100101111000011110101111100001111000111110000111101011111000111110000111100010111010111110001111100101111000101110010111100101
        SRAM0_INIT_44 = 256'b1110001111100001111000101110000111100010001110100011001000110101001101111110000111100011111000101110000011100000111000011110010111100101111001011110010111100001111001011110010111100001111001011110010111100101111001011110001111101011111000111110000111100010
        SRAM0_INIT_45 = 256'b1110010111100101111001010001101000011000000100110001010100010101111000111110000111100101111010011110101011101000111000011110000111100001111001011110010111100101111001011110000111101001111010001110001011101011111000101110000111100101111001011110000111101011
        SRAM0_INIT_46 = 256'b1110010111100101111001011110010111100101111001011110010111100101111000101110010111100101111000011110010111100101000110001110000111100101000110001110000111100101000110001110000111100101000110001110000111100101111001011110010111100101111001011110010111100101
        SRAM0_INIT_47 = 256'b1110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010100000001000000010000000111101010111010001110000000011000111000110000101000001000000000001110001100001010000010000000000011100011111001011110010111100101
        SRAM0_INIT_48 = 256'b1110010111101011111000111110000111101011111000111110000111101001000000001110101011100010000100011110001100001010000000101110000111100101111001011110000011100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101
        SRAM0_INIT_49 = 256'b1110010111100101111001011110010111100011111001011110010111100101111001011110010111100101111001010001101011100011111000101110010111100101111001011110010111100101111000111110011111100101111001111110101111100011111001011110000111100011111001011110101111100011
        SRAM0_INIT_50 = 256'b1110010111100101111000111110010111101011000110100001000111100011111001011110101011100101111010110001101011100011111001011110010111100001111000011110100111101000111000011110010111100011000101010001010100010010000101010001010100010101000001010000010111100001
        SRAM0_INIT_51 = 256'b1110000011101010111001011110010111100000111010100000101011100011000010101110001100111010000010101110001111101010100110101001000100001010111000111000101000001010111000111110011100101010111000011110001111100010111001011110100100000001111010001110010111100101
        SRAM0_INIT_52 = 256'b1110101000011010111000111110001000011010111000111110010111100111111000111110001111100101111001011110010111100101111010011110100011101010111000101110101011100000111001011110000011101010111001011110000111100101111000011110010111100001111000011110010111100101
        SRAM0_INIT_53 = 256'b1110011111100101000010101110001111101011111000100001101011100011111001010000101011100011111001011110011111100101111000111110000111101001111010001110010100011010111000011110010110001010111000010010101011100001111010101001101011100001100110101110010111100001
        SRAM0_INIT_54 = 256'b1110000011100101111001010000000100000001000001011110001011100001111010011110100000011010111000111110001011101000111001011110010111100010111001011110101111100101111000101110011111100101111001011110001111100011111001011110001011100101111010111110001111100010
        SRAM0_INIT_55 = 256'b1110010111100101111001011110010111100101111001011110000111100101111001011110000111101001111010101110100011100000111000001110000111100000111001011110010111100000111000011110000011100101111001011110001011100000111000011110000111100000111001011110010111100001
        SRAM0_INIT_56 = 256'b1110010111100001111001011110000111100101000000000000010100010010111001011110001111100101000010100000010100000010000001011110010111100011111001011110010111100001111001011110000111100101111000011110010111100000111001011110010111100101111001011110010111100001
        SRAM0_INIT_57 = 256'b0001101000010010111000011110010111100101111001011110010111100011111001011110010111100101111001011110000111100101111001011110010100010011111000111110010100010011111000111110010100010011000101010001001100000011000001010000001111100011111001011110010111100001
        SRAM0_INIT_58 = 256'b1110010111100001111001011110010111100101111000011110010111100101111001011110010111100101111001011110001111100101111000111110010111100011111001011110010111100011111001011110001111100101111001011110010111100011111001011110001111100101111000111110010111100011
        SRAM0_INIT_59 = 256'b1110001111100010111000011110010111100010111001111110010011100001111001011110000111101001111010001110000111100101111001011110000111101011111001011110000111100001111000011110001011100101111000111110010111100101111000111110010111100011111001011110010111100101
        SRAM0_INIT_60 = 256'b1110000111100010111010111110001111100010111001011110001111100101111000101110010111100111111001011110010111100101111010111110000111100001111000011110001011100101111000111110010111100011111001111110010111100101111010111110001111100101111000011110001011101011
        SRAM0_INIT_61 = 256'b0000010111100011111000101110001011100111111001011110010111100001111000011110100111101000000101010001001000000101111000111110010111100101111000101110010111101011111001011110000111100111111001011110010111101011111000111110000111100001111010111110001111100011
        SRAM0_INIT_62 = 256'b1110010111100000111001011110011111100100111000011110010111100101111010111110001111100001111000011110001011100101111000111110011111100101111001011110010111100011111001111110010111100101101010101010001010100111101001011110000111100010111000111110001000001010
        SRAM0_INIT_63 = 256'b1110000111101001111010000001010100010010000001011110001111100101111001011110001011100101111010111110010111100001111001111110010111100101111010111110001111100010111000011110101111100011111000011110000111100010111000011110101111100011111000101110010111100010
        SRAM1_INIT_0 = 256'b0011111110100000101000001000000010011111100111111111111101010010100000101000001110010010101000001010000010011111111111110101000010100001101100001001111110100000101000001010000010100000101000000000000000000000000000000000000000000000000000000000000000000000
        SRAM1_INIT_1 = 256'b1001111100101101101000001010000010000100101000001111111101010100100000101010000010100000100111111111111110000001100100100000000001010010100111111001111110011111000000001000000010100000100111111001111100000010101000000000001111100000001111111010000010011111
        SRAM1_INIT_2 = 256'b1010000010100000000000000101001010100000101000001000000111100000000100011000000011100000000100000010001000000001000000000010110111111111100010111010000010011111111111111000101110011111010111101011110100000000000000000001001100000000000000000001001110010000
        SRAM1_INIT_3 = 256'b1101000111111101010100111100011011010001111111010101001111000110110100011111110101010011110001101101000110100000001011011111110110000000111000000001010011111111101000001011000010000000010000010101000111111111101000001010000001010010000000001010000001010011
        SRAM1_INIT_4 = 256'b1000000110011111100111111111110111111111000000001010000001010011000000001010000001010100110100011101000010000011101000000000000010100000010100100010110111111101111111110101000011000000110100011000000000000000010100100010110111111111111111010101001111000110
        SRAM1_INIT_5 = 256'b0000001000000010000000010000000000000000000000001111111110110000110000010101001000000010100100111001111110011111101000001000000110000010100100011001111110100000100000011000001111000011000000000001001110000000100100011001111110100000100000011010000010011111
        SRAM1_INIT_6 = 256'b0010110111110000000001110000000000000000000000000000001110000000010000010000000010000000000000000000000001000001000000000000000000000000010000010000000000000000000000000000000001000001000000000000000000000000000000000000000000000000000000000000000000000010
        SRAM1_INIT_7 = 256'b1010000010000000101000000101001110010000100000111000000010000011100100001100001110100000101000001000001010010000100100000101001011001100100100001001000010111101101000001000010011111111101000001000000010000000100000001010000010100000111111111010000010100000
        SRAM1_INIT_8 = 256'b1001000010001100100100000010110110100000100011011011110110001101110000011001010010010100100001000101000010010100100000001000010010000000100101001100001010011101101000000000000010001101100111010010000010001101100000101001000010010000101000000010110100101101
        SRAM1_INIT_9 = 256'b1111111110100000001011011011110110100000101111011010000010000000000000000101001011011100111111111000001101010011000000000101010111011100000000001001000001010011100000111010000001100010000000000101001010000001100011001001000010010000100000001010000001011100
        SRAM1_INIT_10 = 256'b0101110001100001100100111001001110011111001000011001111111111111101000001010000010100000101000000010110100000000000000001011110110000011101000001010000010000011101000001000001110011111101000001000001110011111111111110010110110111101100000001000000010100000
        SRAM1_INIT_11 = 256'b1001001110000011100000101001001110000011101000000101000110011111100100111001001110011111100000111010000010100000100000111010000010100000000000001111111110111101100001001000000010010100100001001000000110010011100001000100001110010011100001001000001010010011
        SRAM1_INIT_12 = 256'b1010000010100000111111110101001010010011100100001010000010100000000000000101000110010011100100000000000001010001100100111001001110011111100100000000000001010011100100000000000001010011100100000000000000000000101000001000001110100000101000001000001110000010
        SRAM1_INIT_13 = 256'b0100011011111111101000001100001110000101100000111001010101010101000000000101011000000000101000000001001110100000000000001010000010100000000100111010000001100010010100101111111110000010010100011101100000000000101000000101001010100000101000000010110100000000
        SRAM1_INIT_14 = 256'b1111111101001000111111111010000011000011100001011000001110010101010101010000000001011000101000001111111110000110111111110000000011000011110110001000010110000011100101010000000001010101000000000101000011011000011001101010000000000000011001101100010011111111
        SRAM1_INIT_15 = 256'b1100110110100000101000001010000001100100010101000000000001011011101000000101001010100000100100110000000011111111101000001010000010001101110011011100110110100000000000000101000110010110100011011010000010100000010011010010110110111101100001101000011001010100
        SRAM1_INIT_16 = 256'b0000000000011001000000000101011000000000010110111111111110100000111111111010000010100000111111111010000001010101011001111000001010000010010100100110000000000000111111111010000010100000000000000000010001010101000000000101010010100000010010101001110110001101
        SRAM1_INIT_17 = 256'b1010000010100000101000001010000001001101001011011011110110001101100010111111111110100000101000001010000010100000010001111010000001000111000000001010000001000110100111011111111110001101101000000000000011000011101000001000100010000011100110000000000001011000
        SRAM1_INIT_18 = 256'b0010001001011010000000000100000110001100110111001010000010100000101000001111111110000011010100011101110010000010101000001010000010100000100001100101001100000000010100110000000001010011110101101000011000000000010100110000000001010011110101101001111110100000
        SRAM1_INIT_19 = 256'b1000110110000100000000000101000100000000101000001000110110000100010100010000000010100000100001011111111110100000101000001001010010100000100011011010000010001101100001000000000001010001000000001010000001010001101000001001010010000100000000000101000111111111
        SRAM1_INIT_20 = 256'b1000001110010111000000000101011110100000111111111111111110001101101000001100110111001101100101001000010000000000010100011111111110100000101000001001010010100000100011011010000010001101100001000000000001010001000000001010000010010100101000001000110110100000
        SRAM1_INIT_21 = 256'b0000000001010000111111111010000010011111100001001111111101010011100000111000001010000000101000001010000010000111100111111111111110100000101000000010110100000000101111011000110110100000111111111000011010000101111111111101011000000000110000111101011010000111
        SRAM1_INIT_22 = 256'b0101001110010101000000001111111101011001100000111101010011010100100010010000000001010011100101010000000001011010100101011000010000100101100101001000001111010100110101000000000000000000101000001001111110011111000000001010000001010011100000111101010011010100
        SRAM1_INIT_23 = 256'b1010000010100000101000001111111101010011100101011111111110000110110000101101010010000000100000101001011111000011110101000101001110000110000000000000000010100000100111111001111100000000010100111000011010010101100101011111111101010110100101011111111110100000
        SRAM1_INIT_24 = 256'b0101001011010000101000000000000000000000000000000000000000000000000000001011110110100000101000001111111110000110110000101000000110000010100101111100001101010011000000000000000010100000100111111001111100000000010100111000011010010101111111110101011010010101
        SRAM1_INIT_25 = 256'b0100001011010011100000111000000110100000101000000010110110111101101000001111111110000011101100100111110001011100000000000101010100000010101000000101001100000000010101001101000100000000010111001101000010100000101000000010110110100000101000001111111110000011
        SRAM1_INIT_26 = 256'b1011110111111111010100001000000010000001100000101101110001000010100000011010000010010001101111010101001000000010010000100000000001000010100000011010000010010001010101000000010001000010000000001101001101000010100000011010000010010001000000000101010000000100
        SRAM1_INIT_27 = 256'b1010000010100000100000111010000010100000000000001111111110111101101000001000001110011111111111111000001110100000101000000010110110100000100000111010000000000000101000001000110111111111100011011000001010011101010100101001110110011111100011011010000001001101
        SRAM1_INIT_28 = 256'b1001001110100000101000001000001111000010101000001001001110100000101000001000001110000010101000001001001110100000000000001111111110111101101000001001010011111111101000001011110101010000111111111001010010011111001011011010000010000011001000101010000010010011
        SRAM1_INIT_29 = 256'b1010000010011111101000001010000000101101000000001111111110000011100111111000001010100000101000001000001110100000101000001010000010001101101111011111111110001101100111011010000000101101001011011010000010000011101000001010000010100000100000111000001000000010
        SRAM1_INIT_30 = 256'b1010000010100000101000001010000000101101100110001111111110100000010100111000001110100000000100001001000110011111101000001010000000000100101111011000001110100000100001001010000011111111100101011111111100000000000100111010000010010010101000001111111110100000
        SRAM1_INIT_31 = 256'b1111111100101101111111111010000010100000101000001010000010100000101111011111111110100000101000001010000000101101101111011010000010100000100111001111111110001100101000000000000010100000100011001010000010001100010101001000110010100000100011000000110011111111
        SRAM1_INIT_32 = 256'b1010000010000000111111111010000010100000111111111010000010100000010101010000000001010101100001010000000010010000000000000101011111111111101000001010000011111111101000001010000010100000111111111010000010100000100111111010000010100000111111111010000010100000
        SRAM1_INIT_33 = 256'b1010000010111101101000001111111101010000111111111010000000000000000100001111111110100000101000001111111110011111101000001111111110100000101000001000000011111111101000001010000011111111101000001010000000000000100111111111111110100000101000001111111110100000
        SRAM1_INIT_34 = 256'b1000110010000011101000001010000010100000100111111011110101010000111111111000010010000011110100111101001110000100100000101101001110000010110100111000001010100000110100111101001110011111101000001000001110100000101000000010110100000000000000000000000010111101
        SRAM1_INIT_35 = 256'b1111111101010000111111110000000000101101000000000000010000000000000000001011110110100000100000111001111110000011101000001000001110011111100000101010000010100000100000111010000010100000111111110101001110000010100000110000001010000100010100111000001010100000
        SRAM1_INIT_36 = 256'b0101010010000101100001001000010110100000101000000101010000000000100101111010000010000000100001000000000000010011100101011010000010100000100111111001111110111101100000111010000010000011101000000000000001010110100100111000001110100000101000000010110110111101
        SRAM1_INIT_37 = 256'b1101010111000100110101011100010011010101110001001101010111000100110101011111111110100000101000001000010010011111111111111010000010100000101000000010110100000000101111011000000010100000100000111001111111111111101000000010110100000000000000001111111111111111
        SRAM1_INIT_38 = 256'b1101001110011111110011011010000011001101110011011010000011001101101000001100110111001101101000001100110110100000110011011010000011111111100111111010000010001101101000001010000001001101001011010000000010111101110001001100010010100000110001001101010111000100
        SRAM1_INIT_39 = 256'b1101010111001101110101001100110111010100110011011101010011001101110101001100110111010100110011011101010011001101110100111100110111010011110011011101001111001101110100111100110111010011110011011101001111001101110100111100110111010011110011011101001111001101
        SRAM1_INIT_40 = 256'b1101010010011111000000000101010111111111101000001000010010001101111111111010000010000100100011011000001111010000110100001010000001001101001011010000000000000000101111011000110111111111101000001000110111001101110101011100110111010101110011011101010111001101
        SRAM1_INIT_41 = 256'b1000110011010011110100110000000001011100101000000110001110100000101000001000000010100000001011010000000010111101100011011111111110001101100011010101001011010011110101000000000001010001110100111101010000000000010100011101001111010100000000000101000111010011
        SRAM1_INIT_42 = 256'b1100000011000000101000001100000011000000110000001100000011000000110000001010000011000000101000001100000010100000101000001010000000101101101111011010000010100000111000001111111110000011101000001011000010000010110100000001000110100000111111111000001110000010
        SRAM1_INIT_43 = 256'b1000110110100000100101001111111110100000101000001010000010100000101000001010000010100000010011010010110100000000101111011100010011000100101000001111111110100000101000001010000011111111101000001010000010000100111111111010000010011111100000001100000011000000
        SRAM1_INIT_44 = 256'b1010000010100000100011011010000001000101111111111000001011100001110101110101001010100000100000101000110101100011101000001001010010010100110011011100110110100000110011011100110110100000110011011100110111001101110011011010000011111111101000001010000010000100
        SRAM1_INIT_45 = 256'b1101000011000001110100001111111110111101101000001001111110011111010100111010000011010000001011011111111110111101100000101000010010100000110100001101000011010000110100001010000000101101101111011000110111111111100001011010000011001101110011011010000011111111
        SRAM1_INIT_46 = 256'b1101000011000001110100001100000111010000100000011101000010000001000000111101000010000001100000111101000011010000101111010101001111010011101111010101010111010011101111010101011011010011101111010101011111010011100111111100000111010000110000011101000011000001
        SRAM1_INIT_47 = 256'b1101000011000001110100001100000111010000110000011101000011000001110100001100000111010000110000011101000000000000000000000000000000000000101111011000000010111101010111000000000010111101100000000101110011111111101111011000000001011100110000011101000011000001
        SRAM1_INIT_48 = 256'b1000010011111111101000001010000011111111101000001010000000101101000000001111111110000000101000000101001011111111100000000101001010011111100000011000001011010000110100001100000111010000110000011101000011000001110100001100000111010000110000011101000011000001
        SRAM1_INIT_49 = 256'b1000010010000100100001001000010010100000100001001000010010000100100001001000010010000100100001001111111101010101100001011000001010000010100000101000001010000010101000001001001110010100100010001111111110100000100101001010000010100000100001001111111110100000
        SRAM1_INIT_50 = 256'b1000000010000000101000001000000011111111111111111010000001010011100100000000000010000101111111110000000001010000100101011001111110100000101000000010110110111101101000001000010010100000100001101000010010000011100101101000010010010110100001001000010001010110
        SRAM1_INIT_51 = 256'b1000000000000000100000011101001010000000000000000000000001010010000000000101001000000000000000000101001000000000111111111010000000000000010100100000000000000000010100101101000000000000010100111010000001001100100100010010110100000000101111011001000010000100
        SRAM1_INIT_52 = 256'b0000000011111111010100011000000100000000010100101001110010010110101000001010000010010000100100001001001110010000001011011011110111111111100000111111111110000011110100101000000000000000100000011000010111010010100001011101001010000101101000001101001011010010
        SRAM1_INIT_53 = 256'b1001001110010100000000000101000011111111100000000000000001010011100100000000000001010011100100001001001110010100101000001010000000101101101111011000000011111111010100101000110011111111010100100000000001010010000000001111111101010010000000001001110001010011
        SRAM1_INIT_54 = 256'b1000001011010011110100111010000010100000100100110101001010100000001011011011110111111111010101011000010110111101100001101000010010000011100101001111111110010011100000111001001110010100100001101010000010100000100001001000001110010100111111111010000010000000
        SRAM1_INIT_55 = 256'b1001000010010001110001001001000010010001110001001010000010010000100100011010000000101101111111111011110110000010100011001010000010000011110100111101001110000100101000001000001011010011110100111000010010000010101000001010000010000010110100111101001110100000
        SRAM1_INIT_56 = 256'b1100010010100000110001001010000010000001100000001001000010001100100100000001110010010000000000001000000110000000100100001001000101010011110001001100010010100000110001001010000011000100101000001000000110000010100100011100010010010000100100011100010010100000
        SRAM1_INIT_57 = 256'b0000000010000010010100111100010011000100110001001100010010100000110001001001000010010001110001001010000010010000100100011100010010000000010111001001000110000000010111001001000110100000110001001010000010100000110001001110000001010011110001001100010010100000
        SRAM1_INIT_58 = 256'b1100010010100000100100111001000111000100101000001001001110010001110001001101001110010001110001001110000011000100101000001100010010100000110001001100010010100000110001001010000011000100110001001100010011100000110001001010000011000100101000001100010010100000
        SRAM1_INIT_59 = 256'b1010000010000001101000001001000010000111100100111001011010100000100100001010000000101101101111011010000011000100110001001010000011111111100100011010000010100000101000001000001011000100101000001100010011000100101000001100010010100000110001001001001110010001
        SRAM1_INIT_60 = 256'b1010000010000111111111111010000010000000100000001010000010000000100000101001000010010011100101001001010010001000111111111010000010100000101000001000011110001000101000001000100010100000100100111001010010010100111111111010000010010100101000001000010011111111
        SRAM1_INIT_61 = 256'b1000011001010101100001011000011010010011100100001001000010100000101000000010110110111101100001001000001110000100010100111001010010000100100000111001010011111111100100111010000010010011100101001001010011111111101000001010000010100000111111111010000010100000
        SRAM1_INIT_62 = 256'b1000000010000101100100001001001110011000101000001001010010001000111111111010000010100000101000001000011010001000101000001001001110010100100101001000001110100000100100111001010010010100111111111000001111000111111100010101001010000101101000000100000100000000
        SRAM1_INIT_63 = 256'b1010000000101101101111011000010010000011100001000101001110010100100001001000001110010100111111111001001110100000100100111001010010010100111111111010000010000100101000001111111110100000101000001010000010000110101000001111111110100000100000001000000010000101
        SRAM2_INIT_0 = 256'b1111000000000000111100000000000000010010000000101111111100000000001100000011000000110000001000000001000100000010111111110000100100000011000000110001001000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000
        SRAM2_INIT_1 = 256'b0000001001000000111100000000000001000011010000001111111101000000001100000100000000110000001000101111111101000000010000000000000000000000001100100010001000010010000011000001000000010000000000101101001000001111000000000000111100000100111100000000000011010010
        SRAM2_INIT_2 = 256'b0011000000000000000000000000000000010000001000000001000000010000000000010000000000000000000000010100000000110001001000010100000011111111101000001010000010110001111111110000000010110001111100000100000000000100000000000010110000000001000000000010000000110000
        SRAM2_INIT_3 = 256'b0011000010000000000000000011000000110000100000000000000000110000001100001000000000000000001100000011000001100000010000001000000000000000000000000000000111111111001000000011000000000000000100000000000011111111001100000010000000000000000000000011001000000000
        SRAM2_INIT_4 = 256'b0000000000010000000000001000000011111111000000000000000000000000000000000000000001100000010100000100000000110000001100000000000000000000000000000100000010000000111111110000000000110000001100000100000000000000000000000100000011111111100000000000000000110000
        SRAM2_INIT_5 = 256'b0000000000000000000000001111000000000000000000001111111111110000000000000000000000100000001000000011000000010000111100000010000000100000001000000001000000000000001100000011110000110000000000000000000000110000001000000001000011110000001000000010000000010000
        SRAM2_INIT_6 = 256'b0100000000010000110000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000001100000011000000000000000000000000000000000000000000000001
        SRAM2_INIT_7 = 256'b1111000000110000001100000000000000100000001100000010000000100000001100000010000000100000001000000011000000110000001000000000000000010000001100001100000010000000000000000000000011111111000000000101000000110000001100000011000001000000111111110000000001010000
        SRAM2_INIT_8 = 256'b0010000011000000000100000100000011110000110100000100000011010000001100000010000000010000001100000000000000100000000000000000000000000000001000000011000000100000001100000000000100100000000100000011000000000000001100000011000000100000010000000100000000000000
        SRAM2_INIT_9 = 256'b1111111100000000010000001000000000000000100000000000000000010000000000000000000000100000111111110011000000000000000000000000000001010000000000001100000000000000000100000011000001000000000000000000000011000000110000001100000000100000001000000010000000000000
        SRAM2_INIT_10 = 256'b0000000000101111110000000011000000110000010100010001000011111110000111110000000001010000010000000100000000000110001101111000000000100000001100110010000000100000001000000010000000100000001101000000000000110000111111110100000010000000001000000010000000100000
        SRAM2_INIT_11 = 256'b0010000000100000001000000010000000100000001000000000000000100000000100000011000000110000001000000011001100100000001000000011010000100000001101111111110010000000000000000000000000110000000100000001000000110000001000000011111100110000001000000010000000100000
        SRAM2_INIT_12 = 256'b1111000000000000111111110000000000110000001000001111000000000000000000000000000000100000000100000000000000000000001000000011000000110000000100000000000000000000001100000000000000000000001100000000001100110111111100000010000000110011001000000010000000100000
        SRAM2_INIT_13 = 256'b0110000011111110000000000111000000100000001000000011000000000000000000000000000000000000011000000000000001110000000000000111000001110000000000000100000001000000000000001111111100100000000000000001000000000000001000000100000010000000010100000100000100110111
        SRAM2_INIT_14 = 256'b1111111110000000111111100000000001110000001000000010000000110000000000000000000000000000100000001111111101100000111111100000000000100000001000000010000000100000001100000000000000000000000000000000000000000000100000000110000000000000010000000110111111111111
        SRAM2_INIT_15 = 256'b0011000000110000101100001011000001000000000000000000000000000000101100000000000010110000101100000000000011111111001100000010000000010000000100000011000000110000000000000100000000000010011000000101000010000000110100000100111110000001000000000000000000000000
        SRAM2_INIT_16 = 256'b0000000000000000000000000000000000000000000000001111111101000000111111100001000000000000111111110100001000000000001000000010000000100000000000000010000000000000111111100001000000000000000000000010000000000000000000000000000000010000101000001010000001110000
        SRAM2_INIT_17 = 256'b0101000001000000011000000111000011010000010011111000111111010000000000001111111100110000001000000000000010110000001100000011000000010000000000001011000001100000000100001111111001110000000000000000000000100000001000000010000000100000001100000000000000000000
        SRAM2_INIT_18 = 256'b0000001000000000101000000000000011000000000100000110000010110000001000001111111100110000000000000001000000100000110000000011000000110000001000000000000000000000000000000000000000000000001100000010000000000000000000000000000000000000001100001001000110000000
        SRAM2_INIT_19 = 256'b0000000010100000000000000000000000000000001100000000000010100000000000000000000001000000010100001111111100110000001000000001000000000000001100000011000000000000101000000000000000000000000000000001000000000000000000000001000010100000000000000000000011111111
        SRAM2_INIT_20 = 256'b0010000000110000000000000000000001100000111111111111111100010000000000001000000000010000000100001010000000000000000000001111111100110000001000000001000000000000001100000011000000000000101000000000000000000000000000000010000000010000000000000011000000110000
        SRAM2_INIT_21 = 256'b0000000010000000111111010010000000010001000000001111111100001100001100000001000000100000000100000011000000000000011100011111110100001100010000000100111100110100100011111101000000000000111111110110000001010000111111100000000000000000001000000010000000100000
        SRAM2_INIT_22 = 256'b0000000000110000000000001111111100000000001101000010000000110000100100000000000000000000001100000000000000000000101000000101000000110101001100000101010001010000001100000000000000000000001000000001000100000001000000001001000000000000001101000010000000110000
        SRAM2_INIT_23 = 256'b1010000010110000011000001111111100000000001100001111111101100000000100010001000010100000000000010010000000100000001000000000000000010000000000000000000000100000000100000000000000000000000001000011000000110000000100001111111100000000001100001111111101100000
        SRAM2_INIT_24 = 256'b0000000000100000001100000011010100110100001101000011010000110100001101111000111100000000100000001111111101100000101000011011000000010001001000001010000000000000000000000000000000100000000100000000000000000000000001000011000000110000111111110000000000110000
        SRAM2_INIT_25 = 256'b0100000000100000110000000000000000000000001100000100000010000000000000001111111100110000001000000010000011000000000000000000000001010000010100000000000000000000000000000100000000000000000000001100000000110000001000000100000011110000000000001111111100110000
        SRAM2_INIT_26 = 256'b1000000011111111000000000000000000100000001000001100000000100000001000000010001000100000100000000000000000100000001000000000000000100000001000000010001000100000000000000100000001000000000000001100000000100000001000000010001000100000000000000000000001000000
        SRAM2_INIT_27 = 256'b0011001011110000001000000011001000100000001101111111110101000000000111110000000000110000111111010010000000110010001000000100000011110000000000000011001000000001111100001101000011111111001000000010000000100000000000000010000000110000001100000011000011010000
        SRAM2_INIT_28 = 256'b0010000000110010111100000000000000000000000100000010000000110010111100000000000000000000000100000010000000110010001101111111110101000000000111110000000011111111000000001000000000000000111111010000000001000000010000001111000000000000000000000001000000100000
        SRAM2_INIT_29 = 256'b0001000000000000010000000011000001000000101001001111111100100000001000000001000000100011000111000000000000000000001100101111000011010000010000001111111000100000000100000000000001000000000000001111000000100000001101000010000011110000000000000000000000100000
        SRAM2_INIT_30 = 256'b0110000001010000010000001100000001000000100101101111111100110000000000000011000011110000000000000000000000100000000100100011000000000000100000000100010000110010010010110100100011111111001101001111111100000000000010010101000000110100001000101111110000100000
        SRAM2_INIT_31 = 256'b1111110101000001111111110011100000100000000100110011100011000000100000001111111100110000000100110010000001000000100000000000100000001000000000001111111100110000001100000000000000000000001100000011000001100000000000110101000011000010010101001100000011111111
        SRAM2_INIT_32 = 256'b0000000000101001111111110001000000000000111111110100000001000000000000000000000000000000010100000000000000000000000000000000000011111111000100000000000011111111000100000000000001110000111111110001000000000000100000000100000001010000111111110000000001100000
        SRAM2_INIT_33 = 256'b0000000010000001000000001111111100000000111111010000000000000000000000001111111100010000000000001111110100010000000000001111111100010000000000000010110011111111000100000000000011111111000100000000000000100000001000001111111100010000000000001111111100010000
        SRAM2_INIT_34 = 256'b1100000011001010000010100001100100110000001000001000000000000000111111110011000000110100001100000010000000100000001001000001000000100000000100000010110000101000001000000001000000110000010000100010000000110011001011000100000000010011111111001111111110000001
        SRAM2_INIT_35 = 256'b1111111100000000111111110000000001000000101001000000000000000110001101111000000000000000001000000010000000100100001010110010010000100000000100000010001100011100001000000010000000110010111111110000000000100000001100000001000000000110000000001100000011000110
        SRAM2_INIT_36 = 256'b0000000001010000010000000011000000110000001100000000000000000001000100000000011000000000000010100000000000001001001100001001101010001001011100000101000010000011001000000010000001100000001100100000000000000000011000000100000001000000001100100100001110000000
        SRAM2_INIT_37 = 256'b0011000000110000001100000011000000110000001100000011000000110000001100001111101100100000000100000000000001010000111110110010000001100000010000000100000000110111100000000011000000110000000000000011000011111011000000000100000000110111000001101111111111111111
        SRAM2_INIT_38 = 256'b0010000000110000001100000011000000110000001000000010000000100000001000000011000000100000001000000010000000100000001100000011000011111111001000000001000000000000010100000100000011010000010000000011011110000000011000000011000000110100001100000011000000110000
        SRAM2_INIT_39 = 256'b0011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000
        SRAM2_INIT_40 = 256'b0001000000110000000000000000000011111011001000000001000000000000111110110010000000010000000000000101010000110000010100000100000011010000010000000011011100001000100000001101000011111110000100000000000000110000001100000011000000110000001100000011000000110000
        SRAM2_INIT_41 = 256'b1100010011000000010100000000000000001000110010001100000001001000010010000100000000110000010000000011011110000000110100001111111100010000000000000000000000110000001000000000000000000000001000000001000000000000000000000010000000010000000000000000000000100000
        SRAM2_INIT_42 = 256'b0011000000100000001000000101000001010000010100000101000000100000000100000001010001010000010100000001000000010000011000000100000001000000100000000000100000001000001000001111111100101000001010000011100000100100001100000000000000110000111111110011000000100000
        SRAM2_INIT_43 = 256'b0000000000101000001000001111111100101011000100000000000001110000010100000110000001000000110100000100000000110111100000000000000000110000001101001111111100100000000100000000000011111011001000000001000000000000111110110010000000010000000000000101000001010000
        SRAM2_INIT_44 = 256'b0010000000011000000000000001100000010000111111110010000000000000000000000000000000100000000100000010000000110000001100010011000001010000010100000011000000110100011000000011000000110100000000000000000000000000000000000000000011111111001100000010100000010000
        SRAM2_INIT_45 = 256'b0101000001100000011000001111110101000000001011110001000000000000000000000011001000110000010000001111111101000000001001000001010000000000001000001100000001000000010100000011000001000000100000001101000011111110000100000000000000000000001100000011010011111111
        SRAM2_INIT_46 = 256'b0100000001000000010000000100000001000000110000001100000000110000001100000011000000110000001101000011000011000000100000000000000000110000100000000000000001010000100000000000000001100000100000000000000001110000001100001100000011000000010000000100000001010000
        SRAM2_INIT_47 = 256'b0010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000110111001101010011010100000010010000000000000110000000000000000000001001000000000000010000000011111111010000000000000100000000010000000100000001000000
        SRAM2_INIT_48 = 256'b0000000011111010000000000100000011111010000000000110000001000001000010001111111100000000111100000000101111111110000000000000000000110000001000000010010000100000110000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000
        SRAM2_INIT_49 = 256'b0011000000110000001100000010000000101100001100000011000000110000001100000011000000110000001100001111111100001011010100000111000001110000011100000111000001110000001100000010000000110000000000001111101000001110100000000111000001010000000000001111101000001011
        SRAM2_INIT_50 = 256'b0100000000110000001100000110000011111111111111110000000000000000001100000000000000000000111111110000000000000000000000000101000001000000011000000100000010000001000000000011000000110000010000000011000000110000001100000011000000110000011000000100000000000000
        SRAM2_INIT_51 = 256'b0010000000000000010100000101000000100000000000000000000000000000000000000000000000000000000000000000000000000000111111110011000000000000000000000000000000000000000000000010000000000000000000000011000001000000110000000100000000110111100000000000000000000000
        SRAM2_INIT_52 = 256'b0000000011111111000010110001000000000000000000000010000011000000010100000001000001100000010000000011000000110000010000001000000011111111001100001111111100110000001000000010000000000000010100000101010001100000010100000110000001011100010110000101000001100000
        SRAM2_INIT_53 = 256'b0000000000110000000000000000000011111010000000000000000000000000001100000000000000000000001100000000000000110000010100000100000001000000100000000011000011111111000000000101000011111111000000000000000000000000000000001111111100000000000000000010000000000000
        SRAM2_INIT_54 = 256'b0100010000100000010000000001100000011000000100000001000000110000010000001000000011111111000010110101000010000000011100000011000000110000001100001111110000010000000000000011000000110000011100000111110001100011001100000011000000110000111110100001111100000000
        SRAM2_INIT_55 = 256'b0000000000000000000000000000000000000000000000000000010000000000000000000100000001000000111111100100000000100000001010000010100000100100001100000010000011001000110010001100010000100000110000000100000001001000001010000010100000100100001000001100000001001000
        SRAM2_INIT_56 = 256'b0000000000001000000000000000110011000000110000000000000011000000110000000000000011000000000000000000000011000000000000000000000000000000010100000000000000000100000000000000100000000000000011000000000000000000010100000000000000000000000000000000000000000100
        SRAM2_INIT_57 = 256'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000001100000000000000000000001100000000000000000000000000000000000000000000000000000000000000110000000000000000000100
        SRAM2_INIT_58 = 256'b0011000000110100001100000011000000110000001110000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000000000000000000000000000000000000000000110000001110000011100000111000001110000011000000110000000000000000000000
        SRAM2_INIT_59 = 256'b0010000000010000000000000001000010010000011100010011000001100000001000000100000001000111100000000000000000000000001100000011010011111111000100000000000000101000001010000010000000110000001100000011000000110000001100000011000000110000001100000011000000110000
        SRAM2_INIT_60 = 256'b0001000000000000111110010001111100000000001000000010000000100000001000000010000000000001001100000010000000000000111111110011000000100000000100000000000001010000010100000011000000110000100000010011000000100000111110000010000000010000000000001010000011111001
        SRAM2_INIT_61 = 256'b0101000000000000101000000111000001100001001100000010000001010000010000000100011110000111001100000011000001010000000000000011000000110000001100000011000011111100000100000000000000110001001100000010000011111101001010110001000000000000111111010011000000100000
        SRAM2_INIT_62 = 256'b0010000000100000001000000000000100110000100000000010000000000000111111110011000000100000000100000000000010010000100100001000000100110000001000000010000000100000001100010011000000100000111111110011000000000000000000000000000000100000001100000001000000000000
        SRAM2_INIT_63 = 256'b0101000001000000100001110011000000110000100100000000000000110000001100000011000000110000111110110001000000000000001100010011000000100000111111000010101100010000000000001111110100110000001010000001000000000000001010001111100100011111000000000101000001010000
        SRAM3_INIT_0 = 256'b0000000000000010000000000000000101110100011111001111101000011100000001000000000100000000000000000010000010011100111110110000000111111100111111001011000000000000000000000000000000000000000000100100000000110110010000100100001101000100010001010100011000001010
        SRAM3_INIT_1 = 256'b0000100000001111000001000000000011000011000000001111110000000001000001000010100000000000101000001111101000000100000001000000001000000011010111000101110010111100111001010000000000000001010111000100110000010000000000010001000000000001000000000000001101101100
        SRAM3_INIT_2 = 256'b0000000100000000000100010000000000000000000000010000000100000001000000100000000100000000000000100000001100000010000000100001000011111011000000000001000111010000111111000000000011011100000001000000111100111001000000000000000100101010000000000010000000000000
        SRAM3_INIT_3 = 256'b0000000101110000000000000000000100000001011100000000000000000001000000010111000000000000000000010000000100000000011100000001000000000001000000000000001011111001101000101010001100000011000000100000001011111000100000111000001000000001000000110000000100000000
        SRAM3_INIT_4 = 256'b0000000001111000100001000111000011110101000000000000000000000010000000110000011000000101000000010000000100000001000000000000101000000001000000000111000000010000111110110000010000000001000000010000001000000100000000000001000011101110011100000000000000000001
        SRAM3_INIT_5 = 256'b0000010000000000000000000000000000000000011110001111100100001110000000000000000000100000000000000100000001000000000011100000000000000001000000000100000000000010000000000000000111111111000000011111111100000010000000000110000000001110000000000000000001110100
        SRAM3_INIT_6 = 256'b0011100000000000000000000000000000000000000000000000000000000000000001010000010000000000110100000000000100000100000001010000000000000000000000100000010000000000000000000000000100000001000001010111000000100000000110000000000000000000000000000010000000000000
        SRAM3_INIT_7 = 256'b0000111000000000000000000000001000001000100000010000000000000001000000000000000100000001000000000000001100000000000011000000000000000011000000000000110000111000000001000000110010111001000001010000100000000000000001000000000000000000110000000001000000000000
        SRAM3_INIT_8 = 256'b0000100010000000000010000011000000001110000011000001000000001100000000100000000000001100000000000000001000001000100000000000000000000010000000000000000000000100000000000010111000011000000101000000010000001000000000110000000000001100000000000001011100001110
        SRAM3_INIT_9 = 256'b0110001100001100000010000011000000000000001100000000001100000100000000100000000100000001111101010000000110000000000000100000000100000001000001010000110000000100000000100000000000000011000100010000001100000000000000100000110000000100000001000000000000000010
        SRAM3_INIT_10 = 256'b0000001011111010000001000000000001000100100100000100100011110110111110100000000100000001000000000011100000011010011000000000100000001000000001010010000000001000110010000000000000011100000100110000000000100100111101100000100000001000000000000000010000000000
        SRAM3_INIT_11 = 256'b0000010000000000000000010000000000000100000000000000001000110100000001000000000000111100000011000000010100100000000011000001001100000001011000000001100000111000000000000000001100000000000001000000001100000100000000001111101000000100000000000000000100000000
        SRAM3_INIT_12 = 256'b0000111000000001111110010000001100000100000001000000111000000000000000010000001000000000000000000000100100000010000000000000000000111100000000000000100100000000000001000000001000000000000000001101111001100000000011100000100000000101001000000000010000001010
        SRAM3_INIT_13 = 256'b0000000111110010000001110000000000000000000000010000000000000000000010000000000000001101000001000000000100100000000000000010000000110000000000100000000100000100000001001111101100000001000000000000001000001010000000000000000000000001000000001111000001100000
        SRAM3_INIT_14 = 256'b1111010000000001110100110000011100000000000000000000000100000000000000000000100000000000000001001111000100000001110111110000000000000000000001100000000000000001000000000000010100000000000010100000000000000110000010000000000000000000000001001100010011110100
        SRAM3_INIT_15 = 256'b0001011100000000000000000000000100000000000000000000001100000000000000000000101000000001000000000100001110101101000010010000011000001000000010010000100000110000000001110000000001000000010000000000001000000000000111001111000011110000000000000000010000000000
        SRAM3_INIT_16 = 256'b0000111000000010000100000000000000010110000000001110100000000000001101110000010100000100111011010010010000010000000000010011000000001010000010010000010010010101010000110000010100000100000001000000111100010000000100110000000000000111001110100100100000010111
        SRAM3_INIT_17 = 256'b0000000000000010000000010000000000011100111100001111000000011100000000000110100100001001000001100000100000000000000000010010110100000001000000110000000100000001000001001000011000000100001011010000001100000000001011010000000000000001000000000000010100000000
        SRAM3_INIT_18 = 256'b1001101100001001111111110011000000000001000000000000110000001010000000001111100100000010001100000000000000000001000000100000000000000001000000100010110101001101001001010101110100000000000000010000000101010100001001010110001100000000000000001010010000000101
        SRAM3_INIT_19 = 256'b0000110000000100000001110101100000000100011000010000110000000100011110000010111100001010000000000110111100000001000010100000000000000111000010000110000100001100000001000000101101100100001011110000100100000000000001110000000000000100000001010111001111110111
        SRAM3_INIT_20 = 256'b0000000100000000000001010000000000000010110110000000011000010100000001110001010100010100000000000000010000010011011000111110000100000000000010100000000000000111000010000110000100001100000001000000100001110101000010000001000000000000000001110000100001000001
        SRAM3_INIT_21 = 256'b0101001100000000110011100000001101101100000000011111101000000001000010000000010000000011000000110000000000000000100100001111001000000001000000001111100010010111111100000001110000000101100110000000000100000001000010110000000000000001000000000000000000000000
        SRAM3_INIT_22 = 256'b0000000000010100001101101110110100000011000000100011000100110000000000010010001000001000000001000000100100000001000001000000010110011001001000000000010100101111001011100100100011011101010100100100010001000100000100010000100000101000000000100001001100010010
        SRAM3_INIT_23 = 256'b0000011000000001000000001101100100000000000101001110011100000001100000110000000100000100100000110000000000000000000000010010000000000001000010001011100101100010101101001011110000000100000000010000001100001100000100001110111000000011000101001111000100000000
        SRAM3_INIT_24 = 256'b0000000000000011000000000001010011110000111000101010001010011110011001001111100000001000000000011110101100000001100000110000010010000011000000000000000000100000000001011001110001110011010000000100110000000100000000010000001100001100110100110000001100010100
        SRAM3_INIT_25 = 256'b0011000000000000000000000000000000000000000000000001000000110000000000101110111100000001000011000000000000000100000001000000000000000001000000001111111100001001000000000000001100001100000000000000001100000000000000010011000000001110000000111111101100000001
        SRAM3_INIT_26 = 256'b0001000011011101000001110000000100000000000011000000000001010111000000000000001000000000000100000000010111111111011000010000011100110111000000000000001000000000000001011111111101000001000100000000000000110000000000000000001000000000000001010000100111111111
        SRAM3_INIT_27 = 256'b0000111100001110001010000000111100000000011010001101100000001000011111010000000000001100110001110010100000001111000000000000100000001110001011000000111111110011000011100000100011111001000001000000000100000100000000110000010000011100000001000000000000001000
        SRAM3_INIT_28 = 256'b0010100000001111000011100010100000010001000000010010100000001111000011100010100000010001000000010010100000001111011010001100000100010000011111010000000011110001000000000001000000000000111111100000000000100100000100000000111000101000000100010000000100101000
        SRAM3_INIT_29 = 256'b0000001100111100000000010000000000111000001000001011001000000000000001000000110000000101000000010000100000000000000000100000111000010000000010001000101100001100000010000000000000001000000011110000111000001000000101100001000000001110001010001000000000000001
        SRAM3_INIT_30 = 256'b0000001100000010000000010000000001110000100000001111100000000000000000100000000100001110000000100011110000011000000000100000000000000010001110000000000000000010001111100000010011111010000000001001011100000010000000100000001000000000000000101100000100000100
        SRAM3_INIT_31 = 256'b0011110011110000110111000010001100001100000000010000001000000001000010001110001100000000000000100000000100001000011100000010000000000000001110001110000100101100000000100000001100000000001011000000010000110100000000010011000000000010000001010001111111101110
        SRAM3_INIT_32 = 256'b0000010000000010110100110000000000000100111010100000000000000101000000010010010100100000000000010000011000000111000000010000100011100001000000010000010011100100000000010000010000000000111010000000000000000100111010000000000100000000011010010000000100000000
        SRAM3_INIT_33 = 256'b0000000111110000000000001111011000000000010011000000011000000101000001001011101000000001000001000001111000111100000001101100011000000000000001000000001011000100000000000000010011001101000010010000010000000010011011001100110000001001000001001101010100000000
        SRAM3_INIT_34 = 256'b0001000000000011000011100000001100000000011100000001000000000000101001010100010000000010000000010000000001000000000000010000010000000001000001010000000100000010000000110000001010110000000000100000110000000101000000010001000010001000111111111111111111110000
        SRAM3_INIT_35 = 256'b1111110000000000110001010010011000001000001000110000001000000100001111010001000000000001000000000001010000000000000111100000010000100000000010000000010100000001000010000000110000000010111101000000100000001000000000010000010000111000000001110000000000001100
        SRAM3_INIT_36 = 256'b0000100000001000000000010000000000001001000010000000011101011001000000000000000000010000000000110000100000000010000000000000111000000011010011000100110011111000000010000000110000000100000000100000010000000100000001000000100000000000000000101111100000001000
        SRAM3_INIT_37 = 256'b0000010000001001000000110000100000000010000001110000000100000110000000001100110000000110000001010000011001001100110100010000011000000010000000000111000001101100000010000100000000000000000000000000110011111100010101000000100001101100000000001110010111101111
        SRAM3_INIT_38 = 256'b0000000010110100000110010000001000011000000101110000010000010110000001100001010100010100000010000001001100000001000100100000000011011100111100000000010000000100000000010000000000110100001100000011110101110000000011010000110000100110000010110000010100001010
        SRAM3_INIT_39 = 256'b0000000000101001000001010010100000000100001001110000001100100110000000100010010100000001001001000000000000100011000010010010001000001000001000010000011100100000000001100001111100000101000111100000010000011101000000110001110000000010000110110000000100011010
        SRAM3_INIT_40 = 256'b0001100001001100000100100000000101100111000001000000111000000100011010110000011000001000000010000000010100000111000001100000000000010100001100000011110100000110001100000011010010110000001010100000010000101101000000110010110000000010001010110000000100101010
        SRAM3_INIT_41 = 256'b0000010100000001000000000000010100000001000011000000010000100100000001000000000100000000001100000011110100110000000101001001011000000100000010000000001100001001000110110000010100000010000010000001101000001001000000100000011100011001000011010000001000000110
        SRAM3_INIT_42 = 256'b0000100100001000010000000000011100000110000001010000010000000011000000100010001000000001000000000000000001000101000000010000000001110000001100000010000000000010000000101111101100100010000000100010001000000011100000110000000110100001111101010000001000001100
        SRAM3_INIT_43 = 256'b0000111000000010000110000010111100000010000001000000110100000011000000100000000100000000011001001111000001000011011100000000101100001010001000001100010100000101000101000000010000011001000001000000011000010000000111010000010000110100000011000000101100001010
        SRAM3_INIT_44 = 256'b0000000000100001001000100000000100010100111110100000000100000001000000100000001100001000001010010000000000000101000000110001110000011000001010010010100001000101001001110010011001000110001001010010010000100011001000100000000011001010000000010010001000010000
        SRAM3_INIT_45 = 256'b0001000100010100000100001110101011110000010100101101100011011000000001000010001100000000111100001011111000110000000011000000010100000001000001110000011000000101000001000000000000110000111100000110010000010011000011100000110100100101001001000010000010010010
        SRAM3_INIT_46 = 256'b0000111000010001000011010001000000001100001000000000100100011100000011110000000000011000000011000000001100000010111100000000110000001001111100000000010000001000111100000000010100000111111100000000011000000110101011000001011100010011000101100001001000010101
        SRAM3_INIT_47 = 256'b0000011000001011000001010000101000000100000010010000001100000111000000100000011100000001000001100000000000111101010111010011100011101111111100000000001111110000000100010110001111110000000000110000011011000001111100000000001100000001000100110000111100010010
        SRAM3_INIT_48 = 256'b0100110010000100010101000000000010000111010111000000000011110000000001101001110000001110000011100000001011111010000011100000001100011000000011000000110000001101000011000000010100001011000001000000101000000011000010010000001000001000000000010000011100000000
        SRAM3_INIT_49 = 256'b0011010000110000001011000010000000000001000111000001010000011000000001000001000000001100000010001111000000000001000001000001000000001100000010000000010000000000000000000000010100000000000001010111101101111111000000000000010100000000000000001000000100000001
        SRAM3_INIT_50 = 256'b0101100000010100000000010100010010111011111110110000001100000000010100000000010000000000110000100000001000000000000000000100010000000001000000000111000011110000000001000101000000000000010100000100100000000001010010000101010001010100010010000101010000000011
        SRAM3_INIT_51 = 256'b0000001100001011010000000000001000000011000100100000111100011100000001100000100000010011000101000000010100010110111101010000110000011101000000010000010000001101000000110000001100100101000001000001010000000001001011000111000001001000011100000100100000000000
        SRAM3_INIT_52 = 256'b0000110011111000000000010000010000000011000000000000000000000001000000010000000000000000001011000011010001001100011100000111000011010111000000011101100100000010000000010000001100000000010011000000011000000100000001100000010100000110000001010000001100000010
        SRAM3_INIT_53 = 256'b0000010100000000000101000000000011001011000101000001100000000000000100000001101100000000000000000000010100000000000000000000000011111000011100000010110011101110000000110001000011110001000000110000000100000100000000011111011000000100000000100000100000000100
        SRAM3_INIT_54 = 256'b0000010000010101000101000010000100000001010001000000000000000001000100001111100011011011000000010000010011111000000010000000100000000001000010001110110000001100001000000000010100000000000011000000000100000101000100000000000100010000100011110111110100010100
        SRAM3_INIT_55 = 256'b0010010001001100000000010010100001001100000000000010000000101000010011000000000000111000001111100001000000000001001000100000001000000010000100110001001000101100000011000000110000010001000100000000011000100100001000100000001000001100000101110001011000000100
        SRAM3_INIT_56 = 256'b0000100100101100000010000010110000101000000011000100100000000001001100000000000100111000000001010010010000000001001100000100110000000000000001110000011000100101000001010010010100000100001001010010000000000101001000000000001100100100010011000000001000100000
        SRAM3_INIT_57 = 256'b0010101000010100000000000001001100010010000100010001000000000000000011110011110001001100000011100010000000111100010011000000110100000100000000000001100000000001000000000001110000010000000011000101000000010010000011000101111100000000000010110000101000101100
        SRAM3_INIT_58 = 256'b0010001000100011010011000100110000100001001000110100110001001100001000000100111101001100000111110011100100011110000111110001110101100001000111000001101100001010000110100000100000011001000110000001011101001011000101100000010100010101000001000001010000000010
        SRAM3_INIT_59 = 256'b0000010000010000000001100100110000100000000000100011100000000000000001000000000011110000001110000000010100010001000100000010000001100110010011000000010000100010000000100010100000100111000001100010011000100101000000110010010000000001001000110100110001001100
        SRAM3_INIT_60 = 256'b0000011000101110101101000111110100010100000011000100101000001000000000010000010000000010000000000000010000000100011000100000010100000101000001000100001000010000000000000000000000000001000000100000000000000100111111010000011001001100000010100011110000000010
        SRAM3_INIT_61 = 256'b0000000000000000001010000010000000000010000000000000010000000010000000001111000011110000000001000000000100000100111111110000010000001000000000010000100000001101000011000000100100000010000000000000010000000101000000100000101000001001101010110000011000111100
        SRAM3_INIT_62 = 256'b0000100000000010000001000000001000111000000001000000010000000100000111000000000100000101000001000100001000010000000000000000001000000000000001000000000000000001000000100000000000000100111110100000000100000011000000010000001100110101001101100000000100001100
        SRAM3_INIT_63 = 256'b0000000000111000111100000000010000000001000001001111111100000100000010000000000100001000110001010000110000000111000000100000000000000100101111010000001000111100000001110110001100000110001000100000100000101110000010100110110101111101000101000000110000110110
        SRAM4_INIT_0 = 256'b0001101011100011111010101110100011100001111000010000100011100011111010101110001111101011111000010000101011100010000110101110001111100101000110000001010100010011111000101110010111100101000110110001000111100011111001011110010111100101111000101110010111100001
        SRAM4_INIT_1 = 256'b1110000111100101111000110000100011100011111001011110000111101001111010101110100011100001111000001110010100011000111000111110010111100101111010111110000111100001111001011110000011100101000010001110001111100101111010001110010111100011111001011110001011100101
        SRAM4_INIT_2 = 256'b1110001111100101001000110011000011100001111001011110000111100001111001011110010111100000111001011110000111100101111000011110000111101001111010001110010111101011111001011110001111100011111010011110100011100101000010111110000111100101111001011110101111100001
        SRAM4_INIT_3 = 256'b1110010111100001111001011110000111100001111001011110010111100101111000011110010111100001111001011110000111100001111001011110010111100101111000011110010111100101111001011110000111100101111001011110100011100101111000101110010100001010111001011110001111101011
        SRAM4_INIT_4 = 256'b1110001111100101111000010001101011100011111001010000101011100001111001011110010111100101100010101110001111100010111001011110000100001000111000111110010110001011100000011000000111100011111001011110010111100001111001011110010111100101111001011110010111100001
        SRAM4_INIT_5 = 256'b0000101011100011111001010000101000001000000000011110001111100101000010101110001111100101111010111110000111101001000000011110101011101000111000011110000111101011111000111110000111100101111010000001101011100011111001010000101011100001111001011110010100011010
        SRAM4_INIT_6 = 256'b0000000111101000000110101110001111100101111010111110000111100101111001011110100111101010111010001110000100011000111000111110010111100101000110001110001111100101111010001110010111101011111000011110000111100001111001011110010111100101111001011110010111100011
        SRAM4_INIT_7 = 256'b1110000011100001111000001110010111100101111000001110000111100000111001011110010111100010111000001110000111100001111000001110010111100101111000011110000011100101111001011110000111100101111001011110000111100101111001011110010111100101111000011110000111101001
        SRAM4_INIT_8 = 256'b1110001111100101111001011110000111100101111001011110000111100101111000011110001011101001000000011110100011100010111010111110000111100010111000011110000111100101111000110001101000000011111000110001010100010010000101010001010111100011111010111110000011100001
        SRAM4_INIT_9 = 256'b1110010111100101111000101110000011100001111000011110000011100101111001011110000111100000111001011110010111101011111000111110010111100010111001011110010100001010000001010000010100000001111001011110010111100101111001011110010111100101111000110000001100010011
        SRAM4_INIT_10 = 256'b1110001111101001000000011110100011100010111010111110001011100001111010111110001111100001111000011110101111100011111000101110001011100010111001011110010111100001111010111110000011100001111000101110000011100001111000001110010111100101111000001110000111100000
        SRAM4_INIT_11 = 256'b1110010111100101111000011110001011100101111001011110000111100101111001011110010111100001111000011110000111100001111000101110100111101000111000011110010111100101111001011110010111100101111001011110010111100101111000111110010111101011111000111110000111101011
        SRAM4_INIT_12 = 256'b1110001111101011111000111110010111100001111010111110000111100101111001011110010111101011111000111110010111100101111000011110101111101010000110100000001111100011000010101110001100001010111001011110010111100011111000011110101111100000111001011110001011101011
        SRAM4_INIT_13 = 256'b1110010111101011111000011110000111100001111000011110010111100011111000011110101011101000111000101110000111100001111000011110000111100101111000111110101011100011111000011110000111100001111001011110001100001010111000111110010111100101000001010000001100000101
        SRAM4_INIT_14 = 256'b0000000100000001111010001110001011100101111001011110010111100101111010111110010100011010000101010001001100010101111000111110101111100001111000101110010111100101111000101110010111100101111000001110010111100101111001011110010110011010111000011110010111100101
        SRAM4_INIT_15 = 256'b1110100011100001111010111110101011100101111000101110101100001010111000111110010111100101111000011110010111100001111001011110000111101011111001011110010111100101111010010000000100000001111010001110010111100101111000111110010111100101111010111110100100000001
        SRAM4_INIT_16 = 256'b0000000111101010111010001110101111100101111010101110100011100011111010111110010100001010111000111110010111100101111001010001101011100011111000100001010100010111111000111110010111100000111001011110010111100011111001011110001111100011111010010000000111101010
        SRAM4_INIT_17 = 256'b1110010111101010111010111110001111100101000110101110001111101011111010110000010100010101111000111110010111100101111010111110010111100101111001011110010111100011000010101110001111100101000010101110010111100011111001011110010111101001000000010000000100000001
        SRAM4_INIT_18 = 256'b0000000100000001000000010000000100000001111010101110100011101011111010000001101011100011111001011110010100001000111000111110010111100101111001011110001111101011111000111110010111100101000110101110001111100101111001010000100011100011111010111110010111101011
        SRAM4_INIT_19 = 256'b0001010100010010000101010001010100010101000001010000010111100001111001011110010111100101111001011110010111101011111000111110010111101011111000111110010111100101111000111110010111101011111000111110000111101011111000111110000111101001000000010000000100000001
        SRAM4_INIT_20 = 256'b1110000111100101111001011110010111100101111000111110010100000001111010101110100011100101111000111110000111101011000110100001000111100011111001011110101011100101111000011110101100011010111000111110010111100101111010011110100011100001111001011110001100010101
        SRAM4_INIT_21 = 256'b1110001111100101111010101110001011101011111000111110101011100011111010111110001100011010111000111110010111011010111000111110000100001010000000111110001111100111001010101110000111100101111001011110000111100001111000111110010111100101111000011110000111101001
        SRAM4_INIT_22 = 256'b1110001111100000000110101110011111100011000010101110000111100011111000011110000111100011111001011110010111100101111001011110100111101010111010001110010111100001111000011110010111100101111000101110010111100101111001111110001100001010111000011110001000001000
        SRAM4_INIT_23 = 256'b1110000111100101111000001110100011101010111000101110001100000101111000110000101000000101111000110001101011100011111010100000001100010011111000111110000100011010111000111110101000011010111000111110101011100011000001011110001111100101000110101110001100001010
        SRAM4_INIT_24 = 256'b1110000100001010111000110000001111100011110100111100001111100001111001011110000100001010111000111110101111100010111000011110000111100001111010011110010011100010111010111110001111100010111001011110001111100101111000111110010111100011111010011110101011101000
        SRAM4_INIT_25 = 256'b1110001100111010000010101110001111101010111010111110010111100101000110101110001100001010111000111000101000001010111000111110010111100101111001011110000111100001111010010000000011101000111000101110101111100001111001011110000111101010111000001110101111100001
        SRAM4_INIT_26 = 256'b1110101111100101111001011110010111101010111010111110010011100001111001011110010100101010111000011110000011101000111000100000101000010001111001011110001111101011111000101110000011100010000010101110001111101011111000101110001011101010111001011110001100011010
        SRAM4_INIT_27 = 256'b1110101111100101111001011110010111100101111001011110010111100101111001011110010111101011111001011110010111100101111001011110101111100101111001011110010111101011111001011110010111100101111010111110010111100101111001011110101111100101111001011110010111101010
        SRAM4_INIT_28 = 256'b1110101011101011111001011110010111100101111001011110010111100101111010101110101111100101111001011110101111100101111001011110010111100101111001011110101111100101111001011110010111101011111001011110010111100101111001011110101111100101111001011110010111100101
        SRAM4_INIT_29 = 256'b1110010111101010111001011110001111101011000110101110001111100101111001011110010111100001111010010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001111010001110001011100011
        SRAM4_INIT_30 = 256'b0000000100000001111010101001011111100011111000101000101010000000100000011110001111101001000000011110100011100010111010111110010111100001000110110001010100010001111000111110101111100010111001011110101111100101111000111110101111100101111001010001101011100011
        SRAM4_INIT_31 = 256'b1110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000101110000111101010111000101110010111100101111000100000000100000001000000010000000100000001
        SRAM4_INIT_32 = 256'b1110000111100001000110100001001000010100000101001110001100001010111000110000101011100011000010101110000111100011111000100001101000010100000101001110001111100000111010001110010111100101111000011110101011100010111001011110010111100010111000011110101011100010
        SRAM4_INIT_33 = 256'b1110011100011010111000110000101011100011111000101110000011100000111000011110101011100010111000101110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010111100101111001011110010100111010111000101110000111100001
        SRAM4_INIT_34 = 256'b1110000111100001111001011110010111100001111000011110010111100101111000011110000111100101001110101110001011100001111000011110000111100001111010101110001011100100111000011110010011100001000010101110001111100101111000101110001111100011111010101110001011100111
        SRAM4_INIT_35 = 256'b1110001100001010111000111110001011100010111000001110000011100001111010101110001011100010111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101
        SRAM4_INIT_36 = 256'b1110000111100101111001011110000111100001111001011110010111100001111000011110010100111010111000101110000111100001111000011110000111101010111000101110010011100001111001001110000100001010111000111110010111100010111000111110001111101010111001011110001000011010
        SRAM4_INIT_37 = 256'b0000101011100011111000101110001011100000111000001110000111101010111000101110001011100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001
        SRAM4_INIT_38 = 256'b1110010111100001111000011110010111100101111000011110000111100101001110101110001011100001111000011110000111100001111010101110001011100100111000011110010011100001000010101110001111100101111000101110001111100011111010101110011111100101111000100001101011100011
        SRAM4_INIT_39 = 256'b1110001011100010111000001110000011100001111010101110001011100010111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101111001011110000111100001111001011110010111100001111000011110010111100101111000011110000111100101
        SRAM4_INIT_40 = 256'b1110101011101011111010111110101111101011111010111110101111101011111010111110101111101011111001011110101111101001111010001110010111100101111000101110001011100101111001011110001011100001111001111110010111101010000110001110001100001010111000110000101011100011
        SRAM4_INIT_41 = 256'b0010000001010010010001010100110000000000011001010110110001101100000011010111100101101111011000110010000001110010001000000111010001110010011101000110010100100000001000000101001001100100011100110100110001101100001010000111010000100000011001010110010100000001
        SRAM4_INIT_42 = 256'b0111010101101101011001010000000001110010011101010110111100101110011000110000110101110100011100000111010001100100011011110110010101001001010011000000000000111000001100000110110001010000001000000101001001000101010011000000000000111000001100000110110001010000
        SRAM4_INIT_43 = 256'b0010000001101110010110010111100001111000001110000011000001100101001000000010000001110100000010100111010001100101011001110010000001101001000000000111100100100101001001010110100101100101011000110000110101101111001000000111001000001101011011110010000001101001
        SRAM4_INIT_44 = 256'b0010000001101011011000110101010001100100001000000111010001100101011101000110000100001101011001000110100101100001011100110110001100001010001000000110010001100101001000000110101100000000001001010010000000100000010001000110010101010011011101000111001001110000
        SRAM4_INIT_45 = 256'b0101100101110011011000110110010001101101010101010110010001101110001000000110110000001010001100000010000001101110001000000110110000001010001000000101000001110010011001010110111100001101011001000010010100100000011110010111000001101110000000000010010101101111
        SRAM4_INIT_46 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000001110000001000000111001001101111011011110111001001100101010100000110001000001010011011100111100101100111011000010110111101110010
        SRAM4_INIT_47 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_48 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_49 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_50 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_51 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_52 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_53 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_54 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_55 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_56 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_57 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_58 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_59 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_60 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_61 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_62 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM4_INIT_63 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_0 = 256'b0000000001011100111111111011110110100000101000001011110100010011000000001010000011111111101000000000000000010011000000000101110010010100101111011000010010100000000100111001001010010100111111111010000000010011100100111001000110000001100000111001000110100000
        SRAM5_INIT_1 = 256'b1010000010000000101000001011110101010011100100001010000000101101000000001011110110100000100001011001001110111101010100101001001110010100111111111010000010100000100001001000001010010100101111010101001110010010101111011000010010100000100001001000001110010100
        SRAM5_INIT_2 = 256'b1010000010000001101000000110001101010011100000011010000010100000110100001000000101100010100100011010000010010001101000001010000000101101101111011000010011111111100001001010000010100000001011011011110110000100000000000101001110010000100101001111111110100000
        SRAM5_INIT_3 = 256'b1101010010000011110101001000001110100000110101001101010010000101100000111101010010000011110101001000001110100000110101001101010010000101100000111101010011010100100001011000001111010100110101001011110110000110100000111001011000000000100111110101000011111111
        SRAM5_INIT_4 = 256'b0101001110010110101000001111111101010110100101100000000001010001100101011001001010010110000000000101001001000010100101101010000010111101010100111001011011111111101000001010000001010011100101011000010110000011110101001101010010000101110101001000010110000011
        SRAM5_INIT_5 = 256'b0000000001010011100101001111111110111101101000000101001110010100000000000101001110010100111111111010000000101101000000001111111110111101101000001010000000000000101000001010000010010110101111011111111101010110100101100000000001010010100101011001011000000000
        SRAM5_INIT_6 = 256'b0000000010111101111111110101010010010100111111111010000010010011100111110010110100000000101111011010000010111101010100111001001110010100101111010101001110010100101111011000010011111111101000001010000010100000100000111000001110010011100101001000010010100000
        SRAM5_INIT_7 = 256'b1000001110100000100000101101010011010100100000011010000010000011110101001101010010000001100000111010000010100000100000111101010011010100101000001000001111010100110100011000001111010000110100001000001111010000110100001101000011010000101000001010000000101101
        SRAM5_INIT_8 = 256'b0101000011001101110011011010000011001101110011011010000010011101101000000100110100101101000000001011110110001101000000001000011101000110101000001010000010001101101000000000000001011001010100001000001010000011100100101001111101010000111111111000001010100000
        SRAM5_INIT_9 = 256'b1101010011010100100000011000001110100000101000001000001111010100110101001010000010000011110101001101010011111111101000001001111110001101110011011100110100000000110011011100110110100000110011011100110111001101110011011100110111001101101000001010000010100000
        SRAM5_INIT_10 = 256'b1010000000101101000000001011110110001101111111111000010110100000111111111010000010100000101000001111111110100000100001011000010010001101110011011100110110100000111111111000001010100000100011011000001110100000100000101101010011010100100000011010000010000011
        SRAM5_INIT_11 = 256'b1000110110001101101000001000000011010000110100001000001111010000110100001001110110100000101000001010000010100000010011010010110110111101101000001000010010000100100001001000010010000100100001001000010010000100101000001000010011111111101000001010000011111111
        SRAM5_INIT_12 = 256'b0101000011111111101000001001111110100000111111111010000010010011100101001000011011111111101000001000010010011111101000001111111100000000000000001010000001011010000000000101101000000000100111011001110101011010101000001111111110000100100111111000000011111111
        SRAM5_INIT_13 = 256'b1001111111111111101000001010000010100000101000001000110110100000100000111111111110111101100011011010000010100000101000001010000010001101101000000000000010100000101000001010000010100000100011011010000000000000010110111000010010010100100000111010000010010100
        SRAM5_INIT_14 = 256'b0000000000000000101111011000110110000101100100111001010110000100111111111001010100000000100000111010000010010101010101100000000010100000100001001001001110000001100000101001000110000001100000101001000110000011100101011000000100000000010110011001000110010101
        SRAM5_INIT_15 = 256'b1011110110100000000000001111111110010100100001010000000000000000010100111001010010010100101000001001010010100000100101001010000011111111100100111001010010011111001011010000000000000000101111011000001110011111101000001000001110011111111111110010110100000000
        SRAM5_INIT_16 = 256'b0000000011111111101111011111111110011111111111111011110110100000111111111001111100000000010100111001001110010011100111111111111101010011100000111100001111010010010100001001000010000010100100011001111110100000100000111010000010100000001011010000000011111111
        SRAM5_INIT_17 = 256'b1001111100000000111111111010000010010100000000000101000011111111111111111001111110011111010100111001001110010101111111111001001110010011100111111000001110100000000000000101001010010011000000001001111101010011100101011001111100101101000000000000000000000000
        SRAM5_INIT_18 = 256'b0000000000000000000000000000000000000000111111111011110111111111101111011111111101010011100100111000001110111101010100111001001110011111100001001010000011111111101000001001001110011111000000000101001110010100100111111011110101010000111111111001010011111111
        SRAM5_INIT_19 = 256'b1000010010000011100101011000010010010101100001001000010001010101100001001000010010000100100001001000010011111111101000001000010011111111101000001000010010000000101000001000000011111111101000001010000011111111101000001010000000101101000000000000000000000000
        SRAM5_INIT_20 = 256'b1010000010000011100000111000001110000011101000001001000000000000111111111011110110010011101000001010000011111111111111111010000001010011100100000000000010000100101000001111111100000000010100001001010010011111001011011011110110100000100001001010000010000101
        SRAM5_INIT_21 = 256'b0101001010011000111111111000011011111111101000000000000010100000111111111010000000000000010100011001100000000000010100111010000000000000101000000101000111010111000000000101011010010011100101001010000010100000101000001001001110010001101000001010000000101101
        SRAM5_INIT_22 = 256'b0101110010000000000000001101000001010011000000000101001010100000101000001010000010100000100101101001000110010011100100010010110111111111101111011001001110100000101000001001010010000011100000101001001110010100110001111010000000000000000110010010010110111101
        SRAM5_INIT_23 = 256'b1010000010000110011000101011110111111111100000101010000010000100010101010000000010000100010101010000000001011100000000001010000010100000010111001010000000000000010100110000000000000000000111000000000010100000100001000101001110010100000000000101110000000000
        SRAM5_INIT_24 = 256'b1010000000000000010100101010000001010000101000001010000001010100100111111010000000000000010100001111111110001101101000001010000010100000001011011001110110001101111111111010000010001101110011011010000011001101111000001100110111100000001011011111111110111101
        SRAM5_INIT_25 = 256'b0101001100000000000000000101001100000000111111111001111110010000000000000101001100000000010100110000000000000000010100111101000110010011100100001010000010100000001011010000000010111101100011011111111110100000100111011010000011111111100001001111111110100000
        SRAM5_INIT_26 = 256'b1111111110010010100111111001010011111111111111111001010110100000100111111001010000000000010101011000001010010010100011010000000010100000100111010101000011111111100011011000011010000000000000000101000011111111100011011000000100000000100001011010000000000000
        SRAM5_INIT_27 = 256'b1111111110011111100101001000110111010001100011011101000111010001110100011001010111111111100100111001111110011111100101001111111110010101100111111001010011111111100101011001111110010100111111111001010110011111100101001111111110010101100111111001000000000000
        SRAM5_INIT_28 = 256'b1111111111111111100111111001010010001101110101101101011011010110000000001111111110011111100101001111111110011111100101001001001110010011100111111111111110010101100111111001010011111111100101011001111110010100100111111111111110010011100111111001010010010101
        SRAM5_INIT_29 = 256'b1001010000000000100001001010000011111111000000000101001110010100100100111001000010100000001011010000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000101111011000110110100000
        SRAM5_INIT_30 = 256'b0000000000000000000000001001111101010010010000100000000010000000101000000101001000101101000000001011110110001101111111111001010010100000111111111001110110100000010100001111111110001101100101001111111110000100101000001111111110011111100101000000000001010011
        SRAM5_INIT_31 = 256'b1100001011010001100000101010000000000000100000011100001111010001100000111010000000000000100000011100001011010001100000101010000000000000100000011100001111010001100000111010000000000000100000011100000011010001100000000000000000000000000000000000000000000000
        SRAM5_INIT_32 = 256'b1010000010100000111111110100010010000011100100010001010000000000010100100000000001010010000000001010000001010010000000011111111111000011110100010001001101100011101111011100001011010001101000000000000010000001110000111101000110000011101000000000000010000001
        SRAM5_INIT_33 = 256'b1101011000000000010111000000000001011100000011001000011010000101101000001111111110000001100000111000001110010001100000111001000110000011100100011000001110010001100000111001000110000011100100011000001110010001100000111001000100000000010100101010000010100000
        SRAM5_INIT_34 = 256'b1000100110100000100100101000001110001001101000001001001010000011100010011010000010010010000000000101010110100000101000001010000010100000111111110100010010000011100001011001001010100000000000000001010010010001100000011100000111000011000000001000001011000101
        SRAM5_INIT_35 = 256'b0101110000000000010111000000110001000001100010001000011010100000111111111000001010000011100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011
        SRAM5_INIT_36 = 256'b1010000010010010100000111000100110100000100100101000001110001001101000001001001000000000010101011010000010100000101000001010000011111111010001001000001110000101100100101010000000000000000101001001000110000001110000011100001100000000010100010100000100000000
        SRAM5_INIT_37 = 256'b0000000001011100000011000100000110001000100001101010000011111111100000101000001110000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001
        SRAM5_INIT_38 = 256'b1000001110001001101000001001001010000011100010011010000010010010000000000101010110100000101000001010000010100000111111110100010010000011100001011001001010100000000000000001010010010001100000011100000111000011000000001100011001010001010000010000000001011100
        SRAM5_INIT_39 = 256'b0000110001000001100010001000011010100000111111111000001010000011100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010100000111000100110100000100100101000001110001001101000001001001010000011100010011010000010010010
        SRAM5_INIT_40 = 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100111111111111100101101101111011100001111010010100000111000001011000011110100101000001110100000110001100101000100000000101111010101110000000000010111000000000001011100
        SRAM5_INIT_41 = 256'b0011000101001111001000000011101001100011011101000111000001100101001011100111010001110011011011110111010001110010011001110111010001100001011011110110110001000110001110100101001000100101001001010100010101101100000000000111001001100111011001000110001000000000
        SRAM5_INIT_42 = 256'b0110111001110110011101000110010001101111011100110100111001110100011000010000101001110010011101010110111100100101011010010111011000100000001110100000101000110000001000000110000101110100001100100100111100100000001110100000101000110000001000000110000101110100
        SRAM5_INIT_43 = 256'b0110010000100000000000000011100000110000001100000000000001101100011001100110111001101111000011010110001101100100011000010111100001101100011100110110001000100000001000000110011001110110011001010000101001100010011011000110111100001010011000100111100001101100
        SRAM5_INIT_44 = 256'b0110110101100011001000000000000000100101001000000110111001110010011001010101000001100100011001010110110101110010011101000110000100001101001000000110010101100011011100110110001100001010001000000010000000100000010010010110101100000000011010000110110001101100
        SRAM5_INIT_45 = 256'b0000000001100100011001010010010101101001000000000010010101110101011000110110000100001101001001010111001001101001011000110110000100001101011101000010000001100001011101000100001101100100001001010010111001010000011101000111001001110101000010100010000001110010
        SRAM5_INIT_46 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111000000001110001111100110010101001100011011110110111101100011001000000110110100001101011001010110111001101110011011010110111000100111
        SRAM5_INIT_47 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_48 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_49 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_50 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_51 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_52 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_53 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_54 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_55 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_56 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_57 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_58 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_59 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_60 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_61 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_62 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM5_INIT_63 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_0 = 256'b0000000000000000111111110100000000100000000000001000000000000000000000000011000011111111000000000000000000010000000000000000000011000000100000000011000000110000000100000011000000100000111111100000000000000000001100000011000000110000001100000011000001000000
        SRAM6_INIT_1 = 256'b0001000001010000010100001000000000000000001100000100000001000000000000100100000000010000000000000000000010000000000000000010000000110000111111110010000000000000001100000011000000100000100000000000000000110000100000000011000000110000001100000011000000110000
        SRAM6_INIT_2 = 256'b0010000000110000001100000011000000000000001100000011000100110010001100000010000000100000001100000010000100100000010100000100000001000000100000000101000011111111010100000101110001000011010000001000000001010000000000100000000000110000000000001111111100100000
        SRAM6_INIT_3 = 256'b0010000000110000001000000011110000111000001100000010000000110000001101000010000000110000001000000011110000111000001100000010000000110000001101000011000000100000001100000011010000110000001000001000000000110000001100000011000000000000011000010000000011111110
        SRAM6_INIT_4 = 256'b0000000000110000011000001111111100000000011000000000000000000000001000000001000000100000000000000000000000100000001000000110000010000000000000000011000011111101000100000000000000000000001100000011000000110100001100000010000000110000001100000011000000110100
        SRAM6_INIT_5 = 256'b0000000000000000001100001111111101000000000000000000000000110000000000000000000000110000111111010100000001000000001101111111111101000000000100000000000000000011001000000001000000000000100000001111111100000000011000000000000000000000001100000010000000000000
        SRAM6_INIT_6 = 256'b0011011110000000111111110000000001000000111111110000000001000000001100000100000000000010010000000000000010000000000000000011000000110000100000000000000000110000100000000101000011111110001000000001000000000000010100000101000000110000001100000101000001010000
        SRAM6_INIT_7 = 256'b0010100000101000001001000010000000010000001110000011100000110100001100000010000000010000000110000011100000111000001101000011000000100000000110000001010000110000000100000110010000110000011000001001010000110000100100000111000010000000010000000101000001000011
        SRAM6_INIT_8 = 256'b0000000000100000000100000001010000010000110000001100010000000000010000001101000001000000001101111000001111010000000000000011010000100000000100000000000000110000001100000000000000000000000000000011000000110000001100000010000000000000111111000010000000010000
        SRAM6_INIT_9 = 256'b0011000000100000000100000001100000111000001110000011010000110000001000000001100000010100001100000001000011110111001000000001000000000000001000000010000000000000001100000010000000100100000000000010000000100000001000000101000000100000001000000101000001010000
        SRAM6_INIT_10 = 256'b0000000001000000001101011000000011010000111110100001000000000000111110110010101100010000000000001111101100110000001000000001000000000000000000000011000000110100111110110010000000010000000000000010100000101000001001000010000000010000001110000011100000110100
        SRAM6_INIT_11 = 256'b0011000000100000000000001001000000110000001000001010010000110000101000001000000001110000011000000101000001000000110100000100111110000000000000000011000000110000001100000011000000110000001100000011000000110000001100000000000011110111000011000100000011110111
        SRAM6_INIT_12 = 256'b0000000011110110001000000001000100000000111101100001000000000000001100000000000011110111000011000000000001000001011000001111111100000000000000000011000000000000000000000000000000000000001100000010000000000000101100001111100100010000000000010001000011111001
        SRAM6_INIT_13 = 256'b0101000011111111001100000010000000010000000000000011000000110000100101001111111101001111110100000011000000100000000100000000000000110000001100000000000000110000001000000001000000000000001100000011000000000000000000000011000000110000001000000010000000110000
        SRAM6_INIT_14 = 256'b0011011100110101100011111101000000110000001100000011000000000000111111110100000000000000001000000010000000110000000011000000001000100000000100000000000000100000001000000010000000100000001000000010000001100000001100001001000000000000000000000011000000010000
        SRAM6_INIT_15 = 256'b0100000000000000000000011111111101000000010111000000000100000000000000000010000000010000000000000011000001010000010000000110000011110110000000000011000001000000010000000011011100110111100000000010000000110000001000000000000000110000111101110100000000110101
        SRAM6_INIT_16 = 256'b0011011111110101010000001111100100000000111101100100000000000111111110010000000000000000000000000011000000110000001100001111111100000000001100000010000000100001000000000000000000000001001000000001000000110000001000000011001100101110010000000011011111111000
        SRAM6_INIT_17 = 256'b0000000000000000111101110001111100000000000000000000000011111111111110010000000000000000000000000011000000110000111110010010000000010000000000000010000000100000000000000000000000100000000000000100000000000000001100000101000001000000001101010011010100110111
        SRAM6_INIT_18 = 256'b0011010000110101001101010011011100110111111111110100000011111001100000001111111100000000001100000010000010000000000000000011000000110000001000000010000011110111000111110000000000110000000000000000000000110000010000001000000000000000111101110000000011111001
        SRAM6_INIT_19 = 256'b0011000000110000001100000011000000110000010100000100000000000000011000000110000001100000011000000000000011110110000010100000000011110110000001110000000001100000011000000100000011110110000000000100000011110110000000000101000001000000001101110011011100110101
        SRAM6_INIT_20 = 256'b1111000000100000001000000010000000100000001000000011000000110111111110110100000000010000000000000011000011111111111111110000000000000000001100000000000000000000001100001111111100000000000000000000000001000000010000001000000000000000001100000011000001000000
        SRAM6_INIT_21 = 256'b0000000000100000111111110110000011110110001000000000000010010000111101100010000000000000000000000000000000000000000000000011110000000000010100000000000000010000000000000000000000110000001100000110000010010000010100001000000000110000010000000111000001000011
        SRAM6_INIT_22 = 256'b0000000010000000000000001100000000000000000000000000000010100000100100000010000000110000011100000110000001000000001100000100011111111100010000110010000000010000000000000011000000100000001000000010000000110000001000000010000000000000000000000101000010000011
        SRAM6_INIT_23 = 256'b0000000000100000001000001000011111111111001000000011000010010000000000000000000011000000000000000000000000000000000000000011000000110000000000000101000000000000000000000000000000000000000000000000000000110000101000000000000000110000000000000000000000000000
        SRAM6_INIT_24 = 256'b0000000000000000000000000010000000000000001000000010000000000000011100000100000000000000000000001111011000010000000000000101000001100000010000001111000011010000111111000010000000010000001100000011000000110000001100000011000000110000010000001111111101000111
        SRAM6_INIT_25 = 256'b0000000000000000000000000000000000000000111101010001000100000000000000000000000000000000000000000000000000000000000000000011000001010000001100000110000001000000010000000000001110000000110100001111110100100000000100000000000011111111010000001111010100010000
        SRAM6_INIT_26 = 256'b1111010100110000000100010000000011111111111101010011000000100000000100010000000000000000000000000011000000000000001000000000000001010000001000000000000011110111000100000000000000000000000000000000000011110111000100000000000000000000001100000011000000000000
        SRAM6_INIT_27 = 256'b1111010100010000000000000001000000010000000000000000000000110000001000000001000011110101001000000011000000010000000000001111010100100000000100000000000011110101001000000001000000000000111101010010000000010000000000001111010100100000000100010000000000000000
        SRAM6_INIT_28 = 256'b1111111111110101000100000000000000010000000100000011000000100000000000001111010100010000000000001111010100010000000000000010000000110000001100001111010100100000000100000000000011110101001000000001000000000000010100001111010100100000000100000000000000110000
        SRAM6_INIT_29 = 256'b0011000000000000001100000011000011111111000000000000000000110000010000000011000001010000010000000011011000110111001101100011011100110110001101100000000000110110001101100011011100110110001101100011011000110110001101100011010100110101100000001101000000000000
        SRAM6_INIT_30 = 256'b0011000000110000000000011111000100000000001000000000000000100000001100000000000001000011001101111000000011010000111111110001000000000000111111110001000000000000000000001111010100010000000000001111111000110000001100001111010100010000000000000000000000000000
        SRAM6_INIT_31 = 256'b1100000011000000001100000010000000000000000100001100000011000000001000000011000000000000000100001100000011000000001100000010000000000000000100001100000011000000001000000011000000000000000100000010000000100000001100000010111100101111001011110010111100101111
        SRAM6_INIT_32 = 256'b0101000001100000111111110100000000100000001000000000000000000000000000000000000000000000000000000100000100000000001000001111111111000000110000000000000011000000100000110011000000110000001000000000000000010000110000001100000000100000001100000000000000010000
        SRAM6_INIT_33 = 256'b0001001000000000000000000000000000000000110000000010000000110000001000101111111100010000001100000111000001110000011100000111000001110000011100000111000001110000011100000111000001110000011100000111000001110000011100000111000000000000001000000010000001000001
        SRAM6_INIT_34 = 256'b0001010010011100011100000111000001110100100111000001000000010000000101001001110001110000000000000101000001010000010000010110000010000000111111110100000001010000010111000001000001010100000000000000000000010000001000000001000000110000000000000010000000010010
        SRAM6_INIT_35 = 256'b0000000000000000000000001100000000100000000100000011000000100010111111110010000000110000011100000111010010011100000100000001000000010100100111000111000001110000011101001001110000010000000100000001010010011100011100000111000001110100100111000001000000010000
        SRAM6_INIT_36 = 256'b1001100001110000011100000111100010011000000100000001000000011000100110000111000000000000010100000101000001000001011000001000000011111111010000000101000001011000000100000101100000000000000000000001000000100000000100000011000000000000000100000010000000000000
        SRAM6_INIT_37 = 256'b0000000000000000110000000010000000010000001100000010001011111111001000000011000001110000011110001001100000010000000100000001100010011000011100000111000001111000100110000001000000010000000110001001100001110000011100000111100010011000000100000001000000011000
        SRAM6_INIT_38 = 256'b0111000001111100100101000001000000010000000111001001010001110000000000000101000001010000010000010110000010000000111111110100000001010000010101000001000001011100000000000000000000010000001000000001000000110000000000000001001000010000001000000000000000000000
        SRAM6_INIT_39 = 256'b1100000000100000000100000011000000100010111111110010000000110000011100000111110010010100000100000001000000011100100101000111000001110000011111001001010000010000000100000001110010010100011100000111000001111100100101000001000000010000000111001001010001110000
        SRAM6_INIT_40 = 256'b1111111111111011111111011111011011111100111111011111011111110110111101001111001111110110000000001111011001000000100000110010000000100000001100000010000000010000000100000011000000100000001000100010000000000000100000110000000000000000000000000000000000000000
        SRAM6_INIT_41 = 256'b0010000001010010011001000111001100101110011101000111001100000000011001010010000001110011011100100110001101101111011011100110010101110100011011100110100101001100010100100100010101001100000000000000000001110101000011010110111101110101001000000110110100110100
        SRAM6_INIT_42 = 256'b0110100100000000011000110110010101110000001000000000000001100101011100000110010001101111011100110110111000100000011100110010000001100100011100110000110100100101011001010111011001110101001000000101001001100100011100110000110100100101011001010111011001110101
        SRAM6_INIT_43 = 256'b0110010101110101000010100011000000100000001001010000101001101001011011000110000101001110011001000110010100100000011011010111010100100000011001010010000000101100011001010010000001101001010100100111010001100101011000010110111001110100011001010111010100000000
        SRAM6_INIT_44 = 256'b0111010101100101010100000000101000100000001000000110010100100000011010110000000000100101011101000111001101110100011001010101000001100100001000000111011001100101011101000110000100001101001000000010000000100000001000000110001100001010011001110110000101100101
        SRAM6_INIT_45 = 256'b0000101001101110011100110010000001110100000010100010000001101111011011110100110101111000011110000110010101101111011011110100110101100100011100100111100101110000011011100000000000100101001011100110010001001001011100100110010101101111000011010111001101110010
        SRAM6_INIT_46 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000010100110010000100000010000100111001101101111011100100100000101100101011100110110000101101001001000000010000001110101
        SRAM6_INIT_47 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_48 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_49 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_50 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_51 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_52 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_53 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_54 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_55 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_56 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_57 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_58 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_59 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_60 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_61 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_62 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM6_INIT_63 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_0 = 256'b0000010100000010100101110011100000000001000001000011100000000001000010110000001001011110000001000000001100000010000010110000000100010100001110000001110000000001000001000011100001001100100001110000000100010000001110000100110000001100000000010000110000000001
        SRAM7_INIT_1 = 256'b0000010100010100000000000011100000000000000101000000000000111000100101110011100000000100000000000010110000111000000101110010100001001100100001100000000100000100001100000000001100110000001110000000000001001000001110000001010000000011001000000000000100100000
        SRAM7_INIT_2 = 256'b0000000001001000000000000000001000000010001011000000001100100011000011000100010000000011000110000000001000011100000000010000000001110000001110000000100001101000000011000000000100000101001110000011100000011100010100100000010100001000010110000111001100000101
        SRAM7_INIT_3 = 256'b0000101000000010000010110000001000000011000010010000100000110000000000100000011000000010000001110000001000000011000001010000010000101000000000100000001100000010001001000000001000000001000000000111000000000100000000010000010000000011001101000000000001110101
        SRAM7_INIT_4 = 256'b0000000100010100000000111111001100000000010100000000111000000010001001000010010001001100000001000000000100000010000101000000001101110000000000000000000011010110000001010000010000010100001011000011110000000010000011110000111000111000000011010011010000000010
        SRAM7_INIT_5 = 256'b0000101100000000000110000111101000111000000001000000001100010100000001000000000000011100111110010000000000111000010010000100110001110000000001100000010000100111010101000000010101001100011100001111010100000000010100000000001100000011001010000100010000000011
        SRAM7_INIT_6 = 256'b0100100000010000111110100000000001010000110101100000010000000000000110000001000011011101001110000000010000111000000000000000100001011000001110000000001100010100001110000001100011101011000001010000010100000100000101000001000000000100010110000001010000000000
        SRAM7_INIT_7 = 256'b0010001000000010000000010001001100010010001000110000001100000010000100010001000000010001001000010010001100000011000000100001011100010110000000010000000100010101000101000000011000000101000001000000100100000011000000100000000100000000000000010000000011110111
        SRAM7_INIT_8 = 256'b0000010000100101001001000010001000100011001000100010000101110000000000000110010000110000010100001111000000001100010111010000100000001100000001000000010100000000010001010000011001000101000000000000000000000001000000000011100000000000001100000000011000000110
        SRAM7_INIT_9 = 256'b0001000100010000000100010010000100100011000000110000001000010111000101100000000100000001000101010001010001010000000011101010110000101110001011010010110000000101001011010010110000100011001010110010101000101001001010000010011100100110000000000000110000011010
        SRAM7_INIT_10 = 256'b0010010000010000011001100011000001100100010111110010001000001101010101000000001000000100000011011111101000010001000101000001000000001110001010010010100000100000111001110000010100000101001000100010001000000010000000010001001100010010001000110000001100000010
        SRAM7_INIT_11 = 256'b0000100000001100000010010000101000001011000010100000101000001001000010000011100000000011000000100000000100000000000101001111000000010000000001000001110000100000000110000001010000010000000011000000100000000100000000000000000000111111000000100000000001000010
        SRAM7_INIT_12 = 256'b0000000011101101000001110000100000001001110101010000100100100000000000000010000000001101000000010000000000101100000000001100110000010111010011000000010100000001001010100000001100000101000010000000110000000010000000001001111000000001011010000000101010011011
        SRAM7_INIT_13 = 256'b0111100001010101000010010000011100001000000001010000000000000100000000100101110111110000000101000000101100000111000010000000010100111000000001010000010100000000000001110000100000000101001110000000010000000110000000000000010000000000000111000000000100000000
        SRAM7_INIT_14 = 256'b0101010001110100111100000001010000000100000001000000010000000100100001010000010000000101000110000000000100000000000000100000001100000110000011000000000000010100000000010001010000010000000001100001000000001000000001000000110000010111000000110000110000000000
        SRAM7_INIT_15 = 256'b0111000000000110110101101111010100000100000000101101101000000011000000000000100000000000000001010000010000000000000000000000000010110011000100000000000001001100011100000111000001110100000010000000000000001000000000000000000000010000010110010000100001111010
        SRAM7_INIT_16 = 256'b0110010011101000000010001000101000010100000100000000100000000010100011110010010000000100000000000001110000000000001101001111011000100000000000010000000010000011000000000000010010000011000000000101100000000000000011000000010100010010000010000101010010101011
        SRAM7_INIT_17 = 256'b0111110000000001000101001111101000000000000000110000000010110001011011111001110010011100000000000001110000000000011101010001000000100000101101000001100000000000000101000000000000011000000101111100110000000000000000001101010000111000100100011000001001010100
        SRAM7_INIT_18 = 256'b1101111110111100101000010111010001010100101001100011100001010111001110001111101100000000010100000001110000111000000000000000000001000100000000000000000100000101111110100000000001000100000011100000000000000000011010000011100000000000010001000000000001100110
        SRAM7_INIT_19 = 256'b0001100000000001000110000010000000100000000110000010000000000110000101000001000000001100000010000000000001101011000000010000010001101110000000100010010000001000000000000000010000111001000011000000000000111100001010000000000001110000010010000111000011010101
        SRAM7_INIT_20 = 256'b0000111000001100000010000001010000010000000000000000010001011100101101000001000000100100000101110000000011001111111110110000001100000000000111000000010100000000000000001101011100000011000000000000000001000000000100000111000000000100000111000000000000011100
        SRAM7_INIT_21 = 256'b0000000000001100111010010000000100110000000000000000000100000001001101000000000100000011000011010000000000001000000000000000000100001011000000010000101000000110000100010000001101010000010011000000010100000101000000000000010001011000000000010000000011111000
        SRAM7_INIT_22 = 256'b1111000100000010000011000000001000000000001000000000011100000001000000110000001100000000010010000100110000000100010110001111000011100101111110000101000000000111000001000100110001010000000000010101000001001100000000110000101000000101000001010000000111111000
        SRAM7_INIT_23 = 256'b0000100001010000000001111111000011011100000000010000000000001100111111100000000100001100111111010000010000000001000001110000000000000010111100010000110000000100000000010001000100001111100000000001000100000001000100000000000000010000000001001111111100011000
        SRAM7_INIT_24 = 256'b0000010100000100000000000000000000000000000000010000000000000111010001000000000000010001000000000000011100000100000000010000000100000000111101110000010000001100101010010000001100000100000001100000000100000101000001000000010000000000000001111001110111110000
        SRAM7_INIT_25 = 256'b0111100000000100001000100111001101010111110001001010000000000100010111110110100000001010011001010000011100001101011100010000000000000000001001000000000100000000011111111111111111110000000011000001111100000100000001000000011011110011000000001111100100001101
        SRAM7_INIT_26 = 256'b1001111100000000000101000000010011110100101001000000010000000101001011000000010000111101000000110000001100001100000010000000101000000010000010000000000011101011000011000000000000000011010011100000000011110001000010000000001001011011000111000000000101010110
        SRAM7_INIT_27 = 256'b0111111110101100000001000000010000010011000000000001001000010001000100000100110010001001000000001101010011010100000001001000111000010000111000000000010010010010000010001110110000000100100101100000110011111000000001001001101001001000000001000000010000110010
        SRAM7_INIT_28 = 256'b1111001101100000010100000000010000000000000000100000000100000000000001110110100001101100000001000110101101110100000001000000000000000000100000000111000100000100100010000000010001110101000000001001010000000100100110000111101000100100101000000000010001001100
        SRAM7_INIT_29 = 256'b0000100000010010000101000000000101000101000000110000000000010100000001000101100000000000001101111111111100111010111010110110000011011001110000010000000010101010100011000100110001110011010110100100000100101000000011111110011111110111011100000001000000000000
        SRAM7_INIT_30 = 256'b0000100000100000001100100000001000000110000000010011000100000010000000000000011111110000000111010011000000001100001110110000010000000101010110110000010000000100000000000101000000000100000000001011110000001000000000010011101000111100000001000000010100000000
        SRAM7_INIT_31 = 256'b0000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000010000000000000000000000011001010010101000110000001101100011110000
        SRAM7_INIT_32 = 256'b0000001100000001111110100000000100000100000001000000011100101001000000011010111000000011011011100010110000000010000000111111101000000001000000010000001100000010111100000000000000000000000000000000000000000001000000000000000000000001000000000000000000000001
        SRAM7_INIT_33 = 256'b1000010011000100000000111100110100000010000000110000001000000010100001001110101000100000001000000001110000011100000110000001100000010100000101000001000000010000000011000000110000001000000010000000010000000100000000000000000000010010000000010000010010100100
        SRAM7_INIT_34 = 256'b0010000100000111000010000000010000100111000000010000010000000000001000010000011100000000001000100000000100000100101001000000001100000010111101110000000100000100000000010000010000100001000001010000011100000000000001000000001100000011110001100000000110000100
        SRAM7_INIT_35 = 256'b0000001110001011000000100000001100000011000000100000001010000100110110100010000000100000000111000010011100000001000111000001100000100001000001110001100000010100001001110000000100010100000100000010000100000111000100000000110000100111000000010000110000001000
        SRAM7_INIT_36 = 256'b0000011100001000000001000010011100000001000001000000000000100001000001110000000000100010000000010000010010100100000000110000001011110111000000010000010000000001000001000010000100000101000001110000000000000100000000110000001100111111000000110000001010000010
        SRAM7_INIT_37 = 256'b0100101000000010000000110000001000000010000000101000010011011010001000000010000000011100001001110000000100011100000110000010000100000111000110000001010000100111000000010001010000010000001000010000011100010000000011000010011100000001000011000000100000100001
        SRAM7_INIT_38 = 256'b0000010000100111000000010000010000000000001000010000011100000000001000100000000100000100101001000000001100000010111101110000000100000100000000010000010000100001000001010000011100000000000001000000001100000011010000111000010000000010000000010100000100000011
        SRAM7_INIT_39 = 256'b0000001100000001000000100000001010000100110110100010000000100000000111000010011100000001000111000001100000100001000001110001100000010100001001110000000100010100000100000010000100000111000100000000110000100111000000010000110000001000001000010000011100001000
        SRAM7_INIT_40 = 256'b1111101110110110000001000110011111000100011010010110000001010110001010111000010110010001001010001000111100001000111100000000000000000000000000010000000100000000000000000000000100000001100001000000000100000111111100000000000100000010000000110000100000000010
        SRAM7_INIT_41 = 256'b0011101001010010001001010010010101110010011010010110011000001010011100000111001001100101011100000110010101100011011010010110011100100000001000000110011001000101010011110010000000111010010001100010100101101110000010100111000001100010011100100100000110000100
        SRAM7_INIT_42 = 256'b0110110001110100011011110111010001110000011101000110001101101011000000000110010101110000001000000010000001101110011100100101000000100101001001010111100001111000011101010010000001101111001110100101001000100101001001010111100001111000011101010010000001101111
        SRAM7_INIT_43 = 256'b0110010101101111000011010010010101111000011110000000110101100110011001010010000000000000011001010111010001100101011010010110111000101100011101000110010001110011011011000110010001100101000000000110111101110010011011010000000001101111011100100110111001111000
        SRAM7_INIT_44 = 256'b0111001101101000010000110000110100100000001000000111001101110011011000110000101000100000011101000110111000100000011010110000000000100101001000000110100101110010011001010101000001100100001000000010000000100000011101000110111100001101011010010010000001101000
        SRAM7_INIT_45 = 256'b0000110101101111001000000110010101110000000011010111010001100011011011000000000000111000001100000111010001110000011011000000000000100101011011110111010001110010011101010000101000101110011001000010010100100000011000010111010001000011011001000111001001100101
        SRAM7_INIT_46 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101010000111000000000000000011010110000101110100001000000111001101110010011001010000000001110011001000000010000001101011011101000110010101101111
        SRAM7_INIT_47 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_48 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_49 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_50 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_51 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_52 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_53 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_54 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_55 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_56 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_57 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_58 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_59 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_60 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_61 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_62 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SRAM7_INIT_63 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        UNUSED = 1'b0
    Found 1-bit register for signal <address_11_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <xs6_sram_4096x32_byte_en> synthesized.

Synthesizing Unit <uart>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/system/uart.v".
        WB_DWIDTH = 32
        WB_SWIDTH = 4
WARNING:Xst:647 - Input <i_wb_adr<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rx_fifo<0><7>>.
    Found 1-bit register for signal <rx_fifo<0><6>>.
    Found 1-bit register for signal <rx_fifo<0><5>>.
    Found 1-bit register for signal <rx_fifo<0><4>>.
    Found 1-bit register for signal <rx_fifo<0><3>>.
    Found 1-bit register for signal <rx_fifo<0><2>>.
    Found 1-bit register for signal <rx_fifo<0><1>>.
    Found 1-bit register for signal <rx_fifo<0><0>>.
    Found 1-bit register for signal <rx_fifo<1><7>>.
    Found 1-bit register for signal <rx_fifo<1><6>>.
    Found 1-bit register for signal <rx_fifo<1><5>>.
    Found 1-bit register for signal <rx_fifo<1><4>>.
    Found 1-bit register for signal <rx_fifo<1><3>>.
    Found 1-bit register for signal <rx_fifo<1><2>>.
    Found 1-bit register for signal <rx_fifo<1><1>>.
    Found 1-bit register for signal <rx_fifo<1><0>>.
    Found 1-bit register for signal <rx_fifo<2><7>>.
    Found 1-bit register for signal <rx_fifo<2><6>>.
    Found 1-bit register for signal <rx_fifo<2><5>>.
    Found 1-bit register for signal <rx_fifo<2><4>>.
    Found 1-bit register for signal <rx_fifo<2><3>>.
    Found 1-bit register for signal <rx_fifo<2><2>>.
    Found 1-bit register for signal <rx_fifo<2><1>>.
    Found 1-bit register for signal <rx_fifo<2><0>>.
    Found 1-bit register for signal <rx_fifo<3><7>>.
    Found 1-bit register for signal <rx_fifo<3><6>>.
    Found 1-bit register for signal <rx_fifo<3><5>>.
    Found 1-bit register for signal <rx_fifo<3><4>>.
    Found 1-bit register for signal <rx_fifo<3><3>>.
    Found 1-bit register for signal <rx_fifo<3><2>>.
    Found 1-bit register for signal <rx_fifo<3><1>>.
    Found 1-bit register for signal <rx_fifo<3><0>>.
    Found 1-bit register for signal <rx_fifo<4><7>>.
    Found 1-bit register for signal <rx_fifo<4><6>>.
    Found 1-bit register for signal <rx_fifo<4><5>>.
    Found 1-bit register for signal <rx_fifo<4><4>>.
    Found 1-bit register for signal <rx_fifo<4><3>>.
    Found 1-bit register for signal <rx_fifo<4><2>>.
    Found 1-bit register for signal <rx_fifo<4><1>>.
    Found 1-bit register for signal <rx_fifo<4><0>>.
    Found 1-bit register for signal <rx_fifo<5><7>>.
    Found 1-bit register for signal <rx_fifo<5><6>>.
    Found 1-bit register for signal <rx_fifo<5><5>>.
    Found 1-bit register for signal <rx_fifo<5><4>>.
    Found 1-bit register for signal <rx_fifo<5><3>>.
    Found 1-bit register for signal <rx_fifo<5><2>>.
    Found 1-bit register for signal <rx_fifo<5><1>>.
    Found 1-bit register for signal <rx_fifo<5><0>>.
    Found 1-bit register for signal <rx_fifo<6><7>>.
    Found 1-bit register for signal <rx_fifo<6><6>>.
    Found 1-bit register for signal <rx_fifo<6><5>>.
    Found 1-bit register for signal <rx_fifo<6><4>>.
    Found 1-bit register for signal <rx_fifo<6><3>>.
    Found 1-bit register for signal <rx_fifo<6><2>>.
    Found 1-bit register for signal <rx_fifo<6><1>>.
    Found 1-bit register for signal <rx_fifo<6><0>>.
    Found 1-bit register for signal <rx_fifo<7><7>>.
    Found 1-bit register for signal <rx_fifo<7><6>>.
    Found 1-bit register for signal <rx_fifo<7><5>>.
    Found 1-bit register for signal <rx_fifo<7><4>>.
    Found 1-bit register for signal <rx_fifo<7><3>>.
    Found 1-bit register for signal <rx_fifo<7><2>>.
    Found 1-bit register for signal <rx_fifo<7><1>>.
    Found 1-bit register for signal <rx_fifo<7><0>>.
    Found 1-bit register for signal <rx_fifo<8><7>>.
    Found 1-bit register for signal <rx_fifo<8><6>>.
    Found 1-bit register for signal <rx_fifo<8><5>>.
    Found 1-bit register for signal <rx_fifo<8><4>>.
    Found 1-bit register for signal <rx_fifo<8><3>>.
    Found 1-bit register for signal <rx_fifo<8><2>>.
    Found 1-bit register for signal <rx_fifo<8><1>>.
    Found 1-bit register for signal <rx_fifo<8><0>>.
    Found 1-bit register for signal <rx_fifo<9><7>>.
    Found 1-bit register for signal <rx_fifo<9><6>>.
    Found 1-bit register for signal <rx_fifo<9><5>>.
    Found 1-bit register for signal <rx_fifo<9><4>>.
    Found 1-bit register for signal <rx_fifo<9><3>>.
    Found 1-bit register for signal <rx_fifo<9><2>>.
    Found 1-bit register for signal <rx_fifo<9><1>>.
    Found 1-bit register for signal <rx_fifo<9><0>>.
    Found 1-bit register for signal <rx_fifo<10><7>>.
    Found 1-bit register for signal <rx_fifo<10><6>>.
    Found 1-bit register for signal <rx_fifo<10><5>>.
    Found 1-bit register for signal <rx_fifo<10><4>>.
    Found 1-bit register for signal <rx_fifo<10><3>>.
    Found 1-bit register for signal <rx_fifo<10><2>>.
    Found 1-bit register for signal <rx_fifo<10><1>>.
    Found 1-bit register for signal <rx_fifo<10><0>>.
    Found 1-bit register for signal <rx_fifo<11><7>>.
    Found 1-bit register for signal <rx_fifo<11><6>>.
    Found 1-bit register for signal <rx_fifo<11><5>>.
    Found 1-bit register for signal <rx_fifo<11><4>>.
    Found 1-bit register for signal <rx_fifo<11><3>>.
    Found 1-bit register for signal <rx_fifo<11><2>>.
    Found 1-bit register for signal <rx_fifo<11><1>>.
    Found 1-bit register for signal <rx_fifo<11><0>>.
    Found 1-bit register for signal <rx_fifo<12><7>>.
    Found 1-bit register for signal <rx_fifo<12><6>>.
    Found 1-bit register for signal <rx_fifo<12><5>>.
    Found 1-bit register for signal <rx_fifo<12><4>>.
    Found 1-bit register for signal <rx_fifo<12><3>>.
    Found 1-bit register for signal <rx_fifo<12><2>>.
    Found 1-bit register for signal <rx_fifo<12><1>>.
    Found 1-bit register for signal <rx_fifo<12><0>>.
    Found 1-bit register for signal <rx_fifo<13><7>>.
    Found 1-bit register for signal <rx_fifo<13><6>>.
    Found 1-bit register for signal <rx_fifo<13><5>>.
    Found 1-bit register for signal <rx_fifo<13><4>>.
    Found 1-bit register for signal <rx_fifo<13><3>>.
    Found 1-bit register for signal <rx_fifo<13><2>>.
    Found 1-bit register for signal <rx_fifo<13><1>>.
    Found 1-bit register for signal <rx_fifo<13><0>>.
    Found 1-bit register for signal <rx_fifo<14><7>>.
    Found 1-bit register for signal <rx_fifo<14><6>>.
    Found 1-bit register for signal <rx_fifo<14><5>>.
    Found 1-bit register for signal <rx_fifo<14><4>>.
    Found 1-bit register for signal <rx_fifo<14><3>>.
    Found 1-bit register for signal <rx_fifo<14><2>>.
    Found 1-bit register for signal <rx_fifo<14><1>>.
    Found 1-bit register for signal <rx_fifo<14><0>>.
    Found 1-bit register for signal <rx_fifo<15><7>>.
    Found 1-bit register for signal <rx_fifo<15><6>>.
    Found 1-bit register for signal <rx_fifo<15><5>>.
    Found 1-bit register for signal <rx_fifo<15><4>>.
    Found 1-bit register for signal <rx_fifo<15><3>>.
    Found 1-bit register for signal <rx_fifo<15><2>>.
    Found 1-bit register for signal <rx_fifo<15><1>>.
    Found 1-bit register for signal <rx_fifo<15><0>>.
    Found 5-bit register for signal <rx_fifo_wp>.
    Found 5-bit register for signal <rx_fifo_rp>.
    Found 5-bit register for signal <rx_fifo_count>.
    Found 1-bit register for signal <rx_fifo_full>.
    Found 1-bit register for signal <rx_fifo_empty>.
    Found 24-bit register for signal <rx_int_timer>.
    Found 1-bit register for signal <tx_interrupt>.
    Found 1-bit register for signal <rx_interrupt>.
    Found 1-bit register for signal <tx_fifo<0><7>>.
    Found 1-bit register for signal <tx_fifo<0><6>>.
    Found 1-bit register for signal <tx_fifo<0><5>>.
    Found 1-bit register for signal <tx_fifo<0><4>>.
    Found 1-bit register for signal <tx_fifo<0><3>>.
    Found 1-bit register for signal <tx_fifo<0><2>>.
    Found 1-bit register for signal <tx_fifo<0><1>>.
    Found 1-bit register for signal <tx_fifo<0><0>>.
    Found 1-bit register for signal <tx_fifo<1><7>>.
    Found 1-bit register for signal <tx_fifo<1><6>>.
    Found 1-bit register for signal <tx_fifo<1><5>>.
    Found 1-bit register for signal <tx_fifo<1><4>>.
    Found 1-bit register for signal <tx_fifo<1><3>>.
    Found 1-bit register for signal <tx_fifo<1><2>>.
    Found 1-bit register for signal <tx_fifo<1><1>>.
    Found 1-bit register for signal <tx_fifo<1><0>>.
    Found 1-bit register for signal <tx_fifo<2><7>>.
    Found 1-bit register for signal <tx_fifo<2><6>>.
    Found 1-bit register for signal <tx_fifo<2><5>>.
    Found 1-bit register for signal <tx_fifo<2><4>>.
    Found 1-bit register for signal <tx_fifo<2><3>>.
    Found 1-bit register for signal <tx_fifo<2><2>>.
    Found 1-bit register for signal <tx_fifo<2><1>>.
    Found 1-bit register for signal <tx_fifo<2><0>>.
    Found 1-bit register for signal <tx_fifo<3><7>>.
    Found 1-bit register for signal <tx_fifo<3><6>>.
    Found 1-bit register for signal <tx_fifo<3><5>>.
    Found 1-bit register for signal <tx_fifo<3><4>>.
    Found 1-bit register for signal <tx_fifo<3><3>>.
    Found 1-bit register for signal <tx_fifo<3><2>>.
    Found 1-bit register for signal <tx_fifo<3><1>>.
    Found 1-bit register for signal <tx_fifo<3><0>>.
    Found 1-bit register for signal <tx_fifo<4><7>>.
    Found 1-bit register for signal <tx_fifo<4><6>>.
    Found 1-bit register for signal <tx_fifo<4><5>>.
    Found 1-bit register for signal <tx_fifo<4><4>>.
    Found 1-bit register for signal <tx_fifo<4><3>>.
    Found 1-bit register for signal <tx_fifo<4><2>>.
    Found 1-bit register for signal <tx_fifo<4><1>>.
    Found 1-bit register for signal <tx_fifo<4><0>>.
    Found 1-bit register for signal <tx_fifo<5><7>>.
    Found 1-bit register for signal <tx_fifo<5><6>>.
    Found 1-bit register for signal <tx_fifo<5><5>>.
    Found 1-bit register for signal <tx_fifo<5><4>>.
    Found 1-bit register for signal <tx_fifo<5><3>>.
    Found 1-bit register for signal <tx_fifo<5><2>>.
    Found 1-bit register for signal <tx_fifo<5><1>>.
    Found 1-bit register for signal <tx_fifo<5><0>>.
    Found 1-bit register for signal <tx_fifo<6><7>>.
    Found 1-bit register for signal <tx_fifo<6><6>>.
    Found 1-bit register for signal <tx_fifo<6><5>>.
    Found 1-bit register for signal <tx_fifo<6><4>>.
    Found 1-bit register for signal <tx_fifo<6><3>>.
    Found 1-bit register for signal <tx_fifo<6><2>>.
    Found 1-bit register for signal <tx_fifo<6><1>>.
    Found 1-bit register for signal <tx_fifo<6><0>>.
    Found 1-bit register for signal <tx_fifo<7><7>>.
    Found 1-bit register for signal <tx_fifo<7><6>>.
    Found 1-bit register for signal <tx_fifo<7><5>>.
    Found 1-bit register for signal <tx_fifo<7><4>>.
    Found 1-bit register for signal <tx_fifo<7><3>>.
    Found 1-bit register for signal <tx_fifo<7><2>>.
    Found 1-bit register for signal <tx_fifo<7><1>>.
    Found 1-bit register for signal <tx_fifo<7><0>>.
    Found 1-bit register for signal <tx_fifo<8><7>>.
    Found 1-bit register for signal <tx_fifo<8><6>>.
    Found 1-bit register for signal <tx_fifo<8><5>>.
    Found 1-bit register for signal <tx_fifo<8><4>>.
    Found 1-bit register for signal <tx_fifo<8><3>>.
    Found 1-bit register for signal <tx_fifo<8><2>>.
    Found 1-bit register for signal <tx_fifo<8><1>>.
    Found 1-bit register for signal <tx_fifo<8><0>>.
    Found 1-bit register for signal <tx_fifo<9><7>>.
    Found 1-bit register for signal <tx_fifo<9><6>>.
    Found 1-bit register for signal <tx_fifo<9><5>>.
    Found 1-bit register for signal <tx_fifo<9><4>>.
    Found 1-bit register for signal <tx_fifo<9><3>>.
    Found 1-bit register for signal <tx_fifo<9><2>>.
    Found 1-bit register for signal <tx_fifo<9><1>>.
    Found 1-bit register for signal <tx_fifo<9><0>>.
    Found 1-bit register for signal <tx_fifo<10><7>>.
    Found 1-bit register for signal <tx_fifo<10><6>>.
    Found 1-bit register for signal <tx_fifo<10><5>>.
    Found 1-bit register for signal <tx_fifo<10><4>>.
    Found 1-bit register for signal <tx_fifo<10><3>>.
    Found 1-bit register for signal <tx_fifo<10><2>>.
    Found 1-bit register for signal <tx_fifo<10><1>>.
    Found 1-bit register for signal <tx_fifo<10><0>>.
    Found 1-bit register for signal <tx_fifo<11><7>>.
    Found 1-bit register for signal <tx_fifo<11><6>>.
    Found 1-bit register for signal <tx_fifo<11><5>>.
    Found 1-bit register for signal <tx_fifo<11><4>>.
    Found 1-bit register for signal <tx_fifo<11><3>>.
    Found 1-bit register for signal <tx_fifo<11><2>>.
    Found 1-bit register for signal <tx_fifo<11><1>>.
    Found 1-bit register for signal <tx_fifo<11><0>>.
    Found 1-bit register for signal <tx_fifo<12><7>>.
    Found 1-bit register for signal <tx_fifo<12><6>>.
    Found 1-bit register for signal <tx_fifo<12><5>>.
    Found 1-bit register for signal <tx_fifo<12><4>>.
    Found 1-bit register for signal <tx_fifo<12><3>>.
    Found 1-bit register for signal <tx_fifo<12><2>>.
    Found 1-bit register for signal <tx_fifo<12><1>>.
    Found 1-bit register for signal <tx_fifo<12><0>>.
    Found 1-bit register for signal <tx_fifo<13><7>>.
    Found 1-bit register for signal <tx_fifo<13><6>>.
    Found 1-bit register for signal <tx_fifo<13><5>>.
    Found 1-bit register for signal <tx_fifo<13><4>>.
    Found 1-bit register for signal <tx_fifo<13><3>>.
    Found 1-bit register for signal <tx_fifo<13><2>>.
    Found 1-bit register for signal <tx_fifo<13><1>>.
    Found 1-bit register for signal <tx_fifo<13><0>>.
    Found 1-bit register for signal <tx_fifo<14><7>>.
    Found 1-bit register for signal <tx_fifo<14><6>>.
    Found 1-bit register for signal <tx_fifo<14><5>>.
    Found 1-bit register for signal <tx_fifo<14><4>>.
    Found 1-bit register for signal <tx_fifo<14><3>>.
    Found 1-bit register for signal <tx_fifo<14><2>>.
    Found 1-bit register for signal <tx_fifo<14><1>>.
    Found 1-bit register for signal <tx_fifo<14><0>>.
    Found 1-bit register for signal <tx_fifo<15><7>>.
    Found 1-bit register for signal <tx_fifo<15><6>>.
    Found 1-bit register for signal <tx_fifo<15><5>>.
    Found 1-bit register for signal <tx_fifo<15><4>>.
    Found 1-bit register for signal <tx_fifo<15><3>>.
    Found 1-bit register for signal <tx_fifo<15><2>>.
    Found 1-bit register for signal <tx_fifo<15><1>>.
    Found 1-bit register for signal <tx_fifo<15><0>>.
    Found 5-bit register for signal <tx_fifo_wp>.
    Found 5-bit register for signal <tx_fifo_rp>.
    Found 5-bit register for signal <tx_fifo_count>.
    Found 1-bit register for signal <tx_fifo_full_flag>.
    Found 4-bit register for signal <uart0_cts_n_d>.
    Found 10-bit register for signal <tx_bit_pulse_count>.
    Found 1-bit register for signal <tx_bit_pulse>.
    Found 1-bit register for signal <txd>.
    Found 4-bit register for signal <txd_state>.
    Found 10-bit register for signal <rx_bit_pulse_count>.
    Found 5-bit register for signal <rxd_d>.
    Found 4-bit register for signal <rxd_state>.
    Found 1-bit register for signal <restart_rx_bit_count>.
    Found 1-bit register for signal <rx_byte<7>>.
    Found 1-bit register for signal <rx_byte<6>>.
    Found 1-bit register for signal <rx_byte<5>>.
    Found 1-bit register for signal <rx_byte<4>>.
    Found 1-bit register for signal <rx_byte<3>>.
    Found 1-bit register for signal <rx_byte<2>>.
    Found 1-bit register for signal <rx_byte<1>>.
    Found 1-bit register for signal <rx_byte<0>>.
    Found 1-bit register for signal <rxen>.
    Found 8-bit register for signal <uart_rsr_reg>.
    Found 8-bit register for signal <uart_lcrh_reg>.
    Found 8-bit register for signal <uart_lcrm_reg>.
    Found 8-bit register for signal <uart_lcrl_reg>.
    Found 8-bit register for signal <uart_cr_reg>.
    Found 32-bit register for signal <wb_rdata32>.
    Found 1-bit register for signal <wb_start_read_d1>.
    Found finite state machine <FSM_3> for signal <txd_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 28                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | i_clk (rising_edge)                            |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <rxd_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 26                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | i_clk (rising_edge)                            |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <rx_fifo_count[4]_GND_91_o_sub_30_OUT> created at line 283.
    Found 5-bit subtractor for signal <tx_fifo_count[4]_GND_91_o_sub_84_OUT> created at line 396.
    Found 5-bit adder for signal <rx_fifo_wp[4]_GND_91_o_add_23_OUT> created at line 272.
    Found 5-bit adder for signal <rx_fifo_rp[4]_GND_91_o_add_26_OUT> created at line 277.
    Found 5-bit adder for signal <rx_fifo_count[4]_GND_91_o_add_28_OUT> created at line 281.
    Found 24-bit adder for signal <rx_int_timer[23]_GND_91_o_add_35_OUT> created at line 291.
    Found 5-bit adder for signal <tx_fifo_wp[4]_GND_91_o_add_77_OUT> created at line 382.
    Found 5-bit adder for signal <tx_fifo_rp[4]_GND_91_o_add_80_OUT> created at line 388.
    Found 5-bit adder for signal <tx_fifo_count[4]_GND_91_o_add_82_OUT> created at line 392.
    Found 10-bit adder for signal <tx_bit_pulse_count[9]_GND_91_o_add_100_OUT> created at line 440.
    Found 10-bit adder for signal <rx_bit_pulse_count[9]_GND_91_o_add_113_OUT> created at line 566.
    Found 1-bit 12-to-1 multiplexer for signal <txd_state[3]_PWR_79_o_Mux_106_o> created at line 458.
    Found 8-bit 16-to-1 multiplexer for signal <rx_fifo_rp[3]_rx_fifo[15][7]_wide_mux_172_OUT> created at line 755.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[7]> created at line 365.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[6]> created at line 365.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[5]> created at line 365.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[4]> created at line 365.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[3]> created at line 365.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[2]> created at line 365.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[1]> created at line 365.
    Found 1-bit 16-to-1 multiplexer for signal <tx_fifo_rp[3]_tx_fifo[15][7]_wide_mux_54_OUT[0]> created at line 365.
    Found 5-bit comparator lessequal for signal <n0019> created at line 261
    Found 5-bit comparator equal for signal <rx_fifo_wp[4]_rx_fifo_rp[4]_equal_33_o> created at line 285
    Found 5-bit comparator equal for signal <rx_fifo_wp[4]_rx_fifo_rp[4]_equal_34_o> created at line 286
    Found 5-bit comparator lessequal for signal <n0229> created at line 362
    Found 5-bit comparator lessequal for signal <n0235> created at line 364
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 429 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  36 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <uart> synthesized.

Synthesizing Unit <test_module>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/system/test_module.v".
        WB_DWIDTH = 32
        WB_SWIDTH = 4
WARNING:Xst:647 - Input <i_wb_adr<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <wb_rdata32>.
    Found 8-bit register for signal <firq_timer>.
    Found 8-bit register for signal <irq_timer>.
    Found 8-bit register for signal <random_num>.
    Found 32-bit register for signal <test_status_reg>.
    Found 32-bit register for signal <cycles_reg>.
    Found 1-bit register for signal <mem_ctrl_reg>.
    Found 4-bit register for signal <led_reg>.
    Found 1-bit register for signal <phy_rst_reg>.
    Found 1-bit register for signal <wb_start_read_d1>.
    Found 8-bit subtractor for signal <firq_timer[7]_GND_92_o_sub_39_OUT> created at line 213.
    Found 8-bit subtractor for signal <irq_timer[7]_GND_92_o_sub_46_OUT> created at line 225.
    Found 32-bit adder for signal <cycles_reg[31]_GND_92_o_add_62_OUT> created at line 272.
    Found 8-bit comparator lessequal for signal <GND_92_o_firq_timer[7]_LessThan_38_o> created at line 212
    Found 8-bit comparator lessequal for signal <GND_92_o_irq_timer[7]_LessThan_45_o> created at line 224
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 127 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <test_module> synthesized.

Synthesizing Unit <timer_module>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/system/timer_module.v".
        WB_DWIDTH = 32
        WB_SWIDTH = 4
WARNING:Xst:647 - Input <i_wb_adr<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_dat<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <timer0_ctrl_reg>.
    Found 8-bit register for signal <timer1_ctrl_reg>.
    Found 8-bit register for signal <timer2_ctrl_reg>.
    Found 24-bit register for signal <timer0_value_reg>.
    Found 16-bit register for signal <timer0_load_reg>.
    Found 24-bit register for signal <timer1_value_reg>.
    Found 16-bit register for signal <timer1_load_reg>.
    Found 24-bit register for signal <timer2_value_reg>.
    Found 16-bit register for signal <timer2_load_reg>.
    Found 1-bit register for signal <timer0_int_reg>.
    Found 1-bit register for signal <timer1_int_reg>.
    Found 1-bit register for signal <timer2_int_reg>.
    Found 32-bit register for signal <wb_rdata32>.
    Found 1-bit register for signal <wb_start_read_d1>.
    Found 24-bit subtractor for signal <timer0_value_reg[23]_GND_93_o_sub_20_OUT> created at line 161.
    Found 24-bit subtractor for signal <timer0_value_reg[23]_GND_93_o_sub_22_OUT> created at line 162.
    Found 24-bit subtractor for signal <timer0_value_reg[23]_GND_93_o_sub_23_OUT> created at line 163.
    Found 24-bit subtractor for signal <timer1_value_reg[23]_GND_93_o_sub_33_OUT> created at line 195.
    Found 24-bit subtractor for signal <timer1_value_reg[23]_GND_93_o_sub_35_OUT> created at line 196.
    Found 24-bit subtractor for signal <timer1_value_reg[23]_GND_93_o_sub_36_OUT> created at line 197.
    Found 24-bit subtractor for signal <timer2_value_reg[23]_GND_93_o_sub_46_OUT> created at line 230.
    Found 24-bit subtractor for signal <timer2_value_reg[23]_GND_93_o_sub_48_OUT> created at line 231.
    Found 24-bit subtractor for signal <timer2_value_reg[23]_GND_93_o_sub_49_OUT> created at line 232.
    Found 32-bit 13-to-1 multiplexer for signal <_n0231> created at line 274.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 180 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <timer_module> synthesized.

Synthesizing Unit <interrupt_controller>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/system/interrupt_controller.v".
        WB_DWIDTH = 32
        WB_SWIDTH = 4
WARNING:Xst:647 - Input <i_wb_adr<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <irq0_enable_reg>.
    Found 32-bit register for signal <firq0_enable_reg>.
    Found 1-bit register for signal <softint_0_reg>.
    Found 32-bit register for signal <irq1_enable_reg>.
    Found 32-bit register for signal <firq1_enable_reg>.
    Found 1-bit register for signal <softint_1_reg>.
    Found 32-bit register for signal <wb_rdata32>.
    Found 1-bit register for signal <wb_start_read_d1>.
    Summary:
	inferred 163 D-type flip-flop(s).
Unit <interrupt_controller> synthesized.

Synthesizing Unit <wb_xs6_ddr3_bridge>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/system/wb_xs6_ddr3_bridge.v".
        WB_DWIDTH = 32
        WB_SWIDTH = 4
WARNING:Xst:647 - Input <i_wb_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wr_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 30-bit register for signal <o_cmd_byte_addr>.
    Found 1-bit register for signal <cmd_en_r>.
    Found 3-bit register for signal <o_cmd_instr>.
    Found 1-bit register for signal <write_buf_r>.
    Found 4-bit register for signal <wb_sel_buf_r>.
    Found 32-bit register for signal <wb_dat_buf_r>.
    Found 32-bit register for signal <wb_adr_buf_r>.
    Found 1-bit register for signal <wr_en_r>.
    Found 16-bit register for signal <o_wr_mask>.
    Found 128-bit register for signal <o_wr_data>.
    Found 1-bit register for signal <read_ready>.
    Found 1-bit register for signal <write_request_r>.
    Found 1-bit register for signal <read_request_r>.
    Found 30-bit register for signal <wb_adr_r>.
    Found 1-bit register for signal <read_active_r>.
    Found 1-bit register for signal <read_ack_r>.
    Found 32-bit register for signal <o_wb_dat>.
    Found 16-bit 4-to-1 multiplexer for signal <wb_sel[3]_PWR_85_o_mux_27_OUT> created at line 157.
    Found 32-bit 4-to-1 multiplexer for signal <i_rd_data[127]_i_rd_data[31]_mux_42_OUT> created at line 216.
    Summary:
	inferred 315 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <wb_xs6_ddr3_bridge> synthesized.

Synthesizing Unit <ddr3>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v".
        C3_P0_MASK_SIZE = 16
        C3_P0_DATA_PORT_SIZE = 128
        DEBUG_EN = 0
        C3_MEMCLK_PERIOD = 2500
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p1_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p1_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p1_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p2_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p2_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p2_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p3_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p3_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p3_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p4_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p4_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p4_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p5_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p5_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p5_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p1_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p1_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p1_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p1_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p1_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p1_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p1_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p1_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p1_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p1_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p2_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p2_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p2_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p2_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p2_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p2_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p2_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p2_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p2_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p2_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p3_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p3_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p3_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p3_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p3_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p3_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p3_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p3_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p3_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p3_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p4_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p4_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p4_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p4_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p4_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p4_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p4_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p4_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p4_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p4_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p5_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p5_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p5_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p5_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p5_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p5_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p5_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p5_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p5_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/ddr3.v" line 520: Output port <p5_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <c3_p1_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ddr3> synthesized.

Synthesizing Unit <infrastructure>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/infrastructure.v".
        C_INCLK_PERIOD = 5000
        C_RST_ACT_LOW = 0
        C_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C_CLKOUT0_DIVIDE = 1
        C_CLKOUT1_DIVIDE = 1
        C_CLKOUT2_DIVIDE = 16
        C_CLKOUT3_DIVIDE = 8
        C_CLKFBOUT_MULT = 4
        C_DIVCLK_DIVIDE = 1
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
WARNING:Xst:647 - Input <sys_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <syn_clk0_powerup_pll_locked>.
    Found 1-bit register for signal <powerup_pll_locked>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <infrastructure> synthesized.

Synthesizing Unit <memc_wrapper>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v".
        C_MEMCLK_PERIOD = 2500
        C_P0_MASK_SIZE = 16
        C_P0_DATA_PORT_SIZE = 128
        C_P1_MASK_SIZE = 16
        C_P1_DATA_PORT_SIZE = 128
        C_PORT_ENABLE = 6'b000001
        C_PORT_CONFIG = "B128"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000000000000
        C_ARB_TIME_SLOT_1 = 18'b000000000000000000
        C_ARB_TIME_SLOT_2 = 18'b000000000000000000
        C_ARB_TIME_SLOT_3 = 18'b000000000000000000
        C_ARB_TIME_SLOT_4 = 18'b000000000000000000
        C_ARB_TIME_SLOT_5 = 18'b000000000000000000
        C_ARB_TIME_SLOT_6 = 18'b000000000000000000
        C_ARB_TIME_SLOT_7 = 18'b000000000000000000
        C_ARB_TIME_SLOT_8 = 18'b000000000000000000
        C_ARB_TIME_SLOT_9 = 18'b000000000000000000
        C_ARB_TIME_SLOT_10 = 18'b000000000000000000
        C_ARB_TIME_SLOT_11 = 18'b000000000000000000
        C_MEM_TRAS = 37500
        C_MEM_TRCD = 13130
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 110000
        C_MEM_TRP = 13130
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "150OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MC_CALIB_BYPASS = "NO"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_CALIB_SOFT_IP = "TRUE"
        C_SIMULATION = "FALSE"
        C_SKIP_IN_TERM_CAL = 1
        C_SKIP_DYNAMIC_CAL = 0
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <uo_data> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <status> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s0_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s0_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s0_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s0_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s0_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s1_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s1_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s1_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s1_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s1_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s2_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s2_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s2_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s2_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s2_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s3_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s3_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s3_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s3_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s3_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s4_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s4_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s4_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s4_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s4_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s5_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s5_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s5_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s5_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s5_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <sysclk_2x_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <sysclk_2x_180_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <pll_ce_0_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <pll_ce_90_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <pll_lock_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <uo_data_valid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <uo_cmd_ready_in> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <uo_refrsh_flag> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <uo_cal_start> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <uo_sdo> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s0_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s0_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s0_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s0_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s0_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s0_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s1_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s1_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s1_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s1_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s1_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s1_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s2_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s2_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s2_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s2_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s2_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s2_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s3_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s3_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s3_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s3_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s3_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s3_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s4_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s4_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s4_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s4_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s4_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s4_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s5_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s5_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s5_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s5_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s5_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/memc_wrapper.v" line 781: Output port <s5_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <s0_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <memc_wrapper> synthesized.

Synthesizing Unit <mcb_ui_top>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_ui_top.v".
        C_MEMCLK_PERIOD = 2500
        C_PORT_ENABLE = 6'b000001
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000000000000
        C_ARB_TIME_SLOT_1 = 18'b000000000000000000
        C_ARB_TIME_SLOT_2 = 18'b000000000000000000
        C_ARB_TIME_SLOT_3 = 18'b000000000000000000
        C_ARB_TIME_SLOT_4 = 18'b000000000000000000
        C_ARB_TIME_SLOT_5 = 18'b000000000000000000
        C_ARB_TIME_SLOT_6 = 18'b000000000000000000
        C_ARB_TIME_SLOT_7 = 18'b000000000000000000
        C_ARB_TIME_SLOT_8 = 18'b000000000000000000
        C_ARB_TIME_SLOT_9 = 18'b000000000000000000
        C_ARB_TIME_SLOT_10 = 18'b000000000000000000
        C_ARB_TIME_SLOT_11 = 18'b000000000000000000
        C_PORT_CONFIG = "B128"
        C_MEM_TRAS = 37500
        C_MEM_TRCD = 13130
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 110000
        C_MEM_TRP = 13130
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "150OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 10'b1000010000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 3'b000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 1
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_SIMULATION = "FALSE"
        C_P0_MASK_SIZE = 16
        C_P0_DATA_PORT_SIZE = 128
        C_P1_MASK_SIZE = 16
        C_P1_DATA_PORT_SIZE = 128
        C_MCB_USE_EXTERNAL_BUFPLL = 1
        C_S0_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S0_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S0_AXI_ENABLE = 0
        C_S0_AXI_ID_WIDTH = 4
        C_S0_AXI_ADDR_WIDTH = 64
        C_S0_AXI_DATA_WIDTH = 32
        C_S0_AXI_SUPPORTS_READ = 1
        C_S0_AXI_SUPPORTS_WRITE = 1
        C_S0_AXI_SUPPORTS_NARROW_BURST = 1
        C_S0_AXI_REG_EN0 = 20'b00000000000000000000
        C_S0_AXI_REG_EN1 = 20'b00000001000000000000
        C_S0_AXI_STRICT_COHERENCY = 1
        C_S0_AXI_ENABLE_AP = 0
        C_S1_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_ENABLE = 0
        C_S1_AXI_ID_WIDTH = 4
        C_S1_AXI_ADDR_WIDTH = 64
        C_S1_AXI_DATA_WIDTH = 32
        C_S1_AXI_SUPPORTS_READ = 1
        C_S1_AXI_SUPPORTS_WRITE = 1
        C_S1_AXI_SUPPORTS_NARROW_BURST = 1
        C_S1_AXI_REG_EN0 = 20'b00000000000000000000
        C_S1_AXI_REG_EN1 = 20'b00000001000000000000
        C_S1_AXI_STRICT_COHERENCY = 1
        C_S1_AXI_ENABLE_AP = 0
        C_S2_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_ENABLE = 0
        C_S2_AXI_ID_WIDTH = 4
        C_S2_AXI_ADDR_WIDTH = 64
        C_S2_AXI_DATA_WIDTH = 32
        C_S2_AXI_SUPPORTS_READ = 1
        C_S2_AXI_SUPPORTS_WRITE = 1
        C_S2_AXI_SUPPORTS_NARROW_BURST = 1
        C_S2_AXI_REG_EN0 = 20'b00000000000000000000
        C_S2_AXI_REG_EN1 = 20'b00000001000000000000
        C_S2_AXI_STRICT_COHERENCY = 1
        C_S2_AXI_ENABLE_AP = 0
        C_S3_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_ENABLE = 0
        C_S3_AXI_ID_WIDTH = 4
        C_S3_AXI_ADDR_WIDTH = 64
        C_S3_AXI_DATA_WIDTH = 32
        C_S3_AXI_SUPPORTS_READ = 1
        C_S3_AXI_SUPPORTS_WRITE = 1
        C_S3_AXI_SUPPORTS_NARROW_BURST = 1
        C_S3_AXI_REG_EN0 = 20'b00000000000000000000
        C_S3_AXI_REG_EN1 = 20'b00000001000000000000
        C_S3_AXI_STRICT_COHERENCY = 1
        C_S3_AXI_ENABLE_AP = 0
        C_S4_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_ENABLE = 0
        C_S4_AXI_ID_WIDTH = 4
        C_S4_AXI_ADDR_WIDTH = 64
        C_S4_AXI_DATA_WIDTH = 32
        C_S4_AXI_SUPPORTS_READ = 1
        C_S4_AXI_SUPPORTS_WRITE = 1
        C_S4_AXI_SUPPORTS_NARROW_BURST = 1
        C_S4_AXI_REG_EN0 = 20'b00000000000000000000
        C_S4_AXI_REG_EN1 = 20'b00000001000000000000
        C_S4_AXI_STRICT_COHERENCY = 1
        C_S4_AXI_ENABLE_AP = 0
        C_S5_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_ENABLE = 0
        C_S5_AXI_ID_WIDTH = 4
        C_S5_AXI_ADDR_WIDTH = 64
        C_S5_AXI_DATA_WIDTH = 32
        C_S5_AXI_SUPPORTS_READ = 1
        C_S5_AXI_SUPPORTS_WRITE = 1
        C_S5_AXI_SUPPORTS_NARROW_BURST = 1
        C_S5_AXI_REG_EN0 = 20'b00000000000000000000
        C_S5_AXI_REG_EN1 = 20'b00000001000000000000
        C_S5_AXI_STRICT_COHERENCY = 1
        C_S5_AXI_ENABLE_AP = 0
WARNING:Xst:647 - Input <s0_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <s0_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mcb_ui_top> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_raw_wrapper.v".
        C_MEMCLK_PERIOD = 2500
        C_PORT_ENABLE = 6'b000001
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b111111111111111000
        C_ARB_TIME_SLOT_1 = 18'b111111111111111000
        C_ARB_TIME_SLOT_2 = 18'b111111111111111000
        C_ARB_TIME_SLOT_3 = 18'b111111111111111000
        C_ARB_TIME_SLOT_4 = 18'b111111111111111000
        C_ARB_TIME_SLOT_5 = 18'b111111111111111000
        C_ARB_TIME_SLOT_6 = 18'b111111111111111000
        C_ARB_TIME_SLOT_7 = 18'b111111111111111000
        C_ARB_TIME_SLOT_8 = 18'b111111111111111000
        C_ARB_TIME_SLOT_9 = 18'b111111111111111000
        C_ARB_TIME_SLOT_10 = 18'b111111111111111000
        C_ARB_TIME_SLOT_11 = 18'b111111111111111000
        C_PORT_CONFIG = "B128"
        C_MEM_TRAS = 37500
        C_MEM_TRCD = 13130
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 110000
        C_MEM_TRP = 13130
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "150OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 3'b000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 1
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 16
        C_P0_DATA_PORT_SIZE = 128
        C_P1_MASK_SIZE = 16
        C_P1_DATA_PORT_SIZE = 128
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p1_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p2_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p4_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p2_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p4_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <normal_operation_window>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration_top.v".
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 1
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR3"
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration_top.v" line 172: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration_top.v" line 172: Output port <ZIO_IODRP_CS> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
WARNING:Xst:2563 - Inout <ZIO_Pin> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <ZIO_IODRP_SDO> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ZIO_IN> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit tristate buffer for signal <ZIO_Pin> created at line 135
    WARNING:Xst:2404 -  FFs/Latches <ZIO_IN_R1<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration_top>.
    WARNING:Xst:2404 -  FFs/Latches <ZIO_IN_R2<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration_top>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v".
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        SKIP_IN_TERM_CAL = 1
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_MEM_TYPE = "DDR3"
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "syn_maxfan = 1" for signal <Active_IODRP>.
    Set property "MAX_FANOUT = 1" for signal <Active_IODRP>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
    Set property "syn_maxfan = 5" for signal <Pre_SYSRST>.
    Set property "MAX_FANOUT = 5" for signal <Pre_SYSRST>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" line 431: Output port <DRP_BKST> of the instance <iodrp_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/mcb_soft_calibration.v" line 448: Output port <read_data> of the instance <iodrp_mcb_controller> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 4-bit register for signal <pre_sysrst_cnt>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 000010 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000001 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000011 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000100 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000101 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000110 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000111 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001000 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001001 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001010 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001011 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001100 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_5> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 111                                            |
    | Inputs             | 26                                             |
    | Outputs            | 29                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 415.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 417.
    Found 7-bit subtractor for signal <GND_107_o_GND_107_o_sub_66_OUT> created at line 946.
    Found 8-bit subtractor for signal <GND_107_o_GND_107_o_sub_101_OUT> created at line 1001.
    Found 8-bit subtractor for signal <DQS_DELAY[7]_GND_107_o_sub_225_OUT> created at line 1500.
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_107_o_add_12_OUT> created at line 495.
    Found 10-bit adder for signal <RstCounter[9]_GND_107_o_add_16_OUT> created at line 552.
    Found 4-bit adder for signal <pre_sysrst_cnt[3]_GND_107_o_add_24_OUT> created at line 601.
    Found 8-bit adder for signal <WaitTimer[7]_GND_107_o_add_41_OUT> created at line 749.
    Found 6-bit adder for signal <count[5]_GND_107_o_add_50_OUT> created at line 772.
    Found 6-bit adder for signal <P_Term[5]_GND_107_o_add_64_OUT> created at line 942.
    Found 10-bit adder for signal <n0698[9:0]> created at line 480.
    Found 11-bit adder for signal <n0701[10:0]> created at line 480.
    Found 12-bit adder for signal <n0704[11:0]> created at line 480.
    Found 7-bit adder for signal <N_Term[6]_GND_107_o_add_78_OUT> created at line 992.
    Found 8-bit adder for signal <n0724[7:0]> created at line 480.
    Found 9-bit adder for signal <n0727[8:0]> created at line 480.
    Found 10-bit adder for signal <n0730[9:0]> created at line 480.
    Found 11-bit adder for signal <n0733[10:0]> created at line 480.
    Found 12-bit adder for signal <n0736[11:0]> created at line 480.
    Found 10-bit adder for signal <n0748[9:0]> created at line 480.
    Found 11-bit adder for signal <n0751[10:0]> created at line 480.
    Found 12-bit adder for signal <n0754[11:0]> created at line 480.
    Found 13-bit adder for signal <n0757[12:0]> created at line 480.
    Found 14-bit adder for signal <n0760[13:0]> created at line 480.
    Found 10-bit adder for signal <n0766> created at line 480.
    Found 8-bit adder for signal <counter_inc[7]_GND_107_o_add_207_OUT> created at line 1470.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_107_o_add_210_OUT> created at line 1475.
    Found 8-bit adder for signal <counter_dec[7]_GND_107_o_add_221_OUT> created at line 1495.
    Found 15-bit adder for signal <_n0861> created at line 480.
    Found 15-bit adder for signal <n0470> created at line 480.
    Found 13-bit adder for signal <_n0873> created at line 480.
    Found 13-bit adder for signal <n0460> created at line 480.
    Found 13-bit adder for signal <_n0875> created at line 480.
    Found 13-bit adder for signal <n0478> created at line 480.
    Found 10-bit comparator greater for signal <RstCounter[9]_PWR_96_o_LessThan_16_o> created at line 550
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 760
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 761
    Found 7-bit comparator equal for signal <n0153> created at line 1041
    Found 6-bit comparator greater for signal <count[5]_PWR_96_o_LessThan_185_o> created at line 1412
    Found 8-bit comparator greater for signal <Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o> created at line 1444
    Found 8-bit comparator greater for signal <n0234> created at line 1444
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value[7]_LessThan_195_o> created at line 1449
    Found 8-bit comparator greater for signal <n0238> created at line 1449
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_209_o> created at line 1472
    Found 8-bit comparator lessequal for signal <n0252> created at line 1472
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o> created at line 1497
    Found 8-bit comparator lessequal for signal <n0270> created at line 1497
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred 207 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred  47 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/iodrp_controller.v".
    Set property "FSM_ENCODING = one-hot" for signal <state>.
    Set property "FSM_ENCODING = one-hot" for signal <nextstate>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_108_o_add_15_OUT> created at line 186.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/xs6_ddr3/iodrp_mcb_controller.v".
    Set property "FSM_ENCODING = GRAY" for signal <state>.
    Set property "FSM_ENCODING = GRAY" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | GRAY                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_109_o_add_16_OUT> created at line 301.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <wishbone_arbiter>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/system/wishbone_arbiter.v".
        WB_DWIDTH = 32
        WB_SWIDTH = 4
    Found 1-bit register for signal <m0_wb_hold_r>.
    Found 1-bit register for signal <m1_wb_hold_r>.
    Found 1-bit register for signal <current_master_r>.
    Found 32-bit 8-to-1 multiplexer for signal <_n0149> created at line 189.
    Found 1-bit 8-to-1 multiplexer for signal <_n0151> created at line 190.
    Found 1-bit 8-to-1 multiplexer for signal <_n0153> created at line 191.
    Found 32-bit comparator greater for signal <master_adr[31]_GND_144_o_LessThan_5_o> created at line 90
    Found 32-bit comparator greater for signal <master_adr[31]_GND_144_o_LessThan_6_o> created at line 65
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  46 Multiplexer(s).
Unit <wishbone_arbiter> synthesized.

Synthesizing Unit <ethmac_wb>.
    Related source file is "/home/brghena/workspace/amber/trunk/hw/vlog/system/ethmac_wb.v".
        WB_DWIDTH = 32
        WB_SWIDTH = 4
    Summary:
	no macro.
Unit <ethmac_wb> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x15-bit single-port Read Only RAM                   : 1
 4x2-bit single-port Read Only RAM                     : 1
 4x4-bit single-port Read Only RAM                     : 1
 4x6-bit single-port Read Only RAM                     : 1
 8x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 118
 10-bit adder                                          : 9
 11-bit adder                                          : 3
 12-bit adder                                          : 3
 13-bit adder                                          : 5
 14-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 5
 16-bit subtractor                                     : 2
 17-bit subtractor                                     : 1
 2-bit adder                                           : 5
 24-bit adder                                          : 2
 24-bit subtractor                                     : 3
 3-bit adder                                           : 7
 30-bit adder                                          : 3
 32-bit adder                                          : 4
 32-bit subtractor                                     : 2
 34-bit adder                                          : 1
 4-bit adder                                           : 9
 5-bit adder                                           : 22
 5-bit addsub                                          : 6
 6-bit adder                                           : 5
 7-bit adder                                           : 4
 7-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 6
 9-bit adder                                           : 2
# Registers                                            : 1072
 1-bit register                                        : 738
 10-bit register                                       : 7
 128-bit register                                      : 2
 15-bit register                                       : 1
 16-bit register                                       : 15
 2-bit register                                        : 21
 24-bit register                                       : 7
 25-bit register                                       : 3
 3-bit register                                        : 14
 30-bit register                                       : 5
 32-bit register                                       : 67
 4-bit register                                        : 40
 5-bit register                                        : 23
 6-bit register                                        : 9
 68-bit register                                       : 1
 7-bit register                                        : 11
 8-bit register                                        : 105
 9-bit register                                        : 3
# Comparators                                          : 90
 1-bit comparator equal                                : 2
 10-bit comparator equal                               : 1
 10-bit comparator greater                             : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 7
 16-bit comparator lessequal                           : 1
 20-bit comparator equal                               : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 10
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 4
 5-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 7
 6-bit comparator equal                                : 2
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 3
 7-bit comparator lessequal                            : 3
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 12
 8-bit comparator greater                              : 9
 8-bit comparator lessequal                            : 4
 9-bit comparator greater                              : 1
# Multiplexers                                         : 1280
 1-bit 12-to-1 multiplexer                             : 4
 1-bit 13-to-1 multiplexer                             : 2
 1-bit 15-to-1 multiplexer                             : 2
 1-bit 16-to-1 multiplexer                             : 18
 1-bit 2-to-1 multiplexer                              : 711
 1-bit 21-to-1 multiplexer                             : 2
 1-bit 22-to-1 multiplexer                             : 2
 1-bit 24-to-1 multiplexer                             : 2
 1-bit 25-to-1 multiplexer                             : 2
 1-bit 28-to-1 multiplexer                             : 2
 1-bit 29-to-1 multiplexer                             : 2
 1-bit 31-to-1 multiplexer                             : 2
 1-bit 32-to-1 multiplexer                             : 3
 1-bit 4-to-1 multiplexer                              : 11
 1-bit 7-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 5
 10-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 6
 128-bit 4-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 12
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 81
 2-bit 3-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 25
 3-bit 2-to-1 multiplexer                              : 24
 30-bit 2-to-1 multiplexer                             : 4
 32-bit 13-to-1 multiplexer                            : 1
 32-bit 16-to-1 multiplexer                            : 5
 32-bit 2-to-1 multiplexer                             : 74
 32-bit 24-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 7-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 4
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 32-to-1 multiplexer                            : 1
 33-bit 38-to-1 multiplexer                            : 2
 33-bit 4-to-1 multiplexer                             : 1
 34-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 132
 4-bit 4-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 9
 68-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 9
 8-bit 16-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 85
 8-bit 4-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 16-bit shifter logical left                           : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 10
# Xors                                                 : 94
 1-bit xor2                                            : 81
 1-bit xor3                                            : 10
 1-bit xor4                                            : 2
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> in Unit <mcb_soft_calibration_inst> is equivalent to the following 3 FFs/Latches, which will be removed : <IODRPCTRLR_MEMCELL_ADDR_4> <IODRPCTRLR_MEMCELL_ADDR_5> <IODRPCTRLR_MEMCELL_ADDR_6> 
INFO:Xst:2261 - The FF/Latch <o_read_data_alignment_0> in Unit <u_decode> is equivalent to the following 2 FFs/Latches, which will be removed : <o_read_data_alignment_1> <o_read_data_alignment_2> 
INFO:Xst:2261 - The FF/Latch <o_status_bits_irq_mask_wen> in Unit <u_decode> is equivalent to the following FF/Latch, which will be removed : <o_status_bits_mode_wen> 
INFO:Xst:2261 - The FF/Latch <abt_address_reg_0> in Unit <u_decode> is equivalent to the following FF/Latch, which will be removed : <o_read_data_alignment_3> 
INFO:Xst:2261 - The FF/Latch <abt_address_reg_1> in Unit <u_decode> is equivalent to the following FF/Latch, which will be removed : <o_read_data_alignment_4> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_4> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_36> <o_wr_data_68> <o_wr_data_100> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_5> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_37> <o_wr_data_69> <o_wr_data_101> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_10> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_42> <o_wr_data_74> <o_wr_data_106> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_6> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_38> <o_wr_data_70> <o_wr_data_102> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_11> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_43> <o_wr_data_75> <o_wr_data_107> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_7> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_39> <o_wr_data_71> <o_wr_data_103> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_12> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_44> <o_wr_data_76> <o_wr_data_108> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_8> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_40> <o_wr_data_72> <o_wr_data_104> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_13> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_45> <o_wr_data_77> <o_wr_data_109> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_9> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_41> <o_wr_data_73> <o_wr_data_105> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_14> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_46> <o_wr_data_78> <o_wr_data_110> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_20> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_52> <o_wr_data_84> <o_wr_data_116> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_15> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_47> <o_wr_data_79> <o_wr_data_111> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_21> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_53> <o_wr_data_85> <o_wr_data_117> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_16> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_48> <o_wr_data_80> <o_wr_data_112> 
INFO:Xst:2261 - The FF/Latch <o_cmd_instr_1> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following FF/Latch, which will be removed : <o_cmd_instr_2> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_22> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_54> <o_wr_data_86> <o_wr_data_118> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_17> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_49> <o_wr_data_81> <o_wr_data_113> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_23> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_55> <o_wr_data_87> <o_wr_data_119> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_18> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_50> <o_wr_data_82> <o_wr_data_114> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_24> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_56> <o_wr_data_88> <o_wr_data_120> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_19> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_51> <o_wr_data_83> <o_wr_data_115> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_25> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_57> <o_wr_data_89> <o_wr_data_121> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_30> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_62> <o_wr_data_94> <o_wr_data_126> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_26> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_58> <o_wr_data_90> <o_wr_data_122> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_31> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_63> <o_wr_data_95> <o_wr_data_127> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_27> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_59> <o_wr_data_91> <o_wr_data_123> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_28> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_60> <o_wr_data_92> <o_wr_data_124> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_29> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_61> <o_wr_data_93> <o_wr_data_125> 
INFO:Xst:2261 - The FF/Latch <o_cmd_byte_addr_0> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_cmd_byte_addr_1> <o_cmd_byte_addr_2> <o_cmd_byte_addr_3> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_0> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_32> <o_wr_data_64> <o_wr_data_96> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_1> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_33> <o_wr_data_65> <o_wr_data_97> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_2> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_34> <o_wr_data_66> <o_wr_data_98> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_3> in Unit <u_wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_35> <o_wr_data_67> <o_wr_data_99> 
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <iabt_reg> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_0> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_1> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_2> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_3> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_4> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_5> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_6> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <abt_status_reg_7> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dabt_reg> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <o_read_data_alignment_0> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <uart0_cts_n_d_0> has a constant value of 1 in block <u_uart1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rxd_d_0> has a constant value of 1 in block <u_uart1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <o_cmd_instr_1> has a constant value of 0 in block <u_wb_xs6_ddr3_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <o_cmd_byte_addr_0> has a constant value of 0 in block <u_wb_xs6_ddr3_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rxd_d_1> has a constant value of 1 in block <u_uart1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart0_cts_n_d_1> has a constant value of 1 in block <u_uart1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_7> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_6> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_5> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_4> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_3> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_2> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_1> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_0> has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart0_cts_n_d_2> has a constant value of 1 in block <u_uart1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rxd_d_2> has a constant value of 1 in block <u_uart1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart0_cts_n_d_3> has a constant value of 1 in block <u_uart1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rxd_d_3> has a constant value of 1 in block <u_uart1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rxd_d_4> has a constant value of 1 in block <u_uart1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <miss_address_0> of sequential type is unconnected in block <u_cache>.
WARNING:Xst:2677 - Node <miss_address_1> of sequential type is unconnected in block <u_cache>.
WARNING:Xst:2677 - Node <wbuf_addr_r_0> of sequential type is unconnected in block <u_wishbone>.
WARNING:Xst:2677 - Node <wbuf_addr_r_1> of sequential type is unconnected in block <u_wishbone>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_0> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_1> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_4> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_5> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_0> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_1> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_4> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_5> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_0> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_1> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_4> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_5> of sequential type is unconnected in block <u_timer_module>.
WARNING:Xst:2677 - Node <wb_adr_r_0> of sequential type is unconnected in block <u_wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_r_1> of sequential type is unconnected in block <u_wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_r_2> of sequential type is unconnected in block <u_wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_r_3> of sequential type is unconnected in block <u_wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_r_27> of sequential type is unconnected in block <u_wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_r_28> of sequential type is unconnected in block <u_wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_r_29> of sequential type is unconnected in block <u_wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <o_cmd_byte_addr_27> of sequential type is unconnected in block <u_wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <o_cmd_byte_addr_28> of sequential type is unconnected in block <u_wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <o_cmd_byte_addr_29> of sequential type is unconnected in block <u_wb_xs6_ddr3_bridge>.
WARNING:Xst:1710 - FF/Latch <dabt_reg_d1> (without init value) has a constant value of 0 in block <u_decode>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <a23_cache>.
The following registers are absorbed into counter <init_count>: 1 register on signal <init_count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_random_num[3]_GND_9_o_wide_mux_139_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <random_num<3:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <a23_cache> synthesized (advanced).

Synthesizing (advanced) Unit <a23_decode>.
	The following adders/subtractors are grouped into adder tree <Madd_mtrans_num_registers_Madd1> :
 	<Madd__n1918> in block <a23_decode>, 	<Madd__n1920_Madd> in block <a23_decode>, 	<Madd__n1921> in block <a23_decode>, 	<Madd__n1923_Madd> in block <a23_decode>, 	<Madd__n1924> in block <a23_decode>, 	<Madd__n1926_Madd> in block <a23_decode>, 	<Madd_n1408[2:0]_Madd> in block <a23_decode>, 	<Madd_mtrans_num_registers_Madd> in block <a23_decode>.
INFO:Xst:3231 - The small RAM <Mram_reg_bank_wsel_nxt[3]_GND_14_o_wide_mux_571_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <reg_bank_wsel_nxt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <a23_decode> synthesized (advanced).

Synthesizing (advanced) Unit <a23_execute>.
INFO:Xst:3231 - The small RAM <Mram_status_bits_mode_rds_oh_nxt> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <status_bits_mode_rds_nxt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <status_bits_mode_rds_oh_nxt> |          |
    -----------------------------------------------------------------------
Unit <a23_execute> synthesized (advanced).

Synthesizing (advanced) Unit <a23_multiply>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <a23_multiply> synthesized (advanced).

Synthesizing (advanced) Unit <eth_fifo>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <write_pointer>: 1 register on signal <write_pointer>.
The following registers are absorbed into counter <read_pointer>: 1 register on signal <read_pointer>.
Unit <eth_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <eth_receivecontrol>.
The following registers are absorbed into counter <PauseTimer>: 1 register on signal <PauseTimer>.
The following registers are absorbed into counter <DlyCrcCnt>: 1 register on signal <DlyCrcCnt>.
The following registers are absorbed into counter <ByteCnt>: 1 register on signal <ByteCnt>.
The following registers are absorbed into counter <SlotTimer>: 1 register on signal <SlotTimer>.
Unit <eth_receivecontrol> synthesized (advanced).

Synthesizing (advanced) Unit <eth_rxcounters>.
The following registers are absorbed into counter <IFGCounter>: 1 register on signal <IFGCounter>.
The following registers are absorbed into counter <ByteCnt>: 1 register on signal <ByteCnt>.
Unit <eth_rxcounters> synthesized (advanced).

Synthesizing (advanced) Unit <eth_transmitcontrol>.
The following registers are absorbed into accumulator <ByteCnt>: 1 register on signal <ByteCnt>.
The following registers are absorbed into counter <DlyCrcCnt>: 1 register on signal <DlyCrcCnt>.
Unit <eth_transmitcontrol> synthesized (advanced).

Synthesizing (advanced) Unit <eth_txcounters>.
The following registers are absorbed into counter <ByteCnt>: 1 register on signal <ByteCnt>.
The following registers are absorbed into counter <NibCnt>: 1 register on signal <NibCnt>.
The following registers are absorbed into counter <DlyCrcCnt>: 1 register on signal <DlyCrcCnt>.
Unit <eth_txcounters> synthesized (advanced).

Synthesizing (advanced) Unit <eth_txethmac>.
The following registers are absorbed into counter <RetryCnt>: 1 register on signal <RetryCnt>.
Unit <eth_txethmac> synthesized (advanced).

Synthesizing (advanced) Unit <eth_wishbone>.
The following registers are absorbed into counter <RxValidBytes>: 1 register on signal <RxValidBytes>.
The following registers are absorbed into counter <TxPointerMSB>: 1 register on signal <TxPointerMSB>.
The following registers are absorbed into counter <RxPointerMSB>: 1 register on signal <RxPointerMSB>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_TxPointerLSB[1]_GND_71_o_wide_mux_185_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <TxPointerLSB>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1421> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <RxPointerLSB_rst> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <eth_wishbone> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <pre_sysrst_cnt>: 1 register on signal <pre_sysrst_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
	The following adders/subtractors are grouped into adder tree <Madd_n0460_Madd1> :
 	<Madd_n0701[10:0]_Madd> in block <mcb_soft_calibration>, 	<Madd_n0704[11:0]_Madd> in block <mcb_soft_calibration>, 	<Madd__n0873_Madd> in block <mcb_soft_calibration>.
	The following adders/subtractors are grouped into adder tree <Madd_n0730[9:0]1> :
 	<Madd_n0724[7:0]> in block <mcb_soft_calibration>, 	<Madd_n0727[8:0]> in block <mcb_soft_calibration>, 	<Madd_n0730[9:0]> in block <mcb_soft_calibration>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <test_module>.
The following registers are absorbed into counter <cycles_reg>: 1 register on signal <cycles_reg>.
The following registers are absorbed into counter <firq_timer>: 1 register on signal <firq_timer>.
The following registers are absorbed into counter <irq_timer>: 1 register on signal <irq_timer>.
Unit <test_module> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <tx_bit_pulse_count>: 1 register on signal <tx_bit_pulse_count>.
The following registers are absorbed into counter <rx_bit_pulse_count>: 1 register on signal <rx_bit_pulse_count>.
The following registers are absorbed into counter <rx_fifo_wp>: 1 register on signal <rx_fifo_wp>.
The following registers are absorbed into counter <rx_fifo_count>: 1 register on signal <rx_fifo_count>.
The following registers are absorbed into counter <rx_fifo_rp>: 1 register on signal <rx_fifo_rp>.
The following registers are absorbed into counter <rx_int_timer>: 1 register on signal <rx_int_timer>.
The following registers are absorbed into counter <tx_fifo_wp>: 1 register on signal <tx_fifo_wp>.
The following registers are absorbed into counter <tx_fifo_count>: 1 register on signal <tx_fifo_count>.
The following registers are absorbed into counter <tx_fifo_rp>: 1 register on signal <tx_fifo_rp>.
Unit <uart> synthesized (advanced).
WARNING:Xst:2677 - Node <miss_address_0> of sequential type is unconnected in block <a23_cache>.
WARNING:Xst:2677 - Node <miss_address_1> of sequential type is unconnected in block <a23_cache>.
WARNING:Xst:2677 - Node <wbuf_addr_r_0> of sequential type is unconnected in block <a23_wishbone>.
WARNING:Xst:2677 - Node <wbuf_addr_r_1> of sequential type is unconnected in block <a23_wishbone>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_0> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_1> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_4> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer0_ctrl_reg_5> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_0> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_1> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_4> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer1_ctrl_reg_5> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_0> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_1> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_4> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <timer2_ctrl_reg_5> of sequential type is unconnected in block <timer_module>.
WARNING:Xst:2677 - Node <wb_adr_r_0> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_r_1> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_r_2> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_r_3> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x15-bit single-port distributed Read Only RAM       : 1
 4x2-bit single-port distributed Read Only RAM         : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 4x6-bit single-port distributed Read Only RAM         : 1
 8x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 42
 10-bit adder                                          : 7
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 17-bit subtractor                                     : 1
 2-bit adder                                           : 3
 24-bit subtractor                                     : 3
 26-bit subtractor                                     : 1
 3-bit adder                                           : 2
 30-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 34-bit adder                                          : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 4
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 4
 9-bit adder                                           : 4
# Adder Trees                                          : 3
 10-bit / 4-inputs adder tree                          : 1
 5-bit / 11-inputs adder tree                          : 1
 8-bit / 5-inputs adder tree                           : 1
# Counters                                             : 53
 10-bit up counter                                     : 5
 16-bit down counter                                   : 1
 16-bit up counter                                     : 4
 2-bit up counter                                      : 1
 24-bit up counter                                     : 2
 3-bit up counter                                      : 4
 30-bit up counter                                     : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 7
 5-bit up counter                                      : 10
 5-bit updown counter                                  : 6
 6-bit up counter                                      : 3
 8-bit down counter                                    : 2
 8-bit up counter                                      : 3
 8-bit updown counter                                  : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 6-bit up loadable accumulator                         : 1
# Registers                                            : 4788
 Flip-Flops                                            : 4788
# Comparators                                          : 90
 1-bit comparator equal                                : 2
 10-bit comparator equal                               : 1
 10-bit comparator greater                             : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 7
 16-bit comparator lessequal                           : 1
 20-bit comparator equal                               : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 10
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 4
 5-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 7
 6-bit comparator equal                                : 2
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 3
 7-bit comparator lessequal                            : 3
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 12
 8-bit comparator greater                              : 9
 8-bit comparator lessequal                            : 4
 9-bit comparator greater                              : 1
# Multiplexers                                         : 1966
 1-bit 12-to-1 multiplexer                             : 4
 1-bit 13-to-1 multiplexer                             : 2
 1-bit 15-to-1 multiplexer                             : 2
 1-bit 16-to-1 multiplexer                             : 34
 1-bit 2-to-1 multiplexer                              : 1380
 1-bit 21-to-1 multiplexer                             : 2
 1-bit 22-to-1 multiplexer                             : 2
 1-bit 24-to-1 multiplexer                             : 2
 1-bit 25-to-1 multiplexer                             : 2
 1-bit 28-to-1 multiplexer                             : 2
 1-bit 29-to-1 multiplexer                             : 2
 1-bit 31-to-1 multiplexer                             : 2
 1-bit 32-to-1 multiplexer                             : 3
 1-bit 4-to-1 multiplexer                              : 75
 1-bit 7-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 5
 128-bit 2-to-1 multiplexer                            : 6
 128-bit 4-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 7
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 80
 2-bit 3-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 20
 3-bit 2-to-1 multiplexer                              : 22
 30-bit 2-to-1 multiplexer                             : 2
 32-bit 13-to-1 multiplexer                            : 1
 32-bit 16-to-1 multiplexer                            : 5
 32-bit 2-to-1 multiplexer                             : 57
 32-bit 24-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 7-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 4
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 32-to-1 multiplexer                            : 1
 33-bit 38-to-1 multiplexer                            : 2
 33-bit 4-to-1 multiplexer                             : 1
 34-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 126
 4-bit 4-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 5
 68-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 74
 8-bit 4-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 16-bit shifter logical left                           : 1
# FSMs                                                 : 10
# Xors                                                 : 94
 1-bit xor2                                            : 81
 1-bit xor3                                            : 10
 1-bit xor4                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dabt_reg> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_7> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_6> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_5> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_4> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_3> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_2> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_1> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <abt_status_reg_0> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_read_data_alignment_2> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_read_data_alignment_1> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_read_data_alignment_0> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <iabt_reg> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dabt_reg_d1> (without init value) has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_7> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_6> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_5> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_4> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_3> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_2> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_1> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt_status_0> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pre_fetch_instruction_iabt> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <o_cmd_instr_1> has a constant value of 0 in block <wb_xs6_ddr3_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_cmd_instr_2> has a constant value of 0 in block <wb_xs6_ddr3_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_cmd_byte_addr_0> has a constant value of 0 in block <wb_xs6_ddr3_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_cmd_byte_addr_1> has a constant value of 0 in block <wb_xs6_ddr3_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_cmd_byte_addr_2> has a constant value of 0 in block <wb_xs6_ddr3_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <o_cmd_byte_addr_3> has a constant value of 0 in block <wb_xs6_ddr3_bridge>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <o_rm_sel_0> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_crm_0> 
INFO:Xst:2261 - The FF/Latch <o_imm_shift_amount_3> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_num_2> 
INFO:Xst:2261 - The FF/Latch <o_rm_sel_1> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_crm_1> 
INFO:Xst:2261 - The FF/Latch <o_imm_shift_amount_4> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_num_3> 
INFO:Xst:2261 - The FF/Latch <o_rm_sel_2> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_crm_2> 
INFO:Xst:2261 - The FF/Latch <o_rm_sel_3> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_crm_3> 
INFO:Xst:2261 - The FF/Latch <o_imm_shift_amount_0> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_opcode2_2> 
INFO:Xst:2261 - The FF/Latch <o_imm_shift_amount_1> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_num_0> 
INFO:Xst:2261 - The FF/Latch <o_imm_shift_amount_2> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_copro_num_1> 
INFO:Xst:2261 - The FF/Latch <o_status_bits_mode_wen> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_status_bits_irq_mask_wen> 
INFO:Xst:2261 - The FF/Latch <abt_address_reg_0> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_read_data_alignment_3> 
INFO:Xst:2261 - The FF/Latch <abt_address_reg_1> in Unit <a23_decode> is equivalent to the following FF/Latch, which will be removed : <o_read_data_alignment_4> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_4> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_36> <o_wr_data_68> <o_wr_data_100> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_5> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_37> <o_wr_data_69> <o_wr_data_101> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_10> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_42> <o_wr_data_74> <o_wr_data_106> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_6> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_38> <o_wr_data_70> <o_wr_data_102> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_11> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_43> <o_wr_data_75> <o_wr_data_107> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_7> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_39> <o_wr_data_71> <o_wr_data_103> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_12> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_44> <o_wr_data_76> <o_wr_data_108> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_8> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_40> <o_wr_data_72> <o_wr_data_104> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_13> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_45> <o_wr_data_77> <o_wr_data_109> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_9> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_41> <o_wr_data_73> <o_wr_data_105> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_14> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_46> <o_wr_data_78> <o_wr_data_110> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_20> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_52> <o_wr_data_84> <o_wr_data_116> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_15> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_47> <o_wr_data_79> <o_wr_data_111> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_21> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_53> <o_wr_data_85> <o_wr_data_117> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_16> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_48> <o_wr_data_80> <o_wr_data_112> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_22> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_54> <o_wr_data_86> <o_wr_data_118> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_17> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_49> <o_wr_data_81> <o_wr_data_113> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_23> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_55> <o_wr_data_87> <o_wr_data_119> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_18> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_50> <o_wr_data_82> <o_wr_data_114> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_24> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_56> <o_wr_data_88> <o_wr_data_120> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_19> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_51> <o_wr_data_83> <o_wr_data_115> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_25> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_57> <o_wr_data_89> <o_wr_data_121> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_30> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_62> <o_wr_data_94> <o_wr_data_126> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_26> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_58> <o_wr_data_90> <o_wr_data_122> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_31> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_63> <o_wr_data_95> <o_wr_data_127> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_27> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_59> <o_wr_data_91> <o_wr_data_123> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_28> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_60> <o_wr_data_92> <o_wr_data_124> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_29> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_61> <o_wr_data_93> <o_wr_data_125> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_0> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_32> <o_wr_data_64> <o_wr_data_96> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_1> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_33> <o_wr_data_65> <o_wr_data_97> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_2> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_34> <o_wr_data_66> <o_wr_data_98> 
INFO:Xst:2261 - The FF/Latch <o_wr_data_3> in Unit <wb_xs6_ddr3_bridge> is equivalent to the following 3 FFs/Latches, which will be removed : <o_wr_data_35> <o_wr_data_67> <o_wr_data_99> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_5> on signal <STATE[1:6]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 001101 | 000001
 000010 | unreached
 000001 | unreached
 000011 | unreached
 000100 | unreached
 000101 | unreached
 000110 | unreached
 000111 | unreached
 001000 | unreached
 001001 | unreached
 001010 | unreached
 001011 | unreached
 001100 | unreached
 001110 | 000011
 001111 | 000010
 010000 | 000110
 100010 | 000111
 010001 | 000101
 010010 | 000100
 010011 | 001100
 010100 | 001101
 010101 | 001111
 010110 | 001110
 010111 | 001010
 011000 | 001011
 011001 | 001001
 011010 | 001000
 011011 | 011000
 011100 | 011001
 011101 | 011011
 011110 | 011010
 011111 | 011110
 100000 | 011111
 100001 | 011101
 100011 | 011100
 100100 | 010100
 100101 | 010101
 110010 | 010111
 110001 | 010110
 100111 | 010010
 100110 | 010011
 101000 | 010001
 101001 | 010000
 101010 | 110000
 101011 | 110001
 101100 | 110011
 101101 | 110010
 101110 | 110110
 101111 | 110111
 110000 | 110101
 110011 | 110100
 110100 | 111100
 110101 | 111101
 110110 | 111111
 111000 | 111110
 111001 | 111010
 110111 | 111011
 111010 | unreached
--------------------
Optimizing FSM <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/FSM_6> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/FSM_7> on signal <state[1:4]> with GRAY encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0111  | 0110
 0100  | 0111
 0101  | 0101
 0110  | 0100
 1000  | 1100
 1001  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_uart0/FSM_4> on signal <rxd_state[1:4]> with user encoding.
Optimizing FSM <u_uart1/FSM_4> on signal <rxd_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0011  | 0011
 0100  | 0100
 0010  | 0010
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_uart0/FSM_3> on signal <txd_state[1:4]> with user encoding.
Optimizing FSM <u_uart1/FSM_3> on signal <txd_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_amber/u_fetch/u_cache/FSM_0> on signal <c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0111  | 0111
 1000  | 1000
 0010  | 0010
 1001  | 1001
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_amber/u_fetch/u_wishbone/FSM_1> on signal <wishbone_st[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 001   | 001
 010   | 010
 011   | 011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_amber/u_decode/FSM_2> on signal <control_state[1:24]> with one-hot encoding.
-----------------------------------
 State | Encoding
-----------------------------------
 00000 | 000000000000000000000001
 10100 | 000000000000000000000010
 10001 | 000000000000000000000100
 10000 | 000000000000000000001000
 01110 | 000000000000000000010000
 01101 | 000000000000000000100000
 01100 | 000000000000000001000000
 01011 | 000000000000000010000000
 01010 | 000000000000000100000000
 00001 | 000000000000001000000000
 00100 | 000000000000010000000000
 00011 | 000000000000100000000000
 00111 | 000000000001000000000000
 01001 | 000000000010000000000000
 00101 | 000000000100000000000000
 10111 | 000000001000000000000000
 11000 | 000000010000000000000000
 01000 | 000000100000000000000000
 01111 | 000001000000000000000000
 10011 | 000010000000000000000000
 00110 | 000100000000000000000000
 10110 | 001000000000000000000000
 11001 | 010000000000000000000000
 00010 | 100000000000000000000000
-----------------------------------
WARNING:Xst:2677 - Node <DlyCrcCnt_3> of sequential type is unconnected in block <eth_transmitcontrol>.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_rdata32_16> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_17> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_18> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_19> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_20> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_21> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_24> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_25> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_26> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_27> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_28> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_29> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_30> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_31> has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tx_fifo_wp_4> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <tx_fifo_rp_4> of sequential type is unconnected in block <uart>.
WARNING:Xst:1293 - FF/Latch <o_byte_enable_sel_1> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_state_FSM_FFd6> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <o_address_sel_3> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <restore_base_address> of sequential type is unconnected in block <a23_decode>.
WARNING:Xst:1293 - FF/Latch <wb_rdata32_19> has a constant value of 0 in block <timer_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_23> has a constant value of 0 in block <timer_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_24> has a constant value of 0 in block <timer_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_27> has a constant value of 0 in block <timer_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_28> has a constant value of 0 in block <timer_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wb_rdata32_31> has a constant value of 0 in block <timer_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wb_adr_buf_r_0> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_1> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_4> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_5> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_6> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_7> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_8> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_9> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_10> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_11> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_12> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_13> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_14> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_15> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_16> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_17> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_18> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_19> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_20> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_21> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_22> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_23> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_24> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_25> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_26> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_27> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_28> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_29> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_30> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
WARNING:Xst:2677 - Node <wb_adr_buf_r_31> of sequential type is unconnected in block <wb_xs6_ddr3_bridge>.
INFO:Xst:1901 - Instance U_BUFG_CLK1 in unit infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_3> <MCB_UIADDR_4> 
INFO:Xst:2261 - The FF/Latch <wb_rdata32_8> in Unit <uart> is equivalent to the following 9 FFs/Latches, which will be removed : <wb_rdata32_9> <wb_rdata32_10> <wb_rdata32_11> <wb_rdata32_12> <wb_rdata32_13> <wb_rdata32_14> <wb_rdata32_15> <wb_rdata32_22> <wb_rdata32_23> 
INFO:Xst:2261 - The FF/Latch <wb_rdata32_16> in Unit <timer_module> is equivalent to the following 9 FFs/Latches, which will be removed : <wb_rdata32_17> <wb_rdata32_18> <wb_rdata32_20> <wb_rdata32_21> <wb_rdata32_22> <wb_rdata32_25> <wb_rdata32_26> <wb_rdata32_29> <wb_rdata32_30> 

Optimizing unit <eth_register_15> ...

Optimizing unit <eth_register_2> ...

Optimizing unit <eth_register_7> ...

Optimizing unit <eth_register_12> ...

Optimizing unit <xilinx_dist_ram_16x32> ...

Optimizing unit <system> ...

Optimizing unit <eth_top> ...

Optimizing unit <eth_registers> ...

Optimizing unit <eth_register_1> ...

Optimizing unit <eth_register_8> ...

Optimizing unit <eth_register_14> ...

Optimizing unit <eth_wishbone> ...

Optimizing unit <eth_fifo> ...

Optimizing unit <eth_miim> ...

Optimizing unit <eth_clockgen> ...
WARNING:Xst:1710 - FF/Latch <Counter_7> (without init value) has a constant value of 0 in block <eth_clockgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Counter_7> (without init value) has a constant value of 0 in block <eth_clockgen>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <eth_shiftreg> ...

Optimizing unit <eth_outputcontrol> ...

Optimizing unit <eth_maccontrol> ...

Optimizing unit <eth_receivecontrol> ...

Optimizing unit <eth_transmitcontrol> ...

Optimizing unit <eth_txethmac> ...

Optimizing unit <eth_txcounters> ...

Optimizing unit <eth_txstatem> ...

Optimizing unit <eth_crc> ...

Optimizing unit <eth_random> ...

Optimizing unit <eth_rxethmac> ...

Optimizing unit <eth_rxcounters> ...

Optimizing unit <eth_rxaddrcheck> ...

Optimizing unit <eth_rxstatem> ...

Optimizing unit <eth_macstatus> ...

Optimizing unit <clocks_resets> ...

Optimizing unit <mcb_soft_calibration> ...
WARNING:Xst:1710 - FF/Latch <N_Term_s_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <infrastructure> ...

Optimizing unit <uart> ...

Optimizing unit <interrupt_controller> ...

Optimizing unit <a23_fetch> ...

Optimizing unit <a23_cache> ...

Optimizing unit <a23_wishbone> ...

Optimizing unit <a23_decode> ...
WARNING:Xst:1293 - FF/Latch <saved_current_instruction_iabt> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_0> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_1> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_2> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_3> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_4> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_5> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_6> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_7> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <saved_current_instruction_iabt_status_0> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_1> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_2> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_3> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_4> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_5> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_6> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <saved_current_instruction_iabt_status_7> has a constant value of 0 in block <a23_decode>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <a23_execute> ...

Optimizing unit <a23_register_bank> ...

Optimizing unit <a23_barrel_shift> ...

Optimizing unit <a23_alu> ...

Optimizing unit <a23_multiply> ...

Optimizing unit <a23_coprocessor> ...

Optimizing unit <xs6_sram_4096x32_byte_en> ...

Optimizing unit <test_module> ...

Optimizing unit <timer_module> ...

Optimizing unit <wb_xs6_ddr3_bridge> ...

Optimizing unit <wishbone_arbiter> ...
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_status_0> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_status_1> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_status_2> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_status_3> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_status_4> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_status_5> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_status_6> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_status_7> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/uart0_cts_n_d_0> has a constant value of 1 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rxd_d_0> has a constant value of 1 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_7> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_7> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/uart0_cts_n_d_1> has a constant value of 1 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rxd_d_1> has a constant value of 1 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/uart0_cts_n_d_2> has a constant value of 1 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rxd_d_2> has a constant value of 1 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/uart0_cts_n_d_3> has a constant value of 1 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rxd_d_3> has a constant value of 1 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rxd_d_4> has a constant value of 1 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo_rp_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo_rp_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo_rp_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo_rp_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo_wp_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo_wp_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo_wp_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo_wp_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/txd> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/rxen> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<15>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<15>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<15>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<15>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<15>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<15>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<15>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<15>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<14>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<14>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<14>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<14>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<14>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<14>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<14>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<14>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<13>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<13>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<13>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<13>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<13>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<13>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<13>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<13>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<12>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<12>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<12>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<12>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<12>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<12>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<12>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<12>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<11>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<11>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<11>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<11>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<11>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<11>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<11>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<10>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<10>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<11>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<10>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<10>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<10>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<10>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<10>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<9>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<10>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<9>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<9>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<9>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<9>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<9>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<9>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<9>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<8>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<8>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<8>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<8>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<8>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<8>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<8>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<8>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<7>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<7>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<7>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<7>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<7>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<7>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<7>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<7>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<6>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<6>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<6>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<6>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<6>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<6>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<6>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<6>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<5>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<5>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<5>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<5>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<5>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<5>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<5>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<5>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<4>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<4>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<4>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<4>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<4>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<4>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<4>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<3>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<3>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<4>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<3>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<3>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<3>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<3>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<3>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<2>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<3>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<2>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<2>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<2>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<2>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<2>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<2>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<2>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<1>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<1>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<1>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<1>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<1>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<1>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<1>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<1>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<0>_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<0>_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<0>_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<0>_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<0>_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<0>_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<0>_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_fifo<0>_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_reg_bank_wsel_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_reg_bank_wsel_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_reg_bank_wsel_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_reg_bank_wsel_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_copro_opcode2_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_copro_opcode2_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_copro_opcode1_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_copro_opcode1_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/o_copro_opcode1_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_execute/o_priviledged> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_execute/o_data_access> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_wb_xs6_ddr3_bridge/wb_adr_r_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_wb_xs6_ddr3_bridge/wb_adr_r_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_wb_xs6_ddr3_bridge/wb_adr_r_27> of sequential type is unconnected in block <system>.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_27> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_28> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_29> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_30> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_31> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_decode/saved_current_instruction_iabt> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart0/rx_int_timer_22> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart0/rx_int_timer_23> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_full> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_empty> has a constant value of 1 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_interrupt> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rxd_state_FSM_FFd3> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rxd_state_FSM_FFd2> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rxd_state_FSM_FFd1> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_0> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_1> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_2> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_3> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_4> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_5> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_6> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_7> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_8> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_9> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_10> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_11> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_0> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_1> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_2> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_3> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_4> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_5> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_6> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_7> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_8> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_9> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_10> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_11> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_12> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_13> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_14> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_15> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_16> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_17> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_18> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_19> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_20> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_21> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_22> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_23> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_24> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_25> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_amber/u_coprocessor/fault_address_26> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/txd_state_FSM_FFd1> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_wp_0> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_wp_1> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_wp_2> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_wp_3> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_wp_4> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_count_0> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_count_1> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_count_2> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_count_3> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_count_4> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_rp_0> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_rp_1> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_rp_2> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_rp_3> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_fifo_rp_4> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/miim1/clkgen/Counter_7> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/txd_state_FSM_FFd2> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/txd_state_FSM_FFd3> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/txd_state_FSM_FFd4> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_23> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_22> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_21> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_20> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_19> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_18> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_17> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_16> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_15> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_14> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_13> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_uart1/rx_int_timer_12> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_byte_6> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_byte_5> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_byte_4> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_byte_1> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_byte_3> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_byte_2> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_byte_0> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_byte_7> has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_11> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_21> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_31> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_41> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_51> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_61> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_71> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_02> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_12> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_22> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_32> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_42> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_52> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_62> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_72> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_03> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_13> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_23> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_33> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_43> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_53> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_63> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_73> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_04> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_615> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_515> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_415> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_315> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_215> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_115> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_015> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_714> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_614> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_514> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_414> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_314> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_214> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_114> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_014> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_715> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_0> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_1> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_2> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_3> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_4> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_5> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_6> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_7> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_01> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_311> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_211> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_111> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_011> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_710> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_610> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_510> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_410> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_310> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_210> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_110> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_010> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_79> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_69> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_59> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_49> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_39> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_29> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_19> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_713> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_613> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_513> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_413> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_313> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_213> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_113> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_013> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_712> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_612> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_512> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_412> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_312> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_212> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_112> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_012> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_711> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_611> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_511> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_411> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_46> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_36> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_26> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_16> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_06> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_75> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_65> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_55> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_45> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_35> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_25> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_15> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_05> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_74> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_64> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_54> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_44> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_34> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_24> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_14> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_09> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_78> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_68> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_58> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_48> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_38> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_28> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_18> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_08> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_77> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_67> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_57> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_47> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_37> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_27> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_17> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_07> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_76> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_66> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_uart1/rx_fifo_56> (without init value) has a constant value of 0 in block <system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_uart1/rx_bit_pulse_count_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/rx_bit_pulse_count_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/rx_bit_pulse_count_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/rx_bit_pulse_count_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/rx_bit_pulse_count_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/rx_bit_pulse_count_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/rx_bit_pulse_count_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/rx_bit_pulse_count_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/rx_bit_pulse_count_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/rx_bit_pulse_count_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/rxd_state_FSM_FFd4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/restart_rx_bit_count> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/pre_fetch_instruction_address_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/saved_current_instruction_address_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_amber/u_decode/abt_address_reg_2> of sequential type is unconnected in block <system>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_uart1/tx_bit_pulse> is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_bit_pulse_count_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_bit_pulse_count_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_bit_pulse_count_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_bit_pulse_count_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_bit_pulse_count_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_bit_pulse_count_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_bit_pulse_count_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_bit_pulse_count_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_bit_pulse_count_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <u_uart1/tx_bit_pulse_count_0> of sequential type is unconnected in block <system>.
INFO:Xst:2261 - The FF/Latch <u_amber/u_decode/control_state_FSM_FFd3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <u_amber/u_decode/o_exclusive_exec> 
INFO:Xst:2261 - The FF/Latch <u_amber/u_execute/u_multiply/product_67> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <u_amber/u_execute/u_multiply/product_66> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block system, actual ratio is 39.
FlipFlop u_clocks_resets/ddr_calib_done_sync_r_24 has been replicated 1 time(s)
FlipFlop u_clocks_resets/rst0_sync_r_24 has been replicated 1 time(s)
FlipFlop u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <system> :
	Found 2-bit shift register for signal <u_eth_top/WillTransmit_q2>.
	Found 2-bit shift register for signal <u_eth_top/wishbone/Busy_IRQ_syncb2>.
	Found 2-bit shift register for signal <u_eth_top/wishbone/Busy_IRQ_sync2>.
	Found 2-bit shift register for signal <u_uart0/rxd_d_3>.
	Found 2-bit shift register for signal <u_uart0/uart0_cts_n_d_1>.
	Found 2-bit shift register for signal <u_amber/u_decode/mtrans_reg_d2_1>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_24>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_23>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_22>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_21>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_20>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_19>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_18>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_17>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_16>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_15>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_14>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_13>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_12>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_11>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_10>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_9>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_8>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_7>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_6>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_5>.
	Found 2-bit shift register for signal <u_wb_xs6_ddr3_bridge/o_cmd_byte_addr_4>.
INFO:Xst:741 - HDL ADVISOR - A 24-bit shift register was found for signal <u_clocks_resets/ddr_calib_done_sync_r_23> and currently occupies 24 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <system> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4418
 Flip-Flops                                            : 4418
# Shift Registers                                      : 27
 2-bit shift register                                  : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9511
#      GND                         : 1
#      INV                         : 206
#      LUT1                        : 222
#      LUT2                        : 253
#      LUT3                        : 1067
#      LUT4                        : 862
#      LUT5                        : 1621
#      LUT6                        : 3450
#      MULT_AND                    : 6
#      MUXCY                       : 662
#      MUXF7                       : 411
#      MUXF8                       : 147
#      VCC                         : 1
#      XORCY                       : 602
# FlipFlops/Latches                : 4445
#      FD                          : 194
#      FDC                         : 421
#      FDCE                        : 775
#      FDE                         : 2592
#      FDP                         : 127
#      FDPE                        : 26
#      FDR                         : 86
#      FDRE                        : 144
#      FDS                         : 6
#      FDSE                        : 74
# RAMS                             : 93
#      RAM16X1D                    : 64
#      RAMB16BWER                  : 8
#      RAMB8BWER                   : 21
# Shift Registers                  : 27
#      SRLC16E                     : 27
# Clock Buffers                    : 5
#      BUFG                        : 2
#      BUFGMUX                     : 1
#      BUFGP                       : 2
# IO Buffers                       : 71
#      IBUF                        : 11
#      IBUFGDS                     : 1
#      IOBUF                       : 18
#      IOBUFDS                     : 2
#      OBUF                        : 14
#      OBUFT                       : 24
#      OBUFTDS                     : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 76
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 1
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 45
#      PLL_ADV                     : 2
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            4445  out of  54576     8%  
 Number of Slice LUTs:                 7836  out of  27288    28%  
    Number used as Logic:              7681  out of  27288    28%  
    Number used as Memory:              155  out of   6408     2%  
       Number used as RAM:              128
       Number used as SRL:               27

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9774
   Number with an unused Flip Flop:    5329  out of   9774    54%  
   Number with an unused LUT:          1938  out of   9774    19%  
   Number of fully used LUT-FF pairs:  2507  out of   9774    25%  
   Number of unique control sets:       252

IO Utilization: 
 Number of IOs:                          77
 Number of bonded IOBs:                  77  out of    296    26%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               19  out of    116    16%  
    Number using Block RAM only:         19
 Number of BUFG/BUFGCTRL/BUFHCEs:         5  out of     16    31%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                    | Load  |
-----------------------------------+------------------------------------------+-------+
brd_clk_p                          | PLL_ADV:CLKOUT2                          | 3799  |
mrx_clk_pad_i                      | BUFGP                                    | 297   |
mtx_clk_pad_i                      | BUFGP                                    | 231   |
brd_clk_p                          | PLL_ADV:CLKOUT3                          | 212   |
brd_clk_p                          | PLL_ADV:CLKOUT2                          | 26    |
u_amber/decode_fault_status<0>     | NONE(boot_mem32.u_boot_mem/u_mem/u_sram7)| 8     |
-----------------------------------+------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.006ns (Maximum Frequency: 99.942MHz)
   Minimum input arrival time before clock: 7.435ns
   Maximum output required time after clock: 4.419ns
   Maximum combinational path delay: 4.261ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'brd_clk_p'
  Clock period: 10.006ns (frequency: 99.942MHz)
  Total number of paths / destination ports: 3008563248 / 10109
-------------------------------------------------------------------------
Delay:               5.003ns (Levels of Logic = 3)
  Source:            u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:       u_amber/u_fetch/u_cache/rams[0].u_data/u_gen[0].u_ramb8bwer (RAM)
  Source Clock:      brd_clk_p rising 0.5X
  Destination Clock: brd_clk_p rising 0.2X

  Data Path: u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to u_amber/u_fetch/u_cache/rams[0].u_data/u_gen[0].u_ramb8bwer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   0.774  u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL)
     LUT6:I5->O           12   0.205   0.909  u_amber/u_fetch/o_fetch_stall4_1 (u_amber/u_fetch/o_fetch_stall4)
     LUT6:I5->O            2   0.205   0.617  u_amber/u_fetch/u_cache/source_sel<1>711 (u_amber/u_fetch/u_cache/source_sel<1>71)
     LUT6:I5->O           32   0.205   1.291  u_amber/u_fetch/u_cache/Mmux_data_address81 (u_amber/u_fetch/u_cache/data_address<7>)
     RAMB8BWER:ADDRAWRADDR12        0.350          u_amber/u_fetch/u_cache/rams[0].u_data/u_gen[0].u_ramb8bwer
    ----------------------------------------
    Total                      5.003ns (1.412ns logic, 3.591ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mrx_clk_pad_i'
  Clock period: 8.072ns (frequency: 123.880MHz)
  Total number of paths / destination ports: 91326 / 483
-------------------------------------------------------------------------
Delay:               8.072ns (Levels of Logic = 20)
  Source:            u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 (FF)
  Destination:       u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15 (FF)
  Source Clock:      mrx_clk_pad_i rising
  Destination Clock: mrx_clk_pad_i rising

  Data Path: u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 to u_eth_top/maccontrol1/receivecontrol1/PauseTimer_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.447   0.981  u_eth_top/rxethmac1/rxcounters1/ByteCnt_2 (u_eth_top/rxethmac1/rxcounters1/ByteCnt_2)
     INV:I->O              1   0.206   0.000  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_lut<2>_INV_0 (u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_lut<2>)
     MUXCY:S->O            1   0.172   0.000  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<2> (u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<3> (u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<4> (u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5> (u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<6> (u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<7> (u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<8> (u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9> (u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<10> (u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<11> (u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<12> (u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13> (u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<14> (u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy<14>)
     XORCY:CI->O           1   0.180   0.580  u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_xor<15> (u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed<15>)
     LUT3:I2->O            5   0.205   0.962  u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut71 (u_eth_top/RxByteCnt<15>)
     LUT4:I0->O            0   0.203   0.000  u_eth_top/macstatus1/Mcompar_n0013_lutdi7 (u_eth_top/macstatus1/Mcompar_n0013_lutdi7)
     MUXCY:DI->O          14   0.339   1.062  u_eth_top/macstatus1/Mcompar_n0013_cy<7> (u_eth_top/macstatus1/Mcompar_n0013_cy<7>)
     LUT6:I4->O            7   0.203   0.774  u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1 (u_eth_top/SetPauseTimer)
     LUT6:I5->O           16   0.205   1.004  u_eth_top/maccontrol1/receivecontrol1/_n0357_inv (u_eth_top/maccontrol1/receivecontrol1/_n0357_inv)
     FDCE:CE                   0.322          u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0
    ----------------------------------------
    Total                      8.072ns (2.710ns logic, 5.362ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mtx_clk_pad_i'
  Clock period: 7.820ns (frequency: 127.882MHz)
  Total number of paths / destination ports: 14546 / 305
-------------------------------------------------------------------------
Delay:               7.820ns (Levels of Logic = 5)
  Source:            u_eth_top/txethmac1/txcounters1/NibCnt_3 (FF)
  Destination:       u_eth_top/txethmac1/txcounters1/NibCnt_15 (FF)
  Source Clock:      mtx_clk_pad_i rising
  Destination Clock: mtx_clk_pad_i rising

  Data Path: u_eth_top/txethmac1/txcounters1/NibCnt_3 to u_eth_top/txethmac1/txcounters1/NibCnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.447   1.277  u_eth_top/txethmac1/txcounters1/NibCnt_3 (u_eth_top/txethmac1/txcounters1/NibCnt_3)
     LUT5:I0->O            1   0.203   0.827  u_eth_top/txethmac1/random1/RandomEqByteCnt1 (u_eth_top/txethmac1/random1/RandomEqByteCnt)
     LUT6:I2->O            2   0.203   0.961  u_eth_top/txethmac1/random1/RandomEqByteCnt6 (u_eth_top/txethmac1/RandomEqByteCnt)
     LUT6:I1->O            1   0.203   0.808  u_eth_top/txethmac1/txstatem1/StartDefer9 (u_eth_top/txethmac1/txstatem1/StartDefer8)
     LUT5:I2->O           23   0.205   1.154  u_eth_top/txethmac1/txstatem1/StartDefer10 (u_eth_top/txethmac1/StartDefer)
     LUT6:I5->O           16   0.205   1.004  u_eth_top/txethmac1/txcounters1/_n0114_inv3 (u_eth_top/txethmac1/txcounters1/_n0114_inv)
     FDCE:CE                   0.322          u_eth_top/txethmac1/txcounters1/NibCnt_0
    ----------------------------------------
    Total                      7.820ns (1.788ns logic, 6.032ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mtx_clk_pad_i'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.027ns (Levels of Logic = 4)
  Source:            mcoll_pad_i (PAD)
  Destination:       u_eth_top/macstatus1/CarrierSenseLost (FF)
  Destination Clock: mtx_clk_pad_i rising

  Data Path: mcoll_pad_i to u_eth_top/macstatus1/CarrierSenseLost
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.684  mcoll_pad_i_IBUF (mcoll_pad_i_IBUF)
     LUT2:I1->O            1   0.205   0.827  u_eth_top/macstatus1/_n0125_inv2_SW0 (N304)
     LUT6:I2->O            1   0.203   0.580  u_eth_top/macstatus1/_n0125_inv2 (u_eth_top/macstatus1/_n0125_inv2)
     LUT6:I5->O            1   0.205   0.000  u_eth_top/macstatus1/CarrierSenseLost_rstpot (u_eth_top/macstatus1/CarrierSenseLost_rstpot)
     FDC:D                     0.102          u_eth_top/macstatus1/CarrierSenseLost
    ----------------------------------------
    Total                      4.027ns (1.937ns logic, 2.090ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'brd_clk_p'
  Total number of paths / destination ports: 517 / 376
-------------------------------------------------------------------------
Offset:              5.578ns (Levels of Logic = 3)
  Source:            brd_rst (PAD)
  Destination:       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination Clock: brd_clk_p rising 0.5X

  Data Path: brd_rst to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.118  brd_rst_IBUF (brd_rst_IBUF)
     LUT5:I0->O           76   0.203   1.823  u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst11 (u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst)
     LUT2:I0->O            1   0.203   0.579  u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst1 (u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst)
     FDP:PRE                   0.430          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    ----------------------------------------
    Total                      5.578ns (2.058ns logic, 3.520ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mrx_clk_pad_i'
  Total number of paths / destination ports: 1101 / 95
-------------------------------------------------------------------------
Offset:              7.435ns (Levels of Logic = 5)
  Source:            mrxd_pad_i<3> (PAD)
  Destination:       u_eth_top/rxethmac1/rxcounters1/ByteCnt_15 (FF)
  Destination Clock: mrx_clk_pad_i rising

  Data Path: mrxd_pad_i<3> to u_eth_top/rxethmac1/rxcounters1/ByteCnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  mrxd_pad_i_3_IBUF (mrxd_pad_i_3_IBUF)
     LUT3:I1->O           16   0.203   1.349  u_eth_top/Mmux_MRxD_Lb41 (u_eth_top/MRxD_Lb<3>)
     LUT6:I1->O           12   0.203   0.909  u_eth_top/rxethmac1/MRxDEqD<3>1 (u_eth_top/rxethmac1/MRxDEqD)
     LUT6:I5->O           17   0.205   1.132  u_eth_top/rxethmac1/rxcounters1/ResetByteCounter1 (u_eth_top/rxethmac1/rxcounters1/ResetByteCounter)
     LUT2:I0->O           16   0.203   1.004  u_eth_top/rxethmac1/rxcounters1/_n0105_inv6 (u_eth_top/rxethmac1/rxcounters1/_n0105_inv)
     FDCE:CE                   0.322          u_eth_top/rxethmac1/rxcounters1/ByteCnt_0
    ----------------------------------------
    Total                      7.435ns (2.358ns logic, 5.077ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mtx_clk_pad_i'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 1)
  Source:            u_eth_top/txethmac1/MTxD_2 (FF)
  Destination:       mtxd_pad_o<2> (PAD)
  Source Clock:      mtx_clk_pad_i rising

  Data Path: u_eth_top/txethmac1/MTxD_2 to mtxd_pad_o<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  u_eth_top/txethmac1/MTxD_2 (u_eth_top/txethmac1/MTxD_2)
     OBUF:I->O                 2.571          mtxd_pad_o_2_OBUF (mtxd_pad_o<2>)
    ----------------------------------------
    Total                      3.701ns (3.018ns logic, 0.683ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'brd_clk_p'
  Total number of paths / destination ports: 344 / 248
-------------------------------------------------------------------------
Offset:              4.419ns (Levels of Logic = 2)
  Source:            u_uart0/rxen (FF)
  Destination:       o_uart0_cts (PAD)
  Source Clock:      brd_clk_p rising 0.2X

  Data Path: u_uart0/rxen to o_uart0_cts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  u_uart0/rxen (u_uart0/rxen)
     INV:I->O              1   0.206   0.579  u_uart0/o_uart_rts_n1_INV_0 (o_uart0_cts_OBUF)
     OBUF:I->O                 2.571          o_uart0_cts_OBUF (o_uart0_cts)
    ----------------------------------------
    Total                      4.419ns (3.224ns logic, 1.195ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 814 / 716
-------------------------------------------------------------------------
Delay:               4.261ns (Levels of Logic = 2)
  Source:            brd_rst (PAD)
  Destination:       u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0:RST (PAD)

  Data Path: brd_rst to u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.118  brd_rst_IBUF (brd_rst_IBUF)
     LUT5:I0->O           76   0.203   1.718  u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst11 (u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst)
    OSERDES2:RST               0.000          u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0
    ----------------------------------------
    Total                      4.261ns (1.425ns logic, 2.836ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock brd_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brd_clk_p      |   26.222|         |         |         |
mrx_clk_pad_i  |    3.147|         |         |         |
mtx_clk_pad_i  |    4.297|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mrx_clk_pad_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brd_clk_p      |    7.343|         |         |         |
mrx_clk_pad_i  |    8.072|         |         |         |
mtx_clk_pad_i  |    6.596|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mtx_clk_pad_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brd_clk_p      |    9.942|         |         |         |
mrx_clk_pad_i  |    2.918|         |         |         |
mtx_clk_pad_i  |    7.820|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 109.00 secs
Total CPU time to Xst completion: 101.34 secs
 
--> 


Total memory usage is 306864 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1886 (   0 filtered)
Number of infos    :  280 (   0 filtered)

