-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "12/20/2013 20:55:50"

-- 
-- Device: Altera EP2C70F896C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	multicicloMIPSFPGA IS
    PORT (
	iKEY : IN std_logic_vector(3 DOWNTO 0);
	iCLK_28 : IN std_logic;
	iSW : IN std_logic_vector(17 DOWNTO 0);
	oLEDR : OUT std_logic_vector(17 DOWNTO 0);
	oLEDG : OUT std_logic_vector(7 DOWNTO 0);
	oHEX0_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX1_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX2_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX3_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX4_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX5_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX6_D : OUT std_logic_vector(6 DOWNTO 0);
	oHEX7_D : OUT std_logic_vector(6 DOWNTO 0)
	);
END multicicloMIPSFPGA;

-- Design Ports Information
-- iKEY[1]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iKEY[2]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iKEY[3]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[4]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[5]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[6]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[7]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[8]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[9]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[10]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[11]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[12]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[13]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[14]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[15]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[16]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- oLEDR[0]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[1]	=>  Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[2]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[3]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[4]	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[5]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[6]	=>  Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[7]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[8]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[9]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[10]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[11]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[12]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[13]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[14]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[15]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[16]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDR[17]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[0]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[1]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[2]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[3]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[4]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[5]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[6]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oLEDG[7]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[0]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[1]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[2]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[3]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[4]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[5]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX0_D[6]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[0]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[2]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[4]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[5]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX1_D[6]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[0]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[1]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[2]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[3]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[5]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX2_D[6]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[0]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[2]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[3]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[4]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[5]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX3_D[6]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[4]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[5]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX4_D[6]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[0]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[5]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX5_D[6]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[0]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[1]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[2]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[3]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[4]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[5]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX6_D[6]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[0]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[2]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[4]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[5]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- oHEX7_D[6]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- iSW[3]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[1]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[2]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iSW[0]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iKEY[0]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- iCLK_28	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF multicicloMIPSFPGA IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_iKEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_iCLK_28 : std_logic;
SIGNAL ww_iSW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_oLEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_oLEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_oHEX0_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX1_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX2_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX3_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX4_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX5_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX6_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_oHEX7_D : std_logic_vector(6 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|Mux73~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \multicicloMIPS0|controle|Mux31~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \multicicloMIPS0|controle|Mux28~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iCLK_28~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|ula|Add0~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~39_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~45_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~78_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~96_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~99_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Equal0~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Equal0~9_combout\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \Mux31~2_combout\ : std_logic;
SIGNAL \Mux31~3_combout\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \Mux30~1_combout\ : std_logic;
SIGNAL \Mux30~2_combout\ : std_logic;
SIGNAL \Mux30~3_combout\ : std_logic;
SIGNAL \Mux30~4_combout\ : std_logic;
SIGNAL \Mux30~5_combout\ : std_logic;
SIGNAL \Mux30~6_combout\ : std_logic;
SIGNAL \Mux30~7_combout\ : std_logic;
SIGNAL \Mux30~8_combout\ : std_logic;
SIGNAL \Mux30~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux61~0_combout\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \Mux29~2_combout\ : std_logic;
SIGNAL \Mux29~3_combout\ : std_logic;
SIGNAL \Mux29~4_combout\ : std_logic;
SIGNAL \Mux29~5_combout\ : std_logic;
SIGNAL \Mux29~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux60~0_combout\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \Mux28~1_combout\ : std_logic;
SIGNAL \Mux28~2_combout\ : std_logic;
SIGNAL \Mux28~3_combout\ : std_logic;
SIGNAL \Mux28~4_combout\ : std_logic;
SIGNAL \Mux28~5_combout\ : std_logic;
SIGNAL \Mux26~6_combout\ : std_logic;
SIGNAL \Mux26~7_combout\ : std_logic;
SIGNAL \Mux26~10_combout\ : std_logic;
SIGNAL \Mux25~4_combout\ : std_logic;
SIGNAL \Mux25~5_combout\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \Mux24~1_combout\ : std_logic;
SIGNAL \Mux24~2_combout\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Mux23~1_combout\ : std_logic;
SIGNAL \Mux23~2_combout\ : std_logic;
SIGNAL \Mux23~3_combout\ : std_logic;
SIGNAL \Mux23~4_combout\ : std_logic;
SIGNAL \Mux22~2_combout\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \Mux27~12_combout\ : std_logic;
SIGNAL \Mux27~13_combout\ : std_logic;
SIGNAL \Mux21~3_combout\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \Mux18~1_combout\ : std_logic;
SIGNAL \Mux18~2_combout\ : std_logic;
SIGNAL \Mux18~3_combout\ : std_logic;
SIGNAL \Mux17~1_combout\ : std_logic;
SIGNAL \Mux17~2_combout\ : std_logic;
SIGNAL \Mux17~3_combout\ : std_logic;
SIGNAL \Mux16~1_combout\ : std_logic;
SIGNAL \Mux16~2_combout\ : std_logic;
SIGNAL \Mux16~3_combout\ : std_logic;
SIGNAL \Mux16~5_combout\ : std_logic;
SIGNAL \Mux15~2_combout\ : std_logic;
SIGNAL \Mux15~5_combout\ : std_logic;
SIGNAL \Mux14~1_combout\ : std_logic;
SIGNAL \Mux14~2_combout\ : std_logic;
SIGNAL \Mux14~3_combout\ : std_logic;
SIGNAL \Mux14~4_combout\ : std_logic;
SIGNAL \Mux14~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux45~0_combout\ : std_logic;
SIGNAL \Mux13~1_combout\ : std_logic;
SIGNAL \Mux13~2_combout\ : std_logic;
SIGNAL \Mux13~3_combout\ : std_logic;
SIGNAL \Mux13~4_combout\ : std_logic;
SIGNAL \Mux13~5_combout\ : std_logic;
SIGNAL \Mux13~6_combout\ : std_logic;
SIGNAL \Mux13~7_combout\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \Mux12~1_combout\ : std_logic;
SIGNAL \Mux12~2_combout\ : std_logic;
SIGNAL \Mux12~3_combout\ : std_logic;
SIGNAL \Mux12~5_combout\ : std_logic;
SIGNAL \Mux12~6_combout\ : std_logic;
SIGNAL \Mux11~1_combout\ : std_logic;
SIGNAL \Mux11~2_combout\ : std_logic;
SIGNAL \Mux11~3_combout\ : std_logic;
SIGNAL \Mux11~4_combout\ : std_logic;
SIGNAL \Mux11~5_combout\ : std_logic;
SIGNAL \Mux11~6_combout\ : std_logic;
SIGNAL \Mux11~7_combout\ : std_logic;
SIGNAL \Mux10~1_combout\ : std_logic;
SIGNAL \Mux10~2_combout\ : std_logic;
SIGNAL \Mux10~3_combout\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux41~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux41~1_combout\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux8~1_combout\ : std_logic;
SIGNAL \Mux8~2_combout\ : std_logic;
SIGNAL \Mux8~3_combout\ : std_logic;
SIGNAL \Mux7~1_combout\ : std_logic;
SIGNAL \Mux7~2_combout\ : std_logic;
SIGNAL \Mux7~3_combout\ : std_logic;
SIGNAL \Mux7~4_combout\ : std_logic;
SIGNAL \Mux7~5_combout\ : std_logic;
SIGNAL \Mux7~6_combout\ : std_logic;
SIGNAL \Mux7~7_combout\ : std_logic;
SIGNAL \Mux6~5_combout\ : std_logic;
SIGNAL \Mux6~6_combout\ : std_logic;
SIGNAL \Mux5~1_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux4~1_combout\ : std_logic;
SIGNAL \Mux3~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux35~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux35~1_combout\ : std_logic;
SIGNAL \Mux3~4_combout\ : std_logic;
SIGNAL \Mux3~5_combout\ : std_logic;
SIGNAL \Mux3~6_combout\ : std_logic;
SIGNAL \Mux3~7_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux34~0_combout\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \Mux2~5_combout\ : std_logic;
SIGNAL \Mux2~6_combout\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \Mux1~5_combout\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \Mux0~2_combout\ : std_logic;
SIGNAL \Mux0~3_combout\ : std_logic;
SIGNAL \Mux0~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux23~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux21~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux17~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux12~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux10~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector47~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux6~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux30~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux30~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~54_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~67_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~68_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~69_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~70_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~82_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~83_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~84_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~85_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux26~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux27~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~71_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux27~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux27~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux27~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~36_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~75_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux26~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux26~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux26~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~23_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~80_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~90_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~91_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~93_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~94_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~95_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux25~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux25~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux25~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux25~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~40_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~86_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~29_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~102_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~103_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux21~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux21~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~104_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux21~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux21~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux21~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux21~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~105_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~44_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux19~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux19~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~92_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~106_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux19~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux19~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux19~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux19~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~50_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~108_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~53_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux15~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~58_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux8~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~62_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux13~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux13~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux13~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux13~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~65_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux12~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux12~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux12~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux12~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~68_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux11~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux11~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux11~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux11~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~74_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux9~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux9~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux9~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux9~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux9~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux9~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux9~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~80_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~83_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux7~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux7~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~86_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux6~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux4~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux2~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux3~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux3~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux3~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux3~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~121_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~122_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux3~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux3~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux3~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux2~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux2~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux3~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux3~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux3~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux3~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux2~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux2~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~123_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~124_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux2~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux2~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux2~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux2~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux2~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux2~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux2~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~102_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~103_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~125_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~126_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux0~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux0~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~107_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux19~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~111_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~128_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~130_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~115_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~131_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~50_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~133_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~59_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~118_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][1]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][1]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][1]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][1]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][1]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][2]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][2]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][2]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][3]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][3]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][3]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][3]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][3]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][3]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][4]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][4]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][4]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][4]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][4]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][4]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][5]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][5]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][7]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][7]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][7]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][8]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][8]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][8]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][11]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][11]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][11]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][11]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][12]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][12]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][12]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][12]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][12]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][12]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][13]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][13]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][14]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][14]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][15]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][15]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][16]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][16]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][17]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][17]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][17]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][17]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][18]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][18]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][18]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][19]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][19]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][19]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][19]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][20]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][20]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][20]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][20]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][20]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][21]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][22]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][22]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][23]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][23]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][23]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][23]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][23]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][23]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][23]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][23]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][24]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][25]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][25]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][25]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][26]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][26]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][26]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][26]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][27]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][27]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][27]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][27]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][28]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][28]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][29]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][30]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][30]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][30]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][30]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][31]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][10]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][10]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][10]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][10]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][10]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][10]~feeder_combout\ : std_logic;
SIGNAL \iCLK_28~combout\ : std_logic;
SIGNAL \iCLK_28~clkctrl_outclk\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux18~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\ : std_logic;
SIGNAL \multicicloMIPS0|controle|iorD~combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux16~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|escreveIR~combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mem2Reg~combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector42~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][2]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux27~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux28~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux28~0clkctrl_outclk\ : std_logic;
SIGNAL \multicicloMIPS0|controle|orgAALU~combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux48~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux48~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|escrevePCCondN~combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux13~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|escrevePCCond~combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux68~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector40~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|writeBREG~combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~35_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux22~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|regDst~combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~57_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector11~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector12~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~41_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~42_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][4]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector38~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][6]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~50_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~54_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~47_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~49_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector9~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~48_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][6]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~53_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~39_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~38_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~37_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~36_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~40_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][6]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector37~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][7]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~55_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~34_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][7]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~31_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~51_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~28_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~30_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~27_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][7]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~25_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][7]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~23_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][7]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~24_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~26_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][7]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux56~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux23~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux21~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux21~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux21~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux21~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector34~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][10]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][10]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][10]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~21_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][10]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~22_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~29_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux53~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux52~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux52~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux8~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][23]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux38~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux38~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~46_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][25]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][25]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux6~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~57_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux18~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux18~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~47_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux19~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux19~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux19~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux19~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux51~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux51~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector64~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux20~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~41_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux28~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~38_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~35_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux23~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~32_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][7]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][7]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][7]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~32_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][7]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][7]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux24~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux56~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux56~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|PC[7]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector69~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux25~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~26_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux37~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux37~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector50~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux5~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux5~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux7~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~44_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~78_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][28]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][28]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][28]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][28]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][28]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux3~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector48~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux3~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux3~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux3~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector16~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][28]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux35~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~42_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux2~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux2~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux2~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector17~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][27]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][27]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux36~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector14~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][30]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][30]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][30]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][30]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~45_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][30]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][30]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][30]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux33~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector15~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][29]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux34~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~48_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~49_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~79_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~98_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][19]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux12~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux44~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux44~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|PC[19]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~49_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~48_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector57~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector26~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][18]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][18]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][18]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][18]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux13~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux45~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector58~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][17]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][17]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][17]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux46~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux14~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~45_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux8~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~46_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~45_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~44_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~45_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~42_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~43_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~25_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~41_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~43_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~46_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~109_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux30~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~127_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux8~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~47_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~48_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~50_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~53_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~51_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~52_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~54_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux14~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux16~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~31_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector28~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][16]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][16]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux47~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux15~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux15~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][18]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][18]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][18]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][18]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][18]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux45~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux17~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux17~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux14~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux14~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux14~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~44_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][16]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][16]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][16]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][16]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux15~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux31~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux15~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux15~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~21_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~23_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~22_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~24_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~28_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~29_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux28~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux28~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux29~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux29~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux27~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux30~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux26~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux26~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux24~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux24~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux23~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux25~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux15~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux16~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux20~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux15~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux15~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux15~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux15~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~56_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~61_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~57_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux49~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux49~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][14]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux17~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector62~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~49\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~52\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~55\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~59_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux15~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux15~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux15~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux47~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux47~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector60~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~60\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~63_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux14~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux14~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux14~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux14~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector27~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][17]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][17]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][17]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux14~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux46~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux46~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector59~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~64\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~67\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~69_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux12~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux12~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux12~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux12~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector25~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][19]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][19]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux44~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~81_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~62_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~61_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~63_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~82_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux17~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux27~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~129_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux17~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~51_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux17~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux17~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux17~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux17~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux17~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux17~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|MDR[14]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector30~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][14]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][14]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][14]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux49~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux7~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux7~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~136_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux5~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux5~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~50_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~116_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~55_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~56_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~90_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux5~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux5~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux5~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux5~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux5~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~89_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector51~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector20~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][24]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux7~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector52~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector53~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~77_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux42~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux42~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector55~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~71_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~70\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~73\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~76\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~79\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~82\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~85\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~88\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~90_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux5~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux5~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux5~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux5~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector18~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][26]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux37~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector39~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][5]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][5]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][5]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][5]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][5]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux26~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector71~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux59~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux59~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector72~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux60~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|PC[3]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector73~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux29~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux30~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~39_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~38_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~41_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~36_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~37_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~40_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~34_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~33_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~30_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~32_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~35_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux30~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux30~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux30~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector43~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][1]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][1]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][1]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux30~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~4_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~6\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux30~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux30~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux30~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux62~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector75~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~12\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~16\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~19\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~22\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~25\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~28\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~31\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~34\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~37\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~40\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~43\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~46\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~48_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux18~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux18~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~93_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~88_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~107_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~117_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~76_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~77_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux18~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux18~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux18~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux18~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][13]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][13]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][13]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][13]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][13]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][13]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux18~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux50~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux50~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector63~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux18~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux18~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|MDR[13]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector31~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][13]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][13]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux50~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector32~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][12]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][12]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][12]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][12]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux51~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~92_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~94_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux0~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~96_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~113_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux0~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux0~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux0~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][31]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][31]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux0~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~113_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux32~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux32~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector45~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~108_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~109_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~110_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][30]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux1~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~132_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux1~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~101_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~106_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~98_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~95_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~92_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~91\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~94\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~97\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~100\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~104_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux1~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux33~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux33~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|PC[30]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector46~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~105\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~111_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux0~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux0~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux0~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector13~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][31]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][31]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux32~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux0~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux7~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~134_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~135_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux6~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux6~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux6~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux6~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~56_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux6~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux6~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~87_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux6~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux6~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux6~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux6~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector19~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][25]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][25]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][25]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux38~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux8~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~55_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux8~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~95_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~66_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~67_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~68_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~26_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~83_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~84_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~85_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux8~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux8~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~70_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~52_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~69_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~97_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~98_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux8~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux8~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~54_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~81_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux8~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux8~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux8~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux8~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector21~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][23]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux40~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector22~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][22]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux41~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][21]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][21]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][21]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux10~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux10~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~53_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~88_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~86_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~87_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~89_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~96_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~72_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~73_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~74_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux10~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux10~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux10~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux10~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~52_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~75_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux10~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux10~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux10~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux10~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector23~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][21]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][21]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux42~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][20]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][20]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][20]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux11~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux43~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux43~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux11~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~51_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector56~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~72_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux11~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux11~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux11~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux11~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector24~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][20]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux43~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][11]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][11]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][11]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux20~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector65~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~42_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux20~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux20~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~63_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~64_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~114_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~78_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~77_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~79_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~80_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~81_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~66_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux20~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~61_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~62_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~91_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux20~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux20~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux20~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux20~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux20~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector33~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][11]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][11]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux52~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux22~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux22~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~36_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux22~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux22~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~89_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux22~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux22~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux22~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux22~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux22~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector67~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux22~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux22~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector35~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][9]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][9]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux54~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector36~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux55~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~52_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~33_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][6]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][6]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][6]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][6]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux57~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector10~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~43_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][4]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][4]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][4]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux59~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][24]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][24]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux39~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux7~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux7~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~84_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux7~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux7~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~27_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~100_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~101_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~97_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux7~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux7~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux7~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux7~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux7~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~119_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~120_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux4~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux4~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux4~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux4~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux4~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux36~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux36~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux4~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~58_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector49~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux4~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux4~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~93_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux4~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux4~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux4~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux4~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Equal0~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Equal0~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux9~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][22]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux9~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector54~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux9~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux13~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~47_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~46_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~66_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux13~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux13~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux13~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux13~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Equal0~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Equal0~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Equal0~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Equal0~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~39_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~40_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux63~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux31~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector76~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux12~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][10]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][10]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][10]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][10]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux21~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux53~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux53~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector66~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~1_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~3_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~5_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~7_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~9_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~11_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~13_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~15_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~17_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~19_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~21_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~23_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~25_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~27_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~29_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~31_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~33_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~35_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~37_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~39_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~41_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~43_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~45_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~47_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~49_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~51_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~53_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~55_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~57_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~59_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~61_cout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|LessThan8~62_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux31~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Equal0~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Equal0~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Equal0~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|PC_behavior~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector61~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~54_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux16~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux16~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~87_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux16~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux16~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux16~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux16~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux16~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux16~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector29~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][15]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux48~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector41~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][3]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][3]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][3]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[14][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][3]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux60~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~56_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Decoder0~44_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][2]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][2]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux61~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][1]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][1]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][1]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][1]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][1]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][1]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][1]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux62~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux23~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~33_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux23~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux23~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux23~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux23~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux23~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux23~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[16][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][8]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][8]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux23~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector68~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux23~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux23~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux55~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux55~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector1~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux64~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux64~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux26~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux26~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~99_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~74_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~75_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux24~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux24~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux26~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux24~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux24~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~43_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~42_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~30_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux24~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux24~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux24~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux24~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector2~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][6]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][6]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][6]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[2][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][6]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux25~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector70~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~41_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~27_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux25~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux25~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux25~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux25~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux57~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux57~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|PC[6]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector3~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux67~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux66~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux26~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux26~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~39_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~38_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~24_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux26~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux26~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux26~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux26~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux58~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux58~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector4~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|RI[26]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux2~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux2~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux2~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux2~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux26~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux27~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~37_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Add0~21_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux27~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux27~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux27~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux27~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector5~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux14~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~112_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~71_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~72_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~73_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~76_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux28~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux28~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux28~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~65_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux28~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~35_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~34_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux28~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux28~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux28~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux28~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux28~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector6~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux1~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux1~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux1~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux1~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux31~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux30~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux73~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux73~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux73~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux73~0clkctrl_outclk\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux70~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][2]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][2]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][2]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux29~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux61~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|PC[2]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector74~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~33_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|RESULT~32_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~53_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~57_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~58_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~59_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~55_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~56_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~57_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~58_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~110_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~64_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~65_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight0~60_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~59_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|ShiftRight1~60_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|ula|Mux29~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector7~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Selector44~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][0]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][0]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux63~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|RI[16]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[5][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][5]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[4][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][5]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux58~20_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux3~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux3~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux11~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux0~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux0~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux0~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux29~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux19~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|writeMem~combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|Mux14~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|controle|escrevePC~combout\ : std_logic;
SIGNAL \Mux30~10_combout\ : std_logic;
SIGNAL \Mux30~11_combout\ : std_logic;
SIGNAL \Mux28~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][3]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][3]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][3]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux28~20_combout\ : std_logic;
SIGNAL \Mux28~7_combout\ : std_logic;
SIGNAL \Mux28~8_combout\ : std_logic;
SIGNAL \Mux31~7_combout\ : std_logic;
SIGNAL \Mux31~8_combout\ : std_logic;
SIGNAL \Mux31~4_combout\ : std_logic;
SIGNAL \Mux31~5_combout\ : std_logic;
SIGNAL \Mux31~6_combout\ : std_logic;
SIGNAL \Mux31~9_combout\ : std_logic;
SIGNAL \Mux29~7_combout\ : std_logic;
SIGNAL \Mux29~8_combout\ : std_logic;
SIGNAL \seteSegm0|Mux6~0_combout\ : std_logic;
SIGNAL \seteSegm0|Mux5~0_combout\ : std_logic;
SIGNAL \seteSegm0|Mux4~0_combout\ : std_logic;
SIGNAL \seteSegm0|Mux3~0_combout\ : std_logic;
SIGNAL \seteSegm0|Mux2~0_combout\ : std_logic;
SIGNAL \seteSegm0|Mux1~0_combout\ : std_logic;
SIGNAL \seteSegm0|Mux0~0_combout\ : std_logic;
SIGNAL \Mux26~5_combout\ : std_logic;
SIGNAL \Mux26~9_combout\ : std_logic;
SIGNAL \Mux26~8_combout\ : std_logic;
SIGNAL \Mux25~6_combout\ : std_logic;
SIGNAL \Mux25~7_combout\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Mux25~1_combout\ : std_logic;
SIGNAL \Mux25~2_combout\ : std_logic;
SIGNAL \Mux25~3_combout\ : std_logic;
SIGNAL \Mux25~8_combout\ : std_logic;
SIGNAL \Mux26~2_combout\ : std_logic;
SIGNAL \Mux26~1_combout\ : std_logic;
SIGNAL \Mux26~3_combout\ : std_logic;
SIGNAL \Mux26~4_combout\ : std_logic;
SIGNAL \Mux26~11_combout\ : std_logic;
SIGNAL \Mux26~12_combout\ : std_logic;
SIGNAL \Mux24~4_combout\ : std_logic;
SIGNAL \Mux24~5_combout\ : std_logic;
SIGNAL \Mux24~6_combout\ : std_logic;
SIGNAL \Mux24~7_combout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Mux24~3_combout\ : std_logic;
SIGNAL \Mux24~8_combout\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \Mux27~1_combout\ : std_logic;
SIGNAL \Mux27~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][4]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][4]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[31][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[27][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][4]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[15][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[3][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[1][4]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~14_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux27~20_combout\ : std_logic;
SIGNAL \Mux27~3_combout\ : std_logic;
SIGNAL \Mux27~8_combout\ : std_logic;
SIGNAL \Mux27~4_combout\ : std_logic;
SIGNAL \Mux27~5_combout\ : std_logic;
SIGNAL \Mux27~6_combout\ : std_logic;
SIGNAL \Mux27~7_combout\ : std_logic;
SIGNAL \Mux27~9_combout\ : std_logic;
SIGNAL \Mux27~10_combout\ : std_logic;
SIGNAL \seteSegm1|Mux6~0_combout\ : std_logic;
SIGNAL \seteSegm1|Mux5~0_combout\ : std_logic;
SIGNAL \seteSegm1|Mux4~0_combout\ : std_logic;
SIGNAL \seteSegm1|Mux3~0_combout\ : std_logic;
SIGNAL \seteSegm1|Mux2~0_combout\ : std_logic;
SIGNAL \seteSegm1|Mux1~0_combout\ : std_logic;
SIGNAL \seteSegm1|Mux0~0_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux20~5_combout\ : std_logic;
SIGNAL \Mux20~6_combout\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \Mux20~1_combout\ : std_logic;
SIGNAL \Mux20~2_combout\ : std_logic;
SIGNAL \Mux20~3_combout\ : std_logic;
SIGNAL \Mux20~4_combout\ : std_logic;
SIGNAL \Mux20~7_combout\ : std_logic;
SIGNAL \Mux20~combout\ : std_logic;
SIGNAL \Mux21~1_combout\ : std_logic;
SIGNAL \Mux21~2_combout\ : std_logic;
SIGNAL \Mux27~14_combout\ : std_logic;
SIGNAL \Mux27~11_combout\ : std_logic;
SIGNAL \Mux21~4_combout\ : std_logic;
SIGNAL \Mux21~5_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \Mux23~5_combout\ : std_logic;
SIGNAL \Mux23~6_combout\ : std_logic;
SIGNAL \Mux23~7_combout\ : std_logic;
SIGNAL \Mux23~combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux54~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux54~1_combout\ : std_logic;
SIGNAL \Mux22~1_combout\ : std_logic;
SIGNAL \Mux22~3_combout\ : std_logic;
SIGNAL \Mux22~4_combout\ : std_logic;
SIGNAL \Mux22~5_combout\ : std_logic;
SIGNAL \Mux22~6_combout\ : std_logic;
SIGNAL \Mux22~7_combout\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \Mux22~combout\ : std_logic;
SIGNAL \seteSegm2|Mux6~0_combout\ : std_logic;
SIGNAL \seteSegm2|Mux5~0_combout\ : std_logic;
SIGNAL \seteSegm2|Mux4~0_combout\ : std_logic;
SIGNAL \seteSegm2|Mux3~0_combout\ : std_logic;
SIGNAL \seteSegm2|Mux2~0_combout\ : std_logic;
SIGNAL \seteSegm2|Mux1~0_combout\ : std_logic;
SIGNAL \seteSegm2|Mux0~0_combout\ : std_logic;
SIGNAL \Mux16~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[13][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[12][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~17_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~18_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~15_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[23][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[19][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][15]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[30][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][15]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[22][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[24][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~4_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][15]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux16~20_combout\ : std_logic;
SIGNAL \Mux16~6_combout\ : std_logic;
SIGNAL \Mux16~7_combout\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \Mux16~combout\ : std_logic;
SIGNAL \Mux18~4_combout\ : std_logic;
SIGNAL \Mux18~5_combout\ : std_logic;
SIGNAL \Mux18~6_combout\ : std_logic;
SIGNAL \Mux18~7_combout\ : std_logic;
SIGNAL \Mux18~combout\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Mux19~5_combout\ : std_logic;
SIGNAL \Mux19~6_combout\ : std_logic;
SIGNAL \Mux19~1_combout\ : std_logic;
SIGNAL \Mux19~2_combout\ : std_logic;
SIGNAL \Mux19~3_combout\ : std_logic;
SIGNAL \Mux19~4_combout\ : std_logic;
SIGNAL \Mux19~7_combout\ : std_logic;
SIGNAL \Mux19~combout\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \Mux17~4_combout\ : std_logic;
SIGNAL \Mux17~5_combout\ : std_logic;
SIGNAL \Mux17~6_combout\ : std_logic;
SIGNAL \Mux17~7_combout\ : std_logic;
SIGNAL \Mux17~combout\ : std_logic;
SIGNAL \seteSegm3|Mux6~0_combout\ : std_logic;
SIGNAL \seteSegm3|Mux5~0_combout\ : std_logic;
SIGNAL \seteSegm3|Mux4~0_combout\ : std_logic;
SIGNAL \seteSegm3|Mux3~0_combout\ : std_logic;
SIGNAL \seteSegm3|Mux2~0_combout\ : std_logic;
SIGNAL \seteSegm3|Mux1~0_combout\ : std_logic;
SIGNAL \seteSegm3|Mux0~0_combout\ : std_logic;
SIGNAL \Mux14~6_combout\ : std_logic;
SIGNAL \Mux14~7_combout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \Mux14~combout\ : std_logic;
SIGNAL \Mux15~6_combout\ : std_logic;
SIGNAL \Mux15~1_combout\ : std_logic;
SIGNAL \Mux15~3_combout\ : std_logic;
SIGNAL \Mux15~4_combout\ : std_logic;
SIGNAL \Mux15~7_combout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \Mux15~combout\ : std_logic;
SIGNAL \Mux12~4_combout\ : std_logic;
SIGNAL \Mux12~7_combout\ : std_logic;
SIGNAL \Mux12~combout\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \Mux13~combout\ : std_logic;
SIGNAL \seteSegm4|Mux6~0_combout\ : std_logic;
SIGNAL \seteSegm4|Mux5~0_combout\ : std_logic;
SIGNAL \seteSegm4|Mux4~0_combout\ : std_logic;
SIGNAL \seteSegm4|Mux3~0_combout\ : std_logic;
SIGNAL \seteSegm4|Mux2~0_combout\ : std_logic;
SIGNAL \seteSegm4|Mux1~0_combout\ : std_logic;
SIGNAL \seteSegm4|Mux0~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux40~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux40~1_combout\ : std_logic;
SIGNAL \Mux8~4_combout\ : std_logic;
SIGNAL \Mux8~5_combout\ : std_logic;
SIGNAL \Mux8~6_combout\ : std_logic;
SIGNAL \Mux8~7_combout\ : std_logic;
SIGNAL \Mux8~combout\ : std_logic;
SIGNAL \Mux9~5_combout\ : std_logic;
SIGNAL \Mux9~6_combout\ : std_logic;
SIGNAL \Mux9~2_combout\ : std_logic;
SIGNAL \Mux9~1_combout\ : std_logic;
SIGNAL \Mux9~3_combout\ : std_logic;
SIGNAL \Mux9~4_combout\ : std_logic;
SIGNAL \Mux9~7_combout\ : std_logic;
SIGNAL \Mux9~combout\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \Mux11~combout\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \Mux10~5_combout\ : std_logic;
SIGNAL \Mux10~6_combout\ : std_logic;
SIGNAL \Mux10~4_combout\ : std_logic;
SIGNAL \Mux10~7_combout\ : std_logic;
SIGNAL \Mux10~combout\ : std_logic;
SIGNAL \seteSegm5|Mux6~0_combout\ : std_logic;
SIGNAL \seteSegm5|Mux5~0_combout\ : std_logic;
SIGNAL \seteSegm5|Mux4~0_combout\ : std_logic;
SIGNAL \seteSegm5|Mux3~0_combout\ : std_logic;
SIGNAL \seteSegm5|Mux2~0_combout\ : std_logic;
SIGNAL \seteSegm5|Mux1~0_combout\ : std_logic;
SIGNAL \seteSegm5|Mux0~0_combout\ : std_logic;
SIGNAL \Mux6~2_combout\ : std_logic;
SIGNAL \Mux6~1_combout\ : std_logic;
SIGNAL \Mux6~3_combout\ : std_logic;
SIGNAL \Mux6~4_combout\ : std_logic;
SIGNAL \Mux6~7_combout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \Mux6~combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux39~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux39~1_combout\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \Mux7~combout\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux5~2_combout\ : std_logic;
SIGNAL \Mux5~3_combout\ : std_logic;
SIGNAL \Mux5~4_combout\ : std_logic;
SIGNAL \Mux5~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[10][26]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~12_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux5~20_combout\ : std_logic;
SIGNAL \Mux5~6_combout\ : std_logic;
SIGNAL \Mux5~7_combout\ : std_logic;
SIGNAL \Mux5~combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[29][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[21][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[17][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[20][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[28][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~5_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[26][27]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux4~20_combout\ : std_logic;
SIGNAL \Mux4~5_combout\ : std_logic;
SIGNAL \Mux4~6_combout\ : std_logic;
SIGNAL \Mux4~2_combout\ : std_logic;
SIGNAL \Mux4~3_combout\ : std_logic;
SIGNAL \Mux4~4_combout\ : std_logic;
SIGNAL \Mux4~7_combout\ : std_logic;
SIGNAL \Mux4~combout\ : std_logic;
SIGNAL \seteSegm6|Mux6~0_combout\ : std_logic;
SIGNAL \seteSegm6|Mux5~0_combout\ : std_logic;
SIGNAL \seteSegm6|Mux4~0_combout\ : std_logic;
SIGNAL \seteSegm6|Mux3~0_combout\ : std_logic;
SIGNAL \seteSegm6|Mux2~0_combout\ : std_logic;
SIGNAL \seteSegm6|Mux1~0_combout\ : std_logic;
SIGNAL \seteSegm6|Mux0~0_combout\ : std_logic;
SIGNAL \Mux3~8_combout\ : std_logic;
SIGNAL \Mux3~9_combout\ : std_logic;
SIGNAL \Mux3~10_combout\ : std_logic;
SIGNAL \Mux3~combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|MDR[31]~feeder_combout\ : std_logic;
SIGNAL \Mux0~5_combout\ : std_logic;
SIGNAL \Mux0~6_combout\ : std_logic;
SIGNAL \Mux0~7_combout\ : std_logic;
SIGNAL \Mux0~combout\ : std_logic;
SIGNAL \Mux1~6_combout\ : std_logic;
SIGNAL \Mux1~2_combout\ : std_logic;
SIGNAL \Mux1~3_combout\ : std_logic;
SIGNAL \Mux1~4_combout\ : std_logic;
SIGNAL \Mux1~7_combout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux1~combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|Mux34~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][29]~feeder_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[25][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~0_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~1_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~7_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~8_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[18][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~2_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~3_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~6_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~9_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[7][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[6][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~13_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~16_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[8][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~10_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[9][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|breg[11][29]~regout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~11_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~19_combout\ : std_logic;
SIGNAL \multicicloMIPS0|operativa|breg|Mux2~20_combout\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \Mux2~4_combout\ : std_logic;
SIGNAL \Mux2~7_combout\ : std_logic;
SIGNAL \Mux2~combout\ : std_logic;
SIGNAL \seteSegm7|Mux6~0_combout\ : std_logic;
SIGNAL \seteSegm7|Mux5~0_combout\ : std_logic;
SIGNAL \seteSegm7|Mux4~0_combout\ : std_logic;
SIGNAL \seteSegm7|Mux3~0_combout\ : std_logic;
SIGNAL \seteSegm7|Mux2~0_combout\ : std_logic;
SIGNAL \seteSegm7|Mux1~0_combout\ : std_logic;
SIGNAL \seteSegm7|Mux0~0_combout\ : std_logic;
SIGNAL \iKEY~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \iSW~combout\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|saidaCntrALU\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|regB\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|regA\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|SaidaALU\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|RI\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|PC\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|MDR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \multicicloMIPS0|controle|orgPC\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multicicloMIPS0|controle|orgBALU\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multicicloMIPS0|controle|opALU\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multicicloMIPS0|controle|estado\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \multicicloMIPS0|controle|cntrEnd_signal\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \seteSegm7|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \seteSegm6|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \seteSegm5|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \seteSegm4|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \seteSegm3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \seteSegm2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \seteSegm1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \seteSegm0|ALT_INV_Mux0~0_combout\ : std_logic;

BEGIN

ww_iKEY <= iKEY;
ww_iCLK_28 <= iCLK_28;
ww_iSW <= iSW;
oLEDR <= ww_oLEDR;
oLEDG <= ww_oLEDG;
oHEX0_D <= ww_oHEX0_D;
oHEX1_D <= ww_oHEX1_D;
oHEX2_D <= ww_oHEX2_D;
oHEX3_D <= ww_oHEX3_D;
oHEX4_D <= ww_oHEX4_D;
oHEX5_D <= ww_oHEX5_D;
oHEX6_D <= ww_oHEX6_D;
oHEX7_D <= ww_oHEX7_D;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\multicicloMIPS0|operativa|regB\(19) & \multicicloMIPS0|operativa|regB\(18) & \multicicloMIPS0|operativa|regB\(17) & 
\multicicloMIPS0|operativa|regB\(16) & \multicicloMIPS0|operativa|regB\(14) & \multicicloMIPS0|operativa|regB\(13) & \multicicloMIPS0|operativa|regB\(12) & \multicicloMIPS0|operativa|regB\(11) & \multicicloMIPS0|operativa|regB\(10) & 
\multicicloMIPS0|operativa|regB\(9) & \multicicloMIPS0|operativa|regB\(8) & \multicicloMIPS0|operativa|regB\(7) & \multicicloMIPS0|operativa|regB\(6) & \multicicloMIPS0|operativa|regB\(4) & \multicicloMIPS0|operativa|regB\(3) & 
\multicicloMIPS0|operativa|regB\(2) & \multicicloMIPS0|operativa|regB\(1) & \multicicloMIPS0|operativa|regB\(0));

\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\multicicloMIPS0|controle|iorD~combout\ & \multicicloMIPS0|operativa|Selector1~0_combout\ & \multicicloMIPS0|operativa|Selector2~0_combout\ & 
\multicicloMIPS0|operativa|Selector3~0_combout\ & \multicicloMIPS0|operativa|Selector4~0_combout\ & \multicicloMIPS0|operativa|Selector5~0_combout\ & \multicicloMIPS0|operativa|Selector6~0_combout\ & \multicicloMIPS0|operativa|Selector7~0_combout\);

\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(0) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(1) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(2) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(3) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(4) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(6) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(7) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(8) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(9) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(10) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(11) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(12) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(13) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(14) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(16) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(17) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(18) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(19) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\multicicloMIPS0|operativa|regB\(31) & \multicicloMIPS0|operativa|regB\(30) & \multicicloMIPS0|operativa|regB\(29) & 
\multicicloMIPS0|operativa|regB\(28) & \multicicloMIPS0|operativa|regB\(27) & \multicicloMIPS0|operativa|regB\(26) & \multicicloMIPS0|operativa|regB\(25) & \multicicloMIPS0|operativa|regB\(24) & \multicicloMIPS0|operativa|regB\(23) & 
\multicicloMIPS0|operativa|regB\(22) & \multicicloMIPS0|operativa|regB\(21) & \multicicloMIPS0|operativa|regB\(20) & \multicicloMIPS0|operativa|regB\(15) & \multicicloMIPS0|operativa|regB\(5));

\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\multicicloMIPS0|controle|iorD~combout\ & \multicicloMIPS0|operativa|Selector1~0_combout\ & \multicicloMIPS0|operativa|Selector2~0_combout\ & 
\multicicloMIPS0|operativa|Selector3~0_combout\ & \multicicloMIPS0|operativa|Selector4~0_combout\ & \multicicloMIPS0|operativa|Selector5~0_combout\ & \multicicloMIPS0|operativa|Selector6~0_combout\ & \multicicloMIPS0|operativa|Selector7~0_combout\);

\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(5) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(15) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(1);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(20) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(2);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(21) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(3);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(22) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(4);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(23) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(5);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(24) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(6);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(25) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(7);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(26) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(8);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(27) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(9);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(28) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(10);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(29) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(11);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(30) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(12);
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(31) <= \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(13);

\multicicloMIPS0|operativa|Mux73~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \multicicloMIPS0|operativa|Mux73~0_combout\);

\multicicloMIPS0|controle|Mux31~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \multicicloMIPS0|controle|Mux31~0_combout\);

\multicicloMIPS0|controle|Mux28~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \multicicloMIPS0|controle|Mux28~0_combout\);

\iCLK_28~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \iCLK_28~combout\);
\seteSegm7|ALT_INV_Mux0~0_combout\ <= NOT \seteSegm7|Mux0~0_combout\;
\seteSegm6|ALT_INV_Mux0~0_combout\ <= NOT \seteSegm6|Mux0~0_combout\;
\seteSegm5|ALT_INV_Mux0~0_combout\ <= NOT \seteSegm5|Mux0~0_combout\;
\seteSegm4|ALT_INV_Mux0~0_combout\ <= NOT \seteSegm4|Mux0~0_combout\;
\seteSegm3|ALT_INV_Mux0~0_combout\ <= NOT \seteSegm3|Mux0~0_combout\;
\seteSegm2|ALT_INV_Mux0~0_combout\ <= NOT \seteSegm2|Mux0~0_combout\;
\seteSegm1|ALT_INV_Mux0~0_combout\ <= NOT \seteSegm1|Mux0~0_combout\;
\seteSegm0|ALT_INV_Mux0~0_combout\ <= NOT \seteSegm0|Mux0~0_combout\;

-- Location: LCCOMB_X69_Y23_N22
\multicicloMIPS0|operativa|ula|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~15_combout\ = (\multicicloMIPS0|operativa|Selector74~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~14_combout\ & (\multicicloMIPS0|operativa|ula|Add0~12\ & VCC)) # (!\multicicloMIPS0|operativa|ula|Add0~14_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~12\)))) # (!\multicicloMIPS0|operativa|Selector74~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~14_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~12\)) # (!\multicicloMIPS0|operativa|ula|Add0~14_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Add0~12\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~16\ = CARRY((\multicicloMIPS0|operativa|Selector74~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~14_combout\ & !\multicicloMIPS0|operativa|ula|Add0~12\)) # (!\multicicloMIPS0|operativa|Selector74~0_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~12\) # (!\multicicloMIPS0|operativa|ula|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector74~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~14_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~12\,
	combout => \multicicloMIPS0|operativa|ula|Add0~15_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~16\);

-- Location: LCCOMB_X69_Y23_N24
\multicicloMIPS0|operativa|ula|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~18_combout\ = ((\multicicloMIPS0|operativa|ula|Add0~17_combout\ $ (\multicicloMIPS0|operativa|Selector73~0_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~16\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~19\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~17_combout\ & ((\multicicloMIPS0|operativa|Selector73~0_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~16\))) # (!\multicicloMIPS0|operativa|ula|Add0~17_combout\ & 
-- (\multicicloMIPS0|operativa|Selector73~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~17_combout\,
	datab => \multicicloMIPS0|operativa|Selector73~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~16\,
	combout => \multicicloMIPS0|operativa|ula|Add0~18_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~19\);

-- Location: LCCOMB_X69_Y22_N6
\multicicloMIPS0|operativa|ula|Add0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~39_combout\ = (\multicicloMIPS0|operativa|Selector66~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~38_combout\ & (\multicicloMIPS0|operativa|ula|Add0~37\ & VCC)) # (!\multicicloMIPS0|operativa|ula|Add0~38_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~37\)))) # (!\multicicloMIPS0|operativa|Selector66~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~38_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~37\)) # (!\multicicloMIPS0|operativa|ula|Add0~38_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Add0~37\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~40\ = CARRY((\multicicloMIPS0|operativa|Selector66~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~38_combout\ & !\multicicloMIPS0|operativa|ula|Add0~37\)) # (!\multicicloMIPS0|operativa|Selector66~0_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~37\) # (!\multicicloMIPS0|operativa|ula|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector66~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~38_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~37\,
	combout => \multicicloMIPS0|operativa|ula|Add0~39_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~40\);

-- Location: LCCOMB_X69_Y22_N10
\multicicloMIPS0|operativa|ula|Add0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~45_combout\ = (\multicicloMIPS0|operativa|ula|Add0~44_combout\ & ((\multicicloMIPS0|operativa|Selector64~0_combout\ & (\multicicloMIPS0|operativa|ula|Add0~43\ & VCC)) # (!\multicicloMIPS0|operativa|Selector64~0_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~43\)))) # (!\multicicloMIPS0|operativa|ula|Add0~44_combout\ & ((\multicicloMIPS0|operativa|Selector64~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~43\)) # (!\multicicloMIPS0|operativa|Selector64~0_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Add0~43\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~46\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~44_combout\ & (!\multicicloMIPS0|operativa|Selector64~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~43\)) # (!\multicicloMIPS0|operativa|ula|Add0~44_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~43\) # (!\multicicloMIPS0|operativa|Selector64~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~44_combout\,
	datab => \multicicloMIPS0|operativa|Selector64~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~43\,
	combout => \multicicloMIPS0|operativa|ula|Add0~45_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~46\);

-- Location: LCCOMB_X69_Y22_N30
\multicicloMIPS0|operativa|ula|Add0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~78_combout\ = (\multicicloMIPS0|operativa|Selector54~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~77_combout\ & (\multicicloMIPS0|operativa|ula|Add0~76\ & VCC)) # (!\multicicloMIPS0|operativa|ula|Add0~77_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~76\)))) # (!\multicicloMIPS0|operativa|Selector54~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~77_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~76\)) # (!\multicicloMIPS0|operativa|ula|Add0~77_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Add0~76\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~79\ = CARRY((\multicicloMIPS0|operativa|Selector54~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~77_combout\ & !\multicicloMIPS0|operativa|ula|Add0~76\)) # (!\multicicloMIPS0|operativa|Selector54~0_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~76\) # (!\multicicloMIPS0|operativa|ula|Add0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector54~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~77_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~76\,
	combout => \multicicloMIPS0|operativa|ula|Add0~78_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~79\);

-- Location: LCCOMB_X69_Y21_N10
\multicicloMIPS0|operativa|ula|Add0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~96_combout\ = (\multicicloMIPS0|operativa|Selector48~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~95_combout\ & (\multicicloMIPS0|operativa|ula|Add0~94\ & VCC)) # (!\multicicloMIPS0|operativa|ula|Add0~95_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~94\)))) # (!\multicicloMIPS0|operativa|Selector48~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~95_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~94\)) # (!\multicicloMIPS0|operativa|ula|Add0~95_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Add0~94\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~97\ = CARRY((\multicicloMIPS0|operativa|Selector48~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~95_combout\ & !\multicicloMIPS0|operativa|ula|Add0~94\)) # (!\multicicloMIPS0|operativa|Selector48~0_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~94\) # (!\multicicloMIPS0|operativa|ula|Add0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector48~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~95_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~94\,
	combout => \multicicloMIPS0|operativa|ula|Add0~96_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~97\);

-- Location: LCCOMB_X69_Y21_N12
\multicicloMIPS0|operativa|ula|Add0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~99_combout\ = ((\multicicloMIPS0|operativa|Selector47~0_combout\ $ (\multicicloMIPS0|operativa|ula|Add0~98_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~97\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~100\ = CARRY((\multicicloMIPS0|operativa|Selector47~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~98_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~97\))) # (!\multicicloMIPS0|operativa|Selector47~0_combout\ & 
-- (\multicicloMIPS0|operativa|ula|Add0~98_combout\ & !\multicicloMIPS0|operativa|ula|Add0~97\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector47~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~98_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~97\,
	combout => \multicicloMIPS0|operativa|ula|Add0~99_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~100\);

-- Location: LCCOMB_X65_Y23_N0
\multicicloMIPS0|operativa|ula|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Equal0~1_combout\ = (!\multicicloMIPS0|operativa|ula|Mux24~7_combout\ & (!\multicicloMIPS0|operativa|ula|Mux25~7_combout\ & (!\multicicloMIPS0|operativa|ula|Mux27~7_combout\ & 
-- !\multicicloMIPS0|operativa|ula|Mux26~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux24~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux25~7_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux27~7_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux26~12_combout\,
	combout => \multicicloMIPS0|operativa|ula|Equal0~1_combout\);

-- Location: LCCOMB_X62_Y24_N4
\multicicloMIPS0|operativa|ula|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Equal0~9_combout\ = (!\multicicloMIPS0|operativa|ula|Mux3~12_combout\ & (!\multicicloMIPS0|operativa|ula|Mux0~8_combout\ & (!\multicicloMIPS0|operativa|ula|Mux1~16_combout\ & 
-- !\multicicloMIPS0|operativa|ula|Mux2~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux3~12_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux0~8_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux1~16_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux2~13_combout\,
	combout => \multicicloMIPS0|operativa|ula|Equal0~9_combout\);

-- Location: LCCOMB_X66_Y25_N26
\Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = (\iSW~combout\(1) & (((\multicicloMIPS0|operativa|regA\(0)) # (\iSW~combout\(3))))) # (!\iSW~combout\(1) & (\multicicloMIPS0|operativa|Selector12~0_combout\ & ((!\iSW~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector12~0_combout\,
	datab => \iSW~combout\(1),
	datac => \multicicloMIPS0|operativa|regA\(0),
	datad => \iSW~combout\(3),
	combout => \Mux31~0_combout\);

-- Location: LCCOMB_X66_Y25_N14
\Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = (\iSW~combout\(3) & ((\Mux31~0_combout\ & (\multicicloMIPS0|operativa|Mux63~0_combout\)) # (!\Mux31~0_combout\ & ((\multicicloMIPS0|operativa|ula|Equal0~10_combout\))))) # (!\iSW~combout\(3) & (\Mux31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(3),
	datab => \Mux31~0_combout\,
	datac => \multicicloMIPS0|operativa|Mux63~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Equal0~10_combout\,
	combout => \Mux31~1_combout\);

-- Location: LCCOMB_X65_Y25_N8
\Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~2_combout\ = (\iSW~combout\(1) & (((\multicicloMIPS0|operativa|MDR\(0)) # (\iSW~combout\(3))))) # (!\iSW~combout\(1) & (\multicicloMIPS0|operativa|Selector7~0_combout\ & ((!\iSW~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector7~0_combout\,
	datab => \multicicloMIPS0|operativa|MDR\(0),
	datac => \iSW~combout\(1),
	datad => \iSW~combout\(3),
	combout => \Mux31~2_combout\);

-- Location: LCCOMB_X66_Y25_N6
\Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~3_combout\ = (\Mux31~2_combout\ & ((\multicicloMIPS0|operativa|RI\(6)) # ((!\iSW~combout\(3))))) # (!\Mux31~2_combout\ & (((\multicicloMIPS0|operativa|Selector76~0_combout\ & \iSW~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|Selector76~0_combout\,
	datad => \iSW~combout\(3),
	combout => \Mux31~3_combout\);

-- Location: LCCOMB_X77_Y18_N4
\Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = (\iSW~combout\(2) & (\iSW~combout\(3) & ((\iSW~combout\(0)) # (\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \iSW~combout\(1),
	datac => \iSW~combout\(2),
	datad => \iSW~combout\(3),
	combout => \Mux30~0_combout\);

-- Location: LCCOMB_X62_Y23_N8
\Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~1_combout\ = (\iSW~combout\(0) & ((\iSW~combout\(1)) # ((\multicicloMIPS0|operativa|Selector6~0_combout\)))) # (!\iSW~combout\(0) & (!\iSW~combout\(1) & (\multicicloMIPS0|operativa|PC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \iSW~combout\(1),
	datac => \multicicloMIPS0|operativa|PC\(1),
	datad => \multicicloMIPS0|operativa|Selector6~0_combout\,
	combout => \Mux30~1_combout\);

-- Location: LCCOMB_X62_Y23_N14
\Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~2_combout\ = (\iSW~combout\(1) & ((\Mux30~1_combout\ & (\multicicloMIPS0|operativa|MDR\(1))) # (!\Mux30~1_combout\ & ((\multicicloMIPS0|operativa|RI\(1)))))) # (!\iSW~combout\(1) & (((\Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(1),
	datab => \iSW~combout\(1),
	datac => \Mux30~1_combout\,
	datad => \multicicloMIPS0|operativa|RI\(1),
	combout => \Mux30~2_combout\);

-- Location: LCCOMB_X62_Y23_N4
\Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~3_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(1)) # (\multicicloMIPS0|operativa|Selector75~0_combout\)))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|saidaCntrALU\(1) & (!\iSW~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datac => \iSW~combout\(1),
	datad => \multicicloMIPS0|operativa|Selector75~0_combout\,
	combout => \Mux30~3_combout\);

-- Location: LCCOMB_X62_Y23_N18
\Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~4_combout\ = (\Mux30~3_combout\ & ((\multicicloMIPS0|operativa|RI\(7)) # ((!\iSW~combout\(1))))) # (!\Mux30~3_combout\ & (((\iSW~combout\(1) & \multicicloMIPS0|operativa|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \Mux30~3_combout\,
	datac => \iSW~combout\(1),
	datad => \multicicloMIPS0|operativa|Mux30~0_combout\,
	combout => \Mux30~4_combout\);

-- Location: LCCOMB_X62_Y23_N12
\Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~5_combout\ = (\iSW~combout\(2) & \iSW~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iSW~combout\(2),
	datad => \iSW~combout\(3),
	combout => \Mux30~5_combout\);

-- Location: LCCOMB_X62_Y23_N30
\Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~6_combout\ = (\iSW~combout\(3) & ((\iSW~combout\(1)) # (!\iSW~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iSW~combout\(2),
	datac => \iSW~combout\(1),
	datad => \iSW~combout\(3),
	combout => \Mux30~6_combout\);

-- Location: LCCOMB_X62_Y23_N24
\Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~7_combout\ = (\Mux30~5_combout\ & (((\Mux30~6_combout\)))) # (!\Mux30~5_combout\ & ((\Mux30~6_combout\ & (\Mux30~4_combout\)) # (!\Mux30~6_combout\ & ((\Mux30~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~5_combout\,
	datab => \Mux30~4_combout\,
	datac => \Mux30~2_combout\,
	datad => \Mux30~6_combout\,
	combout => \Mux30~7_combout\);

-- Location: LCCOMB_X65_Y20_N8
\Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~8_combout\ = (\Mux30~7_combout\ & (((\multicicloMIPS0|operativa|Mux62~0_combout\) # (!\Mux30~0_combout\)))) # (!\Mux30~7_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(1) & ((\Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(1),
	datab => \multicicloMIPS0|operativa|Mux62~0_combout\,
	datac => \Mux30~7_combout\,
	datad => \Mux30~0_combout\,
	combout => \Mux30~8_combout\);

-- Location: LCCOMB_X75_Y23_N28
\Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~9_combout\ = (\iSW~combout\(0) & (((\multicicloMIPS0|operativa|Selector43~0_combout\) # (\iSW~combout\(1))))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|Selector11~0_combout\ & ((!\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector43~0_combout\,
	datac => \iSW~combout\(0),
	datad => \iSW~combout\(1),
	combout => \Mux30~9_combout\);

-- Location: LCCOMB_X65_Y22_N24
\multicicloMIPS0|operativa|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux61~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(2))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux29~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datab => \multicicloMIPS0|operativa|SaidaALU\(2),
	datac => \multicicloMIPS0|operativa|ula|Mux29~18_combout\,
	datad => \multicicloMIPS0|controle|opALU\(0),
	combout => \multicicloMIPS0|operativa|Mux61~0_combout\);

-- Location: LCCOMB_X62_Y23_N2
\Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = (\iSW~combout\(0) & ((\iSW~combout\(1)) # ((\multicicloMIPS0|operativa|Selector5~0_combout\)))) # (!\iSW~combout\(0) & (!\iSW~combout\(1) & ((\multicicloMIPS0|operativa|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \iSW~combout\(1),
	datac => \multicicloMIPS0|operativa|Selector5~0_combout\,
	datad => \multicicloMIPS0|operativa|PC\(2),
	combout => \Mux29~0_combout\);

-- Location: LCFF_X68_Y23_N3
\multicicloMIPS0|operativa|MDR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(2));

-- Location: LCCOMB_X62_Y23_N16
\Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux29~1_combout\ = (\iSW~combout\(1) & ((\Mux29~0_combout\ & ((\multicicloMIPS0|operativa|MDR\(2)))) # (!\Mux29~0_combout\ & (\multicicloMIPS0|operativa|RI\(2))))) # (!\iSW~combout\(1) & (((\Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(2),
	datab => \iSW~combout\(1),
	datac => \multicicloMIPS0|operativa|MDR\(2),
	datad => \Mux29~0_combout\,
	combout => \Mux29~1_combout\);

-- Location: LCCOMB_X70_Y26_N20
\Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux29~2_combout\ = (\iSW~combout\(0) & (((\multicicloMIPS0|operativa|Selector74~0_combout\) # (\iSW~combout\(1))))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|saidaCntrALU\(2) & ((!\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|Selector74~0_combout\,
	datad => \iSW~combout\(1),
	combout => \Mux29~2_combout\);

-- Location: LCCOMB_X70_Y26_N6
\Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux29~3_combout\ = (\iSW~combout\(1) & ((\Mux29~2_combout\ & (\multicicloMIPS0|operativa|RI\(8))) # (!\Mux29~2_combout\ & ((\multicicloMIPS0|operativa|Mux29~1_combout\))))) # (!\iSW~combout\(1) & (((\Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \Mux29~2_combout\,
	datad => \multicicloMIPS0|operativa|Mux29~1_combout\,
	combout => \Mux29~3_combout\);

-- Location: LCCOMB_X62_Y23_N22
\Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux29~4_combout\ = (\Mux30~5_combout\ & (\Mux30~6_combout\)) # (!\Mux30~5_combout\ & ((\Mux30~6_combout\ & ((\Mux29~3_combout\))) # (!\Mux30~6_combout\ & (\Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~5_combout\,
	datab => \Mux30~6_combout\,
	datac => \Mux29~1_combout\,
	datad => \Mux29~3_combout\,
	combout => \Mux29~4_combout\);

-- Location: LCCOMB_X65_Y22_N28
\Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux29~5_combout\ = (\Mux30~0_combout\ & ((\Mux29~4_combout\ & (\multicicloMIPS0|operativa|Mux61~1_combout\)) # (!\Mux29~4_combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(2)))))) # (!\Mux30~0_combout\ & (((\Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux61~1_combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(2),
	datad => \Mux29~4_combout\,
	combout => \Mux29~5_combout\);

-- Location: LCCOMB_X75_Y22_N16
\Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux29~6_combout\ = (\iSW~combout\(1) & (((\iSW~combout\(0))))) # (!\iSW~combout\(1) & ((\iSW~combout\(0) & (\multicicloMIPS0|operativa|Selector42~0_combout\)) # (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Selector10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \multicicloMIPS0|operativa|Selector42~0_combout\,
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|Selector10~0_combout\,
	combout => \Mux29~6_combout\);

-- Location: LCCOMB_X65_Y22_N16
\multicicloMIPS0|operativa|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux60~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(3))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux28~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|opALU\(0),
	datab => \multicicloMIPS0|operativa|SaidaALU\(3),
	datac => \multicicloMIPS0|operativa|ula|Mux28~8_combout\,
	datad => \multicicloMIPS0|controle|orgPC\(1),
	combout => \multicicloMIPS0|operativa|Mux60~0_combout\);

-- Location: LCCOMB_X62_Y23_N20
\Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = (\iSW~combout\(1) & (((\iSW~combout\(0))))) # (!\iSW~combout\(1) & ((\iSW~combout\(0) & (\multicicloMIPS0|operativa|Selector4~0_combout\)) # (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|PC\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector4~0_combout\,
	datab => \multicicloMIPS0|operativa|PC\(3),
	datac => \iSW~combout\(1),
	datad => \iSW~combout\(0),
	combout => \Mux28~0_combout\);

-- Location: LCCOMB_X65_Y23_N30
\Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux28~1_combout\ = (\Mux28~0_combout\ & (((\multicicloMIPS0|operativa|MDR\(3)) # (!\iSW~combout\(1))))) # (!\Mux28~0_combout\ & (\multicicloMIPS0|operativa|RI\(3) & ((\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(3),
	datab => \Mux28~0_combout\,
	datac => \multicicloMIPS0|operativa|MDR\(3),
	datad => \iSW~combout\(1),
	combout => \Mux28~1_combout\);

-- Location: LCCOMB_X62_Y23_N10
\Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux28~2_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Selector73~0_combout\) # ((\iSW~combout\(1))))) # (!\iSW~combout\(0) & (((!\iSW~combout\(1) & \multicicloMIPS0|operativa|saidaCntrALU\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \multicicloMIPS0|operativa|Selector73~0_combout\,
	datac => \iSW~combout\(1),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	combout => \Mux28~2_combout\);

-- Location: LCCOMB_X62_Y23_N0
\Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux28~3_combout\ = (\iSW~combout\(1) & ((\Mux28~2_combout\ & (\multicicloMIPS0|operativa|RI\(9))) # (!\Mux28~2_combout\ & ((\multicicloMIPS0|operativa|Mux28~4_combout\))))) # (!\iSW~combout\(1) & (((\Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|Mux28~4_combout\,
	datac => \iSW~combout\(1),
	datad => \Mux28~2_combout\,
	combout => \Mux28~3_combout\);

-- Location: LCCOMB_X62_Y23_N6
\Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux28~4_combout\ = (\Mux30~5_combout\ & (((\Mux30~6_combout\)))) # (!\Mux30~5_combout\ & ((\Mux30~6_combout\ & (\Mux28~3_combout\)) # (!\Mux30~6_combout\ & ((\Mux28~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~5_combout\,
	datab => \Mux28~3_combout\,
	datac => \Mux28~1_combout\,
	datad => \Mux30~6_combout\,
	combout => \Mux28~4_combout\);

-- Location: LCCOMB_X65_Y22_N22
\Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux28~5_combout\ = (\Mux30~0_combout\ & ((\Mux28~4_combout\ & (\multicicloMIPS0|operativa|Mux60~1_combout\)) # (!\Mux28~4_combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(3)))))) # (!\Mux30~0_combout\ & (((\Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux60~1_combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(3),
	datad => \Mux28~4_combout\,
	combout => \Mux28~5_combout\);

-- Location: LCCOMB_X72_Y27_N8
\Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~6_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Selector2~0_combout\) # ((\iSW~combout\(1))))) # (!\iSW~combout\(0) & (((\multicicloMIPS0|operativa|PC\(5) & !\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector2~0_combout\,
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|PC\(5),
	datad => \iSW~combout\(1),
	combout => \Mux26~6_combout\);

-- Location: LCCOMB_X71_Y26_N24
\Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~7_combout\ = (\iSW~combout\(1) & ((\Mux26~6_combout\ & ((\multicicloMIPS0|operativa|MDR\(5)))) # (!\Mux26~6_combout\ & (\multicicloMIPS0|operativa|RI\(5))))) # (!\iSW~combout\(1) & (((\Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(5),
	datab => \multicicloMIPS0|operativa|MDR\(5),
	datac => \iSW~combout\(1),
	datad => \Mux26~6_combout\,
	combout => \Mux26~7_combout\);

-- Location: LCCOMB_X71_Y26_N10
\Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~10_combout\ = (\Mux26~9_combout\ & (((\multicicloMIPS0|operativa|Selector39~0_combout\ & \Mux26~8_combout\)))) # (!\Mux26~9_combout\ & ((\Mux26~7_combout\) # ((!\Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~7_combout\,
	datab => \Mux26~9_combout\,
	datac => \multicicloMIPS0|operativa|Selector39~0_combout\,
	datad => \Mux26~8_combout\,
	combout => \Mux26~10_combout\);

-- Location: LCFF_X65_Y23_N19
\multicicloMIPS0|operativa|MDR[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(6));

-- Location: LCCOMB_X65_Y25_N16
\Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~4_combout\ = (\iSW~combout\(1) & (\iSW~combout\(0))) # (!\iSW~combout\(1) & ((\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Selector1~0_combout\))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|PC\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|PC\(6),
	datad => \multicicloMIPS0|operativa|Selector1~0_combout\,
	combout => \Mux25~4_combout\);

-- Location: LCCOMB_X71_Y26_N16
\Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~5_combout\ = (\iSW~combout\(1) & ((\Mux25~4_combout\ & ((\multicicloMIPS0|operativa|MDR\(6)))) # (!\Mux25~4_combout\ & (\multicicloMIPS0|operativa|RI\(6))))) # (!\iSW~combout\(1) & (((\Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|MDR\(6),
	datac => \iSW~combout\(1),
	datad => \Mux25~4_combout\,
	combout => \Mux25~5_combout\);

-- Location: LCCOMB_X63_Y25_N16
\Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(7)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgAALU~combout\,
	datab => \multicicloMIPS0|operativa|PC\(7),
	datac => \multicicloMIPS0|operativa|regA\(7),
	datad => \iSW~combout\(0),
	combout => \Mux24~0_combout\);

-- Location: LCCOMB_X65_Y26_N2
\Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~1_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux24~2_combout\) # ((\multicicloMIPS0|operativa|RI\(5) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(5),
	datab => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datac => \multicicloMIPS0|operativa|Mux24~2_combout\,
	datad => \iSW~combout\(0),
	combout => \Mux24~1_combout\);

-- Location: LCCOMB_X63_Y24_N24
\Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~2_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & (\Mux24~1_combout\)) # (!\iSW~combout\(1) & ((\Mux24~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \Mux24~1_combout\,
	datac => \Mux24~0_combout\,
	datad => \iSW~combout\(1),
	combout => \Mux24~2_combout\);

-- Location: LCCOMB_X65_Y24_N12
\Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = (\multicicloMIPS0|operativa|PC\(8) & !\iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|PC\(8),
	datad => \iSW~combout\(0),
	combout => \Mux23~0_combout\);

-- Location: LCCOMB_X65_Y24_N22
\Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(8)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \multicicloMIPS0|operativa|PC\(8),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|regA\(8),
	combout => \Mux23~1_combout\);

-- Location: LCCOMB_X65_Y26_N8
\Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux23~2_combout\) # ((\multicicloMIPS0|operativa|RI\(6) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|Mux23~2_combout\,
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \iSW~combout\(0),
	combout => \Mux23~2_combout\);

-- Location: LCCOMB_X63_Y26_N8
\Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~3_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & (\Mux23~2_combout\)) # (!\iSW~combout\(1) & ((\Mux23~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~2_combout\,
	datab => \iSW~combout\(2),
	datac => \iSW~combout\(1),
	datad => \Mux23~1_combout\,
	combout => \Mux23~3_combout\);

-- Location: LCCOMB_X66_Y24_N10
\Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~4_combout\ = (\Mux23~3_combout\ & (((\multicicloMIPS0|operativa|Mux55~1_combout\) # (!\Mux26~0_combout\)))) # (!\Mux23~3_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(8) & (\Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~3_combout\,
	datab => \multicicloMIPS0|operativa|SaidaALU\(8),
	datac => \Mux26~0_combout\,
	datad => \multicicloMIPS0|operativa|Mux55~1_combout\,
	combout => \Mux23~4_combout\);

-- Location: LCCOMB_X72_Y23_N16
\Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux22~2_combout\) # ((\multicicloMIPS0|operativa|RI\(7) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|Mux22~2_combout\,
	combout => \Mux22~2_combout\);

-- Location: LCCOMB_X63_Y21_N18
\Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = \iSW~combout\(1) $ (\iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iSW~combout\(1),
	datad => \iSW~combout\(0),
	combout => \Mux21~0_combout\);

-- Location: LCCOMB_X74_Y23_N10
\Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~12_combout\ = (\iSW~combout\(2) & ((\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(10)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(10),
	datab => \multicicloMIPS0|operativa|MDR\(10),
	datac => \iSW~combout\(2),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \Mux27~12_combout\);

-- Location: LCCOMB_X63_Y22_N2
\Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~13_combout\ = (!\iSW~combout\(2) & \multicicloMIPS0|operativa|PC\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datad => \multicicloMIPS0|operativa|PC\(10),
	combout => \Mux27~13_combout\);

-- Location: LCCOMB_X63_Y22_N20
\Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux21~3_combout\ = (\iSW~combout\(1) & (((\iSW~combout\(0))))) # (!\iSW~combout\(1) & ((\iSW~combout\(0) & (\Mux27~12_combout\)) # (!\iSW~combout\(0) & ((\Mux27~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux27~12_combout\,
	datab => \Mux27~13_combout\,
	datac => \iSW~combout\(1),
	datad => \iSW~combout\(0),
	combout => \Mux21~3_combout\);

-- Location: LCCOMB_X69_Y26_N12
\Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = (!\iSW~combout\(0) & \multicicloMIPS0|operativa|PC\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|PC\(11),
	combout => \Mux20~0_combout\);

-- Location: LCFF_X67_Y27_N25
\multicicloMIPS0|operativa|regA[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux19~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(12));

-- Location: LCCOMB_X68_Y26_N10
\Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = (!\iSW~combout\(0) & \multicicloMIPS0|operativa|PC\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|PC\(13),
	combout => \Mux18~0_combout\);

-- Location: LCCOMB_X70_Y26_N28
\Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(13))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(13),
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|PC\(13),
	combout => \Mux18~1_combout\);

-- Location: LCCOMB_X69_Y26_N4
\Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux18~2_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(11),
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|Mux18~2_combout\,
	combout => \Mux18~2_combout\);

-- Location: LCCOMB_X70_Y26_N22
\Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~3_combout\ = (\iSW~combout\(1) & (((\Mux18~2_combout\) # (\iSW~combout\(2))))) # (!\iSW~combout\(1) & (\Mux18~1_combout\ & ((!\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \Mux18~1_combout\,
	datac => \Mux18~2_combout\,
	datad => \iSW~combout\(2),
	combout => \Mux18~3_combout\);

-- Location: LCCOMB_X75_Y23_N30
\Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(14)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(14),
	datab => \multicicloMIPS0|operativa|regA\(14),
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \Mux17~1_combout\);

-- Location: LCCOMB_X71_Y23_N22
\Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux17~2_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datab => \multicicloMIPS0|operativa|Mux17~2_combout\,
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|RI\(12),
	combout => \Mux17~2_combout\);

-- Location: LCCOMB_X75_Y23_N16
\Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~3_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & (\Mux17~2_combout\)) # (!\iSW~combout\(1) & ((\Mux17~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~2_combout\,
	datab => \Mux17~1_combout\,
	datac => \iSW~combout\(2),
	datad => \iSW~combout\(1),
	combout => \Mux17~3_combout\);

-- Location: LCFF_X65_Y22_N19
\multicicloMIPS0|operativa|MDR[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(15));

-- Location: LCCOMB_X72_Y27_N28
\Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(15)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(15),
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|regA\(15),
	combout => \Mux16~1_combout\);

-- Location: LCCOMB_X68_Y24_N4
\Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux16~2_combout\) # ((\multicicloMIPS0|operativa|RI\(13) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \multicicloMIPS0|operativa|Mux16~2_combout\,
	datac => \multicicloMIPS0|operativa|RI\(13),
	datad => \multicicloMIPS0|operativa|Mux28~3_combout\,
	combout => \Mux16~2_combout\);

-- Location: LCCOMB_X72_Y27_N6
\Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~3_combout\ = (\iSW~combout\(1) & (((\iSW~combout\(2)) # (\Mux16~2_combout\)))) # (!\iSW~combout\(1) & (\Mux16~1_combout\ & (!\iSW~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \Mux16~1_combout\,
	datac => \iSW~combout\(2),
	datad => \Mux16~2_combout\,
	combout => \Mux16~3_combout\);

-- Location: LCCOMB_X72_Y27_N2
\Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~5_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(2)) # (\multicicloMIPS0|operativa|MDR\(15))))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|RI\(15) & (!\iSW~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datab => \iSW~combout\(0),
	datac => \iSW~combout\(2),
	datad => \multicicloMIPS0|operativa|MDR\(15),
	combout => \Mux16~5_combout\);

-- Location: LCCOMB_X72_Y23_N20
\Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux15~2_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux15~2_combout\,
	datab => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|RI\(14),
	combout => \Mux15~2_combout\);

-- Location: LCCOMB_X72_Y23_N6
\Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~5_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & ((\multicicloMIPS0|operativa|MDR\(16)))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \iSW~combout\(2),
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|MDR\(16),
	combout => \Mux15~5_combout\);

-- Location: LCCOMB_X72_Y26_N2
\Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(17)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(17),
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|regA\(17),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \Mux14~1_combout\);

-- Location: LCCOMB_X72_Y26_N4
\Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~2_combout\ = (\multicicloMIPS0|operativa|Mux14~0_combout\ & !\iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|Mux14~0_combout\,
	datac => \iSW~combout\(0),
	combout => \Mux14~2_combout\);

-- Location: LCCOMB_X72_Y26_N14
\Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~3_combout\ = (\iSW~combout\(1) & (((\Mux14~2_combout\) # (\iSW~combout\(2))))) # (!\iSW~combout\(1) & (\Mux14~1_combout\ & ((!\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \Mux14~1_combout\,
	datac => \Mux14~2_combout\,
	datad => \iSW~combout\(2),
	combout => \Mux14~3_combout\);

-- Location: LCCOMB_X72_Y26_N20
\Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~4_combout\ = (\Mux14~3_combout\ & (((\multicicloMIPS0|operativa|Mux46~1_combout\) # (!\Mux26~0_combout\)))) # (!\Mux14~3_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(17) & ((\Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(17),
	datab => \Mux14~3_combout\,
	datac => \multicicloMIPS0|operativa|Mux46~1_combout\,
	datad => \Mux26~0_combout\,
	combout => \Mux14~4_combout\);

-- Location: LCCOMB_X72_Y26_N10
\Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~5_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & (\multicicloMIPS0|operativa|MDR\(17))) # (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|RI\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \multicicloMIPS0|operativa|MDR\(17),
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \Mux14~5_combout\);

-- Location: LCFF_X72_Y24_N1
\multicicloMIPS0|operativa|SaidaALU[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux13~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(18));

-- Location: LCCOMB_X72_Y24_N2
\multicicloMIPS0|operativa|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux45~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(18))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux13~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(18),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|controle|opALU\(0),
	datad => \multicicloMIPS0|operativa|ula|Mux13~7_combout\,
	combout => \multicicloMIPS0|operativa|Mux45~0_combout\);

-- Location: LCCOMB_X68_Y26_N2
\Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(18)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(18),
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|regA\(18),
	combout => \Mux13~1_combout\);

-- Location: LCCOMB_X68_Y26_N16
\Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(18) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|regB\(18),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \Mux13~2_combout\);

-- Location: LCCOMB_X68_Y26_N22
\Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~3_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & (\Mux13~2_combout\)) # (!\iSW~combout\(1) & ((\Mux13~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~2_combout\,
	datab => \Mux13~1_combout\,
	datac => \iSW~combout\(2),
	datad => \iSW~combout\(1),
	combout => \Mux13~3_combout\);

-- Location: LCCOMB_X71_Y26_N8
\Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~4_combout\ = (\Mux13~3_combout\ & (((\multicicloMIPS0|operativa|Mux45~1_combout\)) # (!\Mux26~0_combout\))) # (!\Mux13~3_combout\ & (\Mux26~0_combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~3_combout\,
	datab => \Mux26~0_combout\,
	datac => \multicicloMIPS0|operativa|Mux45~1_combout\,
	datad => \multicicloMIPS0|operativa|SaidaALU\(18),
	combout => \Mux13~4_combout\);

-- Location: LCCOMB_X70_Y26_N18
\Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~5_combout\ = (\iSW~combout\(0) & (((\multicicloMIPS0|operativa|MDR\(18)) # (\iSW~combout\(2))))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|RI\(18) & ((!\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|MDR\(18),
	datad => \iSW~combout\(2),
	combout => \Mux13~5_combout\);

-- Location: LCCOMB_X70_Y26_N12
\Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~6_combout\ = (\Mux13~5_combout\ & ((\multicicloMIPS0|operativa|regB\(18)) # ((!\iSW~combout\(2))))) # (!\Mux13~5_combout\ & (((\multicicloMIPS0|operativa|regA\(18) & \iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(18),
	datab => \Mux13~5_combout\,
	datac => \multicicloMIPS0|operativa|regA\(18),
	datad => \iSW~combout\(2),
	combout => \Mux13~6_combout\);

-- Location: LCCOMB_X74_Y26_N12
\Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~7_combout\ = (\Mux3~2_combout\ & (((\Mux3~1_combout\ & \Mux13~4_combout\)))) # (!\Mux3~2_combout\ & ((\Mux13~6_combout\) # ((!\Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~2_combout\,
	datab => \Mux13~6_combout\,
	datac => \Mux3~1_combout\,
	datad => \Mux13~4_combout\,
	combout => \Mux13~7_combout\);

-- Location: LCCOMB_X63_Y24_N10
\Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = (\multicicloMIPS0|operativa|PC\(19) & !\iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|PC\(19),
	datad => \iSW~combout\(0),
	combout => \Mux12~0_combout\);

-- Location: LCCOMB_X63_Y24_N4
\Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(19))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgAALU~combout\,
	datab => \multicicloMIPS0|operativa|regA\(19),
	datac => \multicicloMIPS0|operativa|PC\(19),
	datad => \iSW~combout\(0),
	combout => \Mux12~1_combout\);

-- Location: LCCOMB_X63_Y24_N26
\Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & \multicicloMIPS0|operativa|regB\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|regB\(19),
	datad => \multicicloMIPS0|operativa|Mux14~1_combout\,
	combout => \Mux12~2_combout\);

-- Location: LCCOMB_X63_Y24_N20
\Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~3_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & (\Mux12~2_combout\)) # (!\iSW~combout\(1) & ((\Mux12~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \Mux12~2_combout\,
	datac => \Mux12~1_combout\,
	datad => \iSW~combout\(1),
	combout => \Mux12~3_combout\);

-- Location: LCCOMB_X63_Y23_N10
\Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~5_combout\ = (\iSW~combout\(0) & ((\iSW~combout\(2)) # ((\multicicloMIPS0|operativa|MDR\(19))))) # (!\iSW~combout\(0) & (!\iSW~combout\(2) & ((\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \iSW~combout\(2),
	datac => \multicicloMIPS0|operativa|MDR\(19),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \Mux12~5_combout\);

-- Location: LCCOMB_X63_Y24_N16
\Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~6_combout\ = (\Mux12~5_combout\ & (((\multicicloMIPS0|operativa|regB\(19)) # (!\iSW~combout\(2))))) # (!\Mux12~5_combout\ & (\multicicloMIPS0|operativa|regA\(19) & ((\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~5_combout\,
	datab => \multicicloMIPS0|operativa|regA\(19),
	datac => \multicicloMIPS0|operativa|regB\(19),
	datad => \iSW~combout\(2),
	combout => \Mux12~6_combout\);

-- Location: LCFF_X68_Y22_N7
\multicicloMIPS0|operativa|MDR[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(20));

-- Location: LCCOMB_X70_Y18_N12
\Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(20)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgAALU~combout\,
	datab => \multicicloMIPS0|operativa|PC\(20),
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|regA\(20),
	combout => \Mux11~1_combout\);

-- Location: LCCOMB_X70_Y18_N30
\Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(20) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|regB\(20),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \Mux11~2_combout\);

-- Location: LCCOMB_X70_Y18_N8
\Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~3_combout\ = (\iSW~combout\(1) & ((\Mux11~2_combout\) # ((\iSW~combout\(2))))) # (!\iSW~combout\(1) & (((!\iSW~combout\(2) & \Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \Mux11~2_combout\,
	datac => \iSW~combout\(2),
	datad => \Mux11~1_combout\,
	combout => \Mux11~3_combout\);

-- Location: LCCOMB_X74_Y22_N0
\Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~4_combout\ = (\Mux11~3_combout\ & (((\multicicloMIPS0|operativa|Mux43~1_combout\)) # (!\Mux26~0_combout\))) # (!\Mux11~3_combout\ & (\Mux26~0_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~3_combout\,
	datab => \Mux26~0_combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(20),
	datad => \multicicloMIPS0|operativa|Mux43~1_combout\,
	combout => \Mux11~4_combout\);

-- Location: LCCOMB_X70_Y18_N2
\Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~5_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & ((\multicicloMIPS0|operativa|MDR\(20)))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|RI\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \multicicloMIPS0|operativa|RI\(20),
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|MDR\(20),
	combout => \Mux11~5_combout\);

-- Location: LCCOMB_X70_Y18_N20
\Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~6_combout\ = (\iSW~combout\(2) & ((\Mux11~5_combout\ & (\multicicloMIPS0|operativa|regB\(20))) # (!\Mux11~5_combout\ & ((\multicicloMIPS0|operativa|regA\(20)))))) # (!\iSW~combout\(2) & (\Mux11~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \Mux11~5_combout\,
	datac => \multicicloMIPS0|operativa|regB\(20),
	datad => \multicicloMIPS0|operativa|regA\(20),
	combout => \Mux11~6_combout\);

-- Location: LCCOMB_X74_Y22_N14
\Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~7_combout\ = (\Mux3~1_combout\ & ((\Mux3~2_combout\ & ((\Mux11~4_combout\))) # (!\Mux3~2_combout\ & (\Mux11~6_combout\)))) # (!\Mux3~1_combout\ & (((!\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux11~6_combout\,
	datac => \Mux3~2_combout\,
	datad => \Mux11~4_combout\,
	combout => \Mux11~7_combout\);

-- Location: LCFF_X65_Y22_N1
\multicicloMIPS0|operativa|MDR[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(21));

-- Location: LCCOMB_X66_Y26_N30
\Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(21))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(21),
	datab => \multicicloMIPS0|controle|orgAALU~combout\,
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|PC\(21),
	combout => \Mux10~1_combout\);

-- Location: LCCOMB_X65_Y26_N30
\Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(21) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(21),
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \iSW~combout\(0),
	combout => \Mux10~2_combout\);

-- Location: LCCOMB_X65_Y26_N16
\Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~3_combout\ = (\iSW~combout\(1) & (((\iSW~combout\(2)) # (\Mux10~2_combout\)))) # (!\iSW~combout\(1) & (\Mux10~1_combout\ & (!\iSW~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \Mux10~1_combout\,
	datac => \iSW~combout\(2),
	datad => \Mux10~2_combout\,
	combout => \Mux10~3_combout\);

-- Location: LCFF_X72_Y24_N15
\multicicloMIPS0|operativa|PC[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Mux41~1_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(22));

-- Location: LCCOMB_X71_Y26_N22
\Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = (!\iSW~combout\(0) & \multicicloMIPS0|operativa|PC\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|PC\(22),
	combout => \Mux9~0_combout\);

-- Location: LCCOMB_X72_Y24_N4
\multicicloMIPS0|operativa|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux41~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(22))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux9~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|opALU\(0),
	datab => \multicicloMIPS0|operativa|SaidaALU\(22),
	datac => \multicicloMIPS0|operativa|ula|Mux9~7_combout\,
	datad => \multicicloMIPS0|controle|orgPC\(1),
	combout => \multicicloMIPS0|operativa|Mux41~0_combout\);

-- Location: LCCOMB_X72_Y24_N14
\multicicloMIPS0|operativa|Mux41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux41~1_combout\ = (\multicicloMIPS0|operativa|Mux41~0_combout\) # ((\multicicloMIPS0|operativa|RI\(20) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|Mux41~0_combout\,
	datad => \multicicloMIPS0|controle|orgPC\(1),
	combout => \multicicloMIPS0|operativa|Mux41~1_combout\);

-- Location: LCFF_X65_Y22_N11
\multicicloMIPS0|operativa|MDR[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(23));

-- Location: LCFF_X71_Y25_N7
\multicicloMIPS0|operativa|PC[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Mux40~1_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(23));

-- Location: LCCOMB_X74_Y26_N20
\Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (!\iSW~combout\(0) & \multicicloMIPS0|operativa|PC\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|PC\(23),
	combout => \Mux8~0_combout\);

-- Location: LCCOMB_X71_Y25_N6
\Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(23))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(23),
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|PC\(23),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \Mux8~1_combout\);

-- Location: LCCOMB_X71_Y26_N2
\Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(23) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \multicicloMIPS0|operativa|regB\(23),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|Mux14~1_combout\,
	combout => \Mux8~2_combout\);

-- Location: LCCOMB_X71_Y26_N12
\Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~3_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & ((\Mux8~2_combout\))) # (!\iSW~combout\(1) & (\Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~1_combout\,
	datab => \iSW~combout\(2),
	datac => \iSW~combout\(1),
	datad => \Mux8~2_combout\,
	combout => \Mux8~3_combout\);

-- Location: LCFF_X70_Y24_N9
\multicicloMIPS0|operativa|SaidaALU[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux7~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(24));

-- Location: LCCOMB_X72_Y25_N4
\Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(24)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \multicicloMIPS0|controle|orgAALU~combout\,
	datac => \multicicloMIPS0|operativa|PC\(24),
	datad => \multicicloMIPS0|operativa|regA\(24),
	combout => \Mux7~1_combout\);

-- Location: LCCOMB_X70_Y25_N20
\Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(24) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|regB\(24),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \Mux7~2_combout\);

-- Location: LCCOMB_X72_Y25_N22
\Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~3_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & (\Mux7~2_combout\)) # (!\iSW~combout\(1) & ((\Mux7~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~2_combout\,
	datab => \Mux7~1_combout\,
	datac => \iSW~combout\(2),
	datad => \iSW~combout\(1),
	combout => \Mux7~3_combout\);

-- Location: LCCOMB_X74_Y24_N6
\Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~4_combout\ = (\Mux7~3_combout\ & ((\multicicloMIPS0|operativa|Mux39~1_combout\) # ((!\Mux26~0_combout\)))) # (!\Mux7~3_combout\ & (((\multicicloMIPS0|operativa|SaidaALU\(24) & \Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux39~1_combout\,
	datab => \Mux7~3_combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(24),
	datad => \Mux26~0_combout\,
	combout => \Mux7~4_combout\);

-- Location: LCCOMB_X70_Y20_N18
\Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~5_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|operativa|MDR\(24)) # ((\iSW~combout\(2))))) # (!\iSW~combout\(0) & (((\multicicloMIPS0|operativa|RI\(24) & !\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \multicicloMIPS0|operativa|MDR\(24),
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \iSW~combout\(2),
	combout => \Mux7~5_combout\);

-- Location: LCCOMB_X70_Y20_N26
\Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~6_combout\ = (\Mux7~5_combout\ & ((\multicicloMIPS0|operativa|regB\(24)) # ((!\iSW~combout\(2))))) # (!\Mux7~5_combout\ & (((\multicicloMIPS0|operativa|regA\(24) & \iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(24),
	datab => \Mux7~5_combout\,
	datac => \multicicloMIPS0|operativa|regA\(24),
	datad => \iSW~combout\(2),
	combout => \Mux7~6_combout\);

-- Location: LCCOMB_X74_Y24_N20
\Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~7_combout\ = (\Mux3~1_combout\ & ((\Mux3~2_combout\ & (\Mux7~4_combout\)) # (!\Mux3~2_combout\ & ((\Mux7~6_combout\))))) # (!\Mux3~1_combout\ & (((!\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~4_combout\,
	datab => \Mux3~1_combout\,
	datac => \Mux3~2_combout\,
	datad => \Mux7~6_combout\,
	combout => \Mux7~7_combout\);

-- Location: LCFF_X63_Y22_N25
\multicicloMIPS0|operativa|MDR[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(25));

-- Location: LCCOMB_X63_Y22_N18
\Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~5_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & (\multicicloMIPS0|operativa|MDR\(25))) # (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|RI\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(25),
	datab => \iSW~combout\(2),
	datac => \multicicloMIPS0|operativa|RI\(25),
	datad => \iSW~combout\(0),
	combout => \Mux6~5_combout\);

-- Location: LCCOMB_X66_Y18_N18
\Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~6_combout\ = (\iSW~combout\(2) & ((\Mux6~5_combout\ & ((\multicicloMIPS0|operativa|regB\(25)))) # (!\Mux6~5_combout\ & (\multicicloMIPS0|operativa|regA\(25))))) # (!\iSW~combout\(2) & (((\Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(25),
	datab => \iSW~combout\(2),
	datac => \multicicloMIPS0|operativa|regB\(25),
	datad => \Mux6~5_combout\,
	combout => \Mux6~6_combout\);

-- Location: LCCOMB_X65_Y21_N20
\Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(26)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgAALU~combout\,
	datab => \multicicloMIPS0|operativa|PC\(26),
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|regA\(26),
	combout => \Mux5~1_combout\);

-- Location: LCCOMB_X76_Y24_N20
\Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (\multicicloMIPS0|operativa|PC\(27) & !\iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(27),
	datad => \iSW~combout\(0),
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X75_Y24_N2
\Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(27))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(27),
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|PC\(27),
	combout => \Mux4~1_combout\);

-- Location: LCFF_X62_Y24_N9
\multicicloMIPS0|operativa|PC[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Mux35~1_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(28));

-- Location: LCCOMB_X62_Y25_N10
\Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~3_combout\ = (!\iSW~combout\(0) & \multicicloMIPS0|operativa|PC\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|PC\(28),
	combout => \Mux3~3_combout\);

-- Location: LCCOMB_X62_Y24_N30
\multicicloMIPS0|operativa|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux35~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & ((\multicicloMIPS0|operativa|SaidaALU\(28)))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- (\multicicloMIPS0|operativa|ula|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux3~12_combout\,
	datab => \multicicloMIPS0|operativa|SaidaALU\(28),
	datac => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|controle|opALU\(0),
	combout => \multicicloMIPS0|operativa|Mux35~0_combout\);

-- Location: LCCOMB_X62_Y24_N8
\multicicloMIPS0|operativa|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux35~1_combout\ = (\multicicloMIPS0|operativa|Mux35~0_combout\) # ((\multicicloMIPS0|controle|orgPC\(1) & \multicicloMIPS0|operativa|PC\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|operativa|PC\(28),
	datad => \multicicloMIPS0|operativa|Mux35~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux35~1_combout\);

-- Location: LCCOMB_X62_Y25_N28
\Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~4_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(28)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(28),
	datab => \multicicloMIPS0|controle|orgAALU~combout\,
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|regA\(28),
	combout => \Mux3~4_combout\);

-- Location: LCCOMB_X63_Y25_N0
\Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~5_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(28) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(28),
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \iSW~combout\(0),
	combout => \Mux3~5_combout\);

-- Location: LCCOMB_X62_Y25_N18
\Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~6_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & ((\Mux3~5_combout\))) # (!\iSW~combout\(1) & (\Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \Mux3~4_combout\,
	datac => \Mux3~5_combout\,
	datad => \iSW~combout\(1),
	combout => \Mux3~6_combout\);

-- Location: LCCOMB_X62_Y25_N12
\Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~7_combout\ = (\Mux26~0_combout\ & ((\Mux3~6_combout\ & (\multicicloMIPS0|operativa|Mux35~1_combout\)) # (!\Mux3~6_combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(28)))))) # (!\Mux26~0_combout\ & (((\Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux35~1_combout\,
	datab => \multicicloMIPS0|operativa|SaidaALU\(28),
	datac => \Mux26~0_combout\,
	datad => \Mux3~6_combout\,
	combout => \Mux3~7_combout\);

-- Location: LCCOMB_X72_Y25_N24
\Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (!\iSW~combout\(0) & \multicicloMIPS0|operativa|PC\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|PC\(29),
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X62_Y24_N20
\multicicloMIPS0|operativa|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux34~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(29))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux2~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datab => \multicicloMIPS0|controle|opALU\(0),
	datac => \multicicloMIPS0|operativa|SaidaALU\(29),
	datad => \multicicloMIPS0|operativa|ula|Mux2~13_combout\,
	combout => \multicicloMIPS0|operativa|Mux34~0_combout\);

-- Location: LCCOMB_X72_Y25_N14
\Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = (!\iSW~combout\(0) & \multicicloMIPS0|operativa|Mux2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|Mux2~0_combout\,
	combout => \Mux2~2_combout\);

-- Location: LCFF_X63_Y22_N7
\multicicloMIPS0|operativa|RI[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(29),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(29));

-- Location: LCCOMB_X63_Y22_N4
\Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~5_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & ((\multicicloMIPS0|operativa|MDR\(29)))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|RI\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \multicicloMIPS0|operativa|RI\(29),
	datac => \multicicloMIPS0|operativa|MDR\(29),
	datad => \iSW~combout\(0),
	combout => \Mux2~5_combout\);

-- Location: LCCOMB_X72_Y25_N12
\Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~6_combout\ = (\Mux2~5_combout\ & (((\multicicloMIPS0|operativa|regB\(29)) # (!\iSW~combout\(2))))) # (!\Mux2~5_combout\ & (\multicicloMIPS0|operativa|regA\(29) & (\iSW~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~5_combout\,
	datab => \multicicloMIPS0|operativa|regA\(29),
	datac => \iSW~combout\(2),
	datad => \multicicloMIPS0|operativa|regB\(29),
	combout => \Mux2~6_combout\);

-- Location: LCFF_X62_Y24_N15
\multicicloMIPS0|operativa|SaidaALU[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(30));

-- Location: LCCOMB_X63_Y21_N20
\Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(30))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgAALU~combout\,
	datab => \multicicloMIPS0|operativa|regA\(30),
	datac => \multicicloMIPS0|operativa|PC\(30),
	datad => \iSW~combout\(0),
	combout => \Mux1~1_combout\);

-- Location: LCFF_X63_Y22_N1
\multicicloMIPS0|operativa|RI[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(30),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(30));

-- Location: LCCOMB_X63_Y22_N0
\Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~5_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & (\multicicloMIPS0|operativa|MDR\(30))) # (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|RI\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \multicicloMIPS0|operativa|MDR\(30),
	datac => \multicicloMIPS0|operativa|RI\(30),
	datad => \iSW~combout\(0),
	combout => \Mux1~5_combout\);

-- Location: LCCOMB_X62_Y22_N20
\Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(31))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \multicicloMIPS0|operativa|regA\(31),
	datac => \multicicloMIPS0|operativa|PC\(31),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \Mux0~1_combout\);

-- Location: LCCOMB_X62_Y22_N30
\Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~2_combout\ = (\multicicloMIPS0|operativa|Mux0~0_combout\ & !\iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datad => \iSW~combout\(0),
	combout => \Mux0~2_combout\);

-- Location: LCCOMB_X62_Y22_N28
\Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~3_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & (\Mux0~2_combout\)) # (!\iSW~combout\(1) & ((\Mux0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \Mux0~2_combout\,
	datac => \Mux0~1_combout\,
	datad => \iSW~combout\(1),
	combout => \Mux0~3_combout\);

-- Location: LCCOMB_X62_Y22_N6
\Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~4_combout\ = (\Mux0~3_combout\ & (((\multicicloMIPS0|operativa|Mux32~1_combout\)) # (!\Mux26~0_combout\))) # (!\Mux0~3_combout\ & (\Mux26~0_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~3_combout\,
	datab => \Mux26~0_combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(31),
	datad => \multicicloMIPS0|operativa|Mux32~1_combout\,
	combout => \Mux0~4_combout\);

-- Location: LCCOMB_X62_Y20_N20
\multicicloMIPS0|controle|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux23~0_combout\ = (\multicicloMIPS0|controle|estado\(3) & (!\multicicloMIPS0|controle|estado\(0) & (\multicicloMIPS0|controle|estado\(1) & !\multicicloMIPS0|controle|estado\(2)))) # (!\multicicloMIPS0|controle|estado\(3) & 
-- (\multicicloMIPS0|controle|estado\(2) & (\multicicloMIPS0|controle|estado\(0) $ (!\multicicloMIPS0|controle|estado\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(0),
	datab => \multicicloMIPS0|controle|estado\(1),
	datac => \multicicloMIPS0|controle|estado\(3),
	datad => \multicicloMIPS0|controle|estado\(2),
	combout => \multicicloMIPS0|controle|Mux23~0_combout\);

-- Location: LCCOMB_X63_Y20_N26
\multicicloMIPS0|controle|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux21~0_combout\ = (\multicicloMIPS0|controle|estado\(2) & (!\multicicloMIPS0|controle|estado\(0) & !\multicicloMIPS0|controle|estado\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(2),
	datac => \multicicloMIPS0|controle|estado\(0),
	datad => \multicicloMIPS0|controle|estado\(1),
	combout => \multicicloMIPS0|controle|Mux21~0_combout\);

-- Location: LCCOMB_X63_Y20_N6
\multicicloMIPS0|controle|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux17~0_combout\ = (!\multicicloMIPS0|controle|estado\(0) & (!\multicicloMIPS0|controle|estado\(3) & (!\multicicloMIPS0|controle|estado\(2) & !\multicicloMIPS0|controle|estado\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(0),
	datab => \multicicloMIPS0|controle|estado\(3),
	datac => \multicicloMIPS0|controle|estado\(2),
	datad => \multicicloMIPS0|controle|estado\(1),
	combout => \multicicloMIPS0|controle|Mux17~0_combout\);

-- Location: LCCOMB_X63_Y20_N22
\multicicloMIPS0|controle|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux12~0_combout\ = (\multicicloMIPS0|controle|estado\(1) & (\multicicloMIPS0|controle|estado\(3) & \multicicloMIPS0|controle|estado\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(1),
	datab => \multicicloMIPS0|controle|estado\(3),
	datad => \multicicloMIPS0|controle|estado\(0),
	combout => \multicicloMIPS0|controle|Mux12~0_combout\);

-- Location: LCCOMB_X63_Y20_N16
\multicicloMIPS0|controle|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux10~0_combout\ = (\multicicloMIPS0|controle|estado\(3)) # (\multicicloMIPS0|controle|estado\(2) $ (((\multicicloMIPS0|controle|estado\(1) & !\multicicloMIPS0|controle|estado\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(1),
	datab => \multicicloMIPS0|controle|estado\(3),
	datac => \multicicloMIPS0|controle|estado\(0),
	datad => \multicicloMIPS0|controle|estado\(2),
	combout => \multicicloMIPS0|controle|Mux10~0_combout\);

-- Location: LCCOMB_X70_Y23_N0
\multicicloMIPS0|operativa|ula|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~8_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(1)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|regB\(1),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|RI\(1),
	combout => \multicicloMIPS0|operativa|ula|Mux31~8_combout\);

-- Location: LCCOMB_X71_Y20_N18
\multicicloMIPS0|operativa|ula|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~12_combout\ = (\multicicloMIPS0|operativa|ula|Mux31~17_combout\ & (\multicicloMIPS0|operativa|saidaCntrALU\(1) & \multicicloMIPS0|operativa|saidaCntrALU\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux31~17_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux31~12_combout\);

-- Location: LCCOMB_X72_Y25_N6
\multicicloMIPS0|operativa|Selector47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector47~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(29))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regA\(29),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|PC\(29),
	combout => \multicicloMIPS0|operativa|Selector47~0_combout\);

-- Location: LCCOMB_X66_Y23_N10
\multicicloMIPS0|operativa|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux6~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(15))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (((\multicicloMIPS0|operativa|regB\(25) & !\multicicloMIPS0|controle|orgBALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datab => \multicicloMIPS0|operativa|regB\(25),
	datac => \multicicloMIPS0|controle|orgBALU\(0),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux6~0_combout\);

-- Location: LCCOMB_X69_Y27_N24
\multicicloMIPS0|operativa|ula|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux30~0_combout\ = (!\multicicloMIPS0|operativa|RI\(10) & (\multicicloMIPS0|operativa|saidaCntrALU\(0) $ (\multicicloMIPS0|operativa|saidaCntrALU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	combout => \multicicloMIPS0|operativa|ula|Mux30~0_combout\);

-- Location: LCCOMB_X69_Y27_N6
\multicicloMIPS0|operativa|ula|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux30~2_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(0) & (\multicicloMIPS0|operativa|ula|Mux30~8_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & (((\multicicloMIPS0|operativa|RI\(10) & 
-- \multicicloMIPS0|operativa|ula|ShiftRight1~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datab => \multicicloMIPS0|operativa|ula|Mux30~8_combout\,
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~109_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux30~2_combout\);

-- Location: LCCOMB_X68_Y27_N6
\multicicloMIPS0|operativa|ula|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~8_combout\ = \multicicloMIPS0|operativa|Selector75~0_combout\ $ (((\multicicloMIPS0|operativa|Mux30~0_combout\) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector75~0_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datad => \multicicloMIPS0|operativa|Mux30~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~8_combout\);

-- Location: LCCOMB_X70_Y23_N16
\multicicloMIPS0|operativa|ula|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~10_combout\ = \multicicloMIPS0|operativa|Mux30~0_combout\ $ (\multicicloMIPS0|operativa|saidaCntrALU\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|Mux30~0_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~10_combout\);

-- Location: LCCOMB_X65_Y19_N6
\multicicloMIPS0|operativa|ula|ShiftRight1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~54_combout\ = (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~47_combout\,
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\,
	datad => \multicicloMIPS0|operativa|RI\(6),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~54_combout\);

-- Location: LCCOMB_X70_Y23_N2
\multicicloMIPS0|operativa|ula|Add0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~17_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux28~2_combout\) # ((\multicicloMIPS0|operativa|RI\(1) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(1),
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~17_combout\);

-- Location: LCCOMB_X71_Y21_N4
\multicicloMIPS0|operativa|ula|ShiftLeft0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~33_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~128_combout\) # ((!\multicicloMIPS0|operativa|RI\(8) & \multicicloMIPS0|operativa|ula|ShiftLeft0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~128_combout\,
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~32_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X70_Y22_N14
\multicicloMIPS0|operativa|ula|ShiftRight0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~67_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftRight0~18_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~18_combout\,
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~67_combout\);

-- Location: LCCOMB_X70_Y22_N20
\multicicloMIPS0|operativa|ula|ShiftRight0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~68_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~67_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\ & 
-- \multicicloMIPS0|operativa|ula|ShiftRight0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~67_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~27_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~68_combout\);

-- Location: LCCOMB_X68_Y25_N28
\multicicloMIPS0|operativa|ula|ShiftRight0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~69_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~23_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftRight0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~23_combout\,
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~22_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~69_combout\);

-- Location: LCCOMB_X71_Y21_N26
\multicicloMIPS0|operativa|ula|ShiftRight0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~70_combout\ = (\multicicloMIPS0|operativa|RI\(9) & (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~69_combout\)))) # (!\multicicloMIPS0|operativa|RI\(9) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftRight0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~68_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~69_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~70_combout\);

-- Location: LCCOMB_X71_Y22_N10
\multicicloMIPS0|operativa|ula|ShiftRight1~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~82_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftRight0~18_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~18_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~82_combout\);

-- Location: LCCOMB_X71_Y22_N28
\multicicloMIPS0|operativa|ula|ShiftRight1~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~83_combout\ = (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~82_combout\) # ((\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|operativa|ula|ShiftRight0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~24_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~82_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~83_combout\);

-- Location: LCCOMB_X71_Y22_N22
\multicicloMIPS0|operativa|ula|ShiftRight1~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~84_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|RI\(9) & (\multicicloMIPS0|operativa|regB\(31))) # (!\multicicloMIPS0|operativa|RI\(9) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight0~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|regB\(31),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~27_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~84_combout\);

-- Location: LCCOMB_X71_Y22_N16
\multicicloMIPS0|operativa|ula|ShiftRight1~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~85_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight1~84_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~84_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~83_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~85_combout\);

-- Location: LCCOMB_X72_Y19_N20
\multicicloMIPS0|operativa|ula|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux26~2_combout\ = (\multicicloMIPS0|operativa|RI\(9)) # ((\multicicloMIPS0|operativa|RI\(10)) # (\multicicloMIPS0|operativa|saidaCntrALU\(0) $ (!\multicicloMIPS0|operativa|saidaCntrALU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|RI\(10),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	combout => \multicicloMIPS0|operativa|ula|Mux26~2_combout\);

-- Location: LCCOMB_X72_Y21_N14
\multicicloMIPS0|operativa|ula|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux27~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux26~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux26~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~85_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux26~2_combout\ & (!\multicicloMIPS0|operativa|ula|Mux26~1_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux26~2_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux26~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~85_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~14_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux27~0_combout\);

-- Location: LCCOMB_X71_Y21_N8
\multicicloMIPS0|operativa|ula|ShiftRight0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~71_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftRight0~17_combout\)) # (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~17_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~7_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~71_combout\);

-- Location: LCCOMB_X72_Y21_N28
\multicicloMIPS0|operativa|ula|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux27~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux26~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux27~0_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~71_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux27~0_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~11_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux26~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~11_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux26~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux27~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~71_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux27~1_combout\);

-- Location: LCCOMB_X72_Y21_N2
\multicicloMIPS0|operativa|ula|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux27~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux26~3_combout\ & ((\multicicloMIPS0|operativa|ula|Mux26~4_combout\ & (\multicicloMIPS0|operativa|ula|Mux27~7_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux26~4_combout\ 
-- & ((\multicicloMIPS0|operativa|ula|Mux27~1_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux26~3_combout\ & (((\multicicloMIPS0|operativa|ula|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux27~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux26~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux26~4_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux27~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux27~2_combout\);

-- Location: LCCOMB_X72_Y21_N12
\multicicloMIPS0|operativa|ula|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux27~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux26~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux27~2_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~70_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux27~2_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~33_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux26~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux27~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux26~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux27~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~33_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~70_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux27~3_combout\);

-- Location: LCCOMB_X69_Y24_N24
\multicicloMIPS0|operativa|ula|RESULT~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~36_combout\ = (\multicicloMIPS0|operativa|Selector72~0_combout\ & ((\multicicloMIPS0|operativa|Mux27~2_combout\) # ((\multicicloMIPS0|operativa|RI\(2) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(2),
	datab => \multicicloMIPS0|operativa|Selector72~0_combout\,
	datac => \multicicloMIPS0|operativa|Mux27~2_combout\,
	datad => \multicicloMIPS0|operativa|Mux28~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~36_combout\);

-- Location: LCCOMB_X69_Y23_N6
\multicicloMIPS0|operativa|ula|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~20_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux27~2_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datab => \multicicloMIPS0|operativa|Mux27~2_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datad => \multicicloMIPS0|operativa|RI\(2),
	combout => \multicicloMIPS0|operativa|ula|Add0~20_combout\);

-- Location: LCCOMB_X69_Y19_N10
\multicicloMIPS0|operativa|ula|ShiftRight0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~75_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~33_combout\) # (\multicicloMIPS0|operativa|ula|ShiftRight0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~33_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~34_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~75_combout\);

-- Location: LCCOMB_X72_Y19_N14
\multicicloMIPS0|operativa|ula|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux26~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux26~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux26~2_combout\) # (\multicicloMIPS0|operativa|ula|ShiftRight0~75_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux26~1_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~37_combout\ & (!\multicicloMIPS0|operativa|ula|Mux26~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux26~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~37_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux26~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~75_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux26~5_combout\);

-- Location: LCCOMB_X72_Y19_N28
\multicicloMIPS0|operativa|ula|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux26~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux26~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux26~5_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~77_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux26~5_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~89_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux26~2_combout\ & (\multicicloMIPS0|operativa|ula|Mux26~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux26~2_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux26~5_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~89_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~77_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux26~6_combout\);

-- Location: LCCOMB_X72_Y19_N26
\multicicloMIPS0|operativa|ula|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux26~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux26~3_combout\ & ((\multicicloMIPS0|operativa|ula|Mux26~4_combout\ & (\multicicloMIPS0|operativa|ula|Mux26~12_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux26~4_combout\ & ((\multicicloMIPS0|operativa|ula|Mux26~6_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux26~3_combout\ & (((\multicicloMIPS0|operativa|ula|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux26~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux26~12_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux26~4_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux26~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux26~7_combout\);

-- Location: LCCOMB_X69_Y23_N10
\multicicloMIPS0|operativa|ula|Add0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~23_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux26~2_combout\) # ((\multicicloMIPS0|operativa|RI\(3) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux26~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(3),
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~23_combout\);

-- Location: LCCOMB_X70_Y23_N8
\multicicloMIPS0|operativa|ula|ShiftLeft0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~42_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~129_combout\))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~41_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~129_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X66_Y19_N26
\multicicloMIPS0|operativa|ula|ShiftRight0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~80_combout\ = (\multicicloMIPS0|operativa|RI\(9) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~43_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~116_combout\))) # (!\multicicloMIPS0|operativa|RI\(9) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight0~79_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~43_combout\ & \multicicloMIPS0|operativa|ula|ShiftRight1~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~43_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~116_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~79_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~80_combout\);

-- Location: LCCOMB_X72_Y21_N10
\multicicloMIPS0|operativa|ula|ShiftRight1~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~90_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~64_combout\) # (\multicicloMIPS0|operativa|ula|ShiftRight1~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~64_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~65_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~90_combout\);

-- Location: LCCOMB_X67_Y18_N12
\multicicloMIPS0|operativa|ula|ShiftRight1~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~91_combout\ = (\multicicloMIPS0|operativa|regB\(30) & (!\multicicloMIPS0|operativa|RI\(7) & (!\multicicloMIPS0|operativa|RI\(8) & !\multicicloMIPS0|operativa|RI\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(30),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|RI\(8),
	datad => \multicicloMIPS0|operativa|RI\(6),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~91_combout\);

-- Location: LCCOMB_X70_Y21_N20
\multicicloMIPS0|operativa|ula|ShiftRight1~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~93_combout\ = (\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~91_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~92_combout\ & \multicicloMIPS0|operativa|regB\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~92_combout\,
	datac => \multicicloMIPS0|operativa|regB\(31),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~91_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~93_combout\);

-- Location: LCCOMB_X70_Y21_N14
\multicicloMIPS0|operativa|ula|ShiftRight1~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~94_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~49_combout\))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~53_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~49_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~94_combout\);

-- Location: LCCOMB_X71_Y21_N30
\multicicloMIPS0|operativa|ula|ShiftRight1~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~95_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight1~93_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~93_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~94_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~95_combout\);

-- Location: LCCOMB_X72_Y21_N8
\multicicloMIPS0|operativa|ula|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux25~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux26~2_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight1~95_combout\) # (\multicicloMIPS0|operativa|ula|Mux26~1_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux26~2_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~60_combout\ & ((!\multicicloMIPS0|operativa|ula|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux26~2_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~60_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~95_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux26~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux25~0_combout\);

-- Location: LCCOMB_X72_Y21_N30
\multicicloMIPS0|operativa|ula|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux25~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux26~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux25~0_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~82_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux25~0_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight1~90_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux26~1_combout\ & (\multicicloMIPS0|operativa|ula|Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux26~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux25~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~82_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~90_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux25~1_combout\);

-- Location: LCCOMB_X72_Y21_N4
\multicicloMIPS0|operativa|ula|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux25~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux26~4_combout\ & (((\multicicloMIPS0|operativa|ula|Mux25~7_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux26~3_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux26~4_combout\ & (\multicicloMIPS0|operativa|ula|Mux26~3_combout\ & ((\multicicloMIPS0|operativa|ula|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux26~4_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux26~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux25~7_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux25~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux25~2_combout\);

-- Location: LCCOMB_X66_Y19_N12
\multicicloMIPS0|operativa|ula|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux25~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux25~2_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~80_combout\) # (!\multicicloMIPS0|operativa|ula|Mux26~0_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux25~2_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~42_combout\ & (\multicicloMIPS0|operativa|ula|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~42_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux25~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux26~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~80_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux25~3_combout\);

-- Location: LCCOMB_X65_Y25_N10
\multicicloMIPS0|operativa|ula|RESULT~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~40_combout\ = (\multicicloMIPS0|operativa|Selector70~0_combout\ & ((\multicicloMIPS0|operativa|Mux25~2_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(4),
	datac => \multicicloMIPS0|operativa|Mux25~2_combout\,
	datad => \multicicloMIPS0|operativa|Selector70~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~40_combout\);

-- Location: LCCOMB_X66_Y22_N18
\multicicloMIPS0|operativa|ula|ShiftRight0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~86_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\,
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~86_combout\);

-- Location: LCCOMB_X68_Y22_N30
\multicicloMIPS0|operativa|ula|Add0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~29_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux24~2_combout\) # ((\multicicloMIPS0|operativa|RI\(5) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux24~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(5),
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~29_combout\);

-- Location: LCCOMB_X70_Y20_N30
\multicicloMIPS0|operativa|ula|ShiftLeft0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~48_combout\ = (\multicicloMIPS0|operativa|RI\(9) & (!\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ & \multicicloMIPS0|operativa|Mux31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	datad => \multicicloMIPS0|operativa|Mux31~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X65_Y19_N18
\multicicloMIPS0|operativa|ula|ShiftRight1~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~102_combout\ = (!\multicicloMIPS0|operativa|Mux14~1_combout\ & (((!\multicicloMIPS0|operativa|RI\(9)) # (!\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\)) # (!\multicicloMIPS0|operativa|regB\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|regB\(31),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|RI\(9),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~102_combout\);

-- Location: LCCOMB_X69_Y18_N6
\multicicloMIPS0|operativa|ula|ShiftRight1~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~103_combout\ = ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & (!\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|operativa|ula|ShiftRight1~43_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|ShiftRight1~102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~43_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~102_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~103_combout\);

-- Location: LCCOMB_X70_Y19_N30
\multicicloMIPS0|operativa|ula|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux21~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector66~0_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~39_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector66~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datac => \multicicloMIPS0|operativa|ula|Add0~39_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux21~1_combout\);

-- Location: LCCOMB_X70_Y19_N20
\multicicloMIPS0|operativa|ula|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux21~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux21~1_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector66~0_combout\ $ (((\multicicloMIPS0|operativa|Mux21~3_combout\) # (\multicicloMIPS0|operativa|ula|Mux21~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datab => \multicicloMIPS0|operativa|Mux21~3_combout\,
	datac => \multicicloMIPS0|operativa|Selector66~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux21~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux21~2_combout\);

-- Location: LCCOMB_X65_Y19_N0
\multicicloMIPS0|operativa|ula|ShiftRight1~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~104_combout\ = ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & (!\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|operativa|ula|ShiftRight1~57_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|ShiftRight1~102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~102_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~57_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~104_combout\);

-- Location: LCCOMB_X66_Y19_N24
\multicicloMIPS0|operativa|ula|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux21~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~4_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~60_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~104_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~4_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~4_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~5_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~104_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~60_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux21~3_combout\);

-- Location: LCCOMB_X66_Y19_N14
\multicicloMIPS0|operativa|ula|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux21~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux21~3_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~90_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux21~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~62_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & (((\multicicloMIPS0|operativa|ula|Mux21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~90_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux21~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~62_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux21~4_combout\);

-- Location: LCCOMB_X65_Y19_N10
\multicicloMIPS0|operativa|ula|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux21~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & (\multicicloMIPS0|operativa|ula|Mux23~1_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux23~1_combout\ 
-- & ((\multicicloMIPS0|operativa|ula|Mux21~2_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (\multicicloMIPS0|operativa|ula|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux23~2_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux21~4_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux21~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux21~5_combout\);

-- Location: LCCOMB_X65_Y19_N4
\multicicloMIPS0|operativa|ula|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux21~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux21~5_combout\ & ((\multicicloMIPS0|operativa|ula|Mux21~7_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux21~5_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~58_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & (((\multicicloMIPS0|operativa|ula|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux23~2_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~58_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux21~7_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux21~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux21~6_combout\);

-- Location: LCCOMB_X68_Y22_N12
\multicicloMIPS0|operativa|ula|ShiftRight1~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~105_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight1~68_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & (\multicicloMIPS0|operativa|regB\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|regB\(31),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~68_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~105_combout\);

-- Location: LCCOMB_X63_Y23_N16
\multicicloMIPS0|operativa|ula|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~44_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux19~2_combout\) # ((\multicicloMIPS0|operativa|RI\(10) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux19~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(10),
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~44_combout\);

-- Location: LCCOMB_X68_Y25_N26
\multicicloMIPS0|operativa|ula|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux19~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector64~0_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~45_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector64~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datac => \multicicloMIPS0|operativa|ula|Add0~45_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux19~1_combout\);

-- Location: LCCOMB_X68_Y25_N8
\multicicloMIPS0|operativa|ula|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux19~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux19~1_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector64~0_combout\ $ (((\multicicloMIPS0|operativa|Mux19~3_combout\) # (\multicicloMIPS0|operativa|ula|Mux19~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector64~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux19~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux19~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux19~2_combout\);

-- Location: LCCOMB_X71_Y23_N2
\multicicloMIPS0|operativa|ula|ShiftLeft0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~67_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~128_combout\) # ((!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~31_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~31_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~30_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~128_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X71_Y21_N12
\multicicloMIPS0|operativa|ula|ShiftLeft0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~70_combout\ = (\multicicloMIPS0|operativa|RI\(9) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~67_combout\)) # (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~67_combout\,
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~130_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X68_Y25_N30
\multicicloMIPS0|operativa|ula|ShiftRight0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~92_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~24_combout\ & 
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~24_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\,
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~92_combout\);

-- Location: LCCOMB_X68_Y25_N16
\multicicloMIPS0|operativa|ula|ShiftRight1~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~106_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~24_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & (\multicicloMIPS0|operativa|regB\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|regB\(31),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~24_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~106_combout\);

-- Location: LCCOMB_X68_Y25_N2
\multicicloMIPS0|operativa|ula|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux19~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~71_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~4_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~115_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~5_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~115_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~4_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~71_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux19~3_combout\);

-- Location: LCCOMB_X68_Y25_N0
\multicicloMIPS0|operativa|ula|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux19~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux19~3_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~92_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux19~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~70_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & (((\multicicloMIPS0|operativa|ula|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~92_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~70_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux19~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux19~4_combout\);

-- Location: LCCOMB_X68_Y25_N6
\multicicloMIPS0|operativa|ula|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux19~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux23~2_combout\) # ((\multicicloMIPS0|operativa|ula|Mux19~2_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (!\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux23~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux19~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux19~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux19~5_combout\);

-- Location: LCCOMB_X68_Y25_N20
\multicicloMIPS0|operativa|ula|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux19~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux19~5_combout\ & (\multicicloMIPS0|operativa|ula|Mux19~7_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux19~5_combout\ 
-- & ((\multicicloMIPS0|operativa|ula|ShiftRight0~68_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & (((\multicicloMIPS0|operativa|ula|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux19~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~68_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux23~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux19~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux19~6_combout\);

-- Location: LCCOMB_X68_Y24_N6
\multicicloMIPS0|operativa|ula|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~50_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux17~2_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(12),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datad => \multicicloMIPS0|operativa|Mux17~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~50_combout\);

-- Location: LCCOMB_X66_Y23_N30
\multicicloMIPS0|operativa|ula|ShiftRight1~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~108_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~92_combout\ & (((\multicicloMIPS0|operativa|regB\(31))))) # (!\multicicloMIPS0|operativa|ula|ShiftRight1~92_combout\ & 
-- ((\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|regB\(31)))) # (!\multicicloMIPS0|operativa|RI\(9) & (\multicicloMIPS0|operativa|regB\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~92_combout\,
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|regB\(30),
	datad => \multicicloMIPS0|operativa|regB\(31),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~108_combout\);

-- Location: LCCOMB_X68_Y24_N20
\multicicloMIPS0|operativa|ula|Add0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~53_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux16~2_combout\) # ((\multicicloMIPS0|operativa|RI\(13) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(13),
	datab => \multicicloMIPS0|operativa|Mux16~2_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datad => \multicicloMIPS0|operativa|Mux28~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~53_combout\);

-- Location: LCCOMB_X72_Y20_N24
\multicicloMIPS0|operativa|ula|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux15~0_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & (((\multicicloMIPS0|operativa|ula|Mux15~10_combout\)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & (!\multicicloMIPS0|operativa|RI\(10) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(10),
	datab => \multicicloMIPS0|operativa|ula|Mux15~10_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~29_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux15~0_combout\);

-- Location: LCCOMB_X68_Y22_N2
\multicicloMIPS0|operativa|ula|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~58_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux15~2_combout\) # ((\multicicloMIPS0|operativa|RI\(14) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux15~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(14),
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~58_combout\);

-- Location: LCCOMB_X67_Y27_N10
\multicicloMIPS0|operativa|ula|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux8~3_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(0)) # ((!\multicicloMIPS0|operativa|RI\(10) & \multicicloMIPS0|operativa|RI\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(10),
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux8~3_combout\);

-- Location: LCCOMB_X68_Y22_N0
\multicicloMIPS0|operativa|ula|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~62_combout\ = \multicicloMIPS0|operativa|Mux14~0_combout\ $ (\multicicloMIPS0|operativa|saidaCntrALU\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|Mux14~0_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~62_combout\);

-- Location: LCCOMB_X66_Y19_N10
\multicicloMIPS0|operativa|ula|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux13~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~3_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux8~2_combout\ & \multicicloMIPS0|operativa|ula|ShiftRight0~59_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux8~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~27_combout\) # ((\multicicloMIPS0|operativa|ula|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~27_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux8~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux8~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~59_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux13~0_combout\);

-- Location: LCCOMB_X66_Y19_N28
\multicicloMIPS0|operativa|ula|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux13~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux30~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux13~0_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~95_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux13~0_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~61_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux30~9_combout\ & (((\multicicloMIPS0|operativa|ula|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~95_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~61_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux30~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux13~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux13~1_combout\);

-- Location: LCCOMB_X66_Y19_N6
\multicicloMIPS0|operativa|ula|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux13~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux13~7_combout\) # ((\multicicloMIPS0|operativa|ula|Mux8~1_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux8~1_combout\ & \multicicloMIPS0|operativa|ula|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux13~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux8~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux8~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux13~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux13~2_combout\);

-- Location: LCCOMB_X66_Y20_N26
\multicicloMIPS0|operativa|ula|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux13~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux13~2_combout\ & ((\multicicloMIPS0|operativa|Mux0~0_combout\) # ((!\multicicloMIPS0|operativa|ula|Mux8~1_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux13~2_combout\ 
-- & (((\multicicloMIPS0|operativa|ula|Mux8~1_combout\ & \multicicloMIPS0|operativa|ula|ShiftRight1~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux13~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux8~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~110_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux13~3_combout\);

-- Location: LCCOMB_X68_Y22_N10
\multicicloMIPS0|operativa|ula|Add0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~65_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(18) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(18),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~65_combout\);

-- Location: LCCOMB_X68_Y19_N16
\multicicloMIPS0|operativa|ula|ShiftLeft0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~96_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|regB\(18)))) # (!\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|regB\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|regB\(19),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|regB\(18),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X68_Y18_N14
\multicicloMIPS0|operativa|ula|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux12~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~2_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux8~3_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux8~2_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux8~3_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~65_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux8~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux8~2_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~65_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~29_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux8~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux12~0_combout\);

-- Location: LCCOMB_X68_Y18_N0
\multicicloMIPS0|operativa|ula|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux12~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux30~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux12~0_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~99_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux12~0_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~65_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux30~9_combout\ & (((\multicicloMIPS0|operativa|ula|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux30~9_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~65_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux12~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~99_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux12~1_combout\);

-- Location: LCCOMB_X68_Y18_N26
\multicicloMIPS0|operativa|ula|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux12~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~1_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight1~73_combout\) # ((\multicicloMIPS0|operativa|ula|Mux8~0_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux8~1_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & \multicicloMIPS0|operativa|ula|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux8~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~73_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux8~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux12~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux12~2_combout\);

-- Location: LCCOMB_X68_Y18_N20
\multicicloMIPS0|operativa|ula|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux12~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux12~2_combout\ & ((\multicicloMIPS0|operativa|Mux0~0_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux12~2_combout\ & 
-- (\multicicloMIPS0|operativa|ula|Mux12~7_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & (((\multicicloMIPS0|operativa|ula|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux8~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux12~7_combout\,
	datac => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux12~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux12~3_combout\);

-- Location: LCCOMB_X68_Y22_N20
\multicicloMIPS0|operativa|ula|Add0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~68_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & \multicicloMIPS0|operativa|regB\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datac => \multicicloMIPS0|operativa|regB\(19),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~68_combout\);

-- Location: LCCOMB_X68_Y21_N4
\multicicloMIPS0|operativa|ula|ShiftLeft0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~100_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(17))) # (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|regB\(17),
	datad => \multicicloMIPS0|operativa|regB\(19),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X68_Y21_N18
\multicicloMIPS0|operativa|ula|ShiftLeft0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~102_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~100_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftLeft0~101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~100_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~101_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X68_Y21_N28
\multicicloMIPS0|operativa|ula|ShiftLeft0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~103_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~86_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~87_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftLeft0~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~86_combout\,
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~87_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~131_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X71_Y21_N0
\multicicloMIPS0|operativa|ula|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux11~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~2_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux8~3_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux8~2_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux8~3_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~70_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux8~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux8~2_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~70_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~33_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux8~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux11~0_combout\);

-- Location: LCCOMB_X71_Y21_N10
\multicicloMIPS0|operativa|ula|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux11~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux30~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux11~0_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~103_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux11~0_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~130_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux30~9_combout\ & (((\multicicloMIPS0|operativa|ula|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~103_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~130_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux30~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux11~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux11~1_combout\);

-- Location: LCCOMB_X71_Y21_N24
\multicicloMIPS0|operativa|ula|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux11~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux8~0_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux8~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux8~0_combout\ 
-- & (\multicicloMIPS0|operativa|ula|Mux11~7_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux11~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux11~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux8~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux8~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux11~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux11~2_combout\);

-- Location: LCCOMB_X71_Y22_N0
\multicicloMIPS0|operativa|ula|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux11~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux11~2_combout\ & (((\multicicloMIPS0|operativa|Mux0~0_combout\) # (!\multicicloMIPS0|operativa|ula|Mux8~1_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux11~2_combout\ 
-- & (\multicicloMIPS0|operativa|ula|ShiftRight1~85_combout\ & ((\multicicloMIPS0|operativa|ula|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~85_combout\,
	datab => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux11~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux8~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux11~3_combout\);

-- Location: LCCOMB_X68_Y22_N14
\multicicloMIPS0|operativa|ula|Add0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~74_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(21) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(21),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~74_combout\);

-- Location: LCCOMB_X66_Y19_N30
\multicicloMIPS0|operativa|ula|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux9~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~2_combout\ & (!\multicicloMIPS0|operativa|ula|Mux8~3_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux8~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux8~3_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight0~80_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux8~3_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux8~2_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux8~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~42_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~80_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux9~0_combout\);

-- Location: LCCOMB_X66_Y19_N0
\multicicloMIPS0|operativa|ula|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux9~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux30~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux9~0_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~109_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux9~0_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~79_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux30~9_combout\ & (((\multicicloMIPS0|operativa|ula|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux30~9_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~79_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~109_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux9~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux9~1_combout\);

-- Location: LCCOMB_X66_Y19_N22
\multicicloMIPS0|operativa|ula|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux9~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux9~7_combout\) # ((\multicicloMIPS0|operativa|ula|Mux8~1_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux8~0_combout\ 
-- & (((!\multicicloMIPS0|operativa|ula|Mux8~1_combout\ & \multicicloMIPS0|operativa|ula|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux9~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux8~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux8~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux9~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux9~2_combout\);

-- Location: LCCOMB_X72_Y21_N24
\multicicloMIPS0|operativa|ula|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux9~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux9~2_combout\ & ((\multicicloMIPS0|operativa|Mux0~0_combout\) # ((!\multicicloMIPS0|operativa|ula|Mux8~1_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux9~2_combout\ & 
-- (((\multicicloMIPS0|operativa|ula|Mux8~1_combout\ & \multicicloMIPS0|operativa|ula|ShiftRight1~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux9~2_combout\,
	datab => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux8~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~95_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux9~3_combout\);

-- Location: LCCOMB_X72_Y24_N12
\multicicloMIPS0|operativa|ula|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux9~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector54~0_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~78_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector54~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~78_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux9~4_combout\);

-- Location: LCCOMB_X72_Y24_N6
\multicicloMIPS0|operativa|ula|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux9~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux9~4_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector54~0_combout\ $ (((\multicicloMIPS0|operativa|Mux9~0_combout\) # (\multicicloMIPS0|operativa|ula|Mux9~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector54~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux9~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux9~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux9~5_combout\);

-- Location: LCCOMB_X72_Y24_N20
\multicicloMIPS0|operativa|ula|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux9~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~8_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (\multicicloMIPS0|operativa|ula|Mux9~3_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux9~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux9~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux9~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux9~6_combout\);

-- Location: LCCOMB_X65_Y18_N8
\multicicloMIPS0|operativa|ula|ShiftLeft0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~110_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(21)))) # (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regB\(23),
	datac => \multicicloMIPS0|operativa|regB\(21),
	datad => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X68_Y22_N18
\multicicloMIPS0|operativa|ula|Add0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~80_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & \multicicloMIPS0|operativa|regB\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|regB\(23),
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~80_combout\);

-- Location: LCCOMB_X69_Y20_N18
\multicicloMIPS0|operativa|ula|Add0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~83_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(24) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datab => \multicicloMIPS0|operativa|regB\(24),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|Mux14~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~83_combout\);

-- Location: LCCOMB_X68_Y21_N2
\multicicloMIPS0|operativa|ula|ShiftLeft0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~114_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~110_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftLeft0~113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~110_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~113_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X68_Y21_N20
\multicicloMIPS0|operativa|ula|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux7~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux7~5_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~131_combout\) # ((\multicicloMIPS0|operativa|ula|Mux7~4_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux7~5_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux7~4_combout\ & \multicicloMIPS0|operativa|ula|ShiftLeft0~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~131_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux7~5_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux7~4_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~133_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux7~6_combout\);

-- Location: LCCOMB_X69_Y24_N30
\multicicloMIPS0|operativa|ula|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux7~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux7~4_combout\ & ((\multicicloMIPS0|operativa|ula|Mux7~6_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~53_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux7~6_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~88_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux7~4_combout\ & (((\multicicloMIPS0|operativa|ula|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux7~4_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~88_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux7~6_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~53_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux7~7_combout\);

-- Location: LCCOMB_X65_Y21_N12
\multicicloMIPS0|operativa|ula|Add0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~86_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & \multicicloMIPS0|operativa|regB\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|regB\(25),
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~86_combout\);

-- Location: LCCOMB_X69_Y18_N24
\multicicloMIPS0|operativa|ula|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux6~5_combout\ = (\multicicloMIPS0|operativa|Selector51~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ $ (((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & 
-- !\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))) # (!\multicicloMIPS0|operativa|Selector51~0_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datab => \multicicloMIPS0|operativa|Selector51~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux6~5_combout\);

-- Location: LCCOMB_X72_Y24_N10
\multicicloMIPS0|operativa|ula|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux4~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux4~5_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & ((\multicicloMIPS0|operativa|Mux4~0_combout\ 
-- & (!\multicicloMIPS0|operativa|Selector49~0_combout\)) # (!\multicicloMIPS0|operativa|Mux4~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux4~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datab => \multicicloMIPS0|operativa|Selector49~0_combout\,
	datac => \multicicloMIPS0|operativa|Mux4~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux4~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux4~7_combout\);

-- Location: LCCOMB_X70_Y21_N24
\multicicloMIPS0|operativa|ula|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux2~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (((\multicicloMIPS0|operativa|saidaCntrALU\(3))))) # (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (\multicicloMIPS0|operativa|saidaCntrALU\(1) & 
-- (\multicicloMIPS0|operativa|RI\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datab => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	combout => \multicicloMIPS0|operativa|ula|Mux2~0_combout\);

-- Location: LCCOMB_X70_Y21_N10
\multicicloMIPS0|operativa|ula|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux3~1_combout\ = (\multicicloMIPS0|operativa|Selector48~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~11_combout\ $ (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ $ 
-- (\multicicloMIPS0|operativa|ula|Mux29~10_combout\)))) # (!\multicicloMIPS0|operativa|Selector48~0_combout\ & (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & ((!\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datad => \multicicloMIPS0|operativa|Selector48~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux3~1_combout\);

-- Location: LCCOMB_X70_Y21_N16
\multicicloMIPS0|operativa|ula|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux3~2_combout\ = (\multicicloMIPS0|operativa|Selector48~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ $ (((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & 
-- !\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))) # (!\multicicloMIPS0|operativa|Selector48~0_combout\ & (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datad => \multicicloMIPS0|operativa|Selector48~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux3~2_combout\);

-- Location: LCCOMB_X70_Y21_N22
\multicicloMIPS0|operativa|ula|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux3~3_combout\ = (\multicicloMIPS0|operativa|Mux3~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (\multicicloMIPS0|operativa|ula|Mux3~1_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- ((!\multicicloMIPS0|operativa|Selector48~0_combout\))))) # (!\multicicloMIPS0|operativa|Mux3~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux3~1_combout\,
	datab => \multicicloMIPS0|operativa|Selector48~0_combout\,
	datac => \multicicloMIPS0|operativa|Mux3~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux3~3_combout\);

-- Location: LCCOMB_X70_Y21_N12
\multicicloMIPS0|operativa|ula|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux3~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux3~1_combout\ & (\multicicloMIPS0|operativa|ula|Mux3~3_combout\ & ((\multicicloMIPS0|operativa|ula|Mux3~2_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~96_combout\)))) 
-- # (!\multicicloMIPS0|operativa|ula|Mux3~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux3~3_combout\) # ((\multicicloMIPS0|operativa|ula|Mux3~2_combout\ & \multicicloMIPS0|operativa|ula|Add0~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux3~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux3~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux3~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~96_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux3~4_combout\);

-- Location: LCCOMB_X65_Y18_N20
\multicicloMIPS0|operativa|ula|ShiftLeft0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~121_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|regB\(25)))) # (!\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|regB\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regB\(26),
	datac => \multicicloMIPS0|operativa|regB\(25),
	datad => \multicicloMIPS0|operativa|RI\(6),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~121_combout\);

-- Location: LCCOMB_X65_Y18_N10
\multicicloMIPS0|operativa|ula|ShiftLeft0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~122_combout\ = (\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|regB\(27))) # (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|regB\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regB\(27),
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|regB\(28),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~122_combout\);

-- Location: LCCOMB_X65_Y18_N16
\multicicloMIPS0|operativa|ula|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux3~5_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~121_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~122_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~121_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~122_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux3~5_combout\);

-- Location: LCCOMB_X68_Y21_N26
\multicicloMIPS0|operativa|ula|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux3~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~103_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|ShiftLeft0~133_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~103_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~133_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux3~6_combout\);

-- Location: LCCOMB_X69_Y21_N30
\multicicloMIPS0|operativa|ula|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux3~7_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & ((\multicicloMIPS0|operativa|ula|Mux3~5_combout\) # ((\multicicloMIPS0|operativa|Mux14~1_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & (((\multicicloMIPS0|operativa|ula|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux3~5_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\,
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux3~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux3~7_combout\);

-- Location: LCCOMB_X72_Y21_N26
\multicicloMIPS0|operativa|ula|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux2~1_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1)) # (\multicicloMIPS0|operativa|saidaCntrALU\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux2~1_combout\);

-- Location: LCCOMB_X69_Y25_N6
\multicicloMIPS0|operativa|ula|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux2~2_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1)) # ((!\multicicloMIPS0|operativa|saidaCntrALU\(0) & \multicicloMIPS0|operativa|RI\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|RI\(10),
	combout => \multicicloMIPS0|operativa|ula|Mux2~2_combout\);

-- Location: LCCOMB_X69_Y25_N12
\multicicloMIPS0|operativa|ula|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux3~8_combout\ = (\multicicloMIPS0|operativa|ula|Mux2~2_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight1~115_combout\) # ((!\multicicloMIPS0|operativa|ula|Mux29~4_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux2~2_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~92_combout\ & \multicicloMIPS0|operativa|ula|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux2~2_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~115_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~92_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux3~8_combout\);

-- Location: LCCOMB_X70_Y21_N18
\multicicloMIPS0|operativa|ula|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux3~9_combout\ = (\multicicloMIPS0|operativa|ula|Mux2~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux3~8_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux2~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux3~8_combout\ 
-- & (\multicicloMIPS0|operativa|ula|ShiftLeft0~70_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux3~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux3~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux2~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~70_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux3~7_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux3~8_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux3~9_combout\);

-- Location: LCCOMB_X70_Y21_N0
\multicicloMIPS0|operativa|ula|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux3~10_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux2~0_combout\) # (\multicicloMIPS0|operativa|ula|Mux3~4_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (\multicicloMIPS0|operativa|ula|Mux3~9_combout\ & (!\multicicloMIPS0|operativa|ula|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux3~9_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux2~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux3~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux3~10_combout\);

-- Location: LCCOMB_X70_Y21_N6
\multicicloMIPS0|operativa|ula|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux3~11_combout\ = (\multicicloMIPS0|operativa|ula|Mux2~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux3~10_combout\ & (\multicicloMIPS0|operativa|ula|Mux3~12_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux3~10_combout\ 
-- & ((\multicicloMIPS0|operativa|Mux0~0_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux2~0_combout\ & (((\multicicloMIPS0|operativa|ula|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux3~12_combout\,
	datab => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux2~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux3~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux3~11_combout\);

-- Location: LCCOMB_X69_Y21_N28
\multicicloMIPS0|operativa|ula|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux2~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector47~0_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~99_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector47~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~99_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux2~4_combout\);

-- Location: LCCOMB_X69_Y21_N22
\multicicloMIPS0|operativa|ula|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux2~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux2~4_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector47~0_combout\ $ (((\multicicloMIPS0|operativa|Mux2~0_combout\) # (\multicicloMIPS0|operativa|ula|Mux2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector47~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datac => \multicicloMIPS0|operativa|Mux2~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux2~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux2~5_combout\);

-- Location: LCCOMB_X65_Y18_N14
\multicicloMIPS0|operativa|ula|ShiftLeft0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~123_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|regB\(26)))) # (!\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|regB\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regB\(27),
	datac => \multicicloMIPS0|operativa|regB\(26),
	datad => \multicicloMIPS0|operativa|RI\(6),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~123_combout\);

-- Location: LCCOMB_X66_Y21_N10
\multicicloMIPS0|operativa|ula|ShiftLeft0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~124_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|regB\(28)))) # (!\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|regB\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(29),
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|regB\(28),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~124_combout\);

-- Location: LCCOMB_X66_Y21_N24
\multicicloMIPS0|operativa|ula|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux2~6_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~123_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~124_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~123_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux2~6_combout\);

-- Location: LCCOMB_X66_Y21_N6
\multicicloMIPS0|operativa|ula|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux2~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~106_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|ShiftLeft0~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~106_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~135_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux2~7_combout\);

-- Location: LCCOMB_X66_Y21_N20
\multicicloMIPS0|operativa|ula|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux2~8_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & ((\multicicloMIPS0|operativa|ula|Mux2~6_combout\) # ((\multicicloMIPS0|operativa|Mux14~1_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & (((\multicicloMIPS0|operativa|ula|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux2~6_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\,
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux2~7_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux2~8_combout\);

-- Location: LCCOMB_X66_Y21_N30
\multicicloMIPS0|operativa|ula|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux2~9_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~4_combout\ & ((\multicicloMIPS0|operativa|ula|Mux2~2_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~117_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux2~2_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~93_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~4_combout\ & (\multicicloMIPS0|operativa|ula|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~4_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux2~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~117_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~93_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux2~9_combout\);

-- Location: LCCOMB_X66_Y21_N28
\multicicloMIPS0|operativa|ula|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux2~10_combout\ = (\multicicloMIPS0|operativa|ula|Mux2~1_combout\ & (\multicicloMIPS0|operativa|ula|Mux2~9_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux2~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux2~9_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|ShiftLeft0~74_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux2~9_combout\ & (\multicicloMIPS0|operativa|ula|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux2~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux2~9_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux2~8_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~74_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux2~10_combout\);

-- Location: LCCOMB_X66_Y21_N14
\multicicloMIPS0|operativa|ula|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux2~11_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux2~0_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux2~0_combout\ & (\multicicloMIPS0|operativa|Mux0~0_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux2~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux2~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux2~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux2~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux2~11_combout\);

-- Location: LCCOMB_X66_Y21_N12
\multicicloMIPS0|operativa|ula|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux2~12_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux2~11_combout\ & (\multicicloMIPS0|operativa|ula|Mux2~13_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux2~11_combout\ 
-- & ((\multicicloMIPS0|operativa|ula|Mux2~5_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux2~13_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux2~11_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux2~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux2~12_combout\);

-- Location: LCCOMB_X63_Y21_N28
\multicicloMIPS0|operativa|ula|Add0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~102_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(0) & ((\multicicloMIPS0|operativa|Selector46~0_combout\) # (\multicicloMIPS0|operativa|Mux1~0_combout\))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & 
-- (\multicicloMIPS0|operativa|Selector46~0_combout\ & \multicicloMIPS0|operativa|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|Selector46~0_combout\,
	datad => \multicicloMIPS0|operativa|Mux1~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~102_combout\);

-- Location: LCCOMB_X68_Y25_N14
\multicicloMIPS0|operativa|ula|Add0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~103_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & \multicicloMIPS0|operativa|regB\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|regB\(30),
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~103_combout\);

-- Location: LCCOMB_X65_Y20_N4
\multicicloMIPS0|operativa|ula|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~5_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~115_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~117_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~115_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux1~5_combout\);

-- Location: LCCOMB_X66_Y21_N26
\multicicloMIPS0|operativa|ula|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~6_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(27))) # (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(27),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|regB\(29),
	combout => \multicicloMIPS0|operativa|ula|Mux1~6_combout\);

-- Location: LCCOMB_X66_Y21_N0
\multicicloMIPS0|operativa|ula|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~7_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(28)))) # (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|regB\(30),
	datad => \multicicloMIPS0|operativa|regB\(28),
	combout => \multicicloMIPS0|operativa|ula|Mux1~7_combout\);

-- Location: LCCOMB_X66_Y21_N2
\multicicloMIPS0|operativa|ula|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~8_combout\ = (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|Mux1~6_combout\) # ((!\multicicloMIPS0|operativa|RI\(6) & \multicicloMIPS0|operativa|ula|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|ula|Mux1~7_combout\,
	datac => \multicicloMIPS0|operativa|RI\(8),
	datad => \multicicloMIPS0|operativa|ula|Mux1~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux1~8_combout\);

-- Location: LCCOMB_X69_Y25_N26
\multicicloMIPS0|operativa|ula|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~9_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & (\multicicloMIPS0|operativa|ula|ShiftRight1~91_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & (((\multicicloMIPS0|operativa|ula|Mux1~8_combout\) 
-- # (\multicicloMIPS0|operativa|ula|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~91_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datac => \multicicloMIPS0|operativa|ula|Mux1~8_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux1~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux1~9_combout\);

-- Location: LCCOMB_X70_Y25_N16
\multicicloMIPS0|operativa|ula|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~10_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & \multicicloMIPS0|operativa|ula|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux1~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux1~10_combout\);

-- Location: LCCOMB_X65_Y24_N2
\multicicloMIPS0|operativa|ula|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~15_combout\ = (\multicicloMIPS0|operativa|ula|Mux1~16_combout\ & \multicicloMIPS0|operativa|saidaCntrALU\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux1~16_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	combout => \multicicloMIPS0|operativa|ula|Mux1~15_combout\);

-- Location: LCCOMB_X66_Y21_N8
\multicicloMIPS0|operativa|ula|ShiftLeft0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~125_combout\ = (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(29)))) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- (\multicicloMIPS0|operativa|regB\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(31),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|regB\(29),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~125_combout\);

-- Location: LCCOMB_X66_Y21_N22
\multicicloMIPS0|operativa|ula|ShiftLeft0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~126_combout\ = (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~125_combout\) # ((\multicicloMIPS0|operativa|RI\(6) & \multicicloMIPS0|operativa|ula|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~125_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux1~7_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~126_combout\);

-- Location: LCCOMB_X71_Y19_N16
\multicicloMIPS0|operativa|ula|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux0~0_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~126_combout\) # ((\multicicloMIPS0|operativa|RI\(8) & 
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~126_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~120_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux0~0_combout\);

-- Location: LCCOMB_X71_Y19_N6
\multicicloMIPS0|operativa|ula|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux0~1_combout\ = (\multicicloMIPS0|operativa|RI\(9) & (((\multicicloMIPS0|operativa|ula|ShiftLeft0~112_combout\)))) # (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|ula|Mux0~0_combout\) # 
-- ((\multicicloMIPS0|operativa|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux0~0_combout\,
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~112_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux0~1_combout\);

-- Location: LCCOMB_X62_Y22_N16
\multicicloMIPS0|operativa|ula|Add0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~107_combout\ = \multicicloMIPS0|operativa|Selector45~0_combout\ $ (((\multicicloMIPS0|operativa|Mux0~0_combout\) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|Selector45~0_combout\,
	datac => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~107_combout\);

-- Location: LCFF_X88_Y27_N5
\multicicloMIPS0|operativa|breg|breg[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[21][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][0]~regout\);

-- Location: LCFF_X88_Y26_N13
\multicicloMIPS0|operativa|breg|breg[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector44~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][0]~regout\);

-- Location: LCFF_X88_Y26_N23
\multicicloMIPS0|operativa|breg|breg[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector44~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][0]~regout\);

-- Location: LCCOMB_X88_Y26_N12
\multicicloMIPS0|operativa|breg|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23)) # ((\multicicloMIPS0|operativa|breg|breg[25][0]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[17][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[25][0]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[17][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~0_combout\);

-- Location: LCFF_X88_Y27_N31
\multicicloMIPS0|operativa|breg|breg[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[29][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][0]~regout\);

-- Location: LCCOMB_X88_Y27_N28
\multicicloMIPS0|operativa|breg|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~1_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux31~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][0]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux31~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[21][0]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|Mux31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|Mux31~0_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[21][0]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[29][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~1_combout\);

-- Location: LCFF_X81_Y20_N29
\multicicloMIPS0|operativa|breg|breg[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[26][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][0]~regout\);

-- Location: LCFF_X81_Y20_N11
\multicicloMIPS0|operativa|breg|breg[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[22][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][0]~regout\);

-- Location: LCFF_X81_Y27_N9
\multicicloMIPS0|operativa|breg|breg[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[18][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][0]~regout\);

-- Location: LCCOMB_X81_Y20_N16
\multicicloMIPS0|operativa|breg|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~2_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[22][0]~regout\) # ((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (((\multicicloMIPS0|operativa|breg|breg[18][0]~regout\ & !\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][0]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[18][0]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux31~2_combout\);

-- Location: LCFF_X82_Y24_N9
\multicicloMIPS0|operativa|breg|breg[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector44~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][0]~regout\);

-- Location: LCCOMB_X81_Y20_N30
\multicicloMIPS0|operativa|breg|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux31~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][0]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux31~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[26][0]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[26][0]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux31~2_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[30][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~3_combout\);

-- Location: LCFF_X86_Y21_N13
\multicicloMIPS0|operativa|breg|breg[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[16][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][0]~regout\);

-- Location: LCFF_X83_Y22_N17
\multicicloMIPS0|operativa|breg|breg[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[23][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][0]~regout\);

-- Location: LCFF_X80_Y21_N29
\multicicloMIPS0|operativa|breg|breg[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[6][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][0]~regout\);

-- Location: LCFF_X81_Y25_N13
\multicicloMIPS0|operativa|breg|breg[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[5][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][0]~regout\);

-- Location: LCFF_X80_Y22_N17
\multicicloMIPS0|operativa|breg|breg[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector44~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][0]~regout\);

-- Location: LCCOMB_X80_Y22_N14
\multicicloMIPS0|operativa|breg|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|breg[5][0]~regout\) # (\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][0]~regout\ & ((!\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[4][0]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[5][0]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux31~10_combout\);

-- Location: LCFF_X81_Y24_N13
\multicicloMIPS0|operativa|breg|breg[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector44~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][0]~regout\);

-- Location: LCCOMB_X80_Y21_N18
\multicicloMIPS0|operativa|breg|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~11_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux31~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][0]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux31~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][0]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux31~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|Mux31~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[7][0]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[6][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~11_combout\);

-- Location: LCFF_X83_Y20_N13
\multicicloMIPS0|operativa|breg|breg[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[9][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][0]~regout\);

-- Location: LCFF_X83_Y28_N21
\multicicloMIPS0|operativa|breg|breg[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector44~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][0]~regout\);

-- Location: LCCOMB_X88_Y26_N22
\multicicloMIPS0|operativa|breg|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[25][0]~regout\) # ((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (((\multicicloMIPS0|operativa|breg|breg[17][0]~regout\ & !\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][0]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[17][0]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux63~0_combout\);

-- Location: LCCOMB_X88_Y27_N14
\multicicloMIPS0|operativa|breg|Mux63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux63~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][0]~regout\) # ((!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux63~0_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[21][0]~regout\ & \multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux63~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][0]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[21][0]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux63~1_combout\);

-- Location: LCCOMB_X81_Y20_N4
\multicicloMIPS0|operativa|breg|Mux63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19)) # ((\multicicloMIPS0|operativa|breg|breg[22][0]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[18][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[18][0]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[22][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux63~2_combout\);

-- Location: LCCOMB_X81_Y20_N14
\multicicloMIPS0|operativa|breg|Mux63~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~3_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux63~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][0]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux63~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][0]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[30][0]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux63~2_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[26][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux63~3_combout\);

-- Location: LCCOMB_X86_Y21_N16
\multicicloMIPS0|operativa|breg|Mux63~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[20][0]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[16][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[20][0]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|breg[16][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux63~4_combout\);

-- Location: LCCOMB_X80_Y22_N16
\multicicloMIPS0|operativa|breg|Mux63~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[5][0]~regout\) # ((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (((\multicicloMIPS0|operativa|breg|breg[4][0]~regout\ & !\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[5][0]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[4][0]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux63~10_combout\);

-- Location: LCCOMB_X80_Y21_N0
\multicicloMIPS0|operativa|breg|Mux63~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux63~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][0]~regout\) # ((!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux63~10_combout\ & (((\multicicloMIPS0|operativa|RI\(17) & \multicicloMIPS0|operativa|breg|breg[6][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux63~10_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][0]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[6][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux63~11_combout\);

-- Location: LCCOMB_X83_Y28_N20
\multicicloMIPS0|operativa|breg|Mux63~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][0]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[8][0]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[10][0]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux63~12_combout\);

-- Location: LCCOMB_X83_Y20_N18
\multicicloMIPS0|operativa|breg|Mux63~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~13_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux63~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][0]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux63~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][0]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][0]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux63~12_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[11][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux63~13_combout\);

-- Location: LCCOMB_X78_Y26_N8
\multicicloMIPS0|operativa|breg|Mux63~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][0]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[1][0]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[3][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux63~14_combout\);

-- Location: LCCOMB_X78_Y26_N22
\multicicloMIPS0|operativa|breg|Mux63~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux63~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[2][0]~regout\ & \multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[2][0]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux63~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux63~15_combout\);

-- Location: LCCOMB_X78_Y26_N20
\multicicloMIPS0|operativa|breg|Mux63~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~16_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|Mux63~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux63~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux63~13_combout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux63~15_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux63~16_combout\);

-- Location: LCCOMB_X77_Y26_N26
\multicicloMIPS0|operativa|breg|Mux63~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~17_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[13][0]~regout\) # ((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (((\multicicloMIPS0|operativa|breg|breg[12][0]~regout\ & !\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[13][0]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[12][0]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux63~17_combout\);

-- Location: LCCOMB_X78_Y26_N18
\multicicloMIPS0|operativa|breg|Mux63~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux63~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][0]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux63~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][0]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|Mux63~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux63~17_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[15][0]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux63~18_combout\);

-- Location: LCCOMB_X78_Y26_N4
\multicicloMIPS0|operativa|breg|Mux63~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux63~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux63~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux63~16_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|Mux63~11_combout\ & \multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux63~16_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux63~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux63~11_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux63~19_combout\);

-- Location: LCFF_X94_Y24_N1
\multicicloMIPS0|operativa|breg|breg[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[21][1]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][1]~regout\);

-- Location: LCFF_X88_Y25_N1
\multicicloMIPS0|operativa|breg|breg[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[29][1]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][1]~regout\);

-- Location: LCFF_X81_Y20_N13
\multicicloMIPS0|operativa|breg|breg[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[26][1]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][1]~regout\);

-- Location: LCFF_X81_Y27_N15
\multicicloMIPS0|operativa|breg|breg[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[18][1]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][1]~regout\);

-- Location: LCCOMB_X81_Y20_N26
\multicicloMIPS0|operativa|breg|Mux62~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|RI\(19))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][1]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[18][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[26][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux62~2_combout\);

-- Location: LCFF_X86_Y20_N1
\multicicloMIPS0|operativa|breg|breg[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][1]~regout\);

-- Location: LCFF_X86_Y21_N29
\multicicloMIPS0|operativa|breg|breg[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][1]~regout\);

-- Location: LCCOMB_X86_Y21_N6
\multicicloMIPS0|operativa|breg|Mux62~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18)) # (\multicicloMIPS0|operativa|breg|breg[24][1]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[16][1]~regout\ & (!\multicicloMIPS0|operativa|RI\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[16][1]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|breg[24][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux62~4_combout\);

-- Location: LCCOMB_X82_Y22_N22
\multicicloMIPS0|operativa|breg|Mux62~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~12_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][1]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[4][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[5][1]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[4][1]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux62~12_combout\);

-- Location: LCFF_X81_Y24_N25
\multicicloMIPS0|operativa|breg|breg[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[7][1]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][1]~regout\);

-- Location: LCCOMB_X80_Y21_N8
\multicicloMIPS0|operativa|breg|Mux62~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~13_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux62~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][1]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux62~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][1]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|Mux62~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux62~12_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[7][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[6][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux62~13_combout\);

-- Location: LCCOMB_X78_Y23_N16
\multicicloMIPS0|operativa|breg|Mux62~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][1]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[1][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[3][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux62~14_combout\);

-- Location: LCCOMB_X78_Y23_N12
\multicicloMIPS0|operativa|breg|Mux62~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux62~14_combout\) # ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[2][1]~regout\ & !\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[2][1]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux62~14_combout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux62~15_combout\);

-- Location: LCCOMB_X83_Y23_N16
\multicicloMIPS0|operativa|breg|Mux62~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~16_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19)) # (\multicicloMIPS0|operativa|breg|Mux62~13_combout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|Mux62~15_combout\ & (!\multicicloMIPS0|operativa|RI\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux62~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux62~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux62~16_combout\);

-- Location: LCCOMB_X91_Y26_N0
\multicicloMIPS0|operativa|breg|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[21][1]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[17][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][1]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[17][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~0_combout\);

-- Location: LCCOMB_X91_Y26_N30
\multicicloMIPS0|operativa|breg|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~1_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux30~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][1]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux30~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][1]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][1]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[25][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux30~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~1_combout\);

-- Location: LCCOMB_X81_Y20_N24
\multicicloMIPS0|operativa|breg|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~2_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[26][1]~regout\)) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[18][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][1]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[18][1]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux30~2_combout\);

-- Location: LCCOMB_X85_Y20_N6
\multicicloMIPS0|operativa|breg|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux30~2_combout\ & (((\multicicloMIPS0|operativa|breg|breg[30][1]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23)))) # (!\multicicloMIPS0|operativa|breg|Mux30~2_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[22][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux30~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[22][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[30][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~3_combout\);

-- Location: LCCOMB_X86_Y21_N24
\multicicloMIPS0|operativa|breg|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[24][1]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((!\multicicloMIPS0|operativa|RI\(23) & \multicicloMIPS0|operativa|breg|breg[16][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[24][1]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[16][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~4_combout\);

-- Location: LCCOMB_X86_Y24_N26
\multicicloMIPS0|operativa|breg|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux30~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][1]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23)))) # (!\multicicloMIPS0|operativa|breg|Mux30~4_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[20][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux30~4_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[28][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[20][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~5_combout\);

-- Location: LCCOMB_X90_Y24_N0
\multicicloMIPS0|operativa|breg|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~6_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21)) # ((\multicicloMIPS0|operativa|breg|Mux30~3_combout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux30~3_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux30~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~6_combout\);

-- Location: LCCOMB_X89_Y22_N20
\multicicloMIPS0|operativa|breg|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|breg[23][1]~regout\) # (\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[19][1]~regout\ & ((!\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[19][1]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[23][1]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux30~7_combout\);

-- Location: LCCOMB_X85_Y22_N6
\multicicloMIPS0|operativa|breg|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~8_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux30~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][1]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux30~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[27][1]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[27][1]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux30~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~8_combout\);

-- Location: LCCOMB_X90_Y26_N28
\multicicloMIPS0|operativa|breg|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux30~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux30~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux30~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux30~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux30~8_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux30~1_combout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|breg|Mux30~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~9_combout\);

-- Location: LCCOMB_X77_Y26_N0
\multicicloMIPS0|operativa|breg|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][1]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[12][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[13][1]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[12][1]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux30~17_combout\);

-- Location: LCFF_X86_Y26_N29
\multicicloMIPS0|operativa|breg|breg[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][2]~regout\);

-- Location: LCCOMB_X86_Y24_N24
\multicicloMIPS0|operativa|breg|Mux61~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~4_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|breg[20][2]~regout\) # (\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[16][2]~regout\ & ((!\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][2]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[20][2]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux61~4_combout\);

-- Location: LCFF_X85_Y22_N13
\multicicloMIPS0|operativa|breg|breg[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][2]~regout\);

-- Location: LCCOMB_X82_Y22_N2
\multicicloMIPS0|operativa|breg|Mux61~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[5][2]~regout\) # ((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (((\multicicloMIPS0|operativa|breg|breg[4][2]~regout\ & !\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[5][2]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[4][2]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux61~10_combout\);

-- Location: LCFF_X78_Y21_N21
\multicicloMIPS0|operativa|breg|breg[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][2]~regout\);

-- Location: LCCOMB_X79_Y21_N0
\multicicloMIPS0|operativa|breg|Mux61~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~11_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux61~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][2]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux61~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][2]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux61~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[7][2]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[6][2]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux61~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux61~11_combout\);

-- Location: LCFF_X82_Y20_N27
\multicicloMIPS0|operativa|breg|breg[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[10][2]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][2]~regout\);

-- Location: LCFF_X82_Y20_N25
\multicicloMIPS0|operativa|breg|breg[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[8][2]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][2]~regout\);

-- Location: LCCOMB_X82_Y20_N30
\multicicloMIPS0|operativa|breg|Mux61~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][2]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[8][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[10][2]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[8][2]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux61~12_combout\);

-- Location: LCCOMB_X83_Y20_N16
\multicicloMIPS0|operativa|breg|Mux61~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~13_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux61~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][2]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux61~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][2]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][2]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux61~12_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[11][2]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux61~13_combout\);

-- Location: LCFF_X77_Y23_N25
\multicicloMIPS0|operativa|breg|breg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][2]~regout\);

-- Location: LCFF_X78_Y24_N25
\multicicloMIPS0|operativa|breg|breg[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[14][2]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][2]~regout\);

-- Location: LCCOMB_X82_Y20_N12
\multicicloMIPS0|operativa|breg|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][2]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[8][2]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[10][2]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux29~12_combout\);

-- Location: LCCOMB_X79_Y22_N8
\multicicloMIPS0|operativa|breg|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][2]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[1][2]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[3][2]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux29~14_combout\);

-- Location: LCCOMB_X79_Y24_N4
\multicicloMIPS0|operativa|breg|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux29~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|operativa|breg|breg[2][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[2][2]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux29~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux29~15_combout\);

-- Location: LCCOMB_X77_Y26_N18
\multicicloMIPS0|operativa|breg|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][2]~regout\))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[12][2]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][2]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux29~17_combout\);

-- Location: LCCOMB_X76_Y26_N30
\multicicloMIPS0|operativa|breg|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux29~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][2]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux29~17_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[14][2]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][2]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[15][2]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux29~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux29~18_combout\);

-- Location: LCFF_X88_Y24_N7
\multicicloMIPS0|operativa|breg|breg[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][3]~regout\);

-- Location: LCFF_X88_Y22_N1
\multicicloMIPS0|operativa|breg|breg[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[23][3]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][3]~regout\);

-- Location: LCFF_X90_Y24_N23
\multicicloMIPS0|operativa|breg|breg[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[19][3]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][3]~regout\);

-- Location: LCCOMB_X89_Y23_N20
\multicicloMIPS0|operativa|breg|Mux60~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~7_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[23][3]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[19][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][3]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|breg[19][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~7_combout\);

-- Location: LCFF_X90_Y24_N17
\multicicloMIPS0|operativa|breg|breg[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[31][3]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][3]~regout\);

-- Location: LCCOMB_X89_Y23_N6
\multicicloMIPS0|operativa|breg|Mux60~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux60~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][3]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19)))) # (!\multicicloMIPS0|operativa|breg|Mux60~7_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[27][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux60~7_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[31][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[27][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~8_combout\);

-- Location: LCFF_X83_Y20_N9
\multicicloMIPS0|operativa|breg|breg[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][3]~regout\);

-- Location: LCFF_X82_Y20_N19
\multicicloMIPS0|operativa|breg|breg[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][3]~regout\);

-- Location: LCFF_X82_Y20_N9
\multicicloMIPS0|operativa|breg|breg[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][3]~regout\);

-- Location: LCCOMB_X82_Y20_N10
\multicicloMIPS0|operativa|breg|Mux60~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|RI\(17))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][3]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[8][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[10][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~10_combout\);

-- Location: LCFF_X83_Y20_N3
\multicicloMIPS0|operativa|breg|breg[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][3]~regout\);

-- Location: LCCOMB_X83_Y20_N8
\multicicloMIPS0|operativa|breg|Mux60~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux60~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][3]~regout\) # ((!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux60~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[9][3]~regout\ & \multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux60~10_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[11][3]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][3]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux60~11_combout\);

-- Location: LCCOMB_X78_Y22_N10
\multicicloMIPS0|operativa|breg|Mux60~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][3]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[1][3]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[3][3]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux60~14_combout\);

-- Location: LCFF_X77_Y23_N19
\multicicloMIPS0|operativa|breg|breg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[2][3]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][3]~regout\);

-- Location: LCCOMB_X78_Y22_N12
\multicicloMIPS0|operativa|breg|Mux60~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux60~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|RI\(17) & \multicicloMIPS0|operativa|breg|breg[2][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[2][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux60~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~15_combout\);

-- Location: LCFF_X77_Y27_N25
\multicicloMIPS0|operativa|breg|breg[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[13][3]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][3]~regout\);

-- Location: LCFF_X77_Y27_N31
\multicicloMIPS0|operativa|breg|breg[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[12][3]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][3]~regout\);

-- Location: LCCOMB_X77_Y27_N20
\multicicloMIPS0|operativa|breg|Mux60~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][3]~regout\))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[12][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[12][3]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][3]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux60~17_combout\);

-- Location: LCCOMB_X90_Y22_N16
\multicicloMIPS0|operativa|breg|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~0_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24)) # ((\multicicloMIPS0|operativa|breg|breg[21][3]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[17][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[17][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[21][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~0_combout\);

-- Location: LCCOMB_X89_Y23_N14
\multicicloMIPS0|operativa|breg|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24)) # ((\multicicloMIPS0|operativa|breg|breg[23][3]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[23][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[19][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~7_combout\);

-- Location: LCCOMB_X89_Y23_N16
\multicicloMIPS0|operativa|breg|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~8_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux28~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][3]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux28~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][3]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|Mux28~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|Mux28~7_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[27][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~8_combout\);

-- Location: LCCOMB_X82_Y20_N28
\multicicloMIPS0|operativa|breg|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~10_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21)) # ((\multicicloMIPS0|operativa|breg|breg[10][3]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[8][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[8][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[10][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~10_combout\);

-- Location: LCCOMB_X83_Y20_N2
\multicicloMIPS0|operativa|breg|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~11_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux28~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][3]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux28~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][3]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[9][3]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux28~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~11_combout\);

-- Location: LCCOMB_X82_Y22_N4
\multicicloMIPS0|operativa|breg|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22)) # ((\multicicloMIPS0|operativa|breg|breg[5][3]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[5][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[4][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~12_combout\);

-- Location: LCCOMB_X77_Y27_N26
\multicicloMIPS0|operativa|breg|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][3]~regout\))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[12][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[12][3]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][3]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux28~17_combout\);

-- Location: LCFF_X80_Y27_N7
\multicicloMIPS0|operativa|breg|breg[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[26][4]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][4]~regout\);

-- Location: LCFF_X81_Y27_N11
\multicicloMIPS0|operativa|breg|breg[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][4]~regout\);

-- Location: LCFF_X86_Y24_N3
\multicicloMIPS0|operativa|breg|breg[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][4]~regout\);

-- Location: LCFF_X83_Y21_N1
\multicicloMIPS0|operativa|breg|breg[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][4]~regout\);

-- Location: LCCOMB_X83_Y21_N14
\multicicloMIPS0|operativa|breg|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[20][4]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[16][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[20][4]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[16][4]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux27~4_combout\);

-- Location: LCFF_X85_Y22_N3
\multicicloMIPS0|operativa|breg|breg[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[23][4]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][4]~regout\);

-- Location: LCFF_X80_Y21_N21
\multicicloMIPS0|operativa|breg|breg[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[6][4]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][4]~regout\);

-- Location: LCFF_X81_Y25_N11
\multicicloMIPS0|operativa|breg|breg[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[5][4]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][4]~regout\);

-- Location: LCCOMB_X81_Y25_N16
\multicicloMIPS0|operativa|breg|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22)) # ((\multicicloMIPS0|operativa|breg|breg[5][4]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[4][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[4][4]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[5][4]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux27~10_combout\);

-- Location: LCCOMB_X81_Y25_N14
\multicicloMIPS0|operativa|breg|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~11_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux27~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][4]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux27~10_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[6][4]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][4]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux27~10_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[7][4]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux27~11_combout\);

-- Location: LCFF_X82_Y28_N17
\multicicloMIPS0|operativa|breg|breg[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[9][4]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][4]~regout\);

-- Location: LCCOMB_X82_Y20_N22
\multicicloMIPS0|operativa|breg|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][4]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[8][4]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[10][4]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux27~12_combout\);

-- Location: LCCOMB_X82_Y28_N28
\multicicloMIPS0|operativa|breg|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~13_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux27~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[11][4]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux27~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[9][4]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[11][4]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[9][4]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux27~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux27~13_combout\);

-- Location: LCFF_X80_Y23_N5
\multicicloMIPS0|operativa|breg|breg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][4]~regout\);

-- Location: LCFF_X76_Y24_N7
\multicicloMIPS0|operativa|breg|breg[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[14][4]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][4]~regout\);

-- Location: LCCOMB_X81_Y27_N10
\multicicloMIPS0|operativa|breg|Mux59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[22][4]~regout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((\multicicloMIPS0|operativa|breg|breg[18][4]~regout\ & !\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][4]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[18][4]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux59~2_combout\);

-- Location: LCCOMB_X80_Y27_N16
\multicicloMIPS0|operativa|breg|Mux59~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux59~2_combout\ & (((\multicicloMIPS0|operativa|breg|breg[30][4]~regout\) # (!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux59~2_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[26][4]~regout\ & ((\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][4]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[30][4]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux59~2_combout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux59~3_combout\);

-- Location: LCCOMB_X83_Y21_N30
\multicicloMIPS0|operativa|breg|Mux59~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~4_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[20][4]~regout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((!\multicicloMIPS0|operativa|RI\(19) & \multicicloMIPS0|operativa|breg|breg[16][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[20][4]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|breg[16][4]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux59~4_combout\);

-- Location: LCCOMB_X88_Y24_N8
\multicicloMIPS0|operativa|breg|Mux59~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~7_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18)) # ((\multicicloMIPS0|operativa|breg|breg[27][4]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[19][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[27][4]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[19][4]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux59~7_combout\);

-- Location: LCCOMB_X85_Y22_N10
\multicicloMIPS0|operativa|breg|Mux59~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~8_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux59~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][4]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux59~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[23][4]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][4]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[31][4]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux59~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux59~8_combout\);

-- Location: LCCOMB_X79_Y22_N0
\multicicloMIPS0|operativa|breg|Mux59~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[3][4]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[3][4]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[1][4]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux59~14_combout\);

-- Location: LCCOMB_X80_Y23_N4
\multicicloMIPS0|operativa|breg|Mux59~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux59~14_combout\) # ((\multicicloMIPS0|operativa|RI\(17) & (!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|breg|breg[2][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[2][4]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux59~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux59~15_combout\);

-- Location: LCCOMB_X77_Y27_N4
\multicicloMIPS0|operativa|breg|Mux59~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~17_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[13][4]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[12][4]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[12][4]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[13][4]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux59~17_combout\);

-- Location: LCCOMB_X76_Y27_N16
\multicicloMIPS0|operativa|breg|Mux59~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux59~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][4]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux59~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][4]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux59~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[15][4]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux59~17_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][4]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux59~18_combout\);

-- Location: LCFF_X83_Y23_N11
\multicicloMIPS0|operativa|breg|breg[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][5]~regout\);

-- Location: LCFF_X87_Y27_N1
\multicicloMIPS0|operativa|breg|breg[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[24][5]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][5]~regout\);

-- Location: LCFF_X87_Y27_N15
\multicicloMIPS0|operativa|breg|breg[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[16][5]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][5]~regout\);

-- Location: LCCOMB_X87_Y27_N28
\multicicloMIPS0|operativa|breg|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[24][5]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[16][5]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][5]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[24][5]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux26~4_combout\);

-- Location: LCFF_X82_Y28_N21
\multicicloMIPS0|operativa|breg|breg[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][5]~regout\);

-- Location: LCCOMB_X80_Y21_N4
\multicicloMIPS0|operativa|breg|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|breg[5][5]~regout\) # (\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][5]~regout\ & ((!\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[4][5]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[5][5]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux26~12_combout\);

-- Location: LCFF_X79_Y22_N21
\multicicloMIPS0|operativa|breg|breg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][5]~regout\);

-- Location: LCFF_X77_Y27_N17
\multicicloMIPS0|operativa|breg|breg[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][5]~regout\);

-- Location: LCCOMB_X83_Y23_N0
\multicicloMIPS0|operativa|breg|Mux58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19)) # (\multicicloMIPS0|operativa|breg|breg[21][5]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[17][5]~regout\ & (!\multicicloMIPS0|operativa|RI\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[17][5]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|breg[21][5]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~0_combout\);

-- Location: LCCOMB_X83_Y24_N24
\multicicloMIPS0|operativa|breg|Mux58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~1_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux58~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][5]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux58~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[25][5]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][5]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][5]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux58~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~1_combout\);

-- Location: LCCOMB_X87_Y27_N26
\multicicloMIPS0|operativa|breg|Mux58~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~4_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[24][5]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[16][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][5]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[24][5]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux58~4_combout\);

-- Location: LCCOMB_X86_Y24_N6
\multicicloMIPS0|operativa|breg|Mux58~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~5_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux58~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][5]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux58~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[20][5]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux58~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[20][5]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][5]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux58~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~5_combout\);

-- Location: LCCOMB_X79_Y22_N20
\multicicloMIPS0|operativa|breg|Mux58~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][5]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[1][5]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[3][5]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~14_combout\);

-- Location: LCCOMB_X78_Y22_N20
\multicicloMIPS0|operativa|breg|Mux58~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux58~14_combout\) # ((\multicicloMIPS0|operativa|breg|breg[2][5]~regout\ & (!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[2][5]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux58~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~15_combout\);

-- Location: LCCOMB_X77_Y27_N16
\multicicloMIPS0|operativa|breg|Mux58~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][5]~regout\))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[12][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[12][5]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[13][5]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux58~17_combout\);

-- Location: LCCOMB_X78_Y24_N12
\multicicloMIPS0|operativa|breg|Mux58~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux58~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][5]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux58~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][5]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux58~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][5]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[14][5]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux58~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~18_combout\);

-- Location: LCFF_X80_Y27_N11
\multicicloMIPS0|operativa|breg|breg[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][6]~regout\);

-- Location: LCFF_X79_Y27_N21
\multicicloMIPS0|operativa|breg|breg[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector38~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][6]~regout\);

-- Location: LCFF_X86_Y26_N17
\multicicloMIPS0|operativa|breg|breg[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][6]~regout\);

-- Location: LCCOMB_X82_Y22_N26
\multicicloMIPS0|operativa|breg|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22)) # ((\multicicloMIPS0|operativa|breg|breg[5][6]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[4][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[4][6]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[5][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~10_combout\);

-- Location: LCCOMB_X81_Y27_N16
\multicicloMIPS0|operativa|breg|Mux57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[22][6]~regout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((\multicicloMIPS0|operativa|breg|breg[18][6]~regout\ & !\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[22][6]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[18][6]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux57~2_combout\);

-- Location: LCCOMB_X80_Y27_N8
\multicicloMIPS0|operativa|breg|Mux57~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~3_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux57~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][6]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux57~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][6]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|Mux57~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|Mux57~2_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[30][6]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[26][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux57~3_combout\);

-- Location: LCCOMB_X86_Y26_N26
\multicicloMIPS0|operativa|breg|Mux57~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][6]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[16][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][6]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[20][6]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux57~4_combout\);

-- Location: LCCOMB_X86_Y22_N22
\multicicloMIPS0|operativa|breg|Mux57~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux57~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][6]~regout\) # (!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux57~4_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[24][6]~regout\ & ((\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[24][6]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[28][6]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux57~4_combout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux57~5_combout\);

-- Location: LCCOMB_X78_Y23_N20
\multicicloMIPS0|operativa|breg|Mux57~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~6_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|Mux57~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux57~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux57~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux57~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux57~6_combout\);

-- Location: LCCOMB_X80_Y24_N10
\multicicloMIPS0|operativa|breg|Mux57~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[3][6]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[3][6]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[1][6]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux57~14_combout\);

-- Location: LCCOMB_X79_Y20_N0
\multicicloMIPS0|operativa|breg|Mux57~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux57~14_combout\) # ((\multicicloMIPS0|operativa|RI\(17) & (!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|breg|breg[2][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux57~14_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[2][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux57~15_combout\);

-- Location: LCFF_X94_Y24_N7
\multicicloMIPS0|operativa|breg|breg[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[21][7]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][7]~regout\);

-- Location: LCFF_X88_Y25_N31
\multicicloMIPS0|operativa|breg|breg[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][7]~regout\);

-- Location: LCCOMB_X89_Y25_N24
\multicicloMIPS0|operativa|breg|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~2_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][7]~regout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[18][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][7]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|breg[26][7]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux24~2_combout\);

-- Location: LCFF_X83_Y24_N5
\multicicloMIPS0|operativa|breg|breg[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[16][7]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][7]~regout\);

-- Location: LCCOMB_X87_Y24_N28
\multicicloMIPS0|operativa|breg|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[24][7]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[16][7]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][7]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[24][7]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux24~4_combout\);

-- Location: LCCOMB_X89_Y22_N6
\multicicloMIPS0|operativa|breg|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24)) # ((\multicicloMIPS0|operativa|breg|breg[23][7]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[19][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[19][7]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[23][7]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux24~7_combout\);

-- Location: LCFF_X83_Y28_N13
\multicicloMIPS0|operativa|breg|breg[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][7]~regout\);

-- Location: LCFF_X77_Y23_N7
\multicicloMIPS0|operativa|breg|breg[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][7]~regout\);

-- Location: LCFF_X80_Y23_N27
\multicicloMIPS0|operativa|breg|breg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][7]~regout\);

-- Location: LCCOMB_X77_Y23_N6
\multicicloMIPS0|operativa|breg|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][7]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[1][7]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[3][7]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux24~14_combout\);

-- Location: LCFF_X77_Y23_N5
\multicicloMIPS0|operativa|breg|breg[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][7]~regout\);

-- Location: LCCOMB_X78_Y26_N30
\multicicloMIPS0|operativa|breg|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux24~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|operativa|breg|breg[2][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux24~14_combout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|breg[2][7]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux24~15_combout\);

-- Location: LCFF_X77_Y24_N29
\multicicloMIPS0|operativa|breg|breg[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[15][7]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][7]~regout\);

-- Location: LCCOMB_X83_Y23_N14
\multicicloMIPS0|operativa|breg|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[21][7]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[17][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][7]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|breg[17][7]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~0_combout\);

-- Location: LCCOMB_X76_Y22_N6
\multicicloMIPS0|operativa|breg|Mux56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~1_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux56~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][7]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux56~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[25][7]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[25][7]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[29][7]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux56~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~1_combout\);

-- Location: LCCOMB_X83_Y28_N12
\multicicloMIPS0|operativa|breg|Mux56~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~10_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|breg[10][7]~regout\) # (\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[8][7]~regout\ & ((!\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[8][7]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][7]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux56~10_combout\);

-- Location: LCCOMB_X90_Y26_N4
\multicicloMIPS0|operativa|breg|Mux56~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~11_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux56~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][7]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux56~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][7]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux56~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[9][7]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][7]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux56~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~11_combout\);

-- Location: LCCOMB_X77_Y23_N30
\multicicloMIPS0|operativa|breg|Mux56~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[3][7]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[3][7]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[1][7]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~14_combout\);

-- Location: LCCOMB_X77_Y23_N4
\multicicloMIPS0|operativa|breg|Mux56~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux56~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|RI\(17) & \multicicloMIPS0|operativa|breg|breg[2][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[2][7]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux56~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~15_combout\);

-- Location: LCFF_X76_Y23_N7
\multicicloMIPS0|operativa|breg|breg[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[29][8]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][8]~regout\);

-- Location: LCCOMB_X89_Y24_N26
\multicicloMIPS0|operativa|breg|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[27][8]~regout\)) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[19][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[27][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[19][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux23~7_combout\);

-- Location: LCFF_X80_Y22_N5
\multicicloMIPS0|operativa|breg|breg[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[4][8]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][8]~regout\);

-- Location: LCFF_X82_Y20_N17
\multicicloMIPS0|operativa|breg|breg[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][8]~regout\);

-- Location: LCFF_X77_Y23_N29
\multicicloMIPS0|operativa|breg|breg[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][8]~regout\);

-- Location: LCFF_X80_Y24_N13
\multicicloMIPS0|operativa|breg|breg[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[1][8]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][8]~regout\);

-- Location: LCCOMB_X77_Y23_N28
\multicicloMIPS0|operativa|breg|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][8]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[1][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[3][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux23~14_combout\);

-- Location: LCFF_X77_Y23_N15
\multicicloMIPS0|operativa|breg|breg[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][8]~regout\);

-- Location: LCCOMB_X77_Y23_N14
\multicicloMIPS0|operativa|breg|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux23~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[2][8]~regout\ & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux23~14_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[2][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux23~15_combout\);

-- Location: LCFF_X77_Y28_N13
\multicicloMIPS0|operativa|breg|breg[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][8]~regout\);

-- Location: LCCOMB_X86_Y24_N12
\multicicloMIPS0|operativa|breg|Mux55~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~4_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|breg[20][8]~regout\) # (\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[16][8]~regout\ & ((!\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][8]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[20][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux55~4_combout\);

-- Location: LCCOMB_X86_Y20_N24
\multicicloMIPS0|operativa|breg|Mux55~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux55~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][8]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19)))) # (!\multicicloMIPS0|operativa|breg|Mux55~4_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[24][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux55~4_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[28][8]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[24][8]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux55~5_combout\);

-- Location: LCCOMB_X81_Y25_N2
\multicicloMIPS0|operativa|breg|Mux55~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[5][8]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][8]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[4][8]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[5][8]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux55~10_combout\);

-- Location: LCCOMB_X79_Y25_N20
\multicicloMIPS0|operativa|breg|Mux55~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux55~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][8]~regout\) # ((!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux55~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[6][8]~regout\ & \multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux55~10_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[6][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux55~11_combout\);

-- Location: LCCOMB_X82_Y20_N16
\multicicloMIPS0|operativa|breg|Mux55~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][8]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[8][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[10][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[8][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux55~12_combout\);

-- Location: LCCOMB_X83_Y20_N30
\multicicloMIPS0|operativa|breg|Mux55~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux55~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][8]~regout\) # (!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux55~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[9][8]~regout\ & ((\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux55~12_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[9][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux55~13_combout\);

-- Location: LCCOMB_X76_Y23_N16
\multicicloMIPS0|operativa|breg|Mux55~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][8]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[1][8]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[3][8]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux55~14_combout\);

-- Location: LCCOMB_X76_Y23_N30
\multicicloMIPS0|operativa|breg|Mux55~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux55~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[2][8]~regout\ & \multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux55~14_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[2][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux55~15_combout\);

-- Location: LCCOMB_X76_Y23_N24
\multicicloMIPS0|operativa|breg|Mux55~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux55~13_combout\) # (\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|Mux55~15_combout\ & ((!\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|Mux55~15_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux55~13_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux55~16_combout\);

-- Location: LCCOMB_X77_Y27_N0
\multicicloMIPS0|operativa|breg|Mux55~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~17_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[13][8]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[12][8]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[12][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux55~17_combout\);

-- Location: LCCOMB_X77_Y28_N10
\multicicloMIPS0|operativa|breg|Mux55~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux55~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][8]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux55~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[14][8]~regout\ & (\multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][8]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux55~17_combout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[15][8]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux55~18_combout\);

-- Location: LCCOMB_X76_Y23_N18
\multicicloMIPS0|operativa|breg|Mux55~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux55~16_combout\ & (((\multicicloMIPS0|operativa|breg|Mux55~18_combout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux55~16_combout\ 
-- & (\multicicloMIPS0|operativa|breg|Mux55~11_combout\ & ((\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux55~11_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux55~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux55~16_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux55~19_combout\);

-- Location: LCCOMB_X82_Y27_N30
\multicicloMIPS0|operativa|breg|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[26][9]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((\multicicloMIPS0|operativa|breg|breg[18][9]~regout\ & !\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][9]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[18][9]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux22~2_combout\);

-- Location: LCCOMB_X87_Y27_N20
\multicicloMIPS0|operativa|breg|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23)) # ((\multicicloMIPS0|operativa|breg|breg[24][9]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[16][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[24][9]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[16][9]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux22~4_combout\);

-- Location: LCFF_X86_Y27_N21
\multicicloMIPS0|operativa|breg|breg[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][9]~regout\);

-- Location: LCCOMB_X86_Y27_N30
\multicicloMIPS0|operativa|breg|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~5_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux22~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][9]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux22~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][9]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[28][9]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[20][9]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux22~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux22~5_combout\);

-- Location: LCFF_X89_Y26_N17
\multicicloMIPS0|operativa|breg|breg[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][9]~regout\);

-- Location: LCCOMB_X83_Y28_N18
\multicicloMIPS0|operativa|breg|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][9]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[8][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[10][9]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[8][9]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux22~10_combout\);

-- Location: LCCOMB_X82_Y28_N10
\multicicloMIPS0|operativa|breg|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~11_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux22~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][9]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux22~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][9]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|Mux22~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux22~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][9]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[11][9]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux22~11_combout\);

-- Location: LCFF_X80_Y21_N17
\multicicloMIPS0|operativa|breg|breg[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[6][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][9]~regout\);

-- Location: LCFF_X77_Y23_N9
\multicicloMIPS0|operativa|breg|breg[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][9]~regout\);

-- Location: LCCOMB_X76_Y23_N28
\multicicloMIPS0|operativa|breg|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][9]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[1][9]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[3][9]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux22~14_combout\);

-- Location: LCCOMB_X77_Y23_N26
\multicicloMIPS0|operativa|breg|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux22~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[2][9]~regout\ & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux22~14_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[2][9]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux22~15_combout\);

-- Location: LCFF_X80_Y26_N13
\multicicloMIPS0|operativa|breg|breg[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][9]~regout\);

-- Location: LCCOMB_X80_Y26_N14
\multicicloMIPS0|operativa|breg|Mux54~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][9]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[12][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[13][9]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[12][9]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux54~17_combout\);

-- Location: LCCOMB_X77_Y28_N2
\multicicloMIPS0|operativa|breg|Mux54~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux54~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][9]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux54~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[14][9]~regout\ & ((\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux54~17_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[14][9]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[15][9]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux54~18_combout\);

-- Location: LCFF_X83_Y23_N31
\multicicloMIPS0|operativa|breg|breg[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector34~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][10]~regout\);

-- Location: LCFF_X94_Y24_N17
\multicicloMIPS0|operativa|breg|breg[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[26][10]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][10]~regout\);

-- Location: LCFF_X86_Y26_N9
\multicicloMIPS0|operativa|breg|breg[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[20][10]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][10]~regout\);

-- Location: LCFF_X83_Y22_N13
\multicicloMIPS0|operativa|breg|breg[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][10]~regout\);

-- Location: LCFF_X93_Y24_N7
\multicicloMIPS0|operativa|breg|breg[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[27][10]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][10]~regout\);

-- Location: LCCOMB_X89_Y26_N18
\multicicloMIPS0|operativa|breg|Mux53~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][10]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[19][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[19][10]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[27][10]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux53~7_combout\);

-- Location: LCCOMB_X83_Y22_N12
\multicicloMIPS0|operativa|breg|Mux53~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux53~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][10]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18)))) # (!\multicicloMIPS0|operativa|breg|Mux53~7_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[23][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux53~7_combout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[23][10]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[31][10]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~8_combout\);

-- Location: LCFF_X82_Y22_N21
\multicicloMIPS0|operativa|breg|breg[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[4][10]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][10]~regout\);

-- Location: LCFF_X80_Y26_N21
\multicicloMIPS0|operativa|breg|breg[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[7][10]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][10]~regout\);

-- Location: LCFF_X83_Y28_N11
\multicicloMIPS0|operativa|breg|breg[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][10]~regout\);

-- Location: LCFF_X79_Y21_N29
\multicicloMIPS0|operativa|breg|breg[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[1][10]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][10]~regout\);

-- Location: LCCOMB_X80_Y20_N10
\multicicloMIPS0|operativa|breg|Mux53~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][10]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[1][10]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[3][10]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux53~14_combout\);

-- Location: LCCOMB_X80_Y20_N14
\multicicloMIPS0|operativa|breg|Mux53~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux53~14_combout\) # ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[2][10]~regout\ & !\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux53~14_combout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[2][10]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux53~15_combout\);

-- Location: LCFF_X78_Y27_N25
\multicicloMIPS0|operativa|breg|breg[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][10]~regout\);

-- Location: LCCOMB_X83_Y21_N8
\multicicloMIPS0|operativa|breg|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~10_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- ((\multicicloMIPS0|operativa|breg|breg[5][10]~regout\))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[4][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[4][10]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|breg|breg[5][10]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~10_combout\);

-- Location: LCCOMB_X83_Y21_N6
\multicicloMIPS0|operativa|breg|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux21~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][10]~regout\) # ((!\multicicloMIPS0|operativa|RI\(22))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux21~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[6][10]~regout\ & \multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[7][10]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[6][10]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux21~10_combout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux21~11_combout\);

-- Location: LCCOMB_X83_Y28_N10
\multicicloMIPS0|operativa|breg|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~12_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21)) # ((\multicicloMIPS0|operativa|breg|breg[10][10]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[8][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[8][10]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[10][10]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~12_combout\);

-- Location: LCCOMB_X82_Y28_N0
\multicicloMIPS0|operativa|breg|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~13_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux21~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][10]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux21~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][10]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[9][10]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][10]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux21~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~13_combout\);

-- Location: LCFF_X92_Y24_N13
\multicicloMIPS0|operativa|breg|breg[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][11]~regout\);

-- Location: LCFF_X85_Y28_N15
\multicicloMIPS0|operativa|breg|breg[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][11]~regout\);

-- Location: LCFF_X89_Y25_N21
\multicicloMIPS0|operativa|breg|breg[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[20][11]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][11]~regout\);

-- Location: LCFF_X91_Y22_N21
\multicicloMIPS0|operativa|breg|breg[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[23][11]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][11]~regout\);

-- Location: LCFF_X90_Y21_N17
\multicicloMIPS0|operativa|breg|breg[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][11]~regout\);

-- Location: LCCOMB_X90_Y21_N30
\multicicloMIPS0|operativa|breg|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[23][11]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[19][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][11]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[19][11]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux20~7_combout\);

-- Location: LCFF_X83_Y27_N5
\multicicloMIPS0|operativa|breg|breg[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][11]~regout\);

-- Location: LCCOMB_X83_Y28_N2
\multicicloMIPS0|operativa|breg|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][11]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[8][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[10][11]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[8][11]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux20~10_combout\);

-- Location: LCCOMB_X83_Y27_N4
\multicicloMIPS0|operativa|breg|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~11_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux20~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[11][11]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux20~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[9][11]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[11][11]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[9][11]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux20~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~11_combout\);

-- Location: LCFF_X81_Y22_N25
\multicicloMIPS0|operativa|breg|breg[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][11]~regout\);

-- Location: LCCOMB_X81_Y22_N24
\multicicloMIPS0|operativa|breg|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22)) # ((\multicicloMIPS0|operativa|breg|breg[5][11]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[4][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[5][11]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[4][11]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~12_combout\);

-- Location: LCFF_X80_Y26_N31
\multicicloMIPS0|operativa|breg|breg[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[7][11]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][11]~regout\);

-- Location: LCCOMB_X83_Y25_N14
\multicicloMIPS0|operativa|breg|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~13_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux20~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][11]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux20~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][11]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[7][11]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[6][11]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux20~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~13_combout\);

-- Location: LCCOMB_X79_Y22_N22
\multicicloMIPS0|operativa|breg|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][11]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[3][11]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[1][11]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~14_combout\);

-- Location: LCCOMB_X79_Y23_N28
\multicicloMIPS0|operativa|breg|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux20~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|operativa|breg|breg[2][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[2][11]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux20~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~15_combout\);

-- Location: LCCOMB_X79_Y23_N6
\multicicloMIPS0|operativa|breg|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|Mux20~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|Mux20~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux20~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~16_combout\);

-- Location: LCFF_X78_Y27_N13
\multicicloMIPS0|operativa|breg|breg[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][11]~regout\);

-- Location: LCFF_X80_Y26_N17
\multicicloMIPS0|operativa|breg|breg[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[13][11]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][11]~regout\);

-- Location: LCFF_X78_Y23_N31
\multicicloMIPS0|operativa|breg|breg[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][11]~regout\);

-- Location: LCCOMB_X78_Y23_N24
\multicicloMIPS0|operativa|breg|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~17_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|breg[13][11]~regout\) # (\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[12][11]~regout\ & ((!\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[12][11]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][11]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux20~17_combout\);

-- Location: LCFF_X78_Y27_N7
\multicicloMIPS0|operativa|breg|breg[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][11]~regout\);

-- Location: LCCOMB_X78_Y27_N12
\multicicloMIPS0|operativa|breg|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux20~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][11]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux20~17_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[14][11]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux20~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|Mux20~17_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[14][11]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[15][11]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~18_combout\);

-- Location: LCCOMB_X79_Y23_N4
\multicicloMIPS0|operativa|breg|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~19_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux20~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux20~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux20~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux20~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux20~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux20~11_combout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|Mux20~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~19_combout\);

-- Location: LCCOMB_X87_Y27_N10
\multicicloMIPS0|operativa|breg|Mux52~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~4_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[24][11]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[16][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[24][11]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[16][11]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux52~4_combout\);

-- Location: LCCOMB_X86_Y27_N6
\multicicloMIPS0|operativa|breg|Mux52~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~5_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux52~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][11]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux52~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][11]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[28][11]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux52~4_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[20][11]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux52~5_combout\);

-- Location: LCCOMB_X90_Y21_N4
\multicicloMIPS0|operativa|breg|Mux52~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19)) # ((\multicicloMIPS0|operativa|breg|breg[23][11]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[19][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[19][11]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[23][11]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux52~7_combout\);

-- Location: LCCOMB_X86_Y21_N10
\multicicloMIPS0|operativa|breg|Mux52~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux52~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][11]~regout\) # ((!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux52~7_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[27][11]~regout\ & \multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][11]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux52~7_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][11]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux52~8_combout\);

-- Location: LCCOMB_X78_Y23_N30
\multicicloMIPS0|operativa|breg|Mux52~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][11]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[12][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[13][11]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[12][11]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux52~17_combout\);

-- Location: LCCOMB_X78_Y27_N6
\multicicloMIPS0|operativa|breg|Mux52~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux52~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][11]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17)))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux52~17_combout\ & (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[14][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux52~17_combout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[15][11]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][11]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux52~18_combout\);

-- Location: LCFF_X91_Y24_N7
\multicicloMIPS0|operativa|breg|breg[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][12]~regout\);

-- Location: LCCOMB_X89_Y21_N2
\multicicloMIPS0|operativa|breg|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~0_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[25][12]~regout\)) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[17][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][12]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[17][12]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux19~0_combout\);

-- Location: LCFF_X88_Y23_N11
\multicicloMIPS0|operativa|breg|breg[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][12]~regout\);

-- Location: LCCOMB_X88_Y23_N24
\multicicloMIPS0|operativa|breg|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~1_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux19~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][12]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux19~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][12]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][12]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[21][12]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux19~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~1_combout\);

-- Location: LCFF_X82_Y25_N13
\multicicloMIPS0|operativa|breg|breg[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][12]~regout\);

-- Location: LCCOMB_X86_Y21_N14
\multicicloMIPS0|operativa|breg|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~2_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|breg[22][12]~regout\) # (\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[18][12]~regout\ & ((!\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][12]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[22][12]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux19~2_combout\);

-- Location: LCFF_X82_Y24_N17
\multicicloMIPS0|operativa|breg|breg[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][12]~regout\);

-- Location: LCCOMB_X90_Y23_N0
\multicicloMIPS0|operativa|breg|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux19~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][12]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux19~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[26][12]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][12]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[30][12]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux19~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~3_combout\);

-- Location: LCFF_X87_Y21_N7
\multicicloMIPS0|operativa|breg|breg[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][12]~regout\);

-- Location: LCFF_X86_Y24_N23
\multicicloMIPS0|operativa|breg|breg[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[20][12]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][12]~regout\);

-- Location: LCFF_X87_Y25_N9
\multicicloMIPS0|operativa|breg|breg[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][12]~regout\);

-- Location: LCCOMB_X87_Y25_N10
\multicicloMIPS0|operativa|breg|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|RI\(23))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][12]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[16][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[16][12]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[20][12]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~4_combout\);

-- Location: LCFF_X87_Y21_N13
\multicicloMIPS0|operativa|breg|breg[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][12]~regout\);

-- Location: LCCOMB_X87_Y21_N6
\multicicloMIPS0|operativa|breg|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~5_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux19~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][12]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux19~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[24][12]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|Mux19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|Mux19~4_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[24][12]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[28][12]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~5_combout\);

-- Location: LCCOMB_X83_Y21_N4
\multicicloMIPS0|operativa|breg|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|Mux19~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux19~3_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux19~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~6_combout\);

-- Location: LCFF_X82_Y21_N25
\multicicloMIPS0|operativa|breg|breg[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[23][12]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][12]~regout\);

-- Location: LCFF_X85_Y21_N17
\multicicloMIPS0|operativa|breg|breg[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][12]~regout\);

-- Location: LCFF_X89_Y21_N25
\multicicloMIPS0|operativa|breg|breg[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[19][12]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][12]~regout\);

-- Location: LCCOMB_X82_Y21_N14
\multicicloMIPS0|operativa|breg|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23)) # (\multicicloMIPS0|operativa|breg|breg[27][12]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[19][12]~regout\ & (!\multicicloMIPS0|operativa|RI\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[19][12]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[27][12]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~7_combout\);

-- Location: LCFF_X85_Y21_N7
\multicicloMIPS0|operativa|breg|breg[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][12]~regout\);

-- Location: LCCOMB_X82_Y21_N28
\multicicloMIPS0|operativa|breg|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux19~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][12]~regout\) # (!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux19~7_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[23][12]~regout\ & (\multicicloMIPS0|operativa|RI\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][12]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux19~7_combout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[31][12]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~8_combout\);

-- Location: LCCOMB_X80_Y21_N24
\multicicloMIPS0|operativa|breg|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux19~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux19~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux19~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux19~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux19~8_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux19~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux19~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~9_combout\);

-- Location: LCFF_X82_Y21_N23
\multicicloMIPS0|operativa|breg|breg[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[6][12]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][12]~regout\);

-- Location: LCFF_X82_Y22_N15
\multicicloMIPS0|operativa|breg|breg[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][12]~regout\);

-- Location: LCFF_X81_Y22_N9
\multicicloMIPS0|operativa|breg|breg[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][12]~regout\);

-- Location: LCCOMB_X82_Y22_N14
\multicicloMIPS0|operativa|breg|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~10_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- ((\multicicloMIPS0|operativa|breg|breg[5][12]~regout\))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[4][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[4][12]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[5][12]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux19~10_combout\);

-- Location: LCFF_X80_Y26_N27
\multicicloMIPS0|operativa|breg|breg[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][12]~regout\);

-- Location: LCCOMB_X82_Y21_N4
\multicicloMIPS0|operativa|breg|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~11_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux19~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][12]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux19~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][12]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[7][12]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux19~10_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[6][12]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~11_combout\);

-- Location: LCFF_X83_Y27_N25
\multicicloMIPS0|operativa|breg|breg[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][12]~regout\);

-- Location: LCCOMB_X83_Y28_N28
\multicicloMIPS0|operativa|breg|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~12_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21)) # ((\multicicloMIPS0|operativa|breg|breg[10][12]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[8][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[10][12]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[8][12]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~12_combout\);

-- Location: LCCOMB_X83_Y27_N24
\multicicloMIPS0|operativa|breg|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux19~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][12]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21)))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux19~12_combout\ & (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[9][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux19~12_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[9][12]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[11][12]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~13_combout\);

-- Location: LCFF_X77_Y23_N21
\multicicloMIPS0|operativa|breg|breg[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[3][12]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][12]~regout\);

-- Location: LCFF_X80_Y24_N29
\multicicloMIPS0|operativa|breg|breg[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[1][12]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][12]~regout\);

-- Location: LCCOMB_X79_Y24_N2
\multicicloMIPS0|operativa|breg|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][12]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[3][12]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[1][12]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~14_combout\);

-- Location: LCFF_X81_Y23_N1
\multicicloMIPS0|operativa|breg|breg[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][12]~regout\);

-- Location: LCCOMB_X79_Y24_N20
\multicicloMIPS0|operativa|breg|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux19~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|operativa|breg|breg[2][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[2][12]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux19~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~15_combout\);

-- Location: LCCOMB_X86_Y27_N24
\multicicloMIPS0|operativa|breg|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~16_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|RI\(24))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|Mux19~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|Mux19~15_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux19~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~16_combout\);

-- Location: LCFF_X78_Y27_N29
\multicicloMIPS0|operativa|breg|breg[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][12]~regout\);

-- Location: LCCOMB_X80_Y26_N6
\multicicloMIPS0|operativa|breg|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~17_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[13][12]~regout\) # ((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (((\multicicloMIPS0|operativa|breg|breg[12][12]~regout\ & !\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[13][12]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[12][12]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux19~17_combout\);

-- Location: LCCOMB_X78_Y27_N28
\multicicloMIPS0|operativa|breg|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux19~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][12]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22)))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux19~17_combout\ & (\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[14][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux19~17_combout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[14][12]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[15][12]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~18_combout\);

-- Location: LCCOMB_X85_Y27_N6
\multicicloMIPS0|operativa|breg|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~19_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux19~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux19~18_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux19~16_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux19~11_combout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux19~11_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux19~18_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux19~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~19_combout\);

-- Location: LCCOMB_X67_Y27_N24
\multicicloMIPS0|operativa|breg|Mux19~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux19~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux19~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux19~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|breg|Mux19~9_combout\,
	datac => \multicicloMIPS0|operativa|RI\(25),
	datad => \multicicloMIPS0|operativa|breg|Mux19~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux19~20_combout\);

-- Location: LCCOMB_X87_Y25_N8
\multicicloMIPS0|operativa|breg|Mux51~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|RI\(18))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][12]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[16][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[16][12]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[20][12]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux51~4_combout\);

-- Location: LCCOMB_X87_Y21_N12
\multicicloMIPS0|operativa|breg|Mux51~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~5_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux51~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][12]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux51~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[24][12]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[24][12]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[28][12]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux51~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux51~5_combout\);

-- Location: LCCOMB_X85_Y21_N16
\multicicloMIPS0|operativa|breg|Mux51~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][12]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[19][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[19][12]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[27][12]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux51~7_combout\);

-- Location: LCCOMB_X85_Y21_N6
\multicicloMIPS0|operativa|breg|Mux51~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux51~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][12]~regout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux51~7_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[23][12]~regout\ & ((\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux51~7_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[23][12]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][12]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux51~8_combout\);

-- Location: LCCOMB_X81_Y22_N8
\multicicloMIPS0|operativa|breg|Mux51~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~10_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][12]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[4][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[5][12]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[4][12]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux51~10_combout\);

-- Location: LCCOMB_X82_Y21_N6
\multicicloMIPS0|operativa|breg|Mux51~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux51~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][12]~regout\) # ((!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux51~10_combout\ & (((\multicicloMIPS0|operativa|RI\(17) & \multicicloMIPS0|operativa|breg|breg[6][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux51~10_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][12]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[6][12]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux51~11_combout\);

-- Location: LCCOMB_X79_Y24_N26
\multicicloMIPS0|operativa|breg|Mux51~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[3][12]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[3][12]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|breg[1][12]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux51~14_combout\);

-- Location: LCCOMB_X79_Y24_N8
\multicicloMIPS0|operativa|breg|Mux51~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux51~14_combout\) # ((\multicicloMIPS0|operativa|RI\(17) & (!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|breg|breg[2][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[2][12]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux51~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux51~15_combout\);

-- Location: LCFF_X79_Y27_N7
\multicicloMIPS0|operativa|breg|breg[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[22][13]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][13]~regout\);

-- Location: LCFF_X94_Y24_N5
\multicicloMIPS0|operativa|breg|breg[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[26][13]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][13]~regout\);

-- Location: LCFF_X87_Y27_N7
\multicicloMIPS0|operativa|breg|breg[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][13]~regout\);

-- Location: LCFF_X82_Y21_N11
\multicicloMIPS0|operativa|breg|breg[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][13]~regout\);

-- Location: LCFF_X78_Y27_N21
\multicicloMIPS0|operativa|breg|breg[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][13]~regout\);

-- Location: LCFF_X77_Y27_N13
\multicicloMIPS0|operativa|breg|breg[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][13]~regout\);

-- Location: LCFF_X77_Y27_N19
\multicicloMIPS0|operativa|breg|breg[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][13]~regout\);

-- Location: LCCOMB_X77_Y27_N18
\multicicloMIPS0|operativa|breg|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|RI\(21))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][13]~regout\))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[12][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[12][13]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[13][13]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~17_combout\);

-- Location: LCFF_X78_Y27_N11
\multicicloMIPS0|operativa|breg|breg[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][13]~regout\);

-- Location: LCCOMB_X78_Y27_N20
\multicicloMIPS0|operativa|breg|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux18~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][13]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux18~17_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[14][13]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux18~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|Mux18~17_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[14][13]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[15][13]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~18_combout\);

-- Location: LCCOMB_X92_Y24_N2
\multicicloMIPS0|operativa|breg|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|breg[21][13]~regout\) # (\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[17][13]~regout\ & ((!\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[17][13]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[21][13]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux50~0_combout\);

-- Location: LCCOMB_X82_Y27_N16
\multicicloMIPS0|operativa|breg|Mux50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~2_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18)) # ((\multicicloMIPS0|operativa|breg|breg[26][13]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[18][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[26][13]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[18][13]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux50~2_combout\);

-- Location: LCCOMB_X79_Y27_N8
\multicicloMIPS0|operativa|breg|Mux50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~3_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux50~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][13]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux50~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[22][13]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][13]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[30][13]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux50~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux50~3_combout\);

-- Location: LCCOMB_X87_Y27_N6
\multicicloMIPS0|operativa|breg|Mux50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~4_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[24][13]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[16][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[24][13]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[16][13]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux50~4_combout\);

-- Location: LCCOMB_X87_Y23_N0
\multicicloMIPS0|operativa|breg|Mux50~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux50~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][13]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18)))) # (!\multicicloMIPS0|operativa|breg|Mux50~4_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[20][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux50~4_combout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[28][13]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[20][13]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux50~5_combout\);

-- Location: LCCOMB_X81_Y24_N16
\multicicloMIPS0|operativa|breg|Mux50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux50~3_combout\) # (\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|Mux50~5_combout\ & ((!\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux50~5_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux50~3_combout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux50~6_combout\);

-- Location: LCCOMB_X82_Y23_N0
\multicicloMIPS0|operativa|breg|Mux50~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][13]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[8][13]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][13]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux50~10_combout\);

-- Location: LCCOMB_X77_Y27_N12
\multicicloMIPS0|operativa|breg|Mux50~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][13]~regout\))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[12][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[12][13]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][13]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux50~17_combout\);

-- Location: LCCOMB_X78_Y27_N10
\multicicloMIPS0|operativa|breg|Mux50~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux50~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][13]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux50~17_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[14][13]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux50~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][13]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[15][13]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux50~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux50~18_combout\);

-- Location: LCFF_X91_Y24_N9
\multicicloMIPS0|operativa|breg|breg[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][14]~regout\);

-- Location: LCCOMB_X89_Y21_N0
\multicicloMIPS0|operativa|breg|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23)) # (\multicicloMIPS0|operativa|breg|breg[25][14]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[17][14]~regout\ & (!\multicicloMIPS0|operativa|RI\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[17][14]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[25][14]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux17~0_combout\);

-- Location: LCCOMB_X88_Y23_N14
\multicicloMIPS0|operativa|breg|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~1_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux17~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][14]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux17~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][14]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[29][14]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[21][14]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux17~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux17~1_combout\);

-- Location: LCFF_X75_Y24_N13
\multicicloMIPS0|operativa|breg|breg[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][14]~regout\);

-- Location: LCFF_X82_Y25_N3
\multicicloMIPS0|operativa|breg|breg[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][14]~regout\);

-- Location: LCCOMB_X82_Y25_N16
\multicicloMIPS0|operativa|breg|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][14]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[18][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[18][14]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[22][14]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux17~2_combout\);

-- Location: LCCOMB_X90_Y23_N6
\multicicloMIPS0|operativa|breg|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux17~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][14]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux17~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[26][14]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|Mux17~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|Mux17~2_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[26][14]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[30][14]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux17~3_combout\);

-- Location: LCFF_X87_Y21_N11
\multicicloMIPS0|operativa|breg|breg[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[24][14]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][14]~regout\);

-- Location: LCCOMB_X90_Y25_N24
\multicicloMIPS0|operativa|breg|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~4_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[20][14]~regout\) # ((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (((!\multicicloMIPS0|operativa|RI\(24) & \multicicloMIPS0|operativa|breg|breg[16][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[20][14]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|breg[16][14]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux17~4_combout\);

-- Location: LCCOMB_X90_Y23_N28
\multicicloMIPS0|operativa|breg|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux17~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][14]~regout\) # (!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux17~4_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[24][14]~regout\ & ((\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[24][14]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[28][14]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux17~4_combout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux17~5_combout\);

-- Location: LCCOMB_X90_Y23_N22
\multicicloMIPS0|operativa|breg|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|Mux17~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux17~5_combout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux17~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux17~6_combout\);

-- Location: LCFF_X82_Y21_N27
\multicicloMIPS0|operativa|breg|breg[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][14]~regout\);

-- Location: LCFF_X85_Y21_N25
\multicicloMIPS0|operativa|breg|breg[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][14]~regout\);

-- Location: LCFF_X90_Y21_N23
\multicicloMIPS0|operativa|breg|breg[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[19][14]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][14]~regout\);

-- Location: LCCOMB_X90_Y21_N28
\multicicloMIPS0|operativa|breg|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[27][14]~regout\)) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[19][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[27][14]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[19][14]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux17~7_combout\);

-- Location: LCFF_X85_Y21_N3
\multicicloMIPS0|operativa|breg|breg[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][14]~regout\);

-- Location: LCCOMB_X90_Y21_N14
\multicicloMIPS0|operativa|breg|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~8_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux17~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][14]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux17~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[23][14]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][14]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][14]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux17~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux17~8_combout\);

-- Location: LCCOMB_X90_Y23_N12
\multicicloMIPS0|operativa|breg|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux17~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux17~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux17~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux17~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux17~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux17~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux17~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux17~9_combout\);

-- Location: LCFF_X82_Y22_N7
\multicicloMIPS0|operativa|breg|breg[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][14]~regout\);

-- Location: LCFF_X81_Y22_N31
\multicicloMIPS0|operativa|breg|breg[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][14]~regout\);

-- Location: LCCOMB_X81_Y22_N30
\multicicloMIPS0|operativa|breg|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22)) # ((\multicicloMIPS0|operativa|breg|breg[5][14]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[4][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[4][14]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[5][14]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux17~10_combout\);

-- Location: LCCOMB_X82_Y23_N14
\multicicloMIPS0|operativa|breg|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][14]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[8][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[8][14]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[10][14]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux17~12_combout\);

-- Location: LCFF_X78_Y27_N27
\multicicloMIPS0|operativa|breg|breg[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][14]~regout\);

-- Location: LCFF_X77_Y27_N29
\multicicloMIPS0|operativa|breg|breg[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][14]~regout\);

-- Location: LCFF_X77_Y27_N23
\multicicloMIPS0|operativa|breg|breg[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][14]~regout\);

-- Location: LCCOMB_X77_Y27_N22
\multicicloMIPS0|operativa|breg|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][14]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[12][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[13][14]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[12][14]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux17~17_combout\);

-- Location: LCFF_X78_Y27_N9
\multicicloMIPS0|operativa|breg|breg[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][14]~regout\);

-- Location: LCCOMB_X78_Y27_N26
\multicicloMIPS0|operativa|breg|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux17~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][14]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux17~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][14]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[15][14]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[14][14]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux17~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux17~18_combout\);

-- Location: LCCOMB_X82_Y25_N2
\multicicloMIPS0|operativa|breg|Mux49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~2_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[22][14]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[18][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[22][14]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[18][14]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux49~2_combout\);

-- Location: LCCOMB_X85_Y21_N24
\multicicloMIPS0|operativa|breg|Mux49~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][14]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[19][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[19][14]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][14]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux49~7_combout\);

-- Location: LCCOMB_X85_Y21_N2
\multicicloMIPS0|operativa|breg|Mux49~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~8_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux49~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][14]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux49~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][14]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|Mux49~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux49~7_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][14]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[23][14]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux49~8_combout\);

-- Location: LCCOMB_X82_Y22_N6
\multicicloMIPS0|operativa|breg|Mux49~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[5][14]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][14]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[4][14]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[5][14]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux49~10_combout\);

-- Location: LCCOMB_X80_Y24_N24
\multicicloMIPS0|operativa|breg|Mux49~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][14]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[1][14]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[3][14]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux49~14_combout\);

-- Location: LCCOMB_X86_Y26_N12
\multicicloMIPS0|operativa|breg|Mux49~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux49~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|RI\(17) & \multicicloMIPS0|operativa|breg|breg[2][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[2][14]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux49~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux49~15_combout\);

-- Location: LCCOMB_X77_Y27_N28
\multicicloMIPS0|operativa|breg|Mux49~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~17_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[13][14]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[12][14]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[12][14]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][14]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux49~17_combout\);

-- Location: LCCOMB_X78_Y27_N8
\multicicloMIPS0|operativa|breg|Mux49~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux49~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][14]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux49~17_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[14][14]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux49~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][14]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[15][14]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux49~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux49~18_combout\);

-- Location: LCFF_X77_Y24_N19
\multicicloMIPS0|operativa|breg|breg[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector29~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][15]~regout\);

-- Location: LCFF_X92_Y24_N19
\multicicloMIPS0|operativa|breg|breg[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][15]~regout\);

-- Location: LCFF_X92_Y24_N17
\multicicloMIPS0|operativa|breg|breg[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][15]~regout\);

-- Location: LCCOMB_X92_Y24_N16
\multicicloMIPS0|operativa|breg|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~0_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24)) # ((\multicicloMIPS0|operativa|breg|breg[21][15]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[17][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[17][15]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[21][15]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux16~0_combout\);

-- Location: LCFF_X88_Y23_N13
\multicicloMIPS0|operativa|breg|breg[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[29][15]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][15]~regout\);

-- Location: LCCOMB_X88_Y23_N22
\multicicloMIPS0|operativa|breg|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~1_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux16~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][15]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux16~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[25][15]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][15]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|Mux16~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[29][15]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux16~1_combout\);

-- Location: LCFF_X82_Y21_N31
\multicicloMIPS0|operativa|breg|breg[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][15]~regout\);

-- Location: LCFF_X81_Y22_N17
\multicicloMIPS0|operativa|breg|breg[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][15]~regout\);

-- Location: LCFF_X81_Y22_N27
\multicicloMIPS0|operativa|breg|breg[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][15]~regout\);

-- Location: LCCOMB_X81_Y22_N26
\multicicloMIPS0|operativa|breg|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~12_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][15]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[4][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[5][15]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[4][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux16~12_combout\);

-- Location: LCFF_X78_Y21_N23
\multicicloMIPS0|operativa|breg|breg[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[7][15]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][15]~regout\);

-- Location: LCCOMB_X82_Y21_N30
\multicicloMIPS0|operativa|breg|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~13_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux16~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][15]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux16~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][15]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[7][15]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[6][15]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux16~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux16~13_combout\);

-- Location: LCCOMB_X80_Y24_N18
\multicicloMIPS0|operativa|breg|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][15]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[1][15]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[3][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux16~14_combout\);

-- Location: LCCOMB_X92_Y24_N18
\multicicloMIPS0|operativa|breg|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|breg[21][15]~regout\) # (\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[17][15]~regout\ & ((!\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[17][15]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[21][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux48~0_combout\);

-- Location: LCCOMB_X75_Y24_N30
\multicicloMIPS0|operativa|breg|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~1_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux48~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][15]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux48~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[25][15]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[25][15]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[29][15]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux48~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux48~1_combout\);

-- Location: LCCOMB_X82_Y25_N14
\multicicloMIPS0|operativa|breg|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~2_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|breg[26][15]~regout\) # (\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[18][15]~regout\ & ((!\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[18][15]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[26][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux48~2_combout\);

-- Location: LCCOMB_X85_Y28_N6
\multicicloMIPS0|operativa|breg|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~3_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux48~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][15]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux48~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][15]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[30][15]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[22][15]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux48~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux48~3_combout\);

-- Location: LCCOMB_X90_Y21_N26
\multicicloMIPS0|operativa|breg|Mux48~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[23][15]~regout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((\multicicloMIPS0|operativa|breg|breg[19][15]~regout\ & !\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[23][15]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[19][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux48~7_combout\);

-- Location: LCCOMB_X82_Y23_N26
\multicicloMIPS0|operativa|breg|Mux48~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~10_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[10][15]~regout\) # ((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (((\multicicloMIPS0|operativa|breg|breg[8][15]~regout\ & !\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[10][15]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[8][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux48~10_combout\);

-- Location: LCCOMB_X83_Y27_N14
\multicicloMIPS0|operativa|breg|Mux48~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux48~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][15]~regout\) # (!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux48~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[9][15]~regout\ & ((\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][15]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux48~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux48~11_combout\);

-- Location: LCCOMB_X81_Y22_N16
\multicicloMIPS0|operativa|breg|Mux48~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[5][15]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][15]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[4][15]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[5][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux48~12_combout\);

-- Location: LCCOMB_X78_Y21_N0
\multicicloMIPS0|operativa|breg|Mux48~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux48~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[7][15]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux48~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[6][15]~regout\ & ((\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][15]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][15]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux48~12_combout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux48~13_combout\);

-- Location: LCCOMB_X77_Y27_N8
\multicicloMIPS0|operativa|breg|Mux48~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~17_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[13][15]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[12][15]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[12][15]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[13][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux48~17_combout\);

-- Location: LCFF_X79_Y21_N21
\multicicloMIPS0|operativa|breg|breg[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector28~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][16]~regout\);

-- Location: LCFF_X89_Y21_N13
\multicicloMIPS0|operativa|breg|breg[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][16]~regout\);

-- Location: LCFF_X79_Y27_N11
\multicicloMIPS0|operativa|breg|breg[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[22][16]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][16]~regout\);

-- Location: LCFF_X82_Y24_N27
\multicicloMIPS0|operativa|breg|breg[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][16]~regout\);

-- Location: LCFF_X87_Y25_N25
\multicicloMIPS0|operativa|breg|breg[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][16]~regout\);

-- Location: LCFF_X85_Y21_N13
\multicicloMIPS0|operativa|breg|breg[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][16]~regout\);

-- Location: LCFF_X81_Y22_N5
\multicicloMIPS0|operativa|breg|breg[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][16]~regout\);

-- Location: LCFF_X81_Y22_N15
\multicicloMIPS0|operativa|breg|breg[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][16]~regout\);

-- Location: LCCOMB_X81_Y22_N14
\multicicloMIPS0|operativa|breg|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~10_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][16]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[5][16]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[4][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux15~10_combout\);

-- Location: LCCOMB_X82_Y21_N18
\multicicloMIPS0|operativa|breg|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~11_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux15~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][16]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux15~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][16]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[7][16]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[6][16]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux15~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux15~11_combout\);

-- Location: LCFF_X83_Y27_N29
\multicicloMIPS0|operativa|breg|breg[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][16]~regout\);

-- Location: LCFF_X82_Y23_N25
\multicicloMIPS0|operativa|breg|breg[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][16]~regout\);

-- Location: LCFF_X82_Y23_N31
\multicicloMIPS0|operativa|breg|breg[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][16]~regout\);

-- Location: LCCOMB_X82_Y23_N30
\multicicloMIPS0|operativa|breg|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~12_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[10][16]~regout\) # ((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (((\multicicloMIPS0|operativa|breg|breg[8][16]~regout\ & !\multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[10][16]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[8][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux15~12_combout\);

-- Location: LCFF_X83_Y27_N7
\multicicloMIPS0|operativa|breg|breg[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][16]~regout\);

-- Location: LCCOMB_X83_Y27_N28
\multicicloMIPS0|operativa|breg|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux15~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][16]~regout\) # ((!\multicicloMIPS0|operativa|RI\(21))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux15~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[9][16]~regout\ & \multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[11][16]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux15~12_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux15~13_combout\);

-- Location: LCFF_X80_Y20_N21
\multicicloMIPS0|operativa|breg|breg[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][16]~regout\);

-- Location: LCFF_X79_Y20_N31
\multicicloMIPS0|operativa|breg|breg[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][16]~regout\);

-- Location: LCCOMB_X80_Y20_N2
\multicicloMIPS0|operativa|breg|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][16]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[1][16]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[3][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux15~14_combout\);

-- Location: LCFF_X80_Y20_N25
\multicicloMIPS0|operativa|breg|breg[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][16]~regout\);

-- Location: LCCOMB_X80_Y20_N24
\multicicloMIPS0|operativa|breg|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux15~14_combout\) # ((\multicicloMIPS0|operativa|RI\(22) & (!\multicicloMIPS0|operativa|RI\(21) & \multicicloMIPS0|operativa|breg|breg[2][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[2][16]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux15~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux15~15_combout\);

-- Location: LCCOMB_X80_Y20_N26
\multicicloMIPS0|operativa|breg|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~16_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|Mux15~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|Mux15~15_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux15~13_combout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux15~16_combout\);

-- Location: LCFF_X78_Y25_N29
\multicicloMIPS0|operativa|breg|breg[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[14][16]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][16]~regout\);

-- Location: LCCOMB_X78_Y23_N14
\multicicloMIPS0|operativa|breg|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][16]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[12][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[13][16]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[12][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux15~17_combout\);

-- Location: LCCOMB_X78_Y21_N30
\multicicloMIPS0|operativa|breg|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux15~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][16]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux15~17_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[14][16]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][16]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[15][16]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux15~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux15~18_combout\);

-- Location: LCCOMB_X76_Y21_N12
\multicicloMIPS0|operativa|breg|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~19_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux15~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux15~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux15~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux15~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux15~18_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux15~16_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux15~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux15~19_combout\);

-- Location: LCCOMB_X89_Y21_N28
\multicicloMIPS0|operativa|breg|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18)) # (\multicicloMIPS0|operativa|breg|breg[25][16]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[17][16]~regout\ & (!\multicicloMIPS0|operativa|RI\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[17][16]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|breg[25][16]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux47~0_combout\);

-- Location: LCCOMB_X89_Y21_N22
\multicicloMIPS0|operativa|breg|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~1_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux47~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][16]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux47~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[21][16]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][16]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][16]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux47~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux47~1_combout\);

-- Location: LCCOMB_X85_Y25_N4
\multicicloMIPS0|operativa|breg|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~2_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[22][16]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[18][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][16]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[18][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux47~2_combout\);

-- Location: LCCOMB_X85_Y25_N26
\multicicloMIPS0|operativa|breg|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux47~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][16]~regout\) # ((!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux47~2_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[26][16]~regout\ & \multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[30][16]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[26][16]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux47~2_combout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux47~3_combout\);

-- Location: LCCOMB_X87_Y25_N24
\multicicloMIPS0|operativa|breg|Mux47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|RI\(18))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][16]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[16][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[16][16]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[20][16]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux47~4_combout\);

-- Location: LCCOMB_X87_Y21_N26
\multicicloMIPS0|operativa|breg|Mux47~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~5_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux47~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][16]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux47~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[24][16]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux47~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[24][16]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][16]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux47~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux47~5_combout\);

-- Location: LCCOMB_X89_Y21_N16
\multicicloMIPS0|operativa|breg|Mux47~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~6_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|Mux47~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux47~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux47~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux47~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux47~6_combout\);

-- Location: LCCOMB_X85_Y21_N4
\multicicloMIPS0|operativa|breg|Mux47~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][16]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[19][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[19][16]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux47~7_combout\);

-- Location: LCCOMB_X85_Y21_N12
\multicicloMIPS0|operativa|breg|Mux47~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux47~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][16]~regout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux47~7_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[23][16]~regout\ & ((\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][16]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux47~7_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux47~8_combout\);

-- Location: LCCOMB_X89_Y21_N26
\multicicloMIPS0|operativa|breg|Mux47~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux47~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux47~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux47~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux47~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux47~8_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux47~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux47~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux47~9_combout\);

-- Location: LCCOMB_X81_Y22_N4
\multicicloMIPS0|operativa|breg|Mux47~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[5][16]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][16]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[4][16]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[5][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux47~10_combout\);

-- Location: LCCOMB_X82_Y23_N24
\multicicloMIPS0|operativa|breg|Mux47~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~12_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|breg[10][16]~regout\) # (\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[8][16]~regout\ & ((!\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[8][16]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[10][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux47~12_combout\);

-- Location: LCCOMB_X83_Y27_N6
\multicicloMIPS0|operativa|breg|Mux47~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~13_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux47~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][16]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux47~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][16]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[9][16]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][16]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux47~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux47~13_combout\);

-- Location: LCCOMB_X79_Y20_N26
\multicicloMIPS0|operativa|breg|Mux47~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][16]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[1][16]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[3][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux47~14_combout\);

-- Location: LCCOMB_X79_Y20_N28
\multicicloMIPS0|operativa|breg|Mux47~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux47~14_combout\) # ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[2][16]~regout\ & !\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux47~14_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[2][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux47~15_combout\);

-- Location: LCCOMB_X79_Y20_N6
\multicicloMIPS0|operativa|breg|Mux47~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~16_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|Mux47~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux47~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux47~13_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux47~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux47~16_combout\);

-- Location: LCFF_X75_Y24_N23
\multicicloMIPS0|operativa|breg|breg[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector27~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][17]~regout\);

-- Location: LCFF_X82_Y23_N17
\multicicloMIPS0|operativa|breg|breg[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][17]~regout\);

-- Location: LCFF_X82_Y23_N3
\multicicloMIPS0|operativa|breg|breg[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][17]~regout\);

-- Location: LCCOMB_X82_Y23_N2
\multicicloMIPS0|operativa|breg|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][17]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[8][17]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[10][17]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux14~10_combout\);

-- Location: LCFF_X83_Y25_N21
\multicicloMIPS0|operativa|breg|breg[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[6][17]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][17]~regout\);

-- Location: LCFF_X81_Y22_N13
\multicicloMIPS0|operativa|breg|breg[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][17]~regout\);

-- Location: LCFF_X81_Y22_N11
\multicicloMIPS0|operativa|breg|breg[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][17]~regout\);

-- Location: LCCOMB_X81_Y22_N10
\multicicloMIPS0|operativa|breg|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22)) # ((\multicicloMIPS0|operativa|breg|breg[5][17]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[4][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[4][17]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[5][17]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux14~12_combout\);

-- Location: LCFF_X78_Y21_N19
\multicicloMIPS0|operativa|breg|breg[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[7][17]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][17]~regout\);

-- Location: LCCOMB_X78_Y21_N24
\multicicloMIPS0|operativa|breg|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux14~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][17]~regout\) # ((!\multicicloMIPS0|operativa|RI\(22))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux14~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[6][17]~regout\ & \multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux14~12_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][17]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[6][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux14~13_combout\);

-- Location: LCFF_X80_Y20_N17
\multicicloMIPS0|operativa|breg|breg[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][17]~regout\);

-- Location: LCFF_X79_Y20_N11
\multicicloMIPS0|operativa|breg|breg[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[1][17]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][17]~regout\);

-- Location: LCCOMB_X80_Y20_N16
\multicicloMIPS0|operativa|breg|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][17]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[1][17]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[3][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux14~14_combout\);

-- Location: LCFF_X80_Y20_N19
\multicicloMIPS0|operativa|breg|breg[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][17]~regout\);

-- Location: LCCOMB_X80_Y20_N18
\multicicloMIPS0|operativa|breg|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux14~14_combout\) # ((\multicicloMIPS0|operativa|RI\(22) & (!\multicicloMIPS0|operativa|RI\(21) & \multicicloMIPS0|operativa|breg|breg[2][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[2][17]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux14~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux14~15_combout\);

-- Location: LCCOMB_X79_Y26_N6
\multicicloMIPS0|operativa|breg|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|Mux14~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux14~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux14~13_combout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux14~15_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux14~16_combout\);

-- Location: LCFF_X78_Y25_N21
\multicicloMIPS0|operativa|breg|breg[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[15][17]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][17]~regout\);

-- Location: LCCOMB_X82_Y23_N16
\multicicloMIPS0|operativa|breg|Mux46~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][17]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[8][17]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux46~10_combout\);

-- Location: LCCOMB_X82_Y27_N20
\multicicloMIPS0|operativa|breg|Mux46~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux46~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][17]~regout\) # ((!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux46~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[9][17]~regout\ & \multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux46~10_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[11][17]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux46~11_combout\);

-- Location: LCCOMB_X81_Y22_N12
\multicicloMIPS0|operativa|breg|Mux46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[5][17]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][17]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[4][17]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[5][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux46~12_combout\);

-- Location: LCCOMB_X78_Y21_N2
\multicicloMIPS0|operativa|breg|Mux46~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux46~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[7][17]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux46~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[6][17]~regout\ & ((\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][17]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][17]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux46~12_combout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux46~13_combout\);

-- Location: LCCOMB_X80_Y20_N12
\multicicloMIPS0|operativa|breg|Mux46~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][17]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[1][17]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[3][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux46~14_combout\);

-- Location: LCCOMB_X80_Y20_N6
\multicicloMIPS0|operativa|breg|Mux46~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux46~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|RI\(17) & \multicicloMIPS0|operativa|breg|breg[2][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux46~14_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[2][17]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux46~15_combout\);

-- Location: LCCOMB_X81_Y20_N20
\multicicloMIPS0|operativa|breg|Mux46~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~16_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux46~13_combout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((\multicicloMIPS0|operativa|breg|Mux46~15_combout\ & !\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux46~13_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux46~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux46~16_combout\);

-- Location: LCCOMB_X78_Y23_N18
\multicicloMIPS0|operativa|breg|Mux46~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|RI\(16))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][17]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[12][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[13][17]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[12][17]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux46~17_combout\);

-- Location: LCCOMB_X78_Y25_N8
\multicicloMIPS0|operativa|breg|Mux46~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux46~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][17]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux46~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][17]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux46~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][17]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|Mux46~17_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][17]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux46~18_combout\);

-- Location: LCCOMB_X81_Y20_N6
\multicicloMIPS0|operativa|breg|Mux46~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~19_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux46~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux46~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux46~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux46~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux46~18_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux46~16_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux46~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux46~19_combout\);

-- Location: LCFF_X79_Y27_N13
\multicicloMIPS0|operativa|breg|breg[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][18]~regout\);

-- Location: LCFF_X87_Y22_N11
\multicicloMIPS0|operativa|breg|breg[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[23][18]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][18]~regout\);

-- Location: LCFF_X90_Y24_N13
\multicicloMIPS0|operativa|breg|breg[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[19][18]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][18]~regout\);

-- Location: LCCOMB_X89_Y26_N6
\multicicloMIPS0|operativa|breg|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23)) # (\multicicloMIPS0|operativa|breg|breg[27][18]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[19][18]~regout\ & (!\multicicloMIPS0|operativa|RI\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[19][18]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[27][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux13~7_combout\);

-- Location: LCCOMB_X87_Y22_N18
\multicicloMIPS0|operativa|breg|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux13~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][18]~regout\) # (!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux13~7_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[23][18]~regout\ & ((\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][18]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux13~7_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][18]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux13~8_combout\);

-- Location: LCFF_X80_Y21_N27
\multicicloMIPS0|operativa|breg|breg[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][18]~regout\);

-- Location: LCFF_X81_Y22_N21
\multicicloMIPS0|operativa|breg|breg[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][18]~regout\);

-- Location: LCCOMB_X81_Y22_N20
\multicicloMIPS0|operativa|breg|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22)) # ((\multicicloMIPS0|operativa|breg|breg[5][18]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[4][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[4][18]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[5][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux13~10_combout\);

-- Location: LCFF_X83_Y27_N13
\multicicloMIPS0|operativa|breg|breg[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][18]~regout\);

-- Location: LCFF_X82_Y23_N5
\multicicloMIPS0|operativa|breg|breg[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][18]~regout\);

-- Location: LCFF_X82_Y23_N23
\multicicloMIPS0|operativa|breg|breg[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][18]~regout\);

-- Location: LCCOMB_X82_Y23_N22
\multicicloMIPS0|operativa|breg|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][18]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[8][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[10][18]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[8][18]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux13~12_combout\);

-- Location: LCFF_X83_Y27_N23
\multicicloMIPS0|operativa|breg|breg[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][18]~regout\);

-- Location: LCCOMB_X83_Y27_N12
\multicicloMIPS0|operativa|breg|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~13_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux13~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][18]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux13~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][18]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|Mux13~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux13~12_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][18]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[11][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux13~13_combout\);

-- Location: LCCOMB_X77_Y25_N30
\multicicloMIPS0|operativa|breg|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][18]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[12][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[13][18]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[12][18]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux13~17_combout\);

-- Location: LCFF_X78_Y21_N15
\multicicloMIPS0|operativa|breg|breg[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[15][18]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][18]~regout\);

-- Location: LCCOMB_X78_Y25_N4
\multicicloMIPS0|operativa|breg|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux13~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][18]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22)))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux13~17_combout\ & (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[14][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux13~17_combout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[15][18]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux13~18_combout\);

-- Location: LCCOMB_X87_Y20_N6
\multicicloMIPS0|operativa|breg|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[25][18]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[17][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][18]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[17][18]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux45~0_combout\);

-- Location: LCCOMB_X79_Y27_N12
\multicicloMIPS0|operativa|breg|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|breg[22][18]~regout\) # (\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[18][18]~regout\ & ((!\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[18][18]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[22][18]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux45~2_combout\);

-- Location: LCCOMB_X80_Y21_N26
\multicicloMIPS0|operativa|breg|Mux45~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~10_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|RI\(16))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][18]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[4][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[5][18]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[4][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~10_combout\);

-- Location: LCCOMB_X82_Y23_N4
\multicicloMIPS0|operativa|breg|Mux45~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][18]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[8][18]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][18]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux45~12_combout\);

-- Location: LCCOMB_X83_Y27_N22
\multicicloMIPS0|operativa|breg|Mux45~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~13_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux45~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][18]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux45~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][18]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][18]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[11][18]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux45~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~13_combout\);

-- Location: LCCOMB_X79_Y24_N12
\multicicloMIPS0|operativa|breg|Mux45~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][18]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[1][18]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|breg[3][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~14_combout\);

-- Location: LCCOMB_X79_Y24_N30
\multicicloMIPS0|operativa|breg|Mux45~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux45~14_combout\) # ((\multicicloMIPS0|operativa|breg|breg[2][18]~regout\ & (!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[2][18]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux45~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~15_combout\);

-- Location: LCCOMB_X87_Y20_N20
\multicicloMIPS0|operativa|breg|Mux45~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18)) # ((\multicicloMIPS0|operativa|breg|Mux45~13_combout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|Mux45~13_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux45~15_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~16_combout\);

-- Location: LCFF_X86_Y22_N17
\multicicloMIPS0|operativa|breg|breg[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][19]~regout\);

-- Location: LCFF_X90_Y25_N17
\multicicloMIPS0|operativa|breg|breg[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][19]~regout\);

-- Location: LCCOMB_X86_Y22_N16
\multicicloMIPS0|operativa|breg|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24)) # ((\multicicloMIPS0|operativa|breg|breg[23][19]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[19][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[23][19]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[19][19]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux12~7_combout\);

-- Location: LCCOMB_X82_Y23_N6
\multicicloMIPS0|operativa|breg|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~10_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[10][19]~regout\) # ((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (((\multicicloMIPS0|operativa|breg|breg[8][19]~regout\ & !\multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[10][19]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[8][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux12~10_combout\);

-- Location: LCCOMB_X83_Y26_N28
\multicicloMIPS0|operativa|breg|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux12~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][19]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21)))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux12~10_combout\ & (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[9][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux12~10_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[9][19]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[11][19]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux12~11_combout\);

-- Location: LCFF_X83_Y25_N17
\multicicloMIPS0|operativa|breg|breg[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[6][19]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][19]~regout\);

-- Location: LCFF_X81_Y25_N5
\multicicloMIPS0|operativa|breg|breg[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[5][19]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][19]~regout\);

-- Location: LCFF_X80_Y22_N31
\multicicloMIPS0|operativa|breg|breg[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][19]~regout\);

-- Location: LCCOMB_X80_Y22_N30
\multicicloMIPS0|operativa|breg|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[5][19]~regout\) # ((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (((\multicicloMIPS0|operativa|breg|breg[4][19]~regout\ & !\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[5][19]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[4][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux12~12_combout\);

-- Location: LCFF_X81_Y24_N7
\multicicloMIPS0|operativa|breg|breg[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[7][19]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][19]~regout\);

-- Location: LCCOMB_X81_Y24_N20
\multicicloMIPS0|operativa|breg|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~13_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux12~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][19]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux12~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[6][19]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][19]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux12~12_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[7][19]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux12~13_combout\);

-- Location: LCCOMB_X80_Y24_N14
\multicicloMIPS0|operativa|breg|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][19]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[1][19]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[3][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux12~14_combout\);

-- Location: LCFF_X81_Y23_N11
\multicicloMIPS0|operativa|breg|breg[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[2][19]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][19]~regout\);

-- Location: LCCOMB_X74_Y25_N14
\multicicloMIPS0|operativa|breg|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux12~14_combout\) # ((\multicicloMIPS0|operativa|RI\(22) & (!\multicicloMIPS0|operativa|RI\(21) & \multicicloMIPS0|operativa|breg|breg[2][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux12~14_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[2][19]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux12~15_combout\);

-- Location: LCCOMB_X74_Y25_N20
\multicicloMIPS0|operativa|breg|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|Mux12~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux12~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux12~13_combout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|Mux12~15_combout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux12~16_combout\);

-- Location: LCFF_X77_Y25_N13
\multicicloMIPS0|operativa|breg|breg[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][19]~regout\);

-- Location: LCFF_X77_Y25_N19
\multicicloMIPS0|operativa|breg|breg[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][19]~regout\);

-- Location: LCCOMB_X77_Y25_N18
\multicicloMIPS0|operativa|breg|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~17_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[13][19]~regout\) # ((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (((\multicicloMIPS0|operativa|breg|breg[12][19]~regout\ & !\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[13][19]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[12][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux12~17_combout\);

-- Location: LCCOMB_X78_Y25_N14
\multicicloMIPS0|operativa|breg|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux12~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][19]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux12~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][19]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][19]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[14][19]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux12~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux12~18_combout\);

-- Location: LCCOMB_X74_Y25_N2
\multicicloMIPS0|operativa|breg|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux12~16_combout\ & (((\multicicloMIPS0|operativa|breg|Mux12~18_combout\)) # (!\multicicloMIPS0|operativa|RI\(24)))) # (!\multicicloMIPS0|operativa|breg|Mux12~16_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux12~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux12~16_combout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|Mux12~18_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux12~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux12~19_combout\);

-- Location: LCCOMB_X86_Y23_N22
\multicicloMIPS0|operativa|breg|Mux44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|breg[24][19]~regout\) # (\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[16][19]~regout\ & ((!\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][19]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[24][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux44~4_combout\);

-- Location: LCCOMB_X87_Y23_N12
\multicicloMIPS0|operativa|breg|Mux44~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~5_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux44~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][19]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux44~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[20][19]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[20][19]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[28][19]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux44~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux44~5_combout\);

-- Location: LCCOMB_X86_Y22_N18
\multicicloMIPS0|operativa|breg|Mux44~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~7_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][19]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[19][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[19][19]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[23][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux44~7_combout\);

-- Location: LCCOMB_X85_Y21_N28
\multicicloMIPS0|operativa|breg|Mux44~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~8_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux44~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][19]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux44~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[27][19]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux44~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[27][19]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][19]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux44~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux44~8_combout\);

-- Location: LCCOMB_X81_Y25_N18
\multicicloMIPS0|operativa|breg|Mux44~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[5][19]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][19]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[4][19]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[5][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux44~12_combout\);

-- Location: LCCOMB_X81_Y24_N14
\multicicloMIPS0|operativa|breg|Mux44~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~13_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux44~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][19]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux44~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[6][19]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux44~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][19]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|Mux44~12_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[7][19]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux44~13_combout\);

-- Location: LCCOMB_X77_Y25_N12
\multicicloMIPS0|operativa|breg|Mux44~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|RI\(16))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][19]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[12][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[13][19]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[12][19]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux44~17_combout\);

-- Location: LCFF_X91_Y24_N21
\multicicloMIPS0|operativa|breg|breg[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[25][20]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][20]~regout\);

-- Location: LCFF_X88_Y25_N19
\multicicloMIPS0|operativa|breg|breg[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[29][20]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][20]~regout\);

-- Location: LCFF_X81_Y21_N25
\multicicloMIPS0|operativa|breg|breg[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][20]~regout\);

-- Location: LCFF_X82_Y25_N21
\multicicloMIPS0|operativa|breg|breg[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][20]~regout\);

-- Location: LCCOMB_X82_Y25_N20
\multicicloMIPS0|operativa|breg|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[22][20]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[18][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[22][20]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[18][20]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux11~2_combout\);

-- Location: LCCOMB_X86_Y23_N24
\multicicloMIPS0|operativa|breg|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~4_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[20][20]~regout\) # ((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (((\multicicloMIPS0|operativa|breg|breg[16][20]~regout\ & !\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[20][20]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[16][20]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux11~4_combout\);

-- Location: LCFF_X88_Y25_N13
\multicicloMIPS0|operativa|breg|breg[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[6][20]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][20]~regout\);

-- Location: LCFF_X83_Y26_N25
\multicicloMIPS0|operativa|breg|breg[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][20]~regout\);

-- Location: LCFF_X82_Y23_N13
\multicicloMIPS0|operativa|breg|breg[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][20]~regout\);

-- Location: LCFF_X82_Y23_N11
\multicicloMIPS0|operativa|breg|breg[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][20]~regout\);

-- Location: LCCOMB_X82_Y23_N10
\multicicloMIPS0|operativa|breg|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~12_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[10][20]~regout\) # ((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (((\multicicloMIPS0|operativa|breg|breg[8][20]~regout\ & !\multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[10][20]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[8][20]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux11~12_combout\);

-- Location: LCFF_X83_Y26_N7
\multicicloMIPS0|operativa|breg|breg[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][20]~regout\);

-- Location: LCCOMB_X83_Y26_N24
\multicicloMIPS0|operativa|breg|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux11~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][20]~regout\) # ((!\multicicloMIPS0|operativa|RI\(21))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux11~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[9][20]~regout\ & \multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[11][20]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux11~12_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][20]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux11~13_combout\);

-- Location: LCFF_X80_Y25_N19
\multicicloMIPS0|operativa|breg|breg[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[3][20]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][20]~regout\);

-- Location: LCFF_X79_Y21_N17
\multicicloMIPS0|operativa|breg|breg[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[1][20]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][20]~regout\);

-- Location: LCCOMB_X79_Y21_N30
\multicicloMIPS0|operativa|breg|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][20]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[1][20]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[3][20]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux11~14_combout\);

-- Location: LCFF_X78_Y25_N31
\multicicloMIPS0|operativa|breg|breg[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][20]~regout\);

-- Location: LCFF_X77_Y25_N29
\multicicloMIPS0|operativa|breg|breg[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][20]~regout\);

-- Location: LCFF_X77_Y25_N27
\multicicloMIPS0|operativa|breg|breg[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][20]~regout\);

-- Location: LCCOMB_X77_Y25_N26
\multicicloMIPS0|operativa|breg|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~17_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[13][20]~regout\) # ((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (((\multicicloMIPS0|operativa|breg|breg[12][20]~regout\ & !\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[13][20]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[12][20]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux11~17_combout\);

-- Location: LCFF_X78_Y25_N1
\multicicloMIPS0|operativa|breg|breg[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][20]~regout\);

-- Location: LCCOMB_X78_Y25_N30
\multicicloMIPS0|operativa|breg|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux11~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][20]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux11~17_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[14][20]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux11~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|Mux11~17_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[14][20]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[15][20]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux11~18_combout\);

-- Location: LCCOMB_X81_Y21_N24
\multicicloMIPS0|operativa|breg|Mux43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19)) # ((\multicicloMIPS0|operativa|breg|breg[22][20]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[18][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[22][20]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[18][20]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~2_combout\);

-- Location: LCCOMB_X81_Y21_N14
\multicicloMIPS0|operativa|breg|Mux43~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux43~2_combout\ & (((\multicicloMIPS0|operativa|breg|breg[30][20]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19)))) # (!\multicicloMIPS0|operativa|breg|Mux43~2_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[26][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux43~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[30][20]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[26][20]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~3_combout\);

-- Location: LCCOMB_X81_Y25_N6
\multicicloMIPS0|operativa|breg|Mux43~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17)) # ((\multicicloMIPS0|operativa|breg|breg[5][20]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[4][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[5][20]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[4][20]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~10_combout\);

-- Location: LCCOMB_X80_Y25_N4
\multicicloMIPS0|operativa|breg|Mux43~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~11_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux43~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][20]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux43~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[6][20]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux43~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][20]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][20]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux43~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~11_combout\);

-- Location: LCCOMB_X82_Y23_N12
\multicicloMIPS0|operativa|breg|Mux43~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~12_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|breg[10][20]~regout\) # (\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[8][20]~regout\ & ((!\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[8][20]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[10][20]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux43~12_combout\);

-- Location: LCCOMB_X83_Y26_N6
\multicicloMIPS0|operativa|breg|Mux43~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux43~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][20]~regout\) # (!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux43~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[9][20]~regout\ & ((\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][20]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux43~12_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][20]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux43~13_combout\);

-- Location: LCCOMB_X80_Y20_N8
\multicicloMIPS0|operativa|breg|Mux43~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][20]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[1][20]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[3][20]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux43~14_combout\);

-- Location: LCCOMB_X80_Y20_N22
\multicicloMIPS0|operativa|breg|Mux43~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux43~14_combout\) # ((\multicicloMIPS0|operativa|RI\(17) & (!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|breg|breg[2][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux43~14_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[2][20]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~15_combout\);

-- Location: LCCOMB_X79_Y20_N18
\multicicloMIPS0|operativa|breg|Mux43~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~16_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|Mux43~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux43~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux43~13_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux43~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux43~16_combout\);

-- Location: LCCOMB_X77_Y25_N28
\multicicloMIPS0|operativa|breg|Mux43~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|RI\(16))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][20]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[12][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[13][20]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[12][20]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~17_combout\);

-- Location: LCCOMB_X78_Y25_N0
\multicicloMIPS0|operativa|breg|Mux43~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux43~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][20]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux43~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][20]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|Mux43~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux43~17_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[15][20]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][20]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~18_combout\);

-- Location: LCCOMB_X79_Y20_N8
\multicicloMIPS0|operativa|breg|Mux43~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~19_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux43~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux43~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux43~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux43~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux43~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux43~11_combout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux43~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~19_combout\);

-- Location: LCFF_X88_Y22_N21
\multicicloMIPS0|operativa|breg|breg[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[17][21]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][21]~regout\);

-- Location: LCFF_X86_Y23_N15
\multicicloMIPS0|operativa|breg|breg[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][21]~regout\);

-- Location: LCFF_X86_Y23_N13
\multicicloMIPS0|operativa|breg|breg[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][21]~regout\);

-- Location: LCCOMB_X86_Y23_N12
\multicicloMIPS0|operativa|breg|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~4_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[24][21]~regout\)) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[16][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[24][21]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[16][21]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux10~4_combout\);

-- Location: LCFF_X85_Y24_N11
\multicicloMIPS0|operativa|breg|breg[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][21]~regout\);

-- Location: LCCOMB_X90_Y25_N0
\multicicloMIPS0|operativa|breg|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][21]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[19][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[19][21]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[23][21]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux10~7_combout\);

-- Location: LCCOMB_X85_Y24_N10
\multicicloMIPS0|operativa|breg|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux10~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][21]~regout\)) # (!\multicicloMIPS0|operativa|RI\(24)))) # (!\multicicloMIPS0|operativa|breg|Mux10~7_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[27][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux10~7_combout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[27][21]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[31][21]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux10~8_combout\);

-- Location: LCCOMB_X85_Y26_N12
\multicicloMIPS0|operativa|breg|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][21]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[8][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[10][21]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[8][21]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux10~10_combout\);

-- Location: LCFF_X80_Y25_N3
\multicicloMIPS0|operativa|breg|breg[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][21]~regout\);

-- Location: LCFF_X80_Y23_N15
\multicicloMIPS0|operativa|breg|breg[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][21]~regout\);

-- Location: LCCOMB_X80_Y23_N14
\multicicloMIPS0|operativa|breg|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][21]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[1][21]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[3][21]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux10~14_combout\);

-- Location: LCCOMB_X80_Y23_N28
\multicicloMIPS0|operativa|breg|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux10~14_combout\) # ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[2][21]~regout\ & !\multicicloMIPS0|operativa|RI\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|Mux10~14_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[2][21]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux10~15_combout\);

-- Location: LCFF_X78_Y25_N27
\multicicloMIPS0|operativa|breg|breg[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][21]~regout\);

-- Location: LCFF_X77_Y25_N1
\multicicloMIPS0|operativa|breg|breg[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][21]~regout\);

-- Location: LCFF_X77_Y25_N11
\multicicloMIPS0|operativa|breg|breg[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][21]~regout\);

-- Location: LCCOMB_X77_Y25_N10
\multicicloMIPS0|operativa|breg|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~17_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[13][21]~regout\) # ((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (((\multicicloMIPS0|operativa|breg|breg[12][21]~regout\ & !\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[13][21]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[12][21]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux10~17_combout\);

-- Location: LCFF_X78_Y25_N17
\multicicloMIPS0|operativa|breg|breg[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][21]~regout\);

-- Location: LCCOMB_X78_Y25_N26
\multicicloMIPS0|operativa|breg|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux10~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][21]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22)))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux10~17_combout\ & (\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[14][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux10~17_combout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[14][21]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[15][21]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux10~18_combout\);

-- Location: LCCOMB_X88_Y22_N16
\multicicloMIPS0|operativa|breg|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][21]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[17][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[17][21]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[21][21]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux42~0_combout\);

-- Location: LCCOMB_X86_Y23_N14
\multicicloMIPS0|operativa|breg|Mux42~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|breg[24][21]~regout\) # (\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[16][21]~regout\ & ((!\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][21]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[24][21]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux42~4_combout\);

-- Location: LCCOMB_X85_Y23_N26
\multicicloMIPS0|operativa|breg|Mux42~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~5_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux42~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][21]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux42~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][21]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|Mux42~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux42~4_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][21]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[20][21]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux42~5_combout\);

-- Location: LCCOMB_X80_Y22_N8
\multicicloMIPS0|operativa|breg|Mux42~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[5][21]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][21]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[4][21]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[5][21]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux42~12_combout\);

-- Location: LCCOMB_X86_Y25_N4
\multicicloMIPS0|operativa|breg|Mux42~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~13_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux42~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][21]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux42~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][21]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[7][21]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|Mux42~12_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[6][21]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux42~13_combout\);

-- Location: LCCOMB_X77_Y25_N0
\multicicloMIPS0|operativa|breg|Mux42~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|RI\(16))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][21]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[12][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[13][21]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[12][21]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux42~17_combout\);

-- Location: LCCOMB_X78_Y25_N16
\multicicloMIPS0|operativa|breg|Mux42~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux42~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][21]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17)))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux42~17_combout\ & (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[14][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux42~17_combout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[15][21]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][21]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux42~18_combout\);

-- Location: LCFF_X79_Y23_N25
\multicicloMIPS0|operativa|breg|breg[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector22~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][22]~regout\);

-- Location: LCFF_X81_Y21_N3
\multicicloMIPS0|operativa|breg|breg[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][22]~regout\);

-- Location: LCFF_X85_Y23_N1
\multicicloMIPS0|operativa|breg|breg[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[28][22]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][22]~regout\);

-- Location: LCFF_X87_Y22_N7
\multicicloMIPS0|operativa|breg|breg[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][22]~regout\);

-- Location: LCFF_X80_Y22_N25
\multicicloMIPS0|operativa|breg|breg[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][22]~regout\);

-- Location: LCFF_X85_Y26_N25
\multicicloMIPS0|operativa|breg|breg[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][22]~regout\);

-- Location: LCFF_X85_Y26_N31
\multicicloMIPS0|operativa|breg|breg[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][22]~regout\);

-- Location: LCCOMB_X85_Y26_N24
\multicicloMIPS0|operativa|breg|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][22]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[8][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[8][22]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux9~12_combout\);

-- Location: LCFF_X80_Y25_N1
\multicicloMIPS0|operativa|breg|breg[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][22]~regout\);

-- Location: LCFF_X80_Y23_N3
\multicicloMIPS0|operativa|breg|breg[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][22]~regout\);

-- Location: LCCOMB_X80_Y23_N2
\multicicloMIPS0|operativa|breg|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][22]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[3][22]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[1][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux9~14_combout\);

-- Location: LCFF_X80_Y23_N9
\multicicloMIPS0|operativa|breg|breg[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][22]~regout\);

-- Location: LCCOMB_X80_Y23_N8
\multicicloMIPS0|operativa|breg|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux9~14_combout\) # ((\multicicloMIPS0|operativa|RI\(22) & (!\multicicloMIPS0|operativa|RI\(21) & \multicicloMIPS0|operativa|breg|breg[2][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[2][22]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux9~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux9~15_combout\);

-- Location: LCFF_X77_Y24_N23
\multicicloMIPS0|operativa|breg|breg[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[15][22]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][22]~regout\);

-- Location: LCCOMB_X87_Y25_N26
\multicicloMIPS0|operativa|breg|Mux41~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~4_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[20][22]~regout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((\multicicloMIPS0|operativa|breg|breg[16][22]~regout\ & !\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[20][22]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[16][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux41~4_combout\);

-- Location: LCCOMB_X89_Y25_N16
\multicicloMIPS0|operativa|breg|Mux41~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux41~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][22]~regout\) # ((!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux41~4_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[24][22]~regout\ & \multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[28][22]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[24][22]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux41~4_combout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux41~5_combout\);

-- Location: LCCOMB_X88_Y24_N14
\multicicloMIPS0|operativa|breg|Mux41~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~7_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[27][22]~regout\) # ((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (((\multicicloMIPS0|operativa|breg|breg[19][22]~regout\ & !\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[27][22]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[19][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux41~7_combout\);

-- Location: LCCOMB_X87_Y22_N6
\multicicloMIPS0|operativa|breg|Mux41~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux41~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][22]~regout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux41~7_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[23][22]~regout\ & ((\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux41~7_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[23][22]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux41~8_combout\);

-- Location: LCCOMB_X80_Y22_N24
\multicicloMIPS0|operativa|breg|Mux41~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[5][22]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][22]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[4][22]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[5][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux41~10_combout\);

-- Location: LCCOMB_X85_Y26_N30
\multicicloMIPS0|operativa|breg|Mux41~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~12_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[10][22]~regout\) # ((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (((\multicicloMIPS0|operativa|breg|breg[8][22]~regout\ & !\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[10][22]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[8][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux41~12_combout\);

-- Location: LCCOMB_X83_Y26_N14
\multicicloMIPS0|operativa|breg|Mux41~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux41~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][22]~regout\) # (!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux41~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[9][22]~regout\ & ((\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][22]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux41~12_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux41~13_combout\);

-- Location: LCCOMB_X80_Y25_N0
\multicicloMIPS0|operativa|breg|Mux41~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[3][22]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[3][22]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[1][22]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux41~14_combout\);

-- Location: LCCOMB_X83_Y25_N0
\multicicloMIPS0|operativa|breg|Mux41~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux41~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|RI\(17) & \multicicloMIPS0|operativa|breg|breg[2][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[2][22]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux41~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux41~15_combout\);

-- Location: LCCOMB_X90_Y25_N12
\multicicloMIPS0|operativa|breg|Mux41~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux41~13_combout\) # (\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|Mux41~15_combout\ & ((!\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux41~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux41~13_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux41~16_combout\);

-- Location: LCFF_X91_Y24_N19
\multicicloMIPS0|operativa|breg|breg[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[25][23]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][23]~regout\);

-- Location: LCFF_X87_Y26_N13
\multicicloMIPS0|operativa|breg|breg[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[17][23]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][23]~regout\);

-- Location: LCFF_X83_Y25_N7
\multicicloMIPS0|operativa|breg|breg[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[18][23]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][23]~regout\);

-- Location: LCFF_X85_Y24_N31
\multicicloMIPS0|operativa|breg|breg[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][23]~regout\);

-- Location: LCFF_X86_Y22_N31
\multicicloMIPS0|operativa|breg|breg[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[23][23]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][23]~regout\);

-- Location: LCFF_X90_Y25_N29
\multicicloMIPS0|operativa|breg|breg[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[19][23]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][23]~regout\);

-- Location: LCCOMB_X90_Y25_N10
\multicicloMIPS0|operativa|breg|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|RI\(23))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[23][23]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[19][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[23][23]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[19][23]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux8~7_combout\);

-- Location: LCFF_X85_Y24_N21
\multicicloMIPS0|operativa|breg|breg[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][23]~regout\);

-- Location: LCCOMB_X85_Y24_N30
\multicicloMIPS0|operativa|breg|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~8_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux8~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][23]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux8~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][23]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][23]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[27][23]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux8~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux8~8_combout\);

-- Location: LCFF_X83_Y26_N13
\multicicloMIPS0|operativa|breg|breg[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][23]~regout\);

-- Location: LCCOMB_X85_Y26_N20
\multicicloMIPS0|operativa|breg|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][23]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[8][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[10][23]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[8][23]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux8~10_combout\);

-- Location: LCCOMB_X83_Y26_N12
\multicicloMIPS0|operativa|breg|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux8~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][23]~regout\) # ((!\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|breg|Mux8~10_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[9][23]~regout\ & \multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[11][23]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux8~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][23]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux8~11_combout\);

-- Location: LCFF_X83_Y25_N25
\multicicloMIPS0|operativa|breg|breg[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[6][23]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][23]~regout\);

-- Location: LCCOMB_X80_Y22_N0
\multicicloMIPS0|operativa|breg|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~12_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|RI\(21))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][23]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[4][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[5][23]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[4][23]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux8~12_combout\);

-- Location: LCCOMB_X80_Y25_N12
\multicicloMIPS0|operativa|breg|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux8~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][23]~regout\) # ((!\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|breg|Mux8~12_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[6][23]~regout\ & \multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux8~12_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][23]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[6][23]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux8~13_combout\);

-- Location: LCCOMB_X80_Y23_N22
\multicicloMIPS0|operativa|breg|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][23]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[3][23]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[1][23]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux8~14_combout\);

-- Location: LCFF_X80_Y23_N1
\multicicloMIPS0|operativa|breg|breg[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][23]~regout\);

-- Location: LCCOMB_X80_Y23_N0
\multicicloMIPS0|operativa|breg|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux8~14_combout\) # ((\multicicloMIPS0|operativa|RI\(22) & (!\multicicloMIPS0|operativa|RI\(21) & \multicicloMIPS0|operativa|breg|breg[2][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[2][23]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux8~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux8~15_combout\);

-- Location: LCCOMB_X79_Y26_N30
\multicicloMIPS0|operativa|breg|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|RI\(23))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|Mux8~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux8~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux8~13_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux8~15_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux8~16_combout\);

-- Location: LCFF_X78_Y24_N23
\multicicloMIPS0|operativa|breg|breg[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[14][23]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][23]~regout\);

-- Location: LCFF_X77_Y21_N25
\multicicloMIPS0|operativa|breg|breg[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][23]~regout\);

-- Location: LCFF_X77_Y21_N23
\multicicloMIPS0|operativa|breg|breg[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][23]~regout\);

-- Location: LCCOMB_X77_Y21_N22
\multicicloMIPS0|operativa|breg|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][23]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[12][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[13][23]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[12][23]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux8~17_combout\);

-- Location: LCFF_X77_Y24_N21
\multicicloMIPS0|operativa|breg|breg[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[15][23]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][23]~regout\);

-- Location: LCCOMB_X78_Y24_N20
\multicicloMIPS0|operativa|breg|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux8~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][23]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22)))) # (!\multicicloMIPS0|operativa|breg|Mux8~17_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[14][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux8~17_combout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[15][23]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][23]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux8~18_combout\);

-- Location: LCCOMB_X79_Y26_N8
\multicicloMIPS0|operativa|breg|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux8~16_combout\ & (((\multicicloMIPS0|operativa|breg|Mux8~18_combout\) # (!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux8~16_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux8~11_combout\ & ((\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux8~11_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux8~16_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux8~18_combout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux8~19_combout\);

-- Location: LCCOMB_X90_Y25_N20
\multicicloMIPS0|operativa|breg|Mux40~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~7_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][23]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[19][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[19][23]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[23][23]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux40~7_combout\);

-- Location: LCCOMB_X85_Y24_N20
\multicicloMIPS0|operativa|breg|Mux40~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~8_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux40~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][23]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux40~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[27][23]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux40~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[27][23]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][23]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux40~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux40~8_combout\);

-- Location: LCCOMB_X77_Y21_N24
\multicicloMIPS0|operativa|breg|Mux40~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|RI\(16))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][23]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[12][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[13][23]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[12][23]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux40~17_combout\);

-- Location: LCCOMB_X77_Y21_N16
\multicicloMIPS0|operativa|breg|Mux40~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux40~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][23]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux40~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[14][23]~regout\ & ((\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux40~17_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[14][23]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[15][23]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux40~18_combout\);

-- Location: LCFF_X81_Y20_N1
\multicicloMIPS0|operativa|breg|breg[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][24]~regout\);

-- Location: LCFF_X81_Y21_N13
\multicicloMIPS0|operativa|breg|breg[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][24]~regout\);

-- Location: LCFF_X83_Y25_N27
\multicicloMIPS0|operativa|breg|breg[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[18][24]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][24]~regout\);

-- Location: LCCOMB_X81_Y21_N12
\multicicloMIPS0|operativa|breg|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][24]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[18][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[18][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[22][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux7~2_combout\);

-- Location: LCFF_X81_Y21_N31
\multicicloMIPS0|operativa|breg|breg[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][24]~regout\);

-- Location: LCCOMB_X81_Y21_N30
\multicicloMIPS0|operativa|breg|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux7~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][24]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux7~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[26][24]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[26][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[30][24]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux7~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux7~3_combout\);

-- Location: LCFF_X87_Y24_N11
\multicicloMIPS0|operativa|breg|breg[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][24]~regout\);

-- Location: LCCOMB_X87_Y25_N28
\multicicloMIPS0|operativa|breg|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][24]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[16][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[16][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[20][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux7~4_combout\);

-- Location: LCCOMB_X87_Y24_N10
\multicicloMIPS0|operativa|breg|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux7~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][24]~regout\)) # (!\multicicloMIPS0|operativa|RI\(24)))) # (!\multicicloMIPS0|operativa|breg|Mux7~4_combout\ & 
-- (\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[24][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux7~4_combout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[24][24]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[28][24]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux7~5_combout\);

-- Location: LCCOMB_X85_Y26_N22
\multicicloMIPS0|operativa|breg|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|Mux7~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux7~5_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux7~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux7~6_combout\);

-- Location: LCFF_X88_Y24_N29
\multicicloMIPS0|operativa|breg|breg[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][24]~regout\);

-- Location: LCFF_X88_Y24_N11
\multicicloMIPS0|operativa|breg|breg[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][24]~regout\);

-- Location: LCCOMB_X88_Y24_N28
\multicicloMIPS0|operativa|breg|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|RI\(24))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[27][24]~regout\)) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[19][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[27][24]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[19][24]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux7~7_combout\);

-- Location: LCCOMB_X81_Y25_N24
\multicicloMIPS0|operativa|breg|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~10_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- ((\multicicloMIPS0|operativa|breg|breg[5][24]~regout\))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[4][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[4][24]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[5][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux7~10_combout\);

-- Location: LCCOMB_X81_Y25_N26
\multicicloMIPS0|operativa|breg|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux7~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[7][24]~regout\) # (!\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|breg|Mux7~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[6][24]~regout\ & ((\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][24]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux7~10_combout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux7~11_combout\);

-- Location: LCFF_X83_Y26_N21
\multicicloMIPS0|operativa|breg|breg[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][24]~regout\);

-- Location: LCCOMB_X85_Y26_N4
\multicicloMIPS0|operativa|breg|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][24]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[8][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[10][24]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[8][24]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux7~12_combout\);

-- Location: LCCOMB_X83_Y26_N20
\multicicloMIPS0|operativa|breg|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux7~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][24]~regout\) # ((!\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|breg|Mux7~12_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[9][24]~regout\ & \multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux7~12_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[11][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux7~13_combout\);

-- Location: LCCOMB_X80_Y23_N30
\multicicloMIPS0|operativa|breg|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][24]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[3][24]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[1][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux7~14_combout\);

-- Location: LCFF_X78_Y27_N19
\multicicloMIPS0|operativa|breg|breg[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][24]~regout\);

-- Location: LCCOMB_X81_Y20_N2
\multicicloMIPS0|operativa|breg|Mux39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19)) # ((\multicicloMIPS0|operativa|breg|breg[22][24]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[18][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[18][24]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[22][24]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux39~2_combout\);

-- Location: LCCOMB_X81_Y20_N8
\multicicloMIPS0|operativa|breg|Mux39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~3_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux39~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][24]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux39~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][24]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[30][24]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[26][24]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux39~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux39~3_combout\);

-- Location: LCCOMB_X88_Y24_N10
\multicicloMIPS0|operativa|breg|Mux39~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~7_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[27][24]~regout\) # ((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (((\multicicloMIPS0|operativa|breg|breg[19][24]~regout\ & !\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[27][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[19][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux39~7_combout\);

-- Location: LCCOMB_X87_Y22_N2
\multicicloMIPS0|operativa|breg|Mux39~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux39~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][24]~regout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux39~7_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[23][24]~regout\ & ((\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][24]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux39~7_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux39~8_combout\);

-- Location: LCCOMB_X77_Y21_N20
\multicicloMIPS0|operativa|breg|Mux39~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][24]~regout\))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[12][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[12][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux39~17_combout\);

-- Location: LCCOMB_X76_Y21_N14
\multicicloMIPS0|operativa|breg|Mux39~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux39~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][24]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux39~17_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[14][24]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux39~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][24]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[15][24]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux39~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux39~18_combout\);

-- Location: LCFF_X86_Y22_N21
\multicicloMIPS0|operativa|breg|breg[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][25]~regout\);

-- Location: LCFF_X88_Y22_N27
\multicicloMIPS0|operativa|breg|breg[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][25]~regout\);

-- Location: LCCOMB_X88_Y22_N12
\multicicloMIPS0|operativa|breg|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~0_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[21][25]~regout\) # ((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (((\multicicloMIPS0|operativa|breg|breg[17][25]~regout\ & !\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][25]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[17][25]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux6~0_combout\);

-- Location: LCCOMB_X88_Y20_N28
\multicicloMIPS0|operativa|breg|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~1_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux6~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][25]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux6~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][25]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[29][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[25][25]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux6~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux6~1_combout\);

-- Location: LCFF_X86_Y25_N17
\multicicloMIPS0|operativa|breg|breg[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][25]~regout\);

-- Location: LCFF_X85_Y23_N25
\multicicloMIPS0|operativa|breg|breg[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][25]~regout\);

-- Location: LCFF_X86_Y23_N19
\multicicloMIPS0|operativa|breg|breg[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][25]~regout\);

-- Location: LCFF_X86_Y23_N21
\multicicloMIPS0|operativa|breg|breg[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][25]~regout\);

-- Location: LCCOMB_X86_Y23_N18
\multicicloMIPS0|operativa|breg|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~4_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|breg[24][25]~regout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[16][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[16][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[24][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux6~4_combout\);

-- Location: LCFF_X85_Y23_N7
\multicicloMIPS0|operativa|breg|breg[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][25]~regout\);

-- Location: LCCOMB_X85_Y23_N24
\multicicloMIPS0|operativa|breg|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~5_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux6~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][25]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux6~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][25]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[28][25]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[20][25]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux6~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux6~5_combout\);

-- Location: LCFF_X82_Y26_N21
\multicicloMIPS0|operativa|breg|breg[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][25]~regout\);

-- Location: LCFF_X82_Y26_N31
\multicicloMIPS0|operativa|breg|breg[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][25]~regout\);

-- Location: LCCOMB_X82_Y26_N30
\multicicloMIPS0|operativa|breg|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][25]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[8][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[10][25]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[8][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux6~10_combout\);

-- Location: LCCOMB_X83_Y26_N0
\multicicloMIPS0|operativa|breg|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux6~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][25]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21)))) # (!\multicicloMIPS0|operativa|breg|Mux6~10_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[9][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux6~10_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[9][25]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[11][25]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux6~11_combout\);

-- Location: LCFF_X91_Y25_N31
\multicicloMIPS0|operativa|breg|breg[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][25]~regout\);

-- Location: LCFF_X80_Y22_N7
\multicicloMIPS0|operativa|breg|breg[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][25]~regout\);

-- Location: LCCOMB_X80_Y22_N6
\multicicloMIPS0|operativa|breg|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~12_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|RI\(21))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][25]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[4][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[5][25]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[4][25]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux6~12_combout\);

-- Location: LCCOMB_X91_Y22_N10
\multicicloMIPS0|operativa|breg|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~13_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux6~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][25]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux6~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][25]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[7][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux6~12_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[6][25]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux6~13_combout\);

-- Location: LCFF_X77_Y22_N23
\multicicloMIPS0|operativa|breg|breg[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[3][25]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][25]~regout\);

-- Location: LCFF_X80_Y24_N21
\multicicloMIPS0|operativa|breg|breg[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][25]~regout\);

-- Location: LCCOMB_X77_Y22_N16
\multicicloMIPS0|operativa|breg|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][25]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[1][25]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[3][25]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux6~14_combout\);

-- Location: LCFF_X75_Y25_N17
\multicicloMIPS0|operativa|breg|breg[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[13][25]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][25]~regout\);

-- Location: LCFF_X78_Y22_N23
\multicicloMIPS0|operativa|breg|breg[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[12][25]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][25]~regout\);

-- Location: LCCOMB_X75_Y25_N10
\multicicloMIPS0|operativa|breg|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|RI\(21))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][25]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[12][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[13][25]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[12][25]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux6~17_combout\);

-- Location: LCCOMB_X88_Y22_N26
\multicicloMIPS0|operativa|breg|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[21][25]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[17][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][25]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[17][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux38~0_combout\);

-- Location: LCCOMB_X86_Y25_N16
\multicicloMIPS0|operativa|breg|Mux38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[26][25]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[18][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[26][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[18][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux38~2_combout\);

-- Location: LCCOMB_X89_Y20_N2
\multicicloMIPS0|operativa|breg|Mux38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~3_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux38~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][25]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux38~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][25]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[30][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[22][25]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux38~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux38~3_combout\);

-- Location: LCCOMB_X86_Y23_N20
\multicicloMIPS0|operativa|breg|Mux38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~4_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|RI\(19))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[24][25]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[16][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[16][25]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[24][25]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux38~4_combout\);

-- Location: LCCOMB_X85_Y23_N6
\multicicloMIPS0|operativa|breg|Mux38~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~5_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux38~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][25]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux38~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[20][25]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[20][25]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[28][25]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux38~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux38~5_combout\);

-- Location: LCCOMB_X89_Y20_N12
\multicicloMIPS0|operativa|breg|Mux38~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~6_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|Mux38~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|Mux38~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux38~5_combout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux38~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux38~6_combout\);

-- Location: LCCOMB_X90_Y24_N6
\multicicloMIPS0|operativa|breg|Mux38~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19)) # ((\multicicloMIPS0|operativa|breg|breg[23][25]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[19][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[23][25]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[19][25]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux38~7_combout\);

-- Location: LCCOMB_X82_Y26_N20
\multicicloMIPS0|operativa|breg|Mux38~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][25]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[8][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux38~10_combout\);

-- Location: LCCOMB_X79_Y20_N2
\multicicloMIPS0|operativa|breg|Mux38~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[3][25]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[3][25]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[1][25]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux38~14_combout\);

-- Location: LCCOMB_X80_Y23_N16
\multicicloMIPS0|operativa|breg|Mux38~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux38~14_combout\) # ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[2][25]~regout\ & !\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux38~14_combout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[2][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux38~15_combout\);

-- Location: LCCOMB_X75_Y25_N0
\multicicloMIPS0|operativa|breg|Mux38~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~17_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[13][25]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[12][25]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[12][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux38~17_combout\);

-- Location: LCCOMB_X76_Y25_N14
\multicicloMIPS0|operativa|breg|Mux38~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux38~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][25]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux38~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[14][25]~regout\ & ((\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux38~17_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[14][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[15][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux38~18_combout\);

-- Location: LCFF_X92_Y24_N11
\multicicloMIPS0|operativa|breg|breg[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[21][26]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][26]~regout\);

-- Location: LCFF_X88_Y26_N3
\multicicloMIPS0|operativa|breg|breg[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[25][26]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][26]~regout\);

-- Location: LCFF_X88_Y21_N9
\multicicloMIPS0|operativa|breg|breg[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][26]~regout\);

-- Location: LCCOMB_X88_Y25_N10
\multicicloMIPS0|operativa|breg|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~0_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][26]~regout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[17][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[17][26]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|breg[25][26]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux5~0_combout\);

-- Location: LCFF_X88_Y21_N7
\multicicloMIPS0|operativa|breg|breg[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][26]~regout\);

-- Location: LCCOMB_X91_Y25_N0
\multicicloMIPS0|operativa|breg|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux5~0_combout\ & (((\multicicloMIPS0|operativa|breg|breg[29][26]~regout\) # (!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux5~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[21][26]~regout\ & (\multicicloMIPS0|operativa|RI\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux5~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[21][26]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[29][26]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux5~1_combout\);

-- Location: LCFF_X86_Y25_N19
\multicicloMIPS0|operativa|breg|breg[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][26]~regout\);

-- Location: LCFF_X81_Y21_N21
\multicicloMIPS0|operativa|breg|breg[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][26]~regout\);

-- Location: LCFF_X86_Y25_N1
\multicicloMIPS0|operativa|breg|breg[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][26]~regout\);

-- Location: LCCOMB_X86_Y25_N0
\multicicloMIPS0|operativa|breg|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[22][26]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[18][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][26]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[18][26]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux5~2_combout\);

-- Location: LCFF_X81_Y21_N27
\multicicloMIPS0|operativa|breg|breg[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][26]~regout\);

-- Location: LCCOMB_X86_Y25_N18
\multicicloMIPS0|operativa|breg|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux5~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][26]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux5~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][26]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[30][26]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[26][26]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux5~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux5~3_combout\);

-- Location: LCFF_X86_Y23_N11
\multicicloMIPS0|operativa|breg|breg[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][26]~regout\);

-- Location: LCFF_X85_Y23_N9
\multicicloMIPS0|operativa|breg|breg[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][26]~regout\);

-- Location: LCFF_X86_Y23_N1
\multicicloMIPS0|operativa|breg|breg[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][26]~regout\);

-- Location: LCCOMB_X86_Y23_N0
\multicicloMIPS0|operativa|breg|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[20][26]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[16][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[20][26]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[16][26]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux5~4_combout\);

-- Location: LCFF_X85_Y23_N31
\multicicloMIPS0|operativa|breg|breg[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][26]~regout\);

-- Location: LCCOMB_X86_Y23_N10
\multicicloMIPS0|operativa|breg|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux5~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][26]~regout\) # ((!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux5~4_combout\ & 
-- (((\multicicloMIPS0|operativa|breg|breg[24][26]~regout\ & \multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[28][26]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux5~4_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[24][26]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux5~5_combout\);

-- Location: LCCOMB_X86_Y25_N30
\multicicloMIPS0|operativa|breg|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|Mux5~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux5~5_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux5~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux5~6_combout\);

-- Location: LCFF_X87_Y22_N25
\multicicloMIPS0|operativa|breg|breg[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][26]~regout\);

-- Location: LCFF_X89_Y24_N21
\multicicloMIPS0|operativa|breg|breg[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][26]~regout\);

-- Location: LCFF_X90_Y24_N29
\multicicloMIPS0|operativa|breg|breg[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][26]~regout\);

-- Location: LCCOMB_X89_Y24_N20
\multicicloMIPS0|operativa|breg|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[27][26]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[19][26]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[19][26]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][26]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux5~7_combout\);

-- Location: LCFF_X87_Y22_N27
\multicicloMIPS0|operativa|breg|breg[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][26]~regout\);

-- Location: LCCOMB_X87_Y22_N24
\multicicloMIPS0|operativa|breg|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux5~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][26]~regout\) # ((!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux5~7_combout\ & 
-- (((\multicicloMIPS0|operativa|breg|breg[23][26]~regout\ & \multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux5~7_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][26]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[23][26]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux5~8_combout\);

-- Location: LCCOMB_X91_Y25_N10
\multicicloMIPS0|operativa|breg|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~9_combout\ = (\multicicloMIPS0|operativa|breg|Mux5~6_combout\ & (((\multicicloMIPS0|operativa|breg|Mux5~8_combout\)) # (!\multicicloMIPS0|operativa|RI\(21)))) # (!\multicicloMIPS0|operativa|breg|Mux5~6_combout\ & 
-- (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux5~6_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux5~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux5~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux5~9_combout\);

-- Location: LCFF_X79_Y25_N17
\multicicloMIPS0|operativa|breg|breg[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][26]~regout\);

-- Location: LCFF_X83_Y26_N11
\multicicloMIPS0|operativa|breg|breg[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][26]~regout\);

-- Location: LCFF_X77_Y22_N1
\multicicloMIPS0|operativa|breg|breg[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[3][26]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][26]~regout\);

-- Location: LCFF_X80_Y23_N19
\multicicloMIPS0|operativa|breg|breg[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][26]~regout\);

-- Location: LCCOMB_X80_Y23_N18
\multicicloMIPS0|operativa|breg|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][26]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[3][26]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[1][26]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux5~14_combout\);

-- Location: LCFF_X81_Y23_N21
\multicicloMIPS0|operativa|breg|breg[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][26]~regout\);

-- Location: LCCOMB_X81_Y23_N20
\multicicloMIPS0|operativa|breg|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux5~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[2][26]~regout\ & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux5~14_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[2][26]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux5~15_combout\);

-- Location: LCFF_X76_Y24_N17
\multicicloMIPS0|operativa|breg|breg[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[14][26]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][26]~regout\);

-- Location: LCCOMB_X75_Y25_N28
\multicicloMIPS0|operativa|breg|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][26]~regout\))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[12][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[12][26]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|breg|breg[13][26]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux5~17_combout\);

-- Location: LCCOMB_X76_Y25_N28
\multicicloMIPS0|operativa|breg|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux5~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][26]~regout\) # (!\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|breg|Mux5~17_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[14][26]~regout\ & (\multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][26]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux5~17_combout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|breg[15][26]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux5~18_combout\);

-- Location: LCCOMB_X88_Y21_N8
\multicicloMIPS0|operativa|breg|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|RI\(19))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][26]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[17][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[17][26]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[25][26]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux37~0_combout\);

-- Location: LCCOMB_X88_Y21_N6
\multicicloMIPS0|operativa|breg|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~1_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux37~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][26]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux37~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[21][26]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[21][26]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[29][26]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux37~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux37~1_combout\);

-- Location: LCCOMB_X81_Y21_N20
\multicicloMIPS0|operativa|breg|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19)) # ((\multicicloMIPS0|operativa|breg|breg[22][26]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[18][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[22][26]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[18][26]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux37~2_combout\);

-- Location: LCCOMB_X81_Y21_N26
\multicicloMIPS0|operativa|breg|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux37~2_combout\ & (((\multicicloMIPS0|operativa|breg|breg[30][26]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19)))) # (!\multicicloMIPS0|operativa|breg|Mux37~2_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[26][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux37~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[30][26]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[26][26]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux37~3_combout\);

-- Location: LCCOMB_X85_Y23_N8
\multicicloMIPS0|operativa|breg|Mux37~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~4_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|breg[20][26]~regout\) # (\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[16][26]~regout\ & ((!\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][26]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[20][26]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux37~4_combout\);

-- Location: LCCOMB_X85_Y23_N30
\multicicloMIPS0|operativa|breg|Mux37~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux37~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][26]~regout\) # (!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux37~4_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[24][26]~regout\ & ((\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[24][26]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux37~4_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][26]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux37~5_combout\);

-- Location: LCCOMB_X88_Y21_N24
\multicicloMIPS0|operativa|breg|Mux37~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~6_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|RI\(17))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|Mux37~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux37~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|Mux37~3_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux37~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux37~6_combout\);

-- Location: LCCOMB_X90_Y24_N28
\multicicloMIPS0|operativa|breg|Mux37~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[27][26]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[19][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[27][26]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[19][26]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux37~7_combout\);

-- Location: LCCOMB_X87_Y22_N26
\multicicloMIPS0|operativa|breg|Mux37~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux37~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][26]~regout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux37~7_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[23][26]~regout\ & ((\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][26]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux37~7_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][26]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux37~8_combout\);

-- Location: LCCOMB_X88_Y21_N14
\multicicloMIPS0|operativa|breg|Mux37~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux37~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux37~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux37~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux37~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux37~8_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux37~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux37~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux37~9_combout\);

-- Location: LCCOMB_X82_Y26_N18
\multicicloMIPS0|operativa|breg|Mux37~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~12_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[10][26]~regout\) # ((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (((\multicicloMIPS0|operativa|breg|breg[8][26]~regout\ & !\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[10][26]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[8][26]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux37~12_combout\);

-- Location: LCCOMB_X83_Y26_N10
\multicicloMIPS0|operativa|breg|Mux37~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~13_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux37~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][26]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux37~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][26]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux37~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[9][26]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][26]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux37~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux37~13_combout\);

-- Location: LCCOMB_X77_Y22_N2
\multicicloMIPS0|operativa|breg|Mux37~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][26]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[1][26]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[3][26]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux37~14_combout\);

-- Location: LCCOMB_X76_Y22_N14
\multicicloMIPS0|operativa|breg|Mux37~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux37~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|RI\(17) & \multicicloMIPS0|operativa|breg|breg[2][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux37~14_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[2][26]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux37~15_combout\);

-- Location: LCCOMB_X76_Y26_N26
\multicicloMIPS0|operativa|breg|Mux37~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux37~13_combout\) # ((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (((!\multicicloMIPS0|operativa|RI\(18) & \multicicloMIPS0|operativa|breg|Mux37~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux37~13_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux37~15_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux37~16_combout\);

-- Location: LCFF_X91_Y24_N13
\multicicloMIPS0|operativa|breg|breg[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][27]~regout\);

-- Location: LCFF_X86_Y25_N7
\multicicloMIPS0|operativa|breg|breg[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][27]~regout\);

-- Location: LCFF_X86_Y20_N15
\multicicloMIPS0|operativa|breg|breg[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[24][27]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][27]~regout\);

-- Location: LCFF_X86_Y21_N21
\multicicloMIPS0|operativa|breg|breg[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[16][27]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][27]~regout\);

-- Location: LCCOMB_X85_Y20_N20
\multicicloMIPS0|operativa|breg|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[24][27]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((!\multicicloMIPS0|operativa|RI\(23) & \multicicloMIPS0|operativa|breg|breg[16][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[24][27]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[16][27]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux4~4_combout\);

-- Location: LCCOMB_X89_Y24_N8
\multicicloMIPS0|operativa|breg|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][27]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[19][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[19][27]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[23][27]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux4~7_combout\);

-- Location: LCCOMB_X85_Y24_N2
\multicicloMIPS0|operativa|breg|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~8_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux4~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][27]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux4~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][27]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][27]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[27][27]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux4~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux4~8_combout\);

-- Location: LCFF_X82_Y26_N29
\multicicloMIPS0|operativa|breg|breg[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][27]~regout\);

-- Location: LCFF_X82_Y26_N7
\multicicloMIPS0|operativa|breg|breg[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][27]~regout\);

-- Location: LCCOMB_X82_Y26_N6
\multicicloMIPS0|operativa|breg|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~10_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[10][27]~regout\) # ((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (((\multicicloMIPS0|operativa|breg|breg[8][27]~regout\ & !\multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[10][27]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[8][27]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux4~10_combout\);

-- Location: LCCOMB_X81_Y26_N12
\multicicloMIPS0|operativa|breg|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~11_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux4~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[11][27]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux4~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[9][27]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[11][27]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][27]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux4~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux4~11_combout\);

-- Location: LCFF_X79_Y25_N3
\multicicloMIPS0|operativa|breg|breg[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][27]~regout\);

-- Location: LCFF_X81_Y26_N31
\multicicloMIPS0|operativa|breg|breg[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[5][27]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][27]~regout\);

-- Location: LCFF_X77_Y22_N9
\multicicloMIPS0|operativa|breg|breg[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[4][27]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][27]~regout\);

-- Location: LCCOMB_X79_Y24_N0
\multicicloMIPS0|operativa|breg|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|breg[5][27]~regout\) # (\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][27]~regout\ & ((!\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[4][27]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[5][27]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux4~12_combout\);

-- Location: LCFF_X79_Y25_N13
\multicicloMIPS0|operativa|breg|breg[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][27]~regout\);

-- Location: LCCOMB_X79_Y25_N2
\multicicloMIPS0|operativa|breg|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~13_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux4~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][27]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux4~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][27]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[7][27]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[6][27]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux4~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux4~13_combout\);

-- Location: LCFF_X81_Y23_N31
\multicicloMIPS0|operativa|breg|breg[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][27]~regout\);

-- Location: LCCOMB_X81_Y23_N30
\multicicloMIPS0|operativa|breg|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][27]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[3][27]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[1][27]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux4~14_combout\);

-- Location: LCFF_X81_Y23_N25
\multicicloMIPS0|operativa|breg|breg[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][27]~regout\);

-- Location: LCCOMB_X81_Y23_N24
\multicicloMIPS0|operativa|breg|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux4~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|operativa|breg|breg[2][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[2][27]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux4~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux4~15_combout\);

-- Location: LCCOMB_X77_Y26_N12
\multicicloMIPS0|operativa|breg|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|Mux4~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux4~13_combout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|Mux4~15_combout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux4~16_combout\);

-- Location: LCFF_X76_Y24_N23
\multicicloMIPS0|operativa|breg|breg[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][27]~regout\);

-- Location: LCFF_X75_Y25_N5
\multicicloMIPS0|operativa|breg|breg[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][27]~regout\);

-- Location: LCFF_X78_Y22_N29
\multicicloMIPS0|operativa|breg|breg[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][27]~regout\);

-- Location: LCCOMB_X75_Y25_N26
\multicicloMIPS0|operativa|breg|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][27]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[12][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[13][27]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|breg|breg[12][27]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux4~17_combout\);

-- Location: LCFF_X76_Y24_N15
\multicicloMIPS0|operativa|breg|breg[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector17~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][27]~regout\);

-- Location: LCCOMB_X76_Y26_N28
\multicicloMIPS0|operativa|breg|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux4~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][27]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux4~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][27]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][27]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[14][27]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux4~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux4~18_combout\);

-- Location: LCCOMB_X77_Y26_N2
\multicicloMIPS0|operativa|breg|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux4~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux4~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux4~16_combout\ & 
-- (((\multicicloMIPS0|operativa|breg|Mux4~11_combout\ & \multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux4~16_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux4~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux4~11_combout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux4~19_combout\);

-- Location: LCCOMB_X88_Y21_N20
\multicicloMIPS0|operativa|breg|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[21][27]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[17][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][27]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[17][27]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux36~0_combout\);

-- Location: LCCOMB_X88_Y21_N10
\multicicloMIPS0|operativa|breg|Mux36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux36~0_combout\ & (((\multicicloMIPS0|operativa|breg|breg[29][27]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19)))) # (!\multicicloMIPS0|operativa|breg|Mux36~0_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[25][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux36~0_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[29][27]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[25][27]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux36~1_combout\);

-- Location: LCCOMB_X86_Y25_N6
\multicicloMIPS0|operativa|breg|Mux36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[26][27]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[18][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][27]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[18][27]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux36~2_combout\);

-- Location: LCCOMB_X85_Y20_N2
\multicicloMIPS0|operativa|breg|Mux36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18)) # ((\multicicloMIPS0|operativa|breg|breg[24][27]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[16][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[24][27]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[16][27]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux36~4_combout\);

-- Location: LCCOMB_X85_Y23_N22
\multicicloMIPS0|operativa|breg|Mux36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~5_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux36~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][27]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux36~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[20][27]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[20][27]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[28][27]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux36~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux36~5_combout\);

-- Location: LCCOMB_X82_Y26_N28
\multicicloMIPS0|operativa|breg|Mux36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][27]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[8][27]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[10][27]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux36~10_combout\);

-- Location: LCCOMB_X79_Y24_N22
\multicicloMIPS0|operativa|breg|Mux36~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~12_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][27]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[4][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[5][27]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|breg[4][27]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux36~12_combout\);

-- Location: LCCOMB_X79_Y25_N12
\multicicloMIPS0|operativa|breg|Mux36~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~13_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux36~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][27]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux36~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][27]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|Mux36~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux36~12_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[7][27]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[6][27]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux36~13_combout\);

-- Location: LCCOMB_X75_Y25_N4
\multicicloMIPS0|operativa|breg|Mux36~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~17_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[13][27]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[12][27]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[12][27]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][27]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux36~17_combout\);

-- Location: LCCOMB_X80_Y26_N10
\multicicloMIPS0|operativa|breg|Mux36~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux36~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][27]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux36~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][27]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][27]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|Mux36~17_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][27]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux36~18_combout\);

-- Location: LCFF_X87_Y24_N21
\multicicloMIPS0|operativa|breg|breg[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][28]~regout\);

-- Location: LCFF_X85_Y27_N27
\multicicloMIPS0|operativa|breg|breg[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[30][28]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][28]~regout\);

-- Location: LCCOMB_X87_Y25_N6
\multicicloMIPS0|operativa|breg|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[20][28]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[16][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[20][28]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[16][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux3~4_combout\);

-- Location: LCFF_X90_Y25_N7
\multicicloMIPS0|operativa|breg|breg[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[28][28]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][28]~regout\);

-- Location: LCCOMB_X87_Y24_N14
\multicicloMIPS0|operativa|breg|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux3~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][28]~regout\)) # (!\multicicloMIPS0|operativa|RI\(24)))) # (!\multicicloMIPS0|operativa|breg|Mux3~4_combout\ & 
-- (\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[24][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux3~4_combout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[24][28]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[28][28]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux3~5_combout\);

-- Location: LCCOMB_X89_Y24_N22
\multicicloMIPS0|operativa|breg|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[27][28]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[19][28]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[19][28]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[27][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux3~7_combout\);

-- Location: LCFF_X81_Y26_N15
\multicicloMIPS0|operativa|breg|breg[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][28]~regout\);

-- Location: LCCOMB_X77_Y22_N12
\multicicloMIPS0|operativa|breg|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~10_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][28]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[4][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[5][28]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[4][28]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux3~10_combout\);

-- Location: LCFF_X79_Y25_N1
\multicicloMIPS0|operativa|breg|breg[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][28]~regout\);

-- Location: LCCOMB_X79_Y25_N10
\multicicloMIPS0|operativa|breg|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux3~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[7][28]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22)))) # (!\multicicloMIPS0|operativa|breg|Mux3~10_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[6][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux3~10_combout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[6][28]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[7][28]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux3~11_combout\);

-- Location: LCFF_X82_Y26_N9
\multicicloMIPS0|operativa|breg|breg[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][28]~regout\);

-- Location: LCFF_X82_Y26_N27
\multicicloMIPS0|operativa|breg|breg[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][28]~regout\);

-- Location: LCCOMB_X82_Y26_N26
\multicicloMIPS0|operativa|breg|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~12_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[10][28]~regout\) # ((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (((\multicicloMIPS0|operativa|breg|breg[8][28]~regout\ & !\multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[10][28]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[8][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux3~12_combout\);

-- Location: LCFF_X81_Y23_N27
\multicicloMIPS0|operativa|breg|breg[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][28]~regout\);

-- Location: LCCOMB_X81_Y23_N26
\multicicloMIPS0|operativa|breg|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][28]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[3][28]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[1][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux3~14_combout\);

-- Location: LCFF_X81_Y23_N17
\multicicloMIPS0|operativa|breg|breg[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][28]~regout\);

-- Location: LCCOMB_X81_Y23_N16
\multicicloMIPS0|operativa|breg|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux3~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|operativa|breg|breg[2][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[2][28]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux3~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux3~15_combout\);

-- Location: LCCOMB_X85_Y27_N24
\multicicloMIPS0|operativa|breg|Mux35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~2_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][28]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[18][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][28]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[22][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux35~2_combout\);

-- Location: LCCOMB_X85_Y27_N18
\multicicloMIPS0|operativa|breg|Mux35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux35~2_combout\ & (((\multicicloMIPS0|operativa|breg|breg[30][28]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19)))) # (!\multicicloMIPS0|operativa|breg|Mux35~2_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[26][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux35~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[26][28]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[30][28]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux35~3_combout\);

-- Location: LCCOMB_X82_Y26_N8
\multicicloMIPS0|operativa|breg|Mux35~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][28]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[8][28]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux35~12_combout\);

-- Location: LCCOMB_X81_Y26_N6
\multicicloMIPS0|operativa|breg|Mux35~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux35~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][28]~regout\) # ((!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux35~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[9][28]~regout\ & \multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[11][28]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux35~12_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux35~13_combout\);

-- Location: LCCOMB_X75_Y25_N12
\multicicloMIPS0|operativa|breg|Mux35~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][28]~regout\))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[12][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[12][28]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux35~17_combout\);

-- Location: LCCOMB_X76_Y25_N10
\multicicloMIPS0|operativa|breg|Mux35~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux35~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][28]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17)))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux35~17_combout\ & (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[14][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux35~17_combout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[15][28]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][28]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux35~18_combout\);

-- Location: LCFF_X87_Y25_N21
\multicicloMIPS0|operativa|breg|breg[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][29]~regout\);

-- Location: LCFF_X93_Y24_N11
\multicicloMIPS0|operativa|breg|breg[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][29]~regout\);

-- Location: LCFF_X87_Y25_N19
\multicicloMIPS0|operativa|breg|breg[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][29]~regout\);

-- Location: LCCOMB_X87_Y25_N18
\multicicloMIPS0|operativa|breg|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23)) # ((\multicicloMIPS0|operativa|breg|breg[24][29]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[16][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[16][29]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[24][29]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux2~4_combout\);

-- Location: LCFF_X75_Y23_N21
\multicicloMIPS0|operativa|breg|breg[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector15~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][29]~regout\);

-- Location: LCCOMB_X87_Y25_N4
\multicicloMIPS0|operativa|breg|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~5_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux2~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][29]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux2~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][29]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[28][29]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[20][29]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux2~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux2~5_combout\);

-- Location: LCFF_X91_Y22_N3
\multicicloMIPS0|operativa|breg|breg[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][29]~regout\);

-- Location: LCFF_X82_Y26_N25
\multicicloMIPS0|operativa|breg|breg[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][29]~regout\);

-- Location: LCFF_X81_Y26_N19
\multicicloMIPS0|operativa|breg|breg[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][29]~regout\);

-- Location: LCFF_X77_Y22_N19
\multicicloMIPS0|operativa|breg|breg[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][29]~regout\);

-- Location: LCCOMB_X75_Y25_N14
\multicicloMIPS0|operativa|breg|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22)) # (\multicicloMIPS0|operativa|breg|breg[5][29]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][29]~regout\ & (!\multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[4][29]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|breg[5][29]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux2~12_combout\);

-- Location: LCFF_X77_Y22_N5
\multicicloMIPS0|operativa|breg|breg[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][29]~regout\);

-- Location: LCFF_X80_Y23_N13
\multicicloMIPS0|operativa|breg|breg[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][29]~regout\);

-- Location: LCCOMB_X80_Y23_N12
\multicicloMIPS0|operativa|breg|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][29]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[3][29]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[1][29]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux2~14_combout\);

-- Location: LCFF_X80_Y23_N11
\multicicloMIPS0|operativa|breg|breg[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][29]~regout\);

-- Location: LCCOMB_X80_Y23_N10
\multicicloMIPS0|operativa|breg|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux2~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[2][29]~regout\ & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux2~14_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[2][29]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux2~15_combout\);

-- Location: LCFF_X78_Y24_N31
\multicicloMIPS0|operativa|breg|breg[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][29]~regout\);

-- Location: LCFF_X77_Y21_N31
\multicicloMIPS0|operativa|breg|breg[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][29]~regout\);

-- Location: LCFF_X77_Y21_N5
\multicicloMIPS0|operativa|breg|breg[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][29]~regout\);

-- Location: LCCOMB_X77_Y21_N4
\multicicloMIPS0|operativa|breg|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~17_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22)) # ((\multicicloMIPS0|operativa|breg|breg[13][29]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[12][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[12][29]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[13][29]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux2~17_combout\);

-- Location: LCFF_X76_Y24_N25
\multicicloMIPS0|operativa|breg|breg[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[15][29]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][29]~regout\);

-- Location: LCCOMB_X78_Y24_N30
\multicicloMIPS0|operativa|breg|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux2~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][29]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux2~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][29]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][29]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[14][29]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux2~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux2~18_combout\);

-- Location: LCCOMB_X87_Y25_N2
\multicicloMIPS0|operativa|breg|Mux34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18)) # ((\multicicloMIPS0|operativa|breg|breg[24][29]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[16][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[16][29]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[24][29]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux34~4_combout\);

-- Location: LCCOMB_X87_Y25_N20
\multicicloMIPS0|operativa|breg|Mux34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~5_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux34~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][29]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux34~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][29]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[28][29]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[20][29]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux34~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux34~5_combout\);

-- Location: LCCOMB_X82_Y26_N24
\multicicloMIPS0|operativa|breg|Mux34~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|RI\(17))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][29]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[10][29]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[8][29]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux34~10_combout\);

-- Location: LCCOMB_X81_Y26_N28
\multicicloMIPS0|operativa|breg|Mux34~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~11_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux34~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[11][29]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux34~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[9][29]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|Mux34~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux34~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][29]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[9][29]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux34~11_combout\);

-- Location: LCCOMB_X75_Y25_N24
\multicicloMIPS0|operativa|breg|Mux34~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~12_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][29]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[4][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[5][29]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[4][29]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux34~12_combout\);

-- Location: LCCOMB_X79_Y25_N28
\multicicloMIPS0|operativa|breg|Mux34~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux34~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[7][29]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux34~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[6][29]~regout\ & ((\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][29]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux34~12_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[7][29]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux34~13_combout\);

-- Location: LCCOMB_X77_Y22_N4
\multicicloMIPS0|operativa|breg|Mux34~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][29]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[1][29]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[3][29]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux34~14_combout\);

-- Location: LCCOMB_X76_Y27_N18
\multicicloMIPS0|operativa|breg|Mux34~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux34~14_combout\) # ((\multicicloMIPS0|operativa|RI\(17) & (!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|breg|breg[2][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux34~14_combout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|breg[2][29]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux34~15_combout\);

-- Location: LCCOMB_X76_Y26_N2
\multicicloMIPS0|operativa|breg|Mux34~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~16_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19)) # (\multicicloMIPS0|operativa|breg|Mux34~13_combout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|Mux34~15_combout\ & (!\multicicloMIPS0|operativa|RI\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux34~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux34~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux34~16_combout\);

-- Location: LCCOMB_X77_Y21_N30
\multicicloMIPS0|operativa|breg|Mux34~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][29]~regout\))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[12][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[12][29]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][29]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux34~17_combout\);

-- Location: LCCOMB_X75_Y24_N28
\multicicloMIPS0|operativa|breg|Mux34~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux34~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][29]~regout\) # ((!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux34~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[14][29]~regout\ & \multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux34~17_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[15][29]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[14][29]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux34~18_combout\);

-- Location: LCCOMB_X76_Y26_N4
\multicicloMIPS0|operativa|breg|Mux34~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~19_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux34~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux34~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux34~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux34~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|Mux34~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|Mux34~16_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux34~18_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux34~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux34~19_combout\);

-- Location: LCFF_X76_Y26_N19
\multicicloMIPS0|operativa|breg|breg[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][30]~regout\);

-- Location: LCFF_X91_Y24_N31
\multicicloMIPS0|operativa|breg|breg[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[25][30]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][30]~regout\);

-- Location: LCFF_X91_Y22_N29
\multicicloMIPS0|operativa|breg|breg[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[17][30]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][30]~regout\);

-- Location: LCCOMB_X90_Y22_N12
\multicicloMIPS0|operativa|breg|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[25][30]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((!\multicicloMIPS0|operativa|RI\(23) & \multicicloMIPS0|operativa|breg|breg[17][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][30]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[17][30]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~0_combout\);

-- Location: LCFF_X87_Y26_N29
\multicicloMIPS0|operativa|breg|breg[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[29][30]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][30]~regout\);

-- Location: LCCOMB_X90_Y26_N6
\multicicloMIPS0|operativa|breg|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~1_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux1~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][30]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux1~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][30]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][30]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[21][30]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux1~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~1_combout\);

-- Location: LCFF_X80_Y27_N21
\multicicloMIPS0|operativa|breg|breg[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][30]~regout\);

-- Location: LCCOMB_X82_Y27_N28
\multicicloMIPS0|operativa|breg|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[22][30]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[18][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][30]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[18][30]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux1~2_combout\);

-- Location: LCCOMB_X80_Y27_N20
\multicicloMIPS0|operativa|breg|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux1~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][30]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux1~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][30]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[30][30]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[26][30]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux1~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~3_combout\);

-- Location: LCCOMB_X87_Y25_N12
\multicicloMIPS0|operativa|breg|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|RI\(23))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[20][30]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[16][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[20][30]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[16][30]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~4_combout\);

-- Location: LCCOMB_X90_Y23_N4
\multicicloMIPS0|operativa|breg|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~5_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux1~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][30]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux1~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[24][30]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[28][30]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[24][30]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux1~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~5_combout\);

-- Location: LCCOMB_X90_Y23_N10
\multicicloMIPS0|operativa|breg|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|Mux1~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux1~5_combout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux1~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~6_combout\);

-- Location: LCFF_X89_Y24_N17
\multicicloMIPS0|operativa|breg|breg[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][30]~regout\);

-- Location: LCCOMB_X89_Y24_N16
\multicicloMIPS0|operativa|breg|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[27][30]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((\multicicloMIPS0|operativa|breg|breg[19][30]~regout\ & !\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[27][30]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[19][30]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux1~7_combout\);

-- Location: LCFF_X85_Y21_N19
\multicicloMIPS0|operativa|breg|breg[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[31][30]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][30]~regout\);

-- Location: LCCOMB_X90_Y21_N6
\multicicloMIPS0|operativa|breg|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~8_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux1~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][30]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux1~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][30]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][30]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[23][30]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux1~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~8_combout\);

-- Location: LCCOMB_X90_Y22_N14
\multicicloMIPS0|operativa|breg|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux1~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux1~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux1~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux1~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux1~8_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux1~1_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux1~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~9_combout\);

-- Location: LCCOMB_X80_Y23_N24
\multicicloMIPS0|operativa|breg|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][30]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[3][30]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[1][30]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux1~14_combout\);

-- Location: LCFF_X75_Y25_N31
\multicicloMIPS0|operativa|breg|breg[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][30]~regout\);

-- Location: LCFF_X75_Y25_N21
\multicicloMIPS0|operativa|breg|breg[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][30]~regout\);

-- Location: LCCOMB_X75_Y25_N20
\multicicloMIPS0|operativa|breg|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|RI\(21))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][30]~regout\))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[12][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[12][30]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[13][30]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~17_combout\);

-- Location: LCCOMB_X76_Y25_N24
\multicicloMIPS0|operativa|breg|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux1~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][30]~regout\) # ((!\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|breg|Mux1~17_combout\ 
-- & (((\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|operativa|breg|breg[14][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux1~17_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[15][30]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|breg[14][30]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~18_combout\);

-- Location: LCCOMB_X90_Y22_N8
\multicicloMIPS0|operativa|breg|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18)) # (\multicicloMIPS0|operativa|breg|breg[25][30]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[17][30]~regout\ & (!\multicicloMIPS0|operativa|RI\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[17][30]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|breg[25][30]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux33~0_combout\);

-- Location: LCCOMB_X90_Y26_N24
\multicicloMIPS0|operativa|breg|Mux33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~1_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux33~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][30]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux33~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][30]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][30]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[21][30]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux33~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux33~1_combout\);

-- Location: LCCOMB_X75_Y25_N30
\multicicloMIPS0|operativa|breg|Mux33~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~17_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[13][30]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[12][30]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[12][30]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[13][30]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux33~17_combout\);

-- Location: LCFF_X86_Y22_N15
\multicicloMIPS0|operativa|breg|breg[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][31]~regout\);

-- Location: LCCOMB_X87_Y26_N24
\multicicloMIPS0|operativa|breg|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[21][31]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[17][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][31]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[17][31]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux0~0_combout\);

-- Location: LCFF_X82_Y24_N11
\multicicloMIPS0|operativa|breg|breg[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][31]~regout\);

-- Location: LCFF_X87_Y24_N25
\multicicloMIPS0|operativa|breg|breg[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[24][31]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][31]~regout\);

-- Location: LCFF_X86_Y23_N7
\multicicloMIPS0|operativa|breg|breg[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][31]~regout\);

-- Location: LCCOMB_X86_Y23_N6
\multicicloMIPS0|operativa|breg|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[24][31]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((\multicicloMIPS0|operativa|breg|breg[16][31]~regout\ & !\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[24][31]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[16][31]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux0~4_combout\);

-- Location: LCCOMB_X85_Y23_N4
\multicicloMIPS0|operativa|breg|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~5_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux0~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][31]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux0~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][31]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[28][31]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[20][31]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux0~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux0~5_combout\);

-- Location: LCFF_X88_Y22_N23
\multicicloMIPS0|operativa|breg|breg[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][31]~regout\);

-- Location: LCFF_X89_Y24_N11
\multicicloMIPS0|operativa|breg|breg[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][31]~regout\);

-- Location: LCCOMB_X88_Y23_N26
\multicicloMIPS0|operativa|breg|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[23][31]~regout\) # ((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (((\multicicloMIPS0|operativa|breg|breg[19][31]~regout\ & !\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][31]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[19][31]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux0~7_combout\);

-- Location: LCCOMB_X85_Y24_N22
\multicicloMIPS0|operativa|breg|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~8_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux0~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][31]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux0~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][31]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][31]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[27][31]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux0~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux0~8_combout\);

-- Location: LCCOMB_X85_Y26_N8
\multicicloMIPS0|operativa|breg|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][31]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[8][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[10][31]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[8][31]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux0~10_combout\);

-- Location: LCCOMB_X81_Y26_N10
\multicicloMIPS0|operativa|breg|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~11_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux0~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[11][31]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux0~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[9][31]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|Mux0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux0~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][31]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[9][31]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux0~11_combout\);

-- Location: LCCOMB_X81_Y26_N22
\multicicloMIPS0|operativa|breg|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|breg[5][31]~regout\) # (\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][31]~regout\ & ((!\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[4][31]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[5][31]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux0~12_combout\);

-- Location: LCCOMB_X79_Y25_N30
\multicicloMIPS0|operativa|breg|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~13_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux0~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][31]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux0~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][31]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[7][31]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[6][31]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux0~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux0~13_combout\);

-- Location: LCFF_X77_Y22_N11
\multicicloMIPS0|operativa|breg|breg[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][31]~regout\);

-- Location: LCCOMB_X81_Y23_N2
\multicicloMIPS0|operativa|breg|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][31]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[3][31]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[1][31]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux0~14_combout\);

-- Location: LCFF_X81_Y23_N5
\multicicloMIPS0|operativa|breg|breg[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][31]~regout\);

-- Location: LCCOMB_X81_Y23_N4
\multicicloMIPS0|operativa|breg|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux0~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|operativa|breg|breg[2][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[2][31]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux0~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux0~15_combout\);

-- Location: LCCOMB_X74_Y25_N22
\multicicloMIPS0|operativa|breg|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~16_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux0~13_combout\) # ((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (((\multicicloMIPS0|operativa|breg|Mux0~15_combout\ & !\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|Mux0~13_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux0~15_combout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux0~16_combout\);

-- Location: LCFF_X76_Y25_N5
\multicicloMIPS0|operativa|breg|breg[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][31]~regout\);

-- Location: LCFF_X77_Y25_N5
\multicicloMIPS0|operativa|breg|breg[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][31]~regout\);

-- Location: LCFF_X77_Y25_N7
\multicicloMIPS0|operativa|breg|breg[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][31]~regout\);

-- Location: LCCOMB_X77_Y25_N6
\multicicloMIPS0|operativa|breg|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~17_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[13][31]~regout\) # ((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (((\multicicloMIPS0|operativa|breg|breg[12][31]~regout\ & !\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[13][31]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[12][31]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux0~17_combout\);

-- Location: LCFF_X76_Y25_N7
\multicicloMIPS0|operativa|breg|breg[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][31]~regout\);

-- Location: LCCOMB_X76_Y25_N4
\multicicloMIPS0|operativa|breg|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux0~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][31]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux0~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][31]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][31]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[14][31]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux0~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux0~18_combout\);

-- Location: LCCOMB_X74_Y25_N24
\multicicloMIPS0|operativa|breg|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux0~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux0~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux0~16_combout\ & 
-- (((\multicicloMIPS0|operativa|breg|Mux0~11_combout\ & \multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux0~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux0~16_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux0~11_combout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux0~19_combout\);

-- Location: LCCOMB_X63_Y23_N4
\multicicloMIPS0|operativa|breg|Mux32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[24][31]~regout\) # ((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (((!\multicicloMIPS0|operativa|RI\(18) & \multicicloMIPS0|operativa|breg|breg[16][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[24][31]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|breg[16][31]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux32~4_combout\);

-- Location: LCCOMB_X89_Y24_N10
\multicicloMIPS0|operativa|breg|Mux32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[23][31]~regout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((\multicicloMIPS0|operativa|breg|breg[19][31]~regout\ & !\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[23][31]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[19][31]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux32~7_combout\);

-- Location: LCCOMB_X77_Y25_N4
\multicicloMIPS0|operativa|breg|Mux32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|RI\(16))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][31]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[12][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[13][31]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[12][31]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux32~17_combout\);

-- Location: LCCOMB_X76_Y25_N6
\multicicloMIPS0|operativa|breg|Mux32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux32~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][31]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux32~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[14][31]~regout\ & ((\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][31]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux32~17_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[15][31]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux32~18_combout\);

-- Location: LCCOMB_X67_Y21_N10
\multicicloMIPS0|operativa|ula|ShiftRight1~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~111_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (!\multicicloMIPS0|operativa|RI\(6) & \multicicloMIPS0|operativa|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|Mux23~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~111_combout\);

-- Location: LCCOMB_X71_Y23_N12
\multicicloMIPS0|operativa|ula|ShiftLeft0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~128_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (!\multicicloMIPS0|operativa|RI\(7) & (!\multicicloMIPS0|operativa|RI\(6) & \multicicloMIPS0|operativa|Mux31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|Mux31~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~128_combout\);

-- Location: LCCOMB_X71_Y21_N18
\multicicloMIPS0|operativa|ula|ShiftLeft0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~130_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~51_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~50_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftLeft0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~51_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~50_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~69_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~130_combout\);

-- Location: LCCOMB_X69_Y25_N28
\multicicloMIPS0|operativa|ula|ShiftRight1~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~115_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~106_combout\) # ((\multicicloMIPS0|controle|orgBALU\(1) & \multicicloMIPS0|operativa|RI\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(1),
	datab => \multicicloMIPS0|operativa|RI\(15),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~106_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~115_combout\);

-- Location: LCCOMB_X68_Y21_N12
\multicicloMIPS0|operativa|ula|ShiftLeft0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~131_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~102_combout\) # ((\multicicloMIPS0|controle|orgBALU\(1) & \multicicloMIPS0|operativa|RI\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|operativa|RI\(15),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~102_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~131_combout\);

-- Location: LCCOMB_X70_Y18_N6
\multicicloMIPS0|operativa|ula|RESULT~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~50_combout\ = (\multicicloMIPS0|operativa|Mux11~0_combout\ & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(20))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- ((\multicicloMIPS0|operativa|PC\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgAALU~combout\,
	datab => \multicicloMIPS0|operativa|regA\(20),
	datac => \multicicloMIPS0|operativa|PC\(20),
	datad => \multicicloMIPS0|operativa|Mux11~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~50_combout\);

-- Location: LCCOMB_X68_Y21_N30
\multicicloMIPS0|operativa|ula|ShiftLeft0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~133_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~114_combout\) # ((\multicicloMIPS0|operativa|RI\(15) & \multicicloMIPS0|controle|orgBALU\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~114_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~133_combout\);

-- Location: LCCOMB_X75_Y24_N20
\multicicloMIPS0|operativa|ula|RESULT~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~59_combout\ = (\multicicloMIPS0|operativa|Mux4~0_combout\) # ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(27))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- ((\multicicloMIPS0|operativa|PC\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(27),
	datab => \multicicloMIPS0|operativa|PC\(27),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|Mux4~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~59_combout\);

-- Location: LCCOMB_X66_Y23_N14
\multicicloMIPS0|operativa|ula|ShiftRight1~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~118_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(15))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (((!\multicicloMIPS0|controle|orgBALU\(0) & 
-- \multicicloMIPS0|operativa|ula|ShiftRight1~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|controle|orgBALU\(0),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~108_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~118_combout\);

-- Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iKEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iKEY(0),
	combout => \iKEY~combout\(0));

-- Location: LCCOMB_X81_Y27_N8
\multicicloMIPS0|operativa|breg|breg[18][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[18][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[18][0]~feeder_combout\);

-- Location: LCCOMB_X81_Y25_N12
\multicicloMIPS0|operativa|breg|breg[5][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[5][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[5][0]~feeder_combout\);

-- Location: LCCOMB_X81_Y20_N28
\multicicloMIPS0|operativa|breg|breg[26][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[26][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[26][0]~feeder_combout\);

-- Location: LCCOMB_X81_Y20_N10
\multicicloMIPS0|operativa|breg|breg[22][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[22][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[22][0]~feeder_combout\);

-- Location: LCCOMB_X80_Y21_N28
\multicicloMIPS0|operativa|breg|breg[6][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[6][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[6][0]~feeder_combout\);

-- Location: LCCOMB_X86_Y21_N12
\multicicloMIPS0|operativa|breg|breg[16][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[16][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[16][0]~feeder_combout\);

-- Location: LCCOMB_X83_Y22_N16
\multicicloMIPS0|operativa|breg|breg[23][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[23][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[23][0]~feeder_combout\);

-- Location: LCCOMB_X83_Y20_N12
\multicicloMIPS0|operativa|breg|breg[9][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[9][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[9][0]~feeder_combout\);

-- Location: LCCOMB_X88_Y27_N4
\multicicloMIPS0|operativa|breg|breg[21][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[21][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[21][0]~feeder_combout\);

-- Location: LCCOMB_X88_Y27_N30
\multicicloMIPS0|operativa|breg|breg[29][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[29][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[29][0]~feeder_combout\);

-- Location: LCCOMB_X81_Y27_N14
\multicicloMIPS0|operativa|breg|breg[18][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[18][1]~feeder_combout\ = \multicicloMIPS0|operativa|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[18][1]~feeder_combout\);

-- Location: LCCOMB_X81_Y20_N12
\multicicloMIPS0|operativa|breg|breg[26][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[26][1]~feeder_combout\ = \multicicloMIPS0|operativa|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[26][1]~feeder_combout\);

-- Location: LCCOMB_X81_Y24_N24
\multicicloMIPS0|operativa|breg|breg[7][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[7][1]~feeder_combout\ = \multicicloMIPS0|operativa|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[7][1]~feeder_combout\);

-- Location: LCCOMB_X88_Y25_N0
\multicicloMIPS0|operativa|breg|breg[29][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[29][1]~feeder_combout\ = \multicicloMIPS0|operativa|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[29][1]~feeder_combout\);

-- Location: LCCOMB_X94_Y24_N0
\multicicloMIPS0|operativa|breg|breg[21][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[21][1]~feeder_combout\ = \multicicloMIPS0|operativa|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[21][1]~feeder_combout\);

-- Location: LCCOMB_X78_Y24_N24
\multicicloMIPS0|operativa|breg|breg[14][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[14][2]~feeder_combout\ = \multicicloMIPS0|operativa|Selector42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector42~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[14][2]~feeder_combout\);

-- Location: LCCOMB_X82_Y20_N26
\multicicloMIPS0|operativa|breg|breg[10][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[10][2]~feeder_combout\ = \multicicloMIPS0|operativa|Selector42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector42~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[10][2]~feeder_combout\);

-- Location: LCCOMB_X82_Y20_N24
\multicicloMIPS0|operativa|breg|breg[8][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[8][2]~feeder_combout\ = \multicicloMIPS0|operativa|Selector42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector42~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[8][2]~feeder_combout\);

-- Location: LCCOMB_X77_Y23_N18
\multicicloMIPS0|operativa|breg|breg[2][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[2][3]~feeder_combout\ = \multicicloMIPS0|operativa|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector41~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[2][3]~feeder_combout\);

-- Location: LCCOMB_X77_Y27_N24
\multicicloMIPS0|operativa|breg|breg[13][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[13][3]~feeder_combout\ = \multicicloMIPS0|operativa|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector41~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[13][3]~feeder_combout\);

-- Location: LCCOMB_X77_Y27_N30
\multicicloMIPS0|operativa|breg|breg[12][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[12][3]~feeder_combout\ = \multicicloMIPS0|operativa|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector41~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[12][3]~feeder_combout\);

-- Location: LCCOMB_X90_Y24_N22
\multicicloMIPS0|operativa|breg|breg[19][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[19][3]~feeder_combout\ = \multicicloMIPS0|operativa|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector41~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[19][3]~feeder_combout\);

-- Location: LCCOMB_X90_Y24_N16
\multicicloMIPS0|operativa|breg|breg[31][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[31][3]~feeder_combout\ = \multicicloMIPS0|operativa|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector41~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[31][3]~feeder_combout\);

-- Location: LCCOMB_X88_Y22_N0
\multicicloMIPS0|operativa|breg|breg[23][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[23][3]~feeder_combout\ = \multicicloMIPS0|operativa|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector41~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[23][3]~feeder_combout\);

-- Location: LCCOMB_X80_Y21_N20
\multicicloMIPS0|operativa|breg|breg[6][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[6][4]~feeder_combout\ = \multicicloMIPS0|operativa|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector40~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[6][4]~feeder_combout\);

-- Location: LCCOMB_X76_Y24_N6
\multicicloMIPS0|operativa|breg|breg[14][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[14][4]~feeder_combout\ = \multicicloMIPS0|operativa|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector40~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[14][4]~feeder_combout\);

-- Location: LCCOMB_X85_Y22_N2
\multicicloMIPS0|operativa|breg|breg[23][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[23][4]~feeder_combout\ = \multicicloMIPS0|operativa|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector40~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[23][4]~feeder_combout\);

-- Location: LCCOMB_X82_Y28_N16
\multicicloMIPS0|operativa|breg|breg[9][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[9][4]~feeder_combout\ = \multicicloMIPS0|operativa|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector40~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[9][4]~feeder_combout\);

-- Location: LCCOMB_X81_Y25_N10
\multicicloMIPS0|operativa|breg|breg[5][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[5][4]~feeder_combout\ = \multicicloMIPS0|operativa|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector40~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[5][4]~feeder_combout\);

-- Location: LCCOMB_X80_Y27_N6
\multicicloMIPS0|operativa|breg|breg[26][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[26][4]~feeder_combout\ = \multicicloMIPS0|operativa|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector40~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[26][4]~feeder_combout\);

-- Location: LCCOMB_X87_Y27_N0
\multicicloMIPS0|operativa|breg|breg[24][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[24][5]~feeder_combout\ = \multicicloMIPS0|operativa|Selector39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector39~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[24][5]~feeder_combout\);

-- Location: LCCOMB_X87_Y27_N14
\multicicloMIPS0|operativa|breg|breg[16][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[16][5]~feeder_combout\ = \multicicloMIPS0|operativa|Selector39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector39~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[16][5]~feeder_combout\);

-- Location: LCCOMB_X77_Y24_N28
\multicicloMIPS0|operativa|breg|breg[15][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[15][7]~feeder_combout\ = \multicicloMIPS0|operativa|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector37~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[15][7]~feeder_combout\);

-- Location: LCCOMB_X83_Y24_N4
\multicicloMIPS0|operativa|breg|breg[16][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[16][7]~feeder_combout\ = \multicicloMIPS0|operativa|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector37~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[16][7]~feeder_combout\);

-- Location: LCCOMB_X94_Y24_N6
\multicicloMIPS0|operativa|breg|breg[21][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[21][7]~feeder_combout\ = \multicicloMIPS0|operativa|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector37~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[21][7]~feeder_combout\);

-- Location: LCCOMB_X76_Y23_N6
\multicicloMIPS0|operativa|breg|breg[29][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[29][8]~feeder_combout\ = \multicicloMIPS0|operativa|Selector36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector36~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[29][8]~feeder_combout\);

-- Location: LCCOMB_X80_Y22_N4
\multicicloMIPS0|operativa|breg|breg[4][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[4][8]~feeder_combout\ = \multicicloMIPS0|operativa|Selector36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector36~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[4][8]~feeder_combout\);

-- Location: LCCOMB_X80_Y24_N12
\multicicloMIPS0|operativa|breg|breg[1][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[1][8]~feeder_combout\ = \multicicloMIPS0|operativa|Selector36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector36~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[1][8]~feeder_combout\);

-- Location: LCCOMB_X80_Y21_N16
\multicicloMIPS0|operativa|breg|breg[6][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[6][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[6][9]~feeder_combout\);

-- Location: LCCOMB_X91_Y22_N20
\multicicloMIPS0|operativa|breg|breg[23][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[23][11]~feeder_combout\ = \multicicloMIPS0|operativa|Selector33~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector33~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[23][11]~feeder_combout\);

-- Location: LCCOMB_X89_Y25_N20
\multicicloMIPS0|operativa|breg|breg[20][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[20][11]~feeder_combout\ = \multicicloMIPS0|operativa|Selector33~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector33~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[20][11]~feeder_combout\);

-- Location: LCCOMB_X80_Y26_N16
\multicicloMIPS0|operativa|breg|breg[13][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[13][11]~feeder_combout\ = \multicicloMIPS0|operativa|Selector33~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector33~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[13][11]~feeder_combout\);

-- Location: LCCOMB_X80_Y26_N30
\multicicloMIPS0|operativa|breg|breg[7][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[7][11]~feeder_combout\ = \multicicloMIPS0|operativa|Selector33~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector33~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[7][11]~feeder_combout\);

-- Location: LCCOMB_X80_Y24_N28
\multicicloMIPS0|operativa|breg|breg[1][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[1][12]~feeder_combout\ = \multicicloMIPS0|operativa|Selector32~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector32~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[1][12]~feeder_combout\);

-- Location: LCCOMB_X86_Y24_N22
\multicicloMIPS0|operativa|breg|breg[20][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[20][12]~feeder_combout\ = \multicicloMIPS0|operativa|Selector32~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector32~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[20][12]~feeder_combout\);

-- Location: LCCOMB_X77_Y23_N20
\multicicloMIPS0|operativa|breg|breg[3][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[3][12]~feeder_combout\ = \multicicloMIPS0|operativa|Selector32~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector32~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[3][12]~feeder_combout\);

-- Location: LCCOMB_X89_Y21_N24
\multicicloMIPS0|operativa|breg|breg[19][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[19][12]~feeder_combout\ = \multicicloMIPS0|operativa|Selector32~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector32~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[19][12]~feeder_combout\);

-- Location: LCCOMB_X82_Y21_N22
\multicicloMIPS0|operativa|breg|breg[6][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[6][12]~feeder_combout\ = \multicicloMIPS0|operativa|Selector32~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector32~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[6][12]~feeder_combout\);

-- Location: LCCOMB_X82_Y21_N24
\multicicloMIPS0|operativa|breg|breg[23][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[23][12]~feeder_combout\ = \multicicloMIPS0|operativa|Selector32~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector32~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[23][12]~feeder_combout\);

-- Location: LCCOMB_X79_Y27_N6
\multicicloMIPS0|operativa|breg|breg[22][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[22][13]~feeder_combout\ = \multicicloMIPS0|operativa|Selector31~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector31~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[22][13]~feeder_combout\);

-- Location: LCCOMB_X94_Y24_N4
\multicicloMIPS0|operativa|breg|breg[26][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[26][13]~feeder_combout\ = \multicicloMIPS0|operativa|Selector31~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector31~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[26][13]~feeder_combout\);

-- Location: LCCOMB_X87_Y21_N10
\multicicloMIPS0|operativa|breg|breg[24][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[24][14]~feeder_combout\ = \multicicloMIPS0|operativa|Selector30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector30~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[24][14]~feeder_combout\);

-- Location: LCCOMB_X90_Y21_N22
\multicicloMIPS0|operativa|breg|breg[19][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[19][14]~feeder_combout\ = \multicicloMIPS0|operativa|Selector30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector30~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[19][14]~feeder_combout\);

-- Location: LCCOMB_X88_Y23_N12
\multicicloMIPS0|operativa|breg|breg[29][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[29][15]~feeder_combout\ = \multicicloMIPS0|operativa|Selector29~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector29~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[29][15]~feeder_combout\);

-- Location: LCCOMB_X78_Y21_N22
\multicicloMIPS0|operativa|breg|breg[7][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[7][15]~feeder_combout\ = \multicicloMIPS0|operativa|Selector29~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector29~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[7][15]~feeder_combout\);

-- Location: LCCOMB_X78_Y25_N28
\multicicloMIPS0|operativa|breg|breg[14][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[14][16]~feeder_combout\ = \multicicloMIPS0|operativa|Selector28~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector28~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[14][16]~feeder_combout\);

-- Location: LCCOMB_X79_Y27_N10
\multicicloMIPS0|operativa|breg|breg[22][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[22][16]~feeder_combout\ = \multicicloMIPS0|operativa|Selector28~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector28~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[22][16]~feeder_combout\);

-- Location: LCCOMB_X79_Y20_N10
\multicicloMIPS0|operativa|breg|breg[1][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[1][17]~feeder_combout\ = \multicicloMIPS0|operativa|Selector27~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector27~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[1][17]~feeder_combout\);

-- Location: LCCOMB_X78_Y21_N18
\multicicloMIPS0|operativa|breg|breg[7][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[7][17]~feeder_combout\ = \multicicloMIPS0|operativa|Selector27~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector27~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[7][17]~feeder_combout\);

-- Location: LCCOMB_X78_Y25_N20
\multicicloMIPS0|operativa|breg|breg[15][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[15][17]~feeder_combout\ = \multicicloMIPS0|operativa|Selector27~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector27~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[15][17]~feeder_combout\);

-- Location: LCCOMB_X83_Y25_N20
\multicicloMIPS0|operativa|breg|breg[6][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[6][17]~feeder_combout\ = \multicicloMIPS0|operativa|Selector27~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector27~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[6][17]~feeder_combout\);

-- Location: LCCOMB_X90_Y24_N12
\multicicloMIPS0|operativa|breg|breg[19][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[19][18]~feeder_combout\ = \multicicloMIPS0|operativa|Selector26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector26~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[19][18]~feeder_combout\);

-- Location: LCCOMB_X78_Y21_N14
\multicicloMIPS0|operativa|breg|breg[15][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[15][18]~feeder_combout\ = \multicicloMIPS0|operativa|Selector26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector26~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[15][18]~feeder_combout\);

-- Location: LCCOMB_X87_Y22_N10
\multicicloMIPS0|operativa|breg|breg[23][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[23][18]~feeder_combout\ = \multicicloMIPS0|operativa|Selector26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector26~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[23][18]~feeder_combout\);

-- Location: LCCOMB_X81_Y25_N4
\multicicloMIPS0|operativa|breg|breg[5][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[5][19]~feeder_combout\ = \multicicloMIPS0|operativa|Selector25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector25~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[5][19]~feeder_combout\);

-- Location: LCCOMB_X83_Y25_N16
\multicicloMIPS0|operativa|breg|breg[6][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[6][19]~feeder_combout\ = \multicicloMIPS0|operativa|Selector25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector25~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[6][19]~feeder_combout\);

-- Location: LCCOMB_X81_Y24_N6
\multicicloMIPS0|operativa|breg|breg[7][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[7][19]~feeder_combout\ = \multicicloMIPS0|operativa|Selector25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector25~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[7][19]~feeder_combout\);

-- Location: LCCOMB_X81_Y23_N10
\multicicloMIPS0|operativa|breg|breg[2][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[2][19]~feeder_combout\ = \multicicloMIPS0|operativa|Selector25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector25~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[2][19]~feeder_combout\);

-- Location: LCCOMB_X79_Y21_N16
\multicicloMIPS0|operativa|breg|breg[1][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[1][20]~feeder_combout\ = \multicicloMIPS0|operativa|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector24~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[1][20]~feeder_combout\);

-- Location: LCCOMB_X80_Y25_N18
\multicicloMIPS0|operativa|breg|breg[3][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[3][20]~feeder_combout\ = \multicicloMIPS0|operativa|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector24~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[3][20]~feeder_combout\);

-- Location: LCCOMB_X88_Y25_N18
\multicicloMIPS0|operativa|breg|breg[29][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[29][20]~feeder_combout\ = \multicicloMIPS0|operativa|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector24~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[29][20]~feeder_combout\);

-- Location: LCCOMB_X88_Y25_N12
\multicicloMIPS0|operativa|breg|breg[6][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[6][20]~feeder_combout\ = \multicicloMIPS0|operativa|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector24~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[6][20]~feeder_combout\);

-- Location: LCCOMB_X91_Y24_N20
\multicicloMIPS0|operativa|breg|breg[25][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[25][20]~feeder_combout\ = \multicicloMIPS0|operativa|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector24~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[25][20]~feeder_combout\);

-- Location: LCCOMB_X88_Y22_N20
\multicicloMIPS0|operativa|breg|breg[17][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[17][21]~feeder_combout\ = \multicicloMIPS0|operativa|Selector23~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector23~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[17][21]~feeder_combout\);

-- Location: LCCOMB_X77_Y24_N22
\multicicloMIPS0|operativa|breg|breg[15][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[15][22]~feeder_combout\ = \multicicloMIPS0|operativa|Selector22~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector22~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[15][22]~feeder_combout\);

-- Location: LCCOMB_X85_Y23_N0
\multicicloMIPS0|operativa|breg|breg[28][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[28][22]~feeder_combout\ = \multicicloMIPS0|operativa|Selector22~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector22~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[28][22]~feeder_combout\);

-- Location: LCCOMB_X78_Y24_N22
\multicicloMIPS0|operativa|breg|breg[14][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[14][23]~feeder_combout\ = \multicicloMIPS0|operativa|Selector21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector21~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[14][23]~feeder_combout\);

-- Location: LCCOMB_X77_Y24_N20
\multicicloMIPS0|operativa|breg|breg[15][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[15][23]~feeder_combout\ = \multicicloMIPS0|operativa|Selector21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector21~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[15][23]~feeder_combout\);

-- Location: LCCOMB_X91_Y24_N18
\multicicloMIPS0|operativa|breg|breg[25][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[25][23]~feeder_combout\ = \multicicloMIPS0|operativa|Selector21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector21~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[25][23]~feeder_combout\);

-- Location: LCCOMB_X86_Y22_N30
\multicicloMIPS0|operativa|breg|breg[23][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[23][23]~feeder_combout\ = \multicicloMIPS0|operativa|Selector21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector21~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[23][23]~feeder_combout\);

-- Location: LCCOMB_X87_Y26_N12
\multicicloMIPS0|operativa|breg|breg[17][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[17][23]~feeder_combout\ = \multicicloMIPS0|operativa|Selector21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector21~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[17][23]~feeder_combout\);

-- Location: LCCOMB_X90_Y25_N28
\multicicloMIPS0|operativa|breg|breg[19][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[19][23]~feeder_combout\ = \multicicloMIPS0|operativa|Selector21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector21~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[19][23]~feeder_combout\);

-- Location: LCCOMB_X83_Y25_N24
\multicicloMIPS0|operativa|breg|breg[6][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[6][23]~feeder_combout\ = \multicicloMIPS0|operativa|Selector21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector21~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[6][23]~feeder_combout\);

-- Location: LCCOMB_X83_Y25_N6
\multicicloMIPS0|operativa|breg|breg[18][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[18][23]~feeder_combout\ = \multicicloMIPS0|operativa|Selector21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector21~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[18][23]~feeder_combout\);

-- Location: LCCOMB_X83_Y25_N26
\multicicloMIPS0|operativa|breg|breg[18][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[18][24]~feeder_combout\ = \multicicloMIPS0|operativa|Selector20~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector20~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[18][24]~feeder_combout\);

-- Location: LCCOMB_X75_Y25_N16
\multicicloMIPS0|operativa|breg|breg[13][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[13][25]~feeder_combout\ = \multicicloMIPS0|operativa|Selector19~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector19~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[13][25]~feeder_combout\);

-- Location: LCCOMB_X77_Y22_N22
\multicicloMIPS0|operativa|breg|breg[3][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[3][25]~feeder_combout\ = \multicicloMIPS0|operativa|Selector19~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector19~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[3][25]~feeder_combout\);

-- Location: LCCOMB_X78_Y22_N22
\multicicloMIPS0|operativa|breg|breg[12][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[12][25]~feeder_combout\ = \multicicloMIPS0|operativa|Selector19~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector19~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[12][25]~feeder_combout\);

-- Location: LCCOMB_X88_Y26_N2
\multicicloMIPS0|operativa|breg|breg[25][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[25][26]~feeder_combout\ = \multicicloMIPS0|operativa|Selector18~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector18~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[25][26]~feeder_combout\);

-- Location: LCCOMB_X92_Y24_N10
\multicicloMIPS0|operativa|breg|breg[21][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[21][26]~feeder_combout\ = \multicicloMIPS0|operativa|Selector18~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector18~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[21][26]~feeder_combout\);

-- Location: LCCOMB_X77_Y22_N0
\multicicloMIPS0|operativa|breg|breg[3][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[3][26]~feeder_combout\ = \multicicloMIPS0|operativa|Selector18~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector18~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[3][26]~feeder_combout\);

-- Location: LCCOMB_X76_Y24_N16
\multicicloMIPS0|operativa|breg|breg[14][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[14][26]~feeder_combout\ = \multicicloMIPS0|operativa|Selector18~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector18~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[14][26]~feeder_combout\);

-- Location: LCCOMB_X77_Y22_N8
\multicicloMIPS0|operativa|breg|breg[4][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[4][27]~feeder_combout\ = \multicicloMIPS0|operativa|Selector17~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector17~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[4][27]~feeder_combout\);

-- Location: LCCOMB_X81_Y26_N30
\multicicloMIPS0|operativa|breg|breg[5][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[5][27]~feeder_combout\ = \multicicloMIPS0|operativa|Selector17~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector17~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[5][27]~feeder_combout\);

-- Location: LCCOMB_X86_Y20_N14
\multicicloMIPS0|operativa|breg|breg[24][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[24][27]~feeder_combout\ = \multicicloMIPS0|operativa|Selector17~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector17~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[24][27]~feeder_combout\);

-- Location: LCCOMB_X86_Y21_N20
\multicicloMIPS0|operativa|breg|breg[16][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[16][27]~feeder_combout\ = \multicicloMIPS0|operativa|Selector17~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector17~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[16][27]~feeder_combout\);

-- Location: LCCOMB_X85_Y27_N26
\multicicloMIPS0|operativa|breg|breg[30][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[30][28]~feeder_combout\ = \multicicloMIPS0|operativa|Selector16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector16~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[30][28]~feeder_combout\);

-- Location: LCCOMB_X90_Y25_N6
\multicicloMIPS0|operativa|breg|breg[28][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[28][28]~feeder_combout\ = \multicicloMIPS0|operativa|Selector16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector16~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[28][28]~feeder_combout\);

-- Location: LCCOMB_X76_Y24_N24
\multicicloMIPS0|operativa|breg|breg[15][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[15][29]~feeder_combout\ = \multicicloMIPS0|operativa|Selector15~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector15~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[15][29]~feeder_combout\);

-- Location: LCCOMB_X85_Y21_N18
\multicicloMIPS0|operativa|breg|breg[31][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[31][30]~feeder_combout\ = \multicicloMIPS0|operativa|Selector14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector14~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[31][30]~feeder_combout\);

-- Location: LCCOMB_X91_Y22_N28
\multicicloMIPS0|operativa|breg|breg[17][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[17][30]~feeder_combout\ = \multicicloMIPS0|operativa|Selector14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector14~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[17][30]~feeder_combout\);

-- Location: LCCOMB_X87_Y26_N28
\multicicloMIPS0|operativa|breg|breg[29][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[29][30]~feeder_combout\ = \multicicloMIPS0|operativa|Selector14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector14~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[29][30]~feeder_combout\);

-- Location: LCCOMB_X91_Y24_N30
\multicicloMIPS0|operativa|breg|breg[25][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[25][30]~feeder_combout\ = \multicicloMIPS0|operativa|Selector14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector14~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[25][30]~feeder_combout\);

-- Location: LCCOMB_X87_Y24_N24
\multicicloMIPS0|operativa|breg|breg[24][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[24][31]~feeder_combout\ = \multicicloMIPS0|operativa|Selector13~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector13~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[24][31]~feeder_combout\);

-- Location: LCCOMB_X79_Y21_N28
\multicicloMIPS0|operativa|breg|breg[1][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[1][10]~feeder_combout\ = \multicicloMIPS0|operativa|Selector34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector34~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[1][10]~feeder_combout\);

-- Location: LCCOMB_X82_Y22_N20
\multicicloMIPS0|operativa|breg|breg[4][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[4][10]~feeder_combout\ = \multicicloMIPS0|operativa|Selector34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector34~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[4][10]~feeder_combout\);

-- Location: LCCOMB_X80_Y26_N20
\multicicloMIPS0|operativa|breg|breg[7][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[7][10]~feeder_combout\ = \multicicloMIPS0|operativa|Selector34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector34~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[7][10]~feeder_combout\);

-- Location: LCCOMB_X86_Y26_N8
\multicicloMIPS0|operativa|breg|breg[20][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[20][10]~feeder_combout\ = \multicicloMIPS0|operativa|Selector34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector34~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[20][10]~feeder_combout\);

-- Location: LCCOMB_X93_Y24_N6
\multicicloMIPS0|operativa|breg|breg[27][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[27][10]~feeder_combout\ = \multicicloMIPS0|operativa|Selector34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector34~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[27][10]~feeder_combout\);

-- Location: LCCOMB_X94_Y24_N16
\multicicloMIPS0|operativa|breg|breg[26][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[26][10]~feeder_combout\ = \multicicloMIPS0|operativa|Selector34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector34~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[26][10]~feeder_combout\);

-- Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iCLK_28~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iCLK_28,
	combout => \iCLK_28~combout\);

-- Location: CLKCTRL_G10
\iCLK_28~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \iCLK_28~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \iCLK_28~clkctrl_outclk\);

-- Location: LCCOMB_X62_Y20_N6
\multicicloMIPS0|controle|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux18~0_combout\ = (\multicicloMIPS0|controle|estado\(0) & (!\multicicloMIPS0|controle|estado\(3) & (\multicicloMIPS0|controle|estado\(1) $ (\multicicloMIPS0|controle|estado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(0),
	datab => \multicicloMIPS0|controle|estado\(1),
	datac => \multicicloMIPS0|controle|estado\(3),
	datad => \multicicloMIPS0|controle|estado\(2),
	combout => \multicicloMIPS0|controle|Mux18~0_combout\);

-- Location: CLKCTRL_G4
\multicicloMIPS0|controle|Mux31~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \multicicloMIPS0|controle|Mux31~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\);

-- Location: LCCOMB_X65_Y24_N6
\multicicloMIPS0|controle|iorD\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|iorD~combout\ = (GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & (\multicicloMIPS0|controle|iorD~combout\)) # (!GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & ((\multicicloMIPS0|controle|Mux18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|iorD~combout\,
	datab => \multicicloMIPS0|controle|Mux18~0_combout\,
	datad => \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|iorD~combout\);

-- Location: LCCOMB_X62_Y20_N30
\multicicloMIPS0|controle|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux16~0_combout\ = (\multicicloMIPS0|controle|estado\(3) & (!\multicicloMIPS0|controle|estado\(1) & \multicicloMIPS0|controle|estado\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|estado\(3),
	datac => \multicicloMIPS0|controle|estado\(1),
	datad => \multicicloMIPS0|controle|estado\(0),
	combout => \multicicloMIPS0|controle|Mux16~0_combout\);

-- Location: LCCOMB_X62_Y20_N28
\multicicloMIPS0|controle|orgPC[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|orgPC\(1) = (GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & (\multicicloMIPS0|controle|orgPC\(1))) # (!GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & ((\multicicloMIPS0|controle|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|controle|Mux16~0_combout\,
	datad => \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|orgPC\(1));

-- Location: LCCOMB_X67_Y22_N4
\multicicloMIPS0|controle|escreveIR\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|escreveIR~combout\ = (GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & ((\multicicloMIPS0|controle|escreveIR~combout\))) # (!GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & 
-- (\multicicloMIPS0|controle|Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|Mux17~0_combout\,
	datab => \multicicloMIPS0|controle|escreveIR~combout\,
	datad => \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|escreveIR~combout\);

-- Location: LCFF_X69_Y23_N3
\multicicloMIPS0|operativa|RI[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(0));

-- Location: LCCOMB_X76_Y24_N22
\multicicloMIPS0|controle|Mem2Reg\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mem2Reg~combout\ = (GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & ((\multicicloMIPS0|controle|Mem2Reg~combout\))) # (!GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & 
-- (\multicicloMIPS0|controle|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|Mux21~0_combout\,
	datab => \multicicloMIPS0|controle|Mem2Reg~combout\,
	datad => \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|Mem2Reg~combout\);

-- Location: LCCOMB_X77_Y24_N30
\multicicloMIPS0|operativa|Selector42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector42~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|MDR\(2))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(2),
	datac => \multicicloMIPS0|operativa|SaidaALU\(2),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector42~0_combout\);

-- Location: LCCOMB_X79_Y22_N14
\multicicloMIPS0|operativa|breg|breg[3][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[3][2]~feeder_combout\ = \multicicloMIPS0|operativa|Selector42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector42~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[3][2]~feeder_combout\);

-- Location: LCCOMB_X63_Y20_N10
\multicicloMIPS0|controle|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux27~0_combout\ = (\multicicloMIPS0|controle|estado\(3)) # (\multicicloMIPS0|controle|estado\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|controle|estado\(3),
	datad => \multicicloMIPS0|controle|estado\(1),
	combout => \multicicloMIPS0|controle|Mux27~0_combout\);

-- Location: LCCOMB_X62_Y20_N26
\multicicloMIPS0|controle|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux28~0_combout\ = (\multicicloMIPS0|controle|estado\(0) & ((\multicicloMIPS0|controle|estado\(2)) # (\multicicloMIPS0|controle|estado\(1) $ (\multicicloMIPS0|controle|estado\(3))))) # (!\multicicloMIPS0|controle|estado\(0) & 
-- ((\multicicloMIPS0|controle|estado\(1) & (\multicicloMIPS0|controle|estado\(3))) # (!\multicicloMIPS0|controle|estado\(1) & ((\multicicloMIPS0|controle|estado\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(0),
	datab => \multicicloMIPS0|controle|estado\(1),
	datac => \multicicloMIPS0|controle|estado\(3),
	datad => \multicicloMIPS0|controle|estado\(2),
	combout => \multicicloMIPS0|controle|Mux28~0_combout\);

-- Location: CLKCTRL_G6
\multicicloMIPS0|controle|Mux28~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \multicicloMIPS0|controle|Mux28~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \multicicloMIPS0|controle|Mux28~0clkctrl_outclk\);

-- Location: LCCOMB_X66_Y26_N2
\multicicloMIPS0|controle|orgAALU\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|orgAALU~combout\ = (GLOBAL(\multicicloMIPS0|controle|Mux28~0clkctrl_outclk\) & (\multicicloMIPS0|controle|orgAALU~combout\)) # (!GLOBAL(\multicicloMIPS0|controle|Mux28~0clkctrl_outclk\) & 
-- ((\multicicloMIPS0|controle|Mux27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|orgAALU~combout\,
	datac => \multicicloMIPS0|controle|Mux27~0_combout\,
	datad => \multicicloMIPS0|controle|Mux28~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|orgAALU~combout\);

-- Location: LCCOMB_X71_Y24_N20
\multicicloMIPS0|operativa|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux48~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(15))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux16~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datab => \multicicloMIPS0|operativa|SaidaALU\(15),
	datac => \multicicloMIPS0|controle|opALU\(0),
	datad => \multicicloMIPS0|operativa|ula|Mux16~7_combout\,
	combout => \multicicloMIPS0|operativa|Mux48~0_combout\);

-- Location: LCCOMB_X68_Y24_N30
\multicicloMIPS0|operativa|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux48~1_combout\ = (\multicicloMIPS0|operativa|Mux48~0_combout\) # ((\multicicloMIPS0|operativa|RI\(13) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(13),
	datac => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|Mux48~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux48~1_combout\);

-- Location: LCCOMB_X67_Y24_N26
\multicicloMIPS0|controle|escrevePCCondN\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|escrevePCCondN~combout\ = (GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & ((\multicicloMIPS0|controle|escrevePCCondN~combout\))) # (!GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & 
-- (\multicicloMIPS0|controle|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|Mux12~0_combout\,
	datab => \multicicloMIPS0|controle|escrevePCCondN~combout\,
	datad => \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|escrevePCCondN~combout\);

-- Location: LCCOMB_X62_Y20_N10
\multicicloMIPS0|controle|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux13~0_combout\ = (\multicicloMIPS0|controle|estado\(3) & (!\multicicloMIPS0|controle|estado\(1) & !\multicicloMIPS0|controle|estado\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|estado\(3),
	datac => \multicicloMIPS0|controle|estado\(1),
	datad => \multicicloMIPS0|controle|estado\(0),
	combout => \multicicloMIPS0|controle|Mux13~0_combout\);

-- Location: LCCOMB_X61_Y20_N28
\multicicloMIPS0|controle|escrevePCCond\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|escrevePCCond~combout\ = (GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & (\multicicloMIPS0|controle|escrevePCCond~combout\)) # (!GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & 
-- ((\multicicloMIPS0|controle|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|escrevePCCond~combout\,
	datac => \multicicloMIPS0|controle|Mux13~0_combout\,
	datad => \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|escrevePCCond~combout\);

-- Location: LCCOMB_X69_Y24_N18
\multicicloMIPS0|operativa|Mux68~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux68~0_combout\ = (\multicicloMIPS0|controle|opALU\(1) & (\multicicloMIPS0|operativa|RI\(1) & (\multicicloMIPS0|operativa|RI\(2) $ (\multicicloMIPS0|operativa|RI\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(2),
	datab => \multicicloMIPS0|operativa|RI\(3),
	datac => \multicicloMIPS0|controle|opALU\(1),
	datad => \multicicloMIPS0|operativa|RI\(1),
	combout => \multicicloMIPS0|operativa|Mux68~0_combout\);

-- Location: LCCOMB_X69_Y24_N22
\multicicloMIPS0|operativa|saidaCntrALU[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|saidaCntrALU\(2) = (GLOBAL(\multicicloMIPS0|operativa|Mux73~0clkctrl_outclk\) & ((\multicicloMIPS0|operativa|Mux68~0_combout\))) # (!GLOBAL(\multicicloMIPS0|operativa|Mux73~0clkctrl_outclk\) & 
-- (\multicicloMIPS0|operativa|saidaCntrALU\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datac => \multicicloMIPS0|operativa|Mux73~0clkctrl_outclk\,
	datad => \multicicloMIPS0|operativa|Mux68~0_combout\,
	combout => \multicicloMIPS0|operativa|saidaCntrALU\(2));

-- Location: LCCOMB_X70_Y24_N30
\multicicloMIPS0|operativa|ula|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~17_combout\ = (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & ((!\multicicloMIPS0|operativa|saidaCntrALU\(1)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	combout => \multicicloMIPS0|operativa|ula|Mux29~17_combout\);

-- Location: LCCOMB_X70_Y24_N0
\multicicloMIPS0|operativa|ula|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~9_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & (!\multicicloMIPS0|operativa|saidaCntrALU\(3) & !\multicicloMIPS0|operativa|saidaCntrALU\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	combout => \multicicloMIPS0|operativa|ula|Mux29~9_combout\);

-- Location: LCCOMB_X68_Y23_N6
\multicicloMIPS0|controle|orgBALU[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|orgBALU\(0) = (GLOBAL(\multicicloMIPS0|controle|Mux28~0clkctrl_outclk\) & (\multicicloMIPS0|controle|orgBALU\(0))) # (!GLOBAL(\multicicloMIPS0|controle|Mux28~0clkctrl_outclk\) & ((!\multicicloMIPS0|controle|Mux27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|controle|Mux27~0_combout\,
	datad => \multicicloMIPS0|controle|Mux28~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|orgBALU\(0));

-- Location: LCCOMB_X80_Y24_N20
\multicicloMIPS0|operativa|Selector40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector40~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|MDR\(4))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(4),
	datab => \multicicloMIPS0|operativa|SaidaALU\(4),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector40~0_combout\);

-- Location: LCCOMB_X82_Y24_N0
\multicicloMIPS0|controle|writeBREG\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|writeBREG~combout\ = (GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & ((\multicicloMIPS0|controle|writeBREG~combout\))) # (!GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & 
-- (\multicicloMIPS0|controle|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|Mux23~0_combout\,
	datab => \multicicloMIPS0|controle|writeBREG~combout\,
	datad => \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|writeBREG~combout\);

-- Location: LCCOMB_X82_Y24_N20
\multicicloMIPS0|operativa|breg|Decoder0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~35_combout\ = (\multicicloMIPS0|controle|writeBREG~combout\ & ((\multicicloMIPS0|controle|regDst~combout\ & (!\multicicloMIPS0|operativa|RI\(15))) # (!\multicicloMIPS0|controle|regDst~combout\ & 
-- ((!\multicicloMIPS0|operativa|RI\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|regDst~combout\,
	datab => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|operativa|RI\(20),
	datad => \multicicloMIPS0|controle|writeBREG~combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~35_combout\);

-- Location: LCCOMB_X62_Y20_N0
\multicicloMIPS0|controle|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux22~0_combout\ = (\multicicloMIPS0|controle|estado\(2) & (\multicicloMIPS0|controle|estado\(0) & \multicicloMIPS0|controle|estado\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(2),
	datab => \multicicloMIPS0|controle|estado\(0),
	datac => \multicicloMIPS0|controle|estado\(1),
	combout => \multicicloMIPS0|controle|Mux22~0_combout\);

-- Location: LCCOMB_X82_Y24_N12
\multicicloMIPS0|controle|regDst\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|regDst~combout\ = (GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & (\multicicloMIPS0|controle|regDst~combout\)) # (!GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & 
-- ((\multicicloMIPS0|controle|Mux22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|regDst~combout\,
	datab => \multicicloMIPS0|controle|Mux22~0_combout\,
	datad => \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|regDst~combout\);

-- Location: LCCOMB_X82_Y24_N6
\multicicloMIPS0|operativa|breg|Decoder0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~57_combout\ = (\multicicloMIPS0|operativa|breg|Decoder0~35_combout\ & ((\multicicloMIPS0|controle|regDst~combout\ & (\multicicloMIPS0|operativa|RI\(14))) # (!\multicicloMIPS0|controle|regDst~combout\ & 
-- ((\multicicloMIPS0|operativa|RI\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(14),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Decoder0~35_combout\,
	datad => \multicicloMIPS0|controle|regDst~combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~57_combout\);

-- Location: LCCOMB_X82_Y24_N10
\multicicloMIPS0|operativa|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector11~0_combout\ = (\multicicloMIPS0|controle|regDst~combout\ & (\multicicloMIPS0|operativa|RI\(12))) # (!\multicicloMIPS0|controle|regDst~combout\ & ((\multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(12),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|controle|regDst~combout\,
	combout => \multicicloMIPS0|operativa|Selector11~0_combout\);

-- Location: LCCOMB_X82_Y24_N8
\multicicloMIPS0|operativa|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector12~0_combout\ = (\multicicloMIPS0|controle|regDst~combout\ & ((\multicicloMIPS0|operativa|RI\(11)))) # (!\multicicloMIPS0|controle|regDst~combout\ & (\multicicloMIPS0|operativa|RI\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(11),
	datad => \multicicloMIPS0|controle|regDst~combout\,
	combout => \multicicloMIPS0|operativa|Selector12~0_combout\);

-- Location: LCCOMB_X83_Y24_N10
\multicicloMIPS0|operativa|breg|Decoder0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~41_combout\ = (!\multicicloMIPS0|operativa|Selector10~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~57_combout\ & (\multicicloMIPS0|operativa|Selector11~0_combout\ & 
-- !\multicicloMIPS0|operativa|Selector12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|Decoder0~57_combout\,
	datac => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datad => \multicicloMIPS0|operativa|Selector12~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\);

-- Location: LCFF_X82_Y20_N23
\multicicloMIPS0|operativa|breg|breg[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][4]~regout\);

-- Location: LCCOMB_X83_Y24_N20
\multicicloMIPS0|operativa|breg|Decoder0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~42_combout\ = (!\multicicloMIPS0|operativa|Selector10~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~57_combout\ & (!\multicicloMIPS0|operativa|Selector11~0_combout\ & 
-- !\multicicloMIPS0|operativa|Selector12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|Decoder0~57_combout\,
	datac => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datad => \multicicloMIPS0|operativa|Selector12~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\);

-- Location: LCFF_X82_Y20_N21
\multicicloMIPS0|operativa|breg|breg[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][4]~regout\);

-- Location: LCCOMB_X82_Y20_N20
\multicicloMIPS0|operativa|breg|Mux59~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][4]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[8][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[10][4]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[8][4]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux59~12_combout\);

-- Location: LCCOMB_X82_Y28_N6
\multicicloMIPS0|operativa|breg|breg[11][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[11][4]~feeder_combout\ = \multicicloMIPS0|operativa|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector40~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[11][4]~feeder_combout\);

-- Location: LCCOMB_X79_Y27_N20
\multicicloMIPS0|operativa|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector38~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|MDR\(6))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(6),
	datac => \multicicloMIPS0|operativa|SaidaALU\(6),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector38~0_combout\);

-- Location: LCCOMB_X77_Y24_N26
\multicicloMIPS0|operativa|breg|breg[15][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[15][6]~feeder_combout\ = \multicicloMIPS0|operativa|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector38~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[15][6]~feeder_combout\);

-- Location: LCCOMB_X77_Y24_N2
\multicicloMIPS0|operativa|breg|Decoder0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~50_combout\ = (\multicicloMIPS0|operativa|Selector9~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~56_combout\ & (\multicicloMIPS0|operativa|Selector10~0_combout\ & 
-- \multicicloMIPS0|operativa|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|Decoder0~56_combout\,
	datac => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datad => \multicicloMIPS0|operativa|Selector11~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\);

-- Location: LCFF_X77_Y24_N27
\multicicloMIPS0|operativa|breg|breg[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[15][6]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][6]~regout\);

-- Location: LCCOMB_X82_Y24_N18
\multicicloMIPS0|operativa|breg|Decoder0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~54_combout\ = (!\multicicloMIPS0|operativa|Selector12~0_combout\ & ((\multicicloMIPS0|controle|regDst~combout\ & (\multicicloMIPS0|operativa|RI\(13))) # (!\multicicloMIPS0|controle|regDst~combout\ & 
-- ((\multicicloMIPS0|operativa|RI\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(13),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|Selector12~0_combout\,
	datad => \multicicloMIPS0|controle|regDst~combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~54_combout\);

-- Location: LCCOMB_X78_Y24_N6
\multicicloMIPS0|operativa|breg|Decoder0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~47_combout\ = (\multicicloMIPS0|operativa|Selector11~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~54_combout\ & \multicicloMIPS0|operativa|breg|Decoder0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|Decoder0~54_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~57_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\);

-- Location: LCFF_X78_Y24_N19
\multicicloMIPS0|operativa|breg|breg[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][6]~regout\);

-- Location: LCCOMB_X78_Y24_N8
\multicicloMIPS0|operativa|breg|Decoder0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~49_combout\ = (!\multicicloMIPS0|operativa|Selector11~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~54_combout\ & \multicicloMIPS0|operativa|breg|Decoder0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|Decoder0~54_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~57_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\);

-- Location: LCFF_X78_Y23_N1
\multicicloMIPS0|operativa|breg|breg[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][6]~regout\);

-- Location: LCCOMB_X82_Y24_N30
\multicicloMIPS0|operativa|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector9~0_combout\ = (\multicicloMIPS0|controle|regDst~combout\ & (\multicicloMIPS0|operativa|RI\(14))) # (!\multicicloMIPS0|controle|regDst~combout\ & ((\multicicloMIPS0|operativa|RI\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(14),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|controle|regDst~combout\,
	combout => \multicicloMIPS0|operativa|Selector9~0_combout\);

-- Location: LCCOMB_X81_Y24_N22
\multicicloMIPS0|operativa|breg|Decoder0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~48_combout\ = (\multicicloMIPS0|operativa|Selector10~0_combout\ & (\multicicloMIPS0|operativa|Selector9~0_combout\ & (!\multicicloMIPS0|operativa|Selector11~0_combout\ & 
-- \multicicloMIPS0|operativa|breg|Decoder0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~56_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\);

-- Location: LCFF_X80_Y26_N9
\multicicloMIPS0|operativa|breg|breg[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][6]~regout\);

-- Location: LCCOMB_X78_Y23_N0
\multicicloMIPS0|operativa|breg|Mux57~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|RI\(16))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][6]~regout\))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[12][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[12][6]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[13][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux57~17_combout\);

-- Location: LCCOMB_X78_Y24_N18
\multicicloMIPS0|operativa|breg|Mux57~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux57~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][6]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux57~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][6]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[15][6]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[14][6]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux57~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux57~18_combout\);

-- Location: LCCOMB_X81_Y24_N30
\multicicloMIPS0|operativa|breg|breg[7][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[7][6]~feeder_combout\ = \multicicloMIPS0|operativa|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector38~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[7][6]~feeder_combout\);

-- Location: LCCOMB_X82_Y24_N28
\multicicloMIPS0|operativa|breg|Decoder0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~53_combout\ = (!\multicicloMIPS0|operativa|Selector9~0_combout\ & ((\multicicloMIPS0|controle|regDst~combout\ & (\multicicloMIPS0|operativa|RI\(12))) # (!\multicicloMIPS0|controle|regDst~combout\ & 
-- ((\multicicloMIPS0|operativa|RI\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(12),
	datab => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|controle|regDst~combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~53_combout\);

-- Location: LCCOMB_X81_Y24_N12
\multicicloMIPS0|operativa|breg|Decoder0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~39_combout\ = (\multicicloMIPS0|operativa|Selector10~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~56_combout\ & \multicicloMIPS0|operativa|breg|Decoder0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|Decoder0~56_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~53_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\);

-- Location: LCFF_X81_Y24_N31
\multicicloMIPS0|operativa|breg|breg[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[7][6]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][6]~regout\);

-- Location: LCCOMB_X81_Y22_N18
\multicicloMIPS0|operativa|breg|Decoder0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~38_combout\ = (!\multicicloMIPS0|operativa|Selector9~0_combout\ & (!\multicicloMIPS0|operativa|Selector11~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~54_combout\ & 
-- \multicicloMIPS0|operativa|breg|Decoder0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datac => \multicicloMIPS0|operativa|breg|Decoder0~54_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~35_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\);

-- Location: LCFF_X82_Y22_N27
\multicicloMIPS0|operativa|breg|breg[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][6]~regout\);

-- Location: LCCOMB_X81_Y25_N30
\multicicloMIPS0|operativa|breg|Decoder0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~37_combout\ = (!\multicicloMIPS0|operativa|Selector9~0_combout\ & (!\multicicloMIPS0|operativa|Selector11~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~56_combout\ & 
-- \multicicloMIPS0|operativa|Selector10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datac => \multicicloMIPS0|operativa|breg|Decoder0~56_combout\,
	datad => \multicicloMIPS0|operativa|Selector10~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\);

-- Location: LCFF_X82_Y22_N1
\multicicloMIPS0|operativa|breg|breg[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][6]~regout\);

-- Location: LCCOMB_X82_Y22_N0
\multicicloMIPS0|operativa|breg|Mux57~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[5][6]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][6]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[4][6]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[5][6]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux57~10_combout\);

-- Location: LCCOMB_X83_Y25_N22
\multicicloMIPS0|operativa|breg|Decoder0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~36_combout\ = (\multicicloMIPS0|operativa|breg|Decoder0~35_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~54_combout\ & \multicicloMIPS0|operativa|breg|Decoder0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Decoder0~35_combout\,
	datab => \multicicloMIPS0|operativa|breg|Decoder0~54_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~53_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\);

-- Location: LCFF_X83_Y25_N5
\multicicloMIPS0|operativa|breg|breg[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][6]~regout\);

-- Location: LCCOMB_X82_Y25_N18
\multicicloMIPS0|operativa|breg|Mux57~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~11_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux57~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][6]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux57~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][6]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[7][6]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux57~10_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[6][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux57~11_combout\);

-- Location: LCCOMB_X83_Y24_N16
\multicicloMIPS0|operativa|breg|Decoder0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~40_combout\ = (\multicicloMIPS0|operativa|Selector9~0_combout\ & (!\multicicloMIPS0|operativa|Selector11~0_combout\ & (!\multicicloMIPS0|operativa|Selector10~0_combout\ & 
-- \multicicloMIPS0|operativa|breg|Decoder0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~56_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\);

-- Location: LCFF_X82_Y28_N3
\multicicloMIPS0|operativa|breg|breg[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][6]~regout\);

-- Location: LCFF_X82_Y28_N25
\multicicloMIPS0|operativa|breg|breg[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][6]~regout\);

-- Location: LCFF_X83_Y28_N5
\multicicloMIPS0|operativa|breg|breg[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][6]~regout\);

-- Location: LCFF_X83_Y28_N7
\multicicloMIPS0|operativa|breg|breg[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][6]~regout\);

-- Location: LCCOMB_X83_Y28_N6
\multicicloMIPS0|operativa|breg|Mux57~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][6]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[8][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[10][6]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[8][6]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux57~12_combout\);

-- Location: LCCOMB_X82_Y28_N24
\multicicloMIPS0|operativa|breg|Mux57~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~13_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux57~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][6]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux57~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][6]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux57~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[9][6]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][6]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux57~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux57~13_combout\);

-- Location: LCCOMB_X79_Y20_N22
\multicicloMIPS0|operativa|breg|Mux57~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18)) # (\multicicloMIPS0|operativa|breg|Mux57~13_combout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|Mux57~15_combout\ & (!\multicicloMIPS0|operativa|RI\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux57~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux57~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux57~16_combout\);

-- Location: LCCOMB_X79_Y20_N4
\multicicloMIPS0|operativa|breg|Mux57~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~19_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux57~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux57~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux57~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux57~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux57~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux57~11_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux57~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux57~19_combout\);

-- Location: LCCOMB_X90_Y24_N26
\multicicloMIPS0|operativa|breg|breg[19][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[19][6]~feeder_combout\ = \multicicloMIPS0|operativa|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector38~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[19][6]~feeder_combout\);

-- Location: LCCOMB_X77_Y24_N10
\multicicloMIPS0|operativa|Selector37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector37~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|MDR\(7))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(7),
	datac => \multicicloMIPS0|operativa|SaidaALU\(7),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector37~0_combout\);

-- Location: LCCOMB_X85_Y22_N30
\multicicloMIPS0|operativa|breg|breg[31][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[31][7]~feeder_combout\ = \multicicloMIPS0|operativa|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector37~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[31][7]~feeder_combout\);

-- Location: LCCOMB_X82_Y24_N22
\multicicloMIPS0|operativa|breg|Decoder0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~18_combout\ = (\multicicloMIPS0|controle|writeBREG~combout\ & ((\multicicloMIPS0|controle|regDst~combout\ & (\multicicloMIPS0|operativa|RI\(15))) # (!\multicicloMIPS0|controle|regDst~combout\ & 
-- ((\multicicloMIPS0|operativa|RI\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datab => \multicicloMIPS0|controle|writeBREG~combout\,
	datac => \multicicloMIPS0|operativa|RI\(20),
	datad => \multicicloMIPS0|controle|regDst~combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~18_combout\);

-- Location: LCCOMB_X83_Y24_N8
\multicicloMIPS0|operativa|breg|Decoder0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~55_combout\ = (\multicicloMIPS0|operativa|breg|Decoder0~18_combout\ & ((\multicicloMIPS0|controle|regDst~combout\ & (\multicicloMIPS0|operativa|RI\(11))) # (!\multicicloMIPS0|controle|regDst~combout\ & 
-- ((\multicicloMIPS0|operativa|RI\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(11),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|controle|regDst~combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~18_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~55_combout\);

-- Location: LCCOMB_X83_Y24_N26
\multicicloMIPS0|operativa|breg|Decoder0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~34_combout\ = (\multicicloMIPS0|operativa|Selector10~0_combout\ & (\multicicloMIPS0|operativa|Selector11~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~55_combout\ & 
-- \multicicloMIPS0|operativa|Selector9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datac => \multicicloMIPS0|operativa|breg|Decoder0~55_combout\,
	datad => \multicicloMIPS0|operativa|Selector9~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\);

-- Location: LCFF_X85_Y22_N31
\multicicloMIPS0|operativa|breg|breg[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[31][7]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][7]~regout\);

-- Location: LCCOMB_X91_Y22_N6
\multicicloMIPS0|operativa|breg|breg[23][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[23][7]~feeder_combout\ = \multicicloMIPS0|operativa|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector37~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[23][7]~feeder_combout\);

-- Location: LCCOMB_X83_Y22_N26
\multicicloMIPS0|operativa|breg|Decoder0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~31_combout\ = (\multicicloMIPS0|operativa|breg|Decoder0~53_combout\ & (\multicicloMIPS0|operativa|Selector10~0_combout\ & \multicicloMIPS0|operativa|breg|Decoder0~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Decoder0~53_combout\,
	datab => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~55_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\);

-- Location: LCFF_X91_Y22_N7
\multicicloMIPS0|operativa|breg|breg[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[23][7]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][7]~regout\);

-- Location: LCFF_X90_Y24_N9
\multicicloMIPS0|operativa|breg|breg[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][7]~regout\);

-- Location: LCCOMB_X89_Y22_N28
\multicicloMIPS0|operativa|breg|Mux56~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~7_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[23][7]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[19][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[23][7]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[19][7]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux56~7_combout\);

-- Location: LCCOMB_X88_Y22_N18
\multicicloMIPS0|operativa|breg|Mux56~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~8_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux56~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][7]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux56~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[27][7]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux56~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[27][7]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][7]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux56~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~8_combout\);

-- Location: LCCOMB_X87_Y24_N30
\multicicloMIPS0|operativa|breg|Decoder0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~51_combout\ = (\multicicloMIPS0|operativa|breg|Decoder0~18_combout\ & ((\multicicloMIPS0|controle|regDst~combout\ & (!\multicicloMIPS0|operativa|RI\(12))) # (!\multicicloMIPS0|controle|regDst~combout\ & 
-- ((!\multicicloMIPS0|operativa|RI\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(12),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|controle|regDst~combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~18_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~51_combout\);

-- Location: LCCOMB_X86_Y24_N8
\multicicloMIPS0|operativa|breg|Decoder0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~28_combout\ = (\multicicloMIPS0|operativa|breg|Decoder0~54_combout\ & (!\multicicloMIPS0|operativa|Selector9~0_combout\ & \multicicloMIPS0|operativa|breg|Decoder0~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Decoder0~54_combout\,
	datab => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~51_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\);

-- Location: LCFF_X86_Y24_N1
\multicicloMIPS0|operativa|breg|breg[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][7]~regout\);

-- Location: LCCOMB_X86_Y24_N18
\multicicloMIPS0|operativa|breg|Decoder0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~30_combout\ = (\multicicloMIPS0|operativa|breg|Decoder0~54_combout\ & (\multicicloMIPS0|operativa|Selector9~0_combout\ & \multicicloMIPS0|operativa|breg|Decoder0~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Decoder0~54_combout\,
	datab => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~51_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\);

-- Location: LCFF_X86_Y24_N15
\multicicloMIPS0|operativa|breg|breg[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][7]~regout\);

-- Location: LCCOMB_X87_Y24_N26
\multicicloMIPS0|operativa|breg|Decoder0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~27_combout\ = (!\multicicloMIPS0|operativa|Selector12~0_combout\ & (!\multicicloMIPS0|operativa|Selector10~0_combout\ & (\multicicloMIPS0|operativa|Selector9~0_combout\ & 
-- \multicicloMIPS0|operativa|breg|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector12~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~51_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\);

-- Location: LCFF_X87_Y24_N29
\multicicloMIPS0|operativa|breg|breg[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][7]~regout\);

-- Location: LCCOMB_X87_Y24_N18
\multicicloMIPS0|operativa|breg|Mux56~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~4_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[24][7]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[16][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][7]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[24][7]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux56~4_combout\);

-- Location: LCCOMB_X86_Y24_N14
\multicicloMIPS0|operativa|breg|Mux56~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~5_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux56~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][7]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux56~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[20][7]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[20][7]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][7]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux56~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~5_combout\);

-- Location: LCCOMB_X81_Y27_N2
\multicicloMIPS0|operativa|breg|breg[18][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[18][7]~feeder_combout\ = \multicicloMIPS0|operativa|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector37~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[18][7]~feeder_combout\);

-- Location: LCCOMB_X82_Y25_N12
\multicicloMIPS0|operativa|breg|Decoder0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~25_combout\ = (!\multicicloMIPS0|operativa|Selector12~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~53_combout\ & \multicicloMIPS0|operativa|breg|Decoder0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector12~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|Decoder0~53_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~52_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\);

-- Location: LCFF_X81_Y27_N3
\multicicloMIPS0|operativa|breg|breg[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[18][7]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][7]~regout\);

-- Location: LCCOMB_X83_Y24_N14
\multicicloMIPS0|operativa|breg|breg[26][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[26][7]~feeder_combout\ = \multicicloMIPS0|operativa|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector37~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[26][7]~feeder_combout\);

-- Location: LCCOMB_X82_Y24_N4
\multicicloMIPS0|operativa|breg|Decoder0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~23_combout\ = (\multicicloMIPS0|operativa|Selector11~0_combout\ & (\multicicloMIPS0|operativa|Selector9~0_combout\ & (!\multicicloMIPS0|operativa|Selector12~0_combout\ & 
-- \multicicloMIPS0|operativa|breg|Decoder0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector12~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~52_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\);

-- Location: LCFF_X83_Y24_N15
\multicicloMIPS0|operativa|breg|breg[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[26][7]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][7]~regout\);

-- Location: LCCOMB_X89_Y25_N8
\multicicloMIPS0|operativa|breg|Mux56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|RI\(19))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][7]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[18][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[18][7]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[26][7]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~2_combout\);

-- Location: LCCOMB_X85_Y28_N4
\multicicloMIPS0|operativa|breg|breg[22][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[22][7]~feeder_combout\ = \multicicloMIPS0|operativa|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector37~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[22][7]~feeder_combout\);

-- Location: LCCOMB_X82_Y24_N26
\multicicloMIPS0|operativa|breg|Decoder0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~24_combout\ = (\multicicloMIPS0|operativa|breg|Decoder0~54_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~18_combout\ & \multicicloMIPS0|operativa|breg|Decoder0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Decoder0~54_combout\,
	datab => \multicicloMIPS0|operativa|breg|Decoder0~18_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~53_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\);

-- Location: LCFF_X85_Y28_N5
\multicicloMIPS0|operativa|breg|breg[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[22][7]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][7]~regout\);

-- Location: LCCOMB_X82_Y24_N14
\multicicloMIPS0|operativa|breg|Decoder0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~26_combout\ = (\multicicloMIPS0|operativa|Selector11~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~18_combout\ & (\multicicloMIPS0|operativa|Selector9~0_combout\ & 
-- \multicicloMIPS0|operativa|breg|Decoder0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|Decoder0~18_combout\,
	datac => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~54_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\);

-- Location: LCFF_X82_Y24_N1
\multicicloMIPS0|operativa|breg|breg[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][7]~regout\);

-- Location: LCCOMB_X89_Y25_N6
\multicicloMIPS0|operativa|breg|Mux56~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~3_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux56~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][7]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux56~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[22][7]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|Mux56~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux56~2_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[22][7]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[30][7]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~3_combout\);

-- Location: LCCOMB_X85_Y25_N28
\multicicloMIPS0|operativa|breg|Mux56~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~6_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|RI\(17))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|Mux56~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|Mux56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|Mux56~5_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux56~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~6_combout\);

-- Location: LCCOMB_X76_Y22_N20
\multicicloMIPS0|operativa|breg|Mux56~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux56~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux56~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux56~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux56~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux56~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux56~1_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux56~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux56~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~9_combout\);

-- Location: LCFF_X77_Y26_N31
\multicicloMIPS0|operativa|breg|breg[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][7]~regout\);

-- Location: LCCOMB_X77_Y26_N30
\multicicloMIPS0|operativa|breg|Mux56~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~17_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[13][7]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[12][7]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[12][7]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[13][7]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux56~17_combout\);

-- Location: LCFF_X78_Y24_N29
\multicicloMIPS0|operativa|breg|breg[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][7]~regout\);

-- Location: LCCOMB_X76_Y26_N22
\multicicloMIPS0|operativa|breg|Mux56~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux56~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][7]~regout\) # ((!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux56~17_combout\ & (((\multicicloMIPS0|operativa|RI\(17) & \multicicloMIPS0|operativa|breg|breg[14][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][7]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux56~17_combout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[14][7]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~18_combout\);

-- Location: LCFF_X82_Y22_N11
\multicicloMIPS0|operativa|breg|breg[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][7]~regout\);

-- Location: LCCOMB_X82_Y22_N10
\multicicloMIPS0|operativa|breg|Mux56~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~12_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][7]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[4][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[5][7]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[4][7]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux56~12_combout\);

-- Location: LCCOMB_X81_Y24_N4
\multicicloMIPS0|operativa|breg|breg[7][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[7][7]~feeder_combout\ = \multicicloMIPS0|operativa|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector37~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[7][7]~feeder_combout\);

-- Location: LCFF_X81_Y24_N5
\multicicloMIPS0|operativa|breg|breg[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[7][7]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][7]~regout\);

-- Location: LCFF_X88_Y25_N25
\multicicloMIPS0|operativa|breg|breg[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][7]~regout\);

-- Location: LCCOMB_X81_Y24_N10
\multicicloMIPS0|operativa|breg|Mux56~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~13_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux56~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][7]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux56~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][7]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|Mux56~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux56~12_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[7][7]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[6][7]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~13_combout\);

-- Location: LCCOMB_X76_Y26_N16
\multicicloMIPS0|operativa|breg|Mux56~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|Mux56~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|Mux56~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux56~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux56~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~16_combout\);

-- Location: LCCOMB_X76_Y26_N20
\multicicloMIPS0|operativa|breg|Mux56~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~19_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux56~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux56~18_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux56~16_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux56~11_combout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux56~11_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux56~18_combout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux56~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~19_combout\);

-- Location: LCCOMB_X76_Y22_N22
\multicicloMIPS0|operativa|breg|Mux56~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux56~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux56~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux56~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux56~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux56~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux56~20_combout\);

-- Location: LCFF_X67_Y22_N19
\multicicloMIPS0|operativa|regB[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|breg|Mux56~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(7));

-- Location: LCCOMB_X70_Y21_N28
\multicicloMIPS0|operativa|ula|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux23~1_combout\ = ((\multicicloMIPS0|operativa|saidaCntrALU\(2)) # ((\multicicloMIPS0|operativa|saidaCntrALU\(1) & \multicicloMIPS0|operativa|saidaCntrALU\(0)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux23~1_combout\);

-- Location: LCFF_X67_Y23_N7
\multicicloMIPS0|operativa|RI[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(8),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(8));

-- Location: LCCOMB_X67_Y23_N0
\multicicloMIPS0|operativa|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux21~2_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(10))) # (!\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|regB\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|regB\(10),
	combout => \multicicloMIPS0|operativa|Mux21~2_combout\);

-- Location: LCCOMB_X67_Y23_N26
\multicicloMIPS0|operativa|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux21~3_combout\ = (\multicicloMIPS0|operativa|Mux21~2_combout\) # ((\multicicloMIPS0|controle|orgBALU\(0) & (\multicicloMIPS0|operativa|RI\(8) & \multicicloMIPS0|controle|orgBALU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|Mux21~2_combout\,
	combout => \multicicloMIPS0|operativa|Mux21~3_combout\);

-- Location: LCCOMB_X68_Y24_N8
\multicicloMIPS0|operativa|ula|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux21~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|Selector66~0_combout\ & ((\multicicloMIPS0|operativa|saidaCntrALU\(0)) # (\multicicloMIPS0|operativa|Mux21~3_combout\))) # 
-- (!\multicicloMIPS0|operativa|Selector66~0_combout\ & (\multicicloMIPS0|operativa|saidaCntrALU\(0) & \multicicloMIPS0|operativa|Mux21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector66~0_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|Mux21~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux21~0_combout\);

-- Location: LCCOMB_X68_Y24_N18
\multicicloMIPS0|operativa|ula|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux21~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux21~0_combout\) # ((\multicicloMIPS0|operativa|ula|Mux21~6_combout\ & !\multicicloMIPS0|operativa|ula|Mux29~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux21~6_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux21~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux21~7_combout\);

-- Location: LCFF_X68_Y24_N19
\multicicloMIPS0|operativa|SaidaALU[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux21~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(10));

-- Location: LCCOMB_X83_Y23_N30
\multicicloMIPS0|operativa|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector34~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|MDR\(10))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(10),
	datac => \multicicloMIPS0|operativa|SaidaALU\(10),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector34~0_combout\);

-- Location: LCFF_X78_Y27_N3
\multicicloMIPS0|operativa|breg|breg[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][10]~regout\);

-- Location: LCFF_X77_Y25_N3
\multicicloMIPS0|operativa|breg|breg[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][10]~regout\);

-- Location: LCCOMB_X77_Y25_N20
\multicicloMIPS0|operativa|breg|Mux53~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~17_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[13][10]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[12][10]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[12][10]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[13][10]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux53~17_combout\);

-- Location: LCCOMB_X78_Y27_N0
\multicicloMIPS0|operativa|breg|Mux53~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux53~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][10]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux53~17_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[14][10]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux53~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][10]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[15][10]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux53~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~18_combout\);

-- Location: LCFF_X83_Y25_N23
\multicicloMIPS0|operativa|breg|breg[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][10]~regout\);

-- Location: LCCOMB_X83_Y21_N18
\multicicloMIPS0|operativa|breg|breg[5][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[5][10]~feeder_combout\ = \multicicloMIPS0|operativa|Selector34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector34~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[5][10]~feeder_combout\);

-- Location: LCFF_X83_Y21_N19
\multicicloMIPS0|operativa|breg|breg[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[5][10]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][10]~regout\);

-- Location: LCCOMB_X83_Y21_N28
\multicicloMIPS0|operativa|breg|Mux53~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17)) # (\multicicloMIPS0|operativa|breg|breg[5][10]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][10]~regout\ & (!\multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[4][10]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[5][10]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~10_combout\);

-- Location: LCCOMB_X83_Y21_N10
\multicicloMIPS0|operativa|breg|Mux53~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~11_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux53~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][10]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux53~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][10]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux53~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[7][10]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[6][10]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux53~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~11_combout\);

-- Location: LCFF_X82_Y28_N1
\multicicloMIPS0|operativa|breg|breg[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][10]~regout\);

-- Location: LCFF_X82_Y28_N31
\multicicloMIPS0|operativa|breg|breg[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][10]~regout\);

-- Location: LCFF_X83_Y28_N1
\multicicloMIPS0|operativa|breg|breg[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][10]~regout\);

-- Location: LCCOMB_X83_Y28_N0
\multicicloMIPS0|operativa|breg|Mux53~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][10]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[8][10]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[10][10]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux53~12_combout\);

-- Location: LCCOMB_X82_Y28_N30
\multicicloMIPS0|operativa|breg|Mux53~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~13_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux53~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[11][10]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux53~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[9][10]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux53~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[11][10]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][10]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux53~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~13_combout\);

-- Location: LCCOMB_X81_Y28_N8
\multicicloMIPS0|operativa|breg|Mux53~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~16_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|Mux53~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|Mux53~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux53~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux53~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~16_combout\);

-- Location: LCCOMB_X82_Y28_N14
\multicicloMIPS0|operativa|breg|Mux53~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~19_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux53~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux53~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux53~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux53~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux53~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux53~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux53~11_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux53~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~19_combout\);

-- Location: LCCOMB_X87_Y20_N22
\multicicloMIPS0|operativa|breg|breg[25][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[25][10]~feeder_combout\ = \multicicloMIPS0|operativa|Selector34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector34~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[25][10]~feeder_combout\);

-- Location: LCCOMB_X87_Y24_N8
\multicicloMIPS0|operativa|breg|Decoder0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~20_combout\ = (\multicicloMIPS0|operativa|Selector12~0_combout\ & (!\multicicloMIPS0|operativa|Selector10~0_combout\ & (\multicicloMIPS0|operativa|Selector9~0_combout\ & 
-- \multicicloMIPS0|operativa|breg|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector12~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~51_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\);

-- Location: LCFF_X87_Y20_N23
\multicicloMIPS0|operativa|breg|breg[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[25][10]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][10]~regout\);

-- Location: LCCOMB_X83_Y23_N20
\multicicloMIPS0|operativa|breg|breg[17][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[17][10]~feeder_combout\ = \multicicloMIPS0|operativa|Selector34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector34~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[17][10]~feeder_combout\);

-- Location: LCCOMB_X87_Y24_N6
\multicicloMIPS0|operativa|breg|Decoder0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~21_combout\ = (\multicicloMIPS0|operativa|Selector12~0_combout\ & (!\multicicloMIPS0|operativa|Selector10~0_combout\ & (!\multicicloMIPS0|operativa|Selector9~0_combout\ & 
-- \multicicloMIPS0|operativa|breg|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector12~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~51_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\);

-- Location: LCFF_X83_Y23_N21
\multicicloMIPS0|operativa|breg|breg[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[17][10]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][10]~regout\);

-- Location: LCCOMB_X87_Y20_N16
\multicicloMIPS0|operativa|breg|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[25][10]~regout\) # ((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (((!\multicicloMIPS0|operativa|RI\(18) & \multicicloMIPS0|operativa|breg|breg[17][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[25][10]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|breg[17][10]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~0_combout\);

-- Location: LCCOMB_X87_Y20_N30
\multicicloMIPS0|operativa|breg|breg[29][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[29][10]~feeder_combout\ = \multicicloMIPS0|operativa|Selector34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector34~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[29][10]~feeder_combout\);

-- Location: LCCOMB_X87_Y24_N16
\multicicloMIPS0|operativa|breg|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~22_combout\ = (\multicicloMIPS0|operativa|Selector12~0_combout\ & (\multicicloMIPS0|operativa|Selector10~0_combout\ & (\multicicloMIPS0|operativa|Selector9~0_combout\ & 
-- \multicicloMIPS0|operativa|breg|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector12~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~51_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\);

-- Location: LCFF_X87_Y20_N31
\multicicloMIPS0|operativa|breg|breg[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[29][10]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][10]~regout\);

-- Location: LCCOMB_X87_Y20_N8
\multicicloMIPS0|operativa|breg|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~1_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux53~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][10]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux53~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[21][10]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][10]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|Mux53~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[29][10]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~1_combout\);

-- Location: LCFF_X82_Y27_N5
\multicicloMIPS0|operativa|breg|breg[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][10]~regout\);

-- Location: LCFF_X82_Y27_N27
\multicicloMIPS0|operativa|breg|breg[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][10]~regout\);

-- Location: LCCOMB_X82_Y27_N4
\multicicloMIPS0|operativa|breg|Mux53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~2_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|RI\(18))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[22][10]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[18][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[22][10]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[18][10]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~2_combout\);

-- Location: LCFF_X91_Y24_N17
\multicicloMIPS0|operativa|breg|breg[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][10]~regout\);

-- Location: LCCOMB_X85_Y20_N8
\multicicloMIPS0|operativa|breg|Mux53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux53~2_combout\ & (((\multicicloMIPS0|operativa|breg|breg[30][10]~regout\) # (!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux53~2_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[26][10]~regout\ & (\multicicloMIPS0|operativa|RI\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][10]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux53~2_combout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|breg[30][10]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~3_combout\);

-- Location: LCFF_X87_Y23_N9
\multicicloMIPS0|operativa|breg|breg[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][10]~regout\);

-- Location: LCFF_X87_Y27_N17
\multicicloMIPS0|operativa|breg|breg[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][10]~regout\);

-- Location: LCCOMB_X87_Y24_N4
\multicicloMIPS0|operativa|breg|Decoder0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~29_combout\ = (!\multicicloMIPS0|operativa|Selector12~0_combout\ & (!\multicicloMIPS0|operativa|Selector10~0_combout\ & (!\multicicloMIPS0|operativa|Selector9~0_combout\ & 
-- \multicicloMIPS0|operativa|breg|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector12~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~51_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\);

-- Location: LCFF_X87_Y27_N23
\multicicloMIPS0|operativa|breg|breg[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][10]~regout\);

-- Location: LCCOMB_X87_Y27_N12
\multicicloMIPS0|operativa|breg|Mux53~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~4_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[20][10]~regout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((\multicicloMIPS0|operativa|breg|breg[16][10]~regout\ & !\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[20][10]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[16][10]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux53~4_combout\);

-- Location: LCCOMB_X87_Y27_N16
\multicicloMIPS0|operativa|breg|Mux53~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~5_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux53~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][10]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux53~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[24][10]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux53~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[28][10]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[24][10]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux53~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~5_combout\);

-- Location: LCCOMB_X87_Y20_N26
\multicicloMIPS0|operativa|breg|Mux53~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux53~3_combout\) # ((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (((!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|breg|Mux53~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux53~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux53~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~6_combout\);

-- Location: LCCOMB_X87_Y20_N24
\multicicloMIPS0|operativa|breg|Mux53~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux53~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux53~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux53~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux53~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux53~8_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux53~1_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux53~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~9_combout\);

-- Location: LCCOMB_X66_Y23_N16
\multicicloMIPS0|operativa|breg|Mux53~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux53~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux53~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux53~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|breg|Mux53~19_combout\,
	datac => \multicicloMIPS0|operativa|RI\(20),
	datad => \multicicloMIPS0|operativa|breg|Mux53~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux53~20_combout\);

-- Location: LCFF_X66_Y23_N17
\multicicloMIPS0|operativa|regB[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux53~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(10));

-- Location: LCCOMB_X69_Y21_N26
\multicicloMIPS0|operativa|ula|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~13_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	combout => \multicicloMIPS0|operativa|ula|Mux29~13_combout\);

-- Location: LCCOMB_X68_Y27_N28
\multicicloMIPS0|operativa|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux52~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(11))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux20~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(11),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|controle|opALU\(0),
	datad => \multicicloMIPS0|operativa|ula|Mux20~7_combout\,
	combout => \multicicloMIPS0|operativa|Mux52~0_combout\);

-- Location: LCCOMB_X68_Y27_N14
\multicicloMIPS0|operativa|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux52~1_combout\ = (\multicicloMIPS0|operativa|Mux52~0_combout\) # ((\multicicloMIPS0|controle|orgPC\(1) & \multicicloMIPS0|operativa|RI\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|Mux52~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux52~1_combout\);

-- Location: LCFF_X68_Y27_N7
\multicicloMIPS0|operativa|PC[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Mux52~1_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(11));

-- Location: LCFF_X77_Y24_N5
\multicicloMIPS0|operativa|breg|breg[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector33~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][11]~regout\);

-- Location: LCCOMB_X70_Y20_N16
\multicicloMIPS0|operativa|ula|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~8_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(3)) # ((\multicicloMIPS0|operativa|saidaCntrALU\(1) & (\multicicloMIPS0|operativa|saidaCntrALU\(0) & !\multicicloMIPS0|operativa|saidaCntrALU\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	combout => \multicicloMIPS0|operativa|ula|Mux29~8_combout\);

-- Location: LCCOMB_X87_Y24_N2
\multicicloMIPS0|operativa|breg|Decoder0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~19_combout\ = (\multicicloMIPS0|operativa|Selector12~0_combout\ & (\multicicloMIPS0|operativa|Selector10~0_combout\ & (!\multicicloMIPS0|operativa|Selector9~0_combout\ & 
-- \multicicloMIPS0|operativa|breg|Decoder0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector12~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~51_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\);

-- Location: LCFF_X79_Y21_N11
\multicicloMIPS0|operativa|breg|breg[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector24~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][20]~regout\);

-- Location: LCCOMB_X67_Y22_N8
\multicicloMIPS0|operativa|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux8~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(15))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (((!\multicicloMIPS0|controle|orgBALU\(0) & \multicicloMIPS0|operativa|regB\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datab => \multicicloMIPS0|controle|orgBALU\(0),
	datac => \multicicloMIPS0|operativa|regB\(23),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux8~0_combout\);

-- Location: LCCOMB_X86_Y22_N28
\multicicloMIPS0|operativa|breg|breg[21][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[21][23]~feeder_combout\ = \multicicloMIPS0|operativa|Selector21~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector21~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[21][23]~feeder_combout\);

-- Location: LCFF_X86_Y22_N29
\multicicloMIPS0|operativa|breg|breg[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[21][23]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][23]~regout\);

-- Location: LCCOMB_X87_Y26_N26
\multicicloMIPS0|operativa|breg|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~0_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|breg[21][23]~regout\) # (\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[17][23]~regout\ & ((!\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[17][23]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[21][23]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux8~0_combout\);

-- Location: LCCOMB_X87_Y26_N20
\multicicloMIPS0|operativa|breg|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~1_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux8~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][23]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux8~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[25][23]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][23]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[29][23]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux8~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux8~1_combout\);

-- Location: LCCOMB_X74_Y24_N22
\multicicloMIPS0|operativa|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux38~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(25))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux6~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datab => \multicicloMIPS0|operativa|SaidaALU\(25),
	datac => \multicicloMIPS0|controle|opALU\(0),
	datad => \multicicloMIPS0|operativa|ula|Mux6~10_combout\,
	combout => \multicicloMIPS0|operativa|Mux38~0_combout\);

-- Location: LCCOMB_X74_Y24_N16
\multicicloMIPS0|operativa|Mux38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux38~1_combout\ = (\multicicloMIPS0|operativa|Mux38~0_combout\) # ((\multicicloMIPS0|operativa|RI\(23) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|Mux38~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux38~1_combout\);

-- Location: LCFF_X74_Y24_N13
\multicicloMIPS0|operativa|PC[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Mux38~1_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(25));

-- Location: LCCOMB_X81_Y23_N6
\multicicloMIPS0|operativa|breg|Decoder0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~46_combout\ = (!\multicicloMIPS0|operativa|Selector10~0_combout\ & (!\multicicloMIPS0|operativa|Selector12~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~35_combout\ & 
-- \multicicloMIPS0|operativa|breg|Decoder0~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector12~0_combout\,
	datac => \multicicloMIPS0|operativa|breg|Decoder0~35_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~53_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\);

-- Location: LCFF_X80_Y23_N17
\multicicloMIPS0|operativa|breg|breg[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][25]~regout\);

-- Location: LCFF_X66_Y22_N5
\multicicloMIPS0|operativa|RI[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(22));

-- Location: LCCOMB_X77_Y22_N30
\multicicloMIPS0|operativa|breg|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux6~14_combout\) # ((\multicicloMIPS0|operativa|breg|breg[2][25]~regout\ & (\multicicloMIPS0|operativa|RI\(22) & !\multicicloMIPS0|operativa|RI\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux6~14_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[2][25]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux6~15_combout\);

-- Location: LCCOMB_X76_Y22_N2
\multicicloMIPS0|operativa|breg|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~16_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux6~13_combout\) # ((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (((\multicicloMIPS0|operativa|breg|Mux6~15_combout\ & !\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux6~13_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux6~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux6~16_combout\);

-- Location: LCFF_X76_Y24_N21
\multicicloMIPS0|operativa|breg|breg[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][25]~regout\);

-- Location: LCFF_X76_Y24_N13
\multicicloMIPS0|operativa|breg|breg[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][25]~regout\);

-- Location: LCCOMB_X76_Y25_N16
\multicicloMIPS0|operativa|breg|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux6~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][25]~regout\) # (!\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|breg|Mux6~17_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[14][25]~regout\ & ((\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux6~17_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[14][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[15][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux6~18_combout\);

-- Location: LCCOMB_X76_Y22_N24
\multicicloMIPS0|operativa|breg|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux6~16_combout\ & (((\multicicloMIPS0|operativa|breg|Mux6~18_combout\) # (!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux6~16_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux6~11_combout\ & ((\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux6~11_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux6~16_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux6~18_combout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux6~19_combout\);

-- Location: LCFF_X90_Y24_N31
\multicicloMIPS0|operativa|breg|breg[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][25]~regout\);

-- Location: LCCOMB_X83_Y22_N8
\multicicloMIPS0|operativa|breg|breg[23][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[23][25]~feeder_combout\ = \multicicloMIPS0|operativa|Selector19~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector19~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[23][25]~feeder_combout\);

-- Location: LCFF_X83_Y22_N9
\multicicloMIPS0|operativa|breg|breg[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[23][25]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][25]~regout\);

-- Location: LCCOMB_X90_Y24_N4
\multicicloMIPS0|operativa|breg|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|breg[23][25]~regout\) # (\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[19][25]~regout\ & ((!\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[19][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[23][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux6~7_combout\);

-- Location: LCFF_X90_Y24_N19
\multicicloMIPS0|operativa|breg|breg[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][25]~regout\);

-- Location: LCCOMB_X90_Y24_N20
\multicicloMIPS0|operativa|breg|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~8_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux6~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][25]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux6~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[27][25]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[27][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux6~7_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[31][25]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux6~8_combout\);

-- Location: LCCOMB_X91_Y24_N26
\multicicloMIPS0|operativa|breg|breg[30][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[30][25]~feeder_combout\ = \multicicloMIPS0|operativa|Selector19~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector19~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[30][25]~feeder_combout\);

-- Location: LCFF_X91_Y24_N27
\multicicloMIPS0|operativa|breg|breg[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[30][25]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][25]~regout\);

-- Location: LCFF_X75_Y24_N17
\multicicloMIPS0|operativa|breg|breg[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector19~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][25]~regout\);

-- Location: LCFF_X86_Y25_N15
\multicicloMIPS0|operativa|breg|breg[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][25]~regout\);

-- Location: LCCOMB_X86_Y25_N14
\multicicloMIPS0|operativa|breg|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[26][25]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[18][25]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][25]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[26][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux6~2_combout\);

-- Location: LCCOMB_X89_Y20_N18
\multicicloMIPS0|operativa|breg|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~3_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux6~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][25]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux6~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][25]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[30][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[22][25]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux6~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux6~3_combout\);

-- Location: LCCOMB_X89_Y20_N8
\multicicloMIPS0|operativa|breg|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|Mux6~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux6~5_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux6~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux6~6_combout\);

-- Location: LCCOMB_X89_Y22_N16
\multicicloMIPS0|operativa|breg|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux6~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux6~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux6~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux6~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux6~1_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux6~8_combout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|breg|Mux6~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux6~9_combout\);

-- Location: LCCOMB_X72_Y22_N12
\multicicloMIPS0|operativa|breg|Mux6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux6~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux6~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux6~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(25),
	datac => \multicicloMIPS0|operativa|breg|Mux6~19_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux6~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux6~20_combout\);

-- Location: LCFF_X72_Y22_N13
\multicicloMIPS0|operativa|regA[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux6~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(25));

-- Location: LCCOMB_X66_Y18_N26
\multicicloMIPS0|operativa|ula|RESULT~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~57_combout\ = (\multicicloMIPS0|operativa|Mux6~0_combout\) # ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(25)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- (\multicicloMIPS0|operativa|PC\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux6~0_combout\,
	datab => \multicicloMIPS0|operativa|PC\(25),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|regA\(25),
	combout => \multicicloMIPS0|operativa|ula|RESULT~57_combout\);

-- Location: LCCOMB_X63_Y23_N18
\multicicloMIPS0|operativa|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux18~2_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(13)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(13),
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|operativa|RI\(13),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux18~2_combout\);

-- Location: LCCOMB_X67_Y19_N12
\multicicloMIPS0|operativa|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux18~3_combout\ = (\multicicloMIPS0|operativa|Mux18~2_combout\) # ((\multicicloMIPS0|controle|orgBALU\(0) & (\multicicloMIPS0|operativa|RI\(11) & \multicicloMIPS0|controle|orgBALU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|operativa|RI\(11),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|Mux18~2_combout\,
	combout => \multicicloMIPS0|operativa|Mux18~3_combout\);

-- Location: LCCOMB_X69_Y24_N0
\multicicloMIPS0|operativa|ula|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~11_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(2) & ((\multicicloMIPS0|operativa|saidaCntrALU\(0)) # (\multicicloMIPS0|operativa|saidaCntrALU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	combout => \multicicloMIPS0|operativa|ula|Mux29~11_combout\);

-- Location: LCCOMB_X69_Y24_N28
\multicicloMIPS0|operativa|ula|Add0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~47_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux18~2_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(11),
	datac => \multicicloMIPS0|operativa|Mux18~2_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~47_combout\);

-- Location: LCFF_X63_Y23_N25
\multicicloMIPS0|operativa|RI[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(12),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(12));

-- Location: LCCOMB_X63_Y23_N24
\multicicloMIPS0|operativa|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux19~2_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(12)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(12),
	datab => \multicicloMIPS0|controle|orgBALU\(0),
	datac => \multicicloMIPS0|operativa|RI\(12),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux19~2_combout\);

-- Location: LCCOMB_X67_Y19_N22
\multicicloMIPS0|operativa|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux19~3_combout\ = (\multicicloMIPS0|operativa|Mux19~2_combout\) # ((\multicicloMIPS0|controle|orgBALU\(0) & (\multicicloMIPS0|operativa|RI\(10) & \multicicloMIPS0|controle|orgBALU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|operativa|RI\(10),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|Mux19~2_combout\,
	combout => \multicicloMIPS0|operativa|Mux19~3_combout\);

-- Location: LCCOMB_X68_Y25_N12
\multicicloMIPS0|operativa|ula|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux19~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|Selector64~0_combout\ & ((\multicicloMIPS0|operativa|saidaCntrALU\(0)) # (\multicicloMIPS0|operativa|Mux19~3_combout\))) # 
-- (!\multicicloMIPS0|operativa|Selector64~0_combout\ & (\multicicloMIPS0|operativa|saidaCntrALU\(0) & \multicicloMIPS0|operativa|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector64~0_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|Mux19~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux19~0_combout\);

-- Location: LCCOMB_X68_Y25_N24
\multicicloMIPS0|operativa|ula|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux19~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux19~0_combout\) # ((\multicicloMIPS0|operativa|ula|Mux19~6_combout\ & !\multicicloMIPS0|operativa|ula|Mux29~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux19~6_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux19~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux19~7_combout\);

-- Location: LCFF_X68_Y25_N25
\multicicloMIPS0|operativa|SaidaALU[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux19~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(12));

-- Location: LCCOMB_X67_Y27_N12
\multicicloMIPS0|operativa|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux51~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(12))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux19~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datab => \multicicloMIPS0|operativa|SaidaALU\(12),
	datac => \multicicloMIPS0|operativa|ula|Mux19~7_combout\,
	datad => \multicicloMIPS0|controle|opALU\(0),
	combout => \multicicloMIPS0|operativa|Mux51~0_combout\);

-- Location: LCCOMB_X67_Y27_N14
\multicicloMIPS0|operativa|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux51~1_combout\ = (\multicicloMIPS0|operativa|Mux51~0_combout\) # ((\multicicloMIPS0|operativa|RI\(10) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(10),
	datac => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|Mux51~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux51~1_combout\);

-- Location: LCFF_X67_Y27_N7
\multicicloMIPS0|operativa|PC[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Mux51~1_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(12));

-- Location: LCCOMB_X67_Y27_N16
\multicicloMIPS0|operativa|Selector64~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector64~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(12))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(12),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|PC\(12),
	combout => \multicicloMIPS0|operativa|Selector64~0_combout\);

-- Location: LCCOMB_X66_Y23_N20
\multicicloMIPS0|operativa|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux20~2_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(11)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|operativa|regB\(11),
	datac => \multicicloMIPS0|operativa|RI\(11),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux20~2_combout\);

-- Location: LCCOMB_X67_Y22_N10
\multicicloMIPS0|operativa|ula|Add0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~41_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux20~2_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datab => \multicicloMIPS0|operativa|Mux20~2_combout\,
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~41_combout\);

-- Location: LCCOMB_X68_Y23_N8
\multicicloMIPS0|operativa|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux28~3_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & \multicicloMIPS0|controle|orgBALU\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux28~3_combout\);

-- Location: LCCOMB_X68_Y22_N22
\multicicloMIPS0|operativa|ula|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~38_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux21~2_combout\) # ((\multicicloMIPS0|operativa|RI\(8) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|Mux21~2_combout\,
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~38_combout\);

-- Location: LCCOMB_X68_Y22_N24
\multicicloMIPS0|operativa|ula|Add0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~35_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux22~2_combout\) # ((\multicicloMIPS0|operativa|RI\(7) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datac => \multicicloMIPS0|operativa|Mux22~2_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~35_combout\);

-- Location: LCCOMB_X67_Y23_N6
\multicicloMIPS0|operativa|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux23~2_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(8)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(8),
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|operativa|RI\(8),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux23~2_combout\);

-- Location: LCCOMB_X68_Y25_N18
\multicicloMIPS0|operativa|ula|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~32_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux23~2_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|Mux23~2_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~32_combout\);

-- Location: LCFF_X77_Y26_N25
\multicicloMIPS0|operativa|breg|breg[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][7]~regout\);

-- Location: LCCOMB_X77_Y26_N24
\multicicloMIPS0|operativa|breg|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][7]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[12][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[13][7]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[12][7]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux24~17_combout\);

-- Location: LCCOMB_X76_Y26_N0
\multicicloMIPS0|operativa|breg|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux24~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][7]~regout\) # ((!\multicicloMIPS0|operativa|RI\(22))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux24~17_combout\ & (((\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|operativa|breg|breg[14][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][7]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux24~17_combout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|breg[14][7]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux24~18_combout\);

-- Location: LCFF_X82_Y22_N13
\multicicloMIPS0|operativa|breg|breg[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][7]~regout\);

-- Location: LCCOMB_X82_Y22_N12
\multicicloMIPS0|operativa|breg|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~12_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- ((\multicicloMIPS0|operativa|breg|breg[5][7]~regout\))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[4][7]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[5][7]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux24~12_combout\);

-- Location: LCCOMB_X81_Y28_N6
\multicicloMIPS0|operativa|breg|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~13_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux24~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][7]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux24~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][7]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[7][7]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[6][7]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux24~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux24~13_combout\);

-- Location: LCCOMB_X79_Y26_N24
\multicicloMIPS0|operativa|breg|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|Mux24~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux24~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux24~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux24~16_combout\);

-- Location: LCFF_X83_Y28_N15
\multicicloMIPS0|operativa|breg|breg[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector37~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][7]~regout\);

-- Location: LCCOMB_X83_Y28_N14
\multicicloMIPS0|operativa|breg|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][7]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[8][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[10][7]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[8][7]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux24~10_combout\);

-- Location: LCCOMB_X91_Y26_N26
\multicicloMIPS0|operativa|breg|breg[11][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[11][7]~feeder_combout\ = \multicicloMIPS0|operativa|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector37~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[11][7]~feeder_combout\);

-- Location: LCFF_X91_Y26_N27
\multicicloMIPS0|operativa|breg|breg[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[11][7]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][7]~regout\);

-- Location: LCCOMB_X91_Y26_N20
\multicicloMIPS0|operativa|breg|breg[9][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[9][7]~feeder_combout\ = \multicicloMIPS0|operativa|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector37~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[9][7]~feeder_combout\);

-- Location: LCFF_X91_Y26_N21
\multicicloMIPS0|operativa|breg|breg[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[9][7]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][7]~regout\);

-- Location: LCCOMB_X90_Y26_N30
\multicicloMIPS0|operativa|breg|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~11_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux24~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[11][7]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux24~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[9][7]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|Mux24~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux24~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][7]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[9][7]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux24~11_combout\);

-- Location: LCCOMB_X76_Y26_N10
\multicicloMIPS0|operativa|breg|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~19_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux24~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux24~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux24~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux24~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|Mux24~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux24~16_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux24~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux24~19_combout\);

-- Location: LCCOMB_X89_Y25_N2
\multicicloMIPS0|operativa|breg|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux24~2_combout\ & (((\multicicloMIPS0|operativa|breg|breg[30][7]~regout\) # (!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux24~2_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[22][7]~regout\ & (\multicicloMIPS0|operativa|RI\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux24~2_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[22][7]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[30][7]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux24~3_combout\);

-- Location: LCCOMB_X86_Y24_N0
\multicicloMIPS0|operativa|breg|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux24~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][7]~regout\) # ((!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux24~4_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[20][7]~regout\ & \multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux24~4_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[28][7]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[20][7]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux24~5_combout\);

-- Location: LCCOMB_X83_Y21_N2
\multicicloMIPS0|operativa|breg|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|Mux24~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux24~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux24~3_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux24~5_combout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux24~6_combout\);

-- Location: LCCOMB_X88_Y24_N2
\multicicloMIPS0|operativa|breg|breg[27][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[27][7]~feeder_combout\ = \multicicloMIPS0|operativa|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector37~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[27][7]~feeder_combout\);

-- Location: LCCOMB_X85_Y24_N18
\multicicloMIPS0|operativa|breg|Decoder0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~32_combout\ = (\multicicloMIPS0|operativa|Selector11~0_combout\ & (\multicicloMIPS0|operativa|Selector9~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~52_combout\ & 
-- \multicicloMIPS0|operativa|Selector12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datac => \multicicloMIPS0|operativa|breg|Decoder0~52_combout\,
	datad => \multicicloMIPS0|operativa|Selector12~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\);

-- Location: LCFF_X88_Y24_N3
\multicicloMIPS0|operativa|breg|breg[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[27][7]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][7]~regout\);

-- Location: LCCOMB_X88_Y22_N24
\multicicloMIPS0|operativa|breg|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux24~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][7]~regout\) # ((!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux24~7_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[27][7]~regout\ & \multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux24~7_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][7]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][7]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux24~8_combout\);

-- Location: LCFF_X77_Y24_N11
\multicicloMIPS0|operativa|breg|breg[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector37~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][7]~regout\);

-- Location: LCCOMB_X83_Y23_N22
\multicicloMIPS0|operativa|breg|breg[17][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[17][7]~feeder_combout\ = \multicicloMIPS0|operativa|Selector37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector37~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[17][7]~feeder_combout\);

-- Location: LCFF_X83_Y23_N23
\multicicloMIPS0|operativa|breg|breg[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[17][7]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][7]~regout\);

-- Location: LCCOMB_X83_Y23_N8
\multicicloMIPS0|operativa|breg|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~0_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[21][7]~regout\) # ((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (((!\multicicloMIPS0|operativa|RI\(24) & \multicicloMIPS0|operativa|breg|breg[17][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][7]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|breg[17][7]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux24~0_combout\);

-- Location: LCCOMB_X83_Y21_N12
\multicicloMIPS0|operativa|breg|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~1_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux24~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][7]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux24~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][7]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][7]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[25][7]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|Mux24~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux24~1_combout\);

-- Location: LCCOMB_X83_Y21_N24
\multicicloMIPS0|operativa|breg|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux24~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux24~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux24~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux24~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|Mux24~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux24~6_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux24~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux24~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux24~9_combout\);

-- Location: LCCOMB_X65_Y24_N24
\multicicloMIPS0|operativa|breg|Mux24~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux24~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux24~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux24~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|breg|Mux24~19_combout\,
	datac => \multicicloMIPS0|operativa|RI\(25),
	datad => \multicicloMIPS0|operativa|breg|Mux24~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux24~20_combout\);

-- Location: LCFF_X65_Y24_N25
\multicicloMIPS0|operativa|regA[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux24~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(7));

-- Location: LCCOMB_X65_Y24_N14
\multicicloMIPS0|operativa|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux56~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(7))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux24~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(7),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|controle|opALU\(0),
	datad => \multicicloMIPS0|operativa|ula|Mux24~7_combout\,
	combout => \multicicloMIPS0|operativa|Mux56~0_combout\);

-- Location: LCCOMB_X65_Y23_N2
\multicicloMIPS0|operativa|Mux56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux56~1_combout\ = (\multicicloMIPS0|operativa|Mux56~0_combout\) # ((\multicicloMIPS0|operativa|RI\(5) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(5),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|Mux56~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux56~1_combout\);

-- Location: LCCOMB_X65_Y23_N12
\multicicloMIPS0|operativa|PC[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|PC[7]~feeder_combout\ = \multicicloMIPS0|operativa|Mux56~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Mux56~1_combout\,
	combout => \multicicloMIPS0|operativa|PC[7]~feeder_combout\);

-- Location: LCFF_X65_Y23_N13
\multicicloMIPS0|operativa|PC[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|PC[7]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(7));

-- Location: LCCOMB_X66_Y24_N18
\multicicloMIPS0|operativa|Selector69~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector69~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(7))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regA\(7),
	datac => \multicicloMIPS0|operativa|PC\(7),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector69~0_combout\);

-- Location: LCCOMB_X68_Y23_N20
\multicicloMIPS0|operativa|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux25~2_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(6)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|operativa|regB\(6),
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux25~2_combout\);

-- Location: LCCOMB_X69_Y23_N12
\multicicloMIPS0|operativa|ula|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~26_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux25~2_combout\) # ((\multicicloMIPS0|operativa|RI\(4) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datab => \multicicloMIPS0|operativa|RI\(4),
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux25~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~26_combout\);

-- Location: LCCOMB_X66_Y25_N28
\multicicloMIPS0|operativa|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux37~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(26))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux5~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|opALU\(0),
	datab => \multicicloMIPS0|operativa|SaidaALU\(26),
	datac => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|ula|Mux5~11_combout\,
	combout => \multicicloMIPS0|operativa|Mux37~0_combout\);

-- Location: LCCOMB_X66_Y25_N22
\multicicloMIPS0|operativa|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux37~1_combout\ = (\multicicloMIPS0|operativa|Mux37~0_combout\) # ((\multicicloMIPS0|controle|orgPC\(1) & \multicicloMIPS0|operativa|RI\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|Mux37~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux37~1_combout\);

-- Location: LCFF_X66_Y25_N23
\multicicloMIPS0|operativa|PC[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Mux37~1_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(26));

-- Location: LCCOMB_X65_Y21_N22
\multicicloMIPS0|operativa|Selector50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector50~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(26))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(26),
	datab => \multicicloMIPS0|operativa|PC\(26),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector50~0_combout\);

-- Location: LCCOMB_X67_Y22_N22
\multicicloMIPS0|operativa|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux5~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (((\multicicloMIPS0|operativa|RI\(15))))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(26) & (!\multicicloMIPS0|controle|orgBALU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(26),
	datab => \multicicloMIPS0|controle|orgBALU\(0),
	datac => \multicicloMIPS0|operativa|RI\(15),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux5~0_combout\);

-- Location: LCCOMB_X66_Y20_N16
\multicicloMIPS0|operativa|ula|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux5~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|Selector50~0_combout\) # (\multicicloMIPS0|operativa|Mux5~0_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & 
-- (\multicicloMIPS0|operativa|Selector50~0_combout\ & \multicicloMIPS0|operativa|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datac => \multicicloMIPS0|operativa|Selector50~0_combout\,
	datad => \multicicloMIPS0|operativa|Mux5~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux5~0_combout\);

-- Location: LCCOMB_X70_Y20_N24
\multicicloMIPS0|operativa|ula|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux7~0_combout\ = (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & ((!\multicicloMIPS0|operativa|RI\(10)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|RI\(10),
	combout => \multicicloMIPS0|operativa|ula|Mux7~0_combout\);

-- Location: LCCOMB_X66_Y22_N10
\multicicloMIPS0|operativa|ula|ShiftRight1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~44_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(24)))) # (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regB\(22),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|regB\(24),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~44_combout\);

-- Location: LCCOMB_X69_Y25_N20
\multicicloMIPS0|operativa|ula|ShiftRight0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & (!\multicicloMIPS0|operativa|RI\(8) & !\multicicloMIPS0|controle|orgBALU\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\);

-- Location: LCCOMB_X66_Y22_N14
\multicicloMIPS0|operativa|ula|ShiftRight0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~78_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftRight1~52_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight1~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~52_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~44_combout\,
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~78_combout\);

-- Location: LCCOMB_X69_Y20_N16
\multicicloMIPS0|operativa|ula|ShiftRight0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & (!\multicicloMIPS0|controle|orgBALU\(1) & \multicicloMIPS0|operativa|RI\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|orgBALU\(0),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|RI\(8),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\);

-- Location: LCCOMB_X87_Y26_N22
\multicicloMIPS0|operativa|breg|breg[29][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[29][28]~feeder_combout\ = \multicicloMIPS0|operativa|Selector16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector16~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[29][28]~feeder_combout\);

-- Location: LCFF_X87_Y26_N23
\multicicloMIPS0|operativa|breg|breg[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[29][28]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][28]~regout\);

-- Location: LCFF_X88_Y26_N25
\multicicloMIPS0|operativa|breg|breg[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][28]~regout\);

-- Location: LCCOMB_X88_Y26_N24
\multicicloMIPS0|operativa|breg|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[25][28]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[17][28]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[17][28]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[25][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux3~0_combout\);

-- Location: LCCOMB_X87_Y26_N16
\multicicloMIPS0|operativa|breg|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~1_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux3~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][28]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux3~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[21][28]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][28]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][28]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux3~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux3~1_combout\);

-- Location: LCFF_X86_Y25_N29
\multicicloMIPS0|operativa|breg|breg[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][28]~regout\);

-- Location: LCCOMB_X85_Y27_N8
\multicicloMIPS0|operativa|breg|breg[22][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[22][28]~feeder_combout\ = \multicicloMIPS0|operativa|Selector16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector16~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[22][28]~feeder_combout\);

-- Location: LCFF_X85_Y27_N9
\multicicloMIPS0|operativa|breg|breg[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[22][28]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][28]~regout\);

-- Location: LCFF_X86_Y25_N3
\multicicloMIPS0|operativa|breg|breg[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][28]~regout\);

-- Location: LCCOMB_X86_Y25_N2
\multicicloMIPS0|operativa|breg|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[22][28]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[18][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[22][28]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[18][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux3~2_combout\);

-- Location: LCCOMB_X86_Y25_N28
\multicicloMIPS0|operativa|breg|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux3~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][28]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux3~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][28]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[30][28]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[26][28]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux3~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux3~3_combout\);

-- Location: LCCOMB_X86_Y25_N24
\multicicloMIPS0|operativa|breg|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|Mux3~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux3~5_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux3~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux3~6_combout\);

-- Location: LCFF_X87_Y22_N15
\multicicloMIPS0|operativa|breg|breg[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][28]~regout\);

-- Location: LCFF_X87_Y22_N5
\multicicloMIPS0|operativa|breg|breg[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][28]~regout\);

-- Location: LCCOMB_X87_Y22_N4
\multicicloMIPS0|operativa|breg|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux3~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][28]~regout\) # ((!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux3~7_combout\ & 
-- (((\multicicloMIPS0|operativa|breg|breg[23][28]~regout\ & \multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux3~7_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][28]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[23][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux3~8_combout\);

-- Location: LCCOMB_X88_Y26_N8
\multicicloMIPS0|operativa|breg|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux3~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux3~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux3~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux3~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux3~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux3~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux3~8_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux3~9_combout\);

-- Location: LCCOMB_X89_Y23_N10
\multicicloMIPS0|operativa|breg|breg[9][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[9][28]~feeder_combout\ = \multicicloMIPS0|operativa|Selector16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector16~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[9][28]~feeder_combout\);

-- Location: LCFF_X89_Y23_N11
\multicicloMIPS0|operativa|breg|breg[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[9][28]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][28]~regout\);

-- Location: LCFF_X81_Y26_N21
\multicicloMIPS0|operativa|breg|breg[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][28]~regout\);

-- Location: LCCOMB_X81_Y26_N20
\multicicloMIPS0|operativa|breg|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux3~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][28]~regout\) # (!\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|breg|Mux3~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][28]~regout\ & ((\multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux3~12_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[9][28]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux3~13_combout\);

-- Location: LCCOMB_X82_Y27_N10
\multicicloMIPS0|operativa|breg|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~16_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|Mux3~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux3~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|Mux3~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux3~16_combout\);

-- Location: LCCOMB_X76_Y25_N20
\multicicloMIPS0|operativa|breg|breg[15][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[15][28]~feeder_combout\ = \multicicloMIPS0|operativa|Selector16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector16~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[15][28]~feeder_combout\);

-- Location: LCFF_X76_Y25_N21
\multicicloMIPS0|operativa|breg|breg[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[15][28]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][28]~regout\);

-- Location: LCFF_X75_Y25_N23
\multicicloMIPS0|operativa|breg|breg[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][28]~regout\);

-- Location: LCFF_X75_Y25_N13
\multicicloMIPS0|operativa|breg|breg[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][28]~regout\);

-- Location: LCCOMB_X75_Y25_N22
\multicicloMIPS0|operativa|breg|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|RI\(21))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][28]~regout\))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[12][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[12][28]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[13][28]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux3~17_combout\);

-- Location: LCCOMB_X76_Y25_N30
\multicicloMIPS0|operativa|breg|breg[14][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[14][28]~feeder_combout\ = \multicicloMIPS0|operativa|Selector16~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector16~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[14][28]~feeder_combout\);

-- Location: LCFF_X76_Y25_N31
\multicicloMIPS0|operativa|breg|breg[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[14][28]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][28]~regout\);

-- Location: LCCOMB_X75_Y25_N8
\multicicloMIPS0|operativa|breg|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux3~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][28]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux3~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][28]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[15][28]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux3~17_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][28]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux3~18_combout\);

-- Location: LCCOMB_X75_Y27_N20
\multicicloMIPS0|operativa|breg|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~19_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux3~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux3~18_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux3~16_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux3~11_combout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux3~11_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux3~16_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux3~18_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux3~19_combout\);

-- Location: LCCOMB_X63_Y25_N30
\multicicloMIPS0|operativa|breg|Mux3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux3~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux3~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|breg|Mux3~9_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux3~19_combout\,
	datad => \multicicloMIPS0|operativa|RI\(25),
	combout => \multicicloMIPS0|operativa|breg|Mux3~20_combout\);

-- Location: LCFF_X63_Y25_N31
\multicicloMIPS0|operativa|regA[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(28));

-- Location: LCCOMB_X62_Y25_N24
\multicicloMIPS0|operativa|Selector48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector48~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(28)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(28),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|regA\(28),
	combout => \multicicloMIPS0|operativa|Selector48~0_combout\);

-- Location: LCCOMB_X66_Y23_N28
\multicicloMIPS0|operativa|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux3~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(15))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (((\multicicloMIPS0|operativa|regB\(28) & !\multicicloMIPS0|controle|orgBALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datab => \multicicloMIPS0|operativa|regB\(28),
	datac => \multicicloMIPS0|controle|orgBALU\(0),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux3~0_combout\);

-- Location: LCCOMB_X62_Y25_N2
\multicicloMIPS0|operativa|ula|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux3~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|saidaCntrALU\(0) & ((\multicicloMIPS0|operativa|Selector48~0_combout\) # (\multicicloMIPS0|operativa|Mux3~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & (\multicicloMIPS0|operativa|Selector48~0_combout\ & \multicicloMIPS0|operativa|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datab => \multicicloMIPS0|operativa|Selector48~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|Mux3~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux3~0_combout\);

-- Location: LCCOMB_X62_Y24_N10
\multicicloMIPS0|operativa|ula|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux3~12_combout\ = (\multicicloMIPS0|operativa|ula|Mux3~0_combout\) # ((\multicicloMIPS0|operativa|ula|Mux3~11_combout\ & !\multicicloMIPS0|operativa|ula|Mux29~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux3~11_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux3~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux3~12_combout\);

-- Location: LCFF_X62_Y24_N11
\multicicloMIPS0|operativa|SaidaALU[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(28));

-- Location: LCCOMB_X77_Y25_N16
\multicicloMIPS0|operativa|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector16~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|MDR\(28))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(28),
	datab => \multicicloMIPS0|operativa|SaidaALU\(28),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector16~0_combout\);

-- Location: LCFF_X87_Y24_N15
\multicicloMIPS0|operativa|breg|breg[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][28]~regout\);

-- Location: LCFF_X87_Y25_N1
\multicicloMIPS0|operativa|breg|breg[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][28]~regout\);

-- Location: LCFF_X87_Y25_N7
\multicicloMIPS0|operativa|breg|breg[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][28]~regout\);

-- Location: LCCOMB_X87_Y25_N0
\multicicloMIPS0|operativa|breg|Mux35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|RI\(18))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[20][28]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[16][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[20][28]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[16][28]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux35~4_combout\);

-- Location: LCCOMB_X86_Y20_N12
\multicicloMIPS0|operativa|breg|Mux35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~5_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux35~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][28]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux35~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[24][28]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[28][28]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[24][28]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux35~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux35~5_combout\);

-- Location: LCCOMB_X85_Y19_N16
\multicicloMIPS0|operativa|breg|Mux35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux35~3_combout\) # ((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (((\multicicloMIPS0|operativa|breg|Mux35~5_combout\ & !\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux35~3_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux35~5_combout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux35~6_combout\);

-- Location: LCFF_X89_Y24_N23
\multicicloMIPS0|operativa|breg|breg[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][28]~regout\);

-- Location: LCFF_X89_Y24_N25
\multicicloMIPS0|operativa|breg|breg[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][28]~regout\);

-- Location: LCCOMB_X89_Y24_N24
\multicicloMIPS0|operativa|breg|Mux35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[27][28]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[19][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[27][28]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[19][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux35~7_combout\);

-- Location: LCCOMB_X87_Y22_N14
\multicicloMIPS0|operativa|breg|Mux35~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~8_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux35~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][28]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux35~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[23][28]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux35~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[23][28]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][28]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux35~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux35~8_combout\);

-- Location: LCFF_X88_Y26_N11
\multicicloMIPS0|operativa|breg|breg[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][28]~regout\);

-- Location: LCCOMB_X88_Y26_N10
\multicicloMIPS0|operativa|breg|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[25][28]~regout\) # ((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (((\multicicloMIPS0|operativa|breg|breg[17][28]~regout\ & !\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][28]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[17][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux35~0_combout\);

-- Location: LCCOMB_X87_Y26_N6
\multicicloMIPS0|operativa|breg|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux35~0_combout\ & (((\multicicloMIPS0|operativa|breg|breg[29][28]~regout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux35~0_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[21][28]~regout\ & ((\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][28]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][28]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux35~0_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux35~1_combout\);

-- Location: LCCOMB_X86_Y22_N12
\multicicloMIPS0|operativa|breg|Mux35~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux35~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux35~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux35~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux35~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|Mux35~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux35~6_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux35~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux35~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux35~9_combout\);

-- Location: LCFF_X77_Y22_N27
\multicicloMIPS0|operativa|breg|breg[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][28]~regout\);

-- Location: LCCOMB_X77_Y22_N20
\multicicloMIPS0|operativa|breg|Mux35~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~10_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][28]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[4][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[5][28]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[4][28]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux35~10_combout\);

-- Location: LCFF_X79_Y25_N11
\multicicloMIPS0|operativa|breg|breg[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][28]~regout\);

-- Location: LCCOMB_X78_Y22_N14
\multicicloMIPS0|operativa|breg|Mux35~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~11_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux35~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][28]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux35~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][28]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux35~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[7][28]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|Mux35~10_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[6][28]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux35~11_combout\);

-- Location: LCFF_X77_Y22_N7
\multicicloMIPS0|operativa|breg|breg[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector16~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][28]~regout\);

-- Location: LCCOMB_X77_Y22_N6
\multicicloMIPS0|operativa|breg|Mux35~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][28]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[1][28]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[3][28]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux35~14_combout\);

-- Location: LCCOMB_X78_Y22_N4
\multicicloMIPS0|operativa|breg|Mux35~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux35~14_combout\) # ((\multicicloMIPS0|operativa|breg|breg[2][28]~regout\ & (\multicicloMIPS0|operativa|RI\(17) & !\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[2][28]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux35~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux35~15_combout\);

-- Location: LCCOMB_X78_Y22_N2
\multicicloMIPS0|operativa|breg|Mux35~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux35~13_combout\) # ((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (((\multicicloMIPS0|operativa|breg|Mux35~15_combout\ & !\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux35~13_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux35~15_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux35~16_combout\);

-- Location: LCCOMB_X78_Y22_N8
\multicicloMIPS0|operativa|breg|Mux35~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~19_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux35~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux35~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux35~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux35~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux35~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux35~18_combout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|Mux35~11_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux35~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux35~19_combout\);

-- Location: LCCOMB_X67_Y18_N2
\multicicloMIPS0|operativa|breg|Mux35~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux35~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux35~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux35~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux35~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux35~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux35~20_combout\);

-- Location: LCFF_X67_Y18_N3
\multicicloMIPS0|operativa|regB[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux35~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(28));

-- Location: LCCOMB_X63_Y19_N14
\multicicloMIPS0|operativa|ula|ShiftRight1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~42_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(28)))) # (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|regB\(26),
	datad => \multicicloMIPS0|operativa|regB\(28),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~42_combout\);

-- Location: LCCOMB_X71_Y22_N4
\multicicloMIPS0|operativa|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux2~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(15))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (((\multicicloMIPS0|operativa|regB\(29) & !\multicicloMIPS0|controle|orgBALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datab => \multicicloMIPS0|operativa|regB\(29),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux2~0_combout\);

-- Location: LCCOMB_X72_Y25_N16
\multicicloMIPS0|operativa|ula|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux2~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|Selector47~0_combout\ & ((\multicicloMIPS0|operativa|saidaCntrALU\(0)) # (\multicicloMIPS0|operativa|Mux2~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|Selector47~0_combout\ & (\multicicloMIPS0|operativa|saidaCntrALU\(0) & \multicicloMIPS0|operativa|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector47~0_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|Mux2~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux2~3_combout\);

-- Location: LCCOMB_X62_Y24_N0
\multicicloMIPS0|operativa|ula|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux2~13_combout\ = (\multicicloMIPS0|operativa|ula|Mux2~3_combout\) # ((\multicicloMIPS0|operativa|ula|Mux2~12_combout\ & !\multicicloMIPS0|operativa|ula|Mux29~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux2~12_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux2~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux2~13_combout\);

-- Location: LCFF_X62_Y24_N1
\multicicloMIPS0|operativa|SaidaALU[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(29));

-- Location: LCFF_X63_Y22_N15
\multicicloMIPS0|operativa|MDR[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(27));

-- Location: LCCOMB_X76_Y24_N14
\multicicloMIPS0|operativa|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector17~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(27)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(27),
	datac => \multicicloMIPS0|operativa|MDR\(27),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector17~0_combout\);

-- Location: LCFF_X85_Y24_N3
\multicicloMIPS0|operativa|breg|breg[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][27]~regout\);

-- Location: LCFF_X85_Y24_N9
\multicicloMIPS0|operativa|breg|breg[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][27]~regout\);

-- Location: LCCOMB_X88_Y22_N8
\multicicloMIPS0|operativa|breg|breg[23][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[23][27]~feeder_combout\ = \multicicloMIPS0|operativa|Selector17~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector17~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[23][27]~feeder_combout\);

-- Location: LCFF_X88_Y22_N9
\multicicloMIPS0|operativa|breg|breg[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[23][27]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][27]~regout\);

-- Location: LCFF_X89_Y24_N19
\multicicloMIPS0|operativa|breg|breg[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][27]~regout\);

-- Location: LCCOMB_X89_Y24_N18
\multicicloMIPS0|operativa|breg|Mux36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[23][27]~regout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((\multicicloMIPS0|operativa|breg|breg[19][27]~regout\ & !\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[23][27]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[19][27]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux36~7_combout\);

-- Location: LCCOMB_X85_Y24_N8
\multicicloMIPS0|operativa|breg|Mux36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~8_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux36~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][27]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux36~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[27][27]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux36~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[27][27]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][27]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux36~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux36~8_combout\);

-- Location: LCFF_X89_Y23_N23
\multicicloMIPS0|operativa|breg|breg[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][27]~regout\);

-- Location: LCFF_X82_Y24_N13
\multicicloMIPS0|operativa|breg|breg[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][27]~regout\);

-- Location: LCCOMB_X89_Y23_N12
\multicicloMIPS0|operativa|breg|Mux36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux36~2_combout\ & (((\multicicloMIPS0|operativa|breg|breg[30][27]~regout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux36~2_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[22][27]~regout\ & (\multicicloMIPS0|operativa|RI\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux36~2_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[22][27]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|breg[30][27]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux36~3_combout\);

-- Location: LCCOMB_X85_Y19_N20
\multicicloMIPS0|operativa|breg|Mux36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux36~3_combout\) # (\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|Mux36~5_combout\ & ((!\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux36~5_combout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|Mux36~3_combout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux36~6_combout\);

-- Location: LCCOMB_X85_Y19_N6
\multicicloMIPS0|operativa|breg|Mux36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~9_combout\ = (\multicicloMIPS0|operativa|breg|Mux36~6_combout\ & (((\multicicloMIPS0|operativa|breg|Mux36~8_combout\) # (!\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|breg|Mux36~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux36~1_combout\ & ((\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux36~1_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux36~8_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux36~6_combout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux36~9_combout\);

-- Location: LCCOMB_X81_Y26_N2
\multicicloMIPS0|operativa|breg|breg[11][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[11][27]~feeder_combout\ = \multicicloMIPS0|operativa|Selector17~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector17~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[11][27]~feeder_combout\);

-- Location: LCFF_X81_Y26_N3
\multicicloMIPS0|operativa|breg|breg[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[11][27]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][27]~regout\);

-- Location: LCFF_X91_Y26_N29
\multicicloMIPS0|operativa|breg|breg[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][27]~regout\);

-- Location: LCCOMB_X81_Y26_N0
\multicicloMIPS0|operativa|breg|Mux36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux36~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][27]~regout\) # ((!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux36~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[9][27]~regout\ & \multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux36~10_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[11][27]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][27]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux36~11_combout\);

-- Location: LCFF_X77_Y23_N3
\multicicloMIPS0|operativa|breg|breg[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][27]~regout\);

-- Location: LCCOMB_X77_Y23_N2
\multicicloMIPS0|operativa|breg|Mux36~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][27]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[1][27]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[3][27]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux36~14_combout\);

-- Location: LCCOMB_X85_Y27_N30
\multicicloMIPS0|operativa|breg|Mux36~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux36~14_combout\) # ((\multicicloMIPS0|operativa|breg|breg[2][27]~regout\ & (!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[2][27]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux36~14_combout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux36~15_combout\);

-- Location: LCCOMB_X85_Y27_N28
\multicicloMIPS0|operativa|breg|Mux36~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~16_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux36~13_combout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((!\multicicloMIPS0|operativa|RI\(19) & \multicicloMIPS0|operativa|breg|Mux36~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux36~13_combout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux36~15_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux36~16_combout\);

-- Location: LCCOMB_X85_Y27_N22
\multicicloMIPS0|operativa|breg|Mux36~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~19_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux36~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux36~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux36~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux36~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux36~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux36~11_combout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux36~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux36~19_combout\);

-- Location: LCCOMB_X65_Y18_N22
\multicicloMIPS0|operativa|breg|Mux36~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux36~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux36~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux36~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux36~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux36~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux36~20_combout\);

-- Location: LCFF_X65_Y18_N23
\multicicloMIPS0|operativa|regB[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux36~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(27));

-- Location: M4K_X64_Y22
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000FFFBFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002002102B40000445001244488D000490124049000000000023408D00800",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "memoriaMIPS.mif",
	init_file_layout => "port_a",
	logical_ram_name => "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \multicicloMIPS0|controle|writeMem~combout\,
	clk0 => \iCLK_28~clkctrl_outclk\,
	portadatain => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCFF_X63_Y22_N11
\multicicloMIPS0|operativa|MDR[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(30));

-- Location: LCCOMB_X77_Y26_N8
\multicicloMIPS0|operativa|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector14~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(30)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(30),
	datab => \multicicloMIPS0|controle|Mem2Reg~combout\,
	datad => \multicicloMIPS0|operativa|MDR\(30),
	combout => \multicicloMIPS0|operativa|Selector14~0_combout\);

-- Location: LCCOMB_X76_Y25_N26
\multicicloMIPS0|operativa|breg|breg[15][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[15][30]~feeder_combout\ = \multicicloMIPS0|operativa|Selector14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector14~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[15][30]~feeder_combout\);

-- Location: LCFF_X76_Y25_N27
\multicicloMIPS0|operativa|breg|breg[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[15][30]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][30]~regout\);

-- Location: LCCOMB_X76_Y25_N12
\multicicloMIPS0|operativa|breg|breg[14][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[14][30]~feeder_combout\ = \multicicloMIPS0|operativa|Selector14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector14~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[14][30]~feeder_combout\);

-- Location: LCFF_X76_Y25_N13
\multicicloMIPS0|operativa|breg|breg[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[14][30]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][30]~regout\);

-- Location: LCCOMB_X76_Y25_N18
\multicicloMIPS0|operativa|breg|Mux33~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux33~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][30]~regout\) # ((!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux33~17_combout\ & (((\multicicloMIPS0|operativa|RI\(17) & \multicicloMIPS0|operativa|breg|breg[14][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux33~17_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[15][30]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[14][30]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux33~18_combout\);

-- Location: LCCOMB_X89_Y23_N30
\multicicloMIPS0|operativa|breg|breg[9][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[9][30]~feeder_combout\ = \multicicloMIPS0|operativa|Selector14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector14~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[9][30]~feeder_combout\);

-- Location: LCFF_X89_Y23_N31
\multicicloMIPS0|operativa|breg|breg[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[9][30]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][30]~regout\);

-- Location: LCFF_X82_Y26_N23
\multicicloMIPS0|operativa|breg|breg[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][30]~regout\);

-- Location: LCCOMB_X82_Y26_N22
\multicicloMIPS0|operativa|breg|Mux33~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~12_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[10][30]~regout\) # ((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (((\multicicloMIPS0|operativa|breg|breg[8][30]~regout\ & !\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[10][30]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[8][30]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux33~12_combout\);

-- Location: LCFF_X81_Y26_N27
\multicicloMIPS0|operativa|breg|breg[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][30]~regout\);

-- Location: LCCOMB_X85_Y26_N28
\multicicloMIPS0|operativa|breg|Mux33~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~13_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux33~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][30]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux33~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][30]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux33~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[9][30]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux33~12_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[11][30]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux33~13_combout\);

-- Location: LCCOMB_X79_Y23_N10
\multicicloMIPS0|operativa|breg|breg[3][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[3][30]~feeder_combout\ = \multicicloMIPS0|operativa|Selector14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector14~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[3][30]~feeder_combout\);

-- Location: LCFF_X79_Y23_N11
\multicicloMIPS0|operativa|breg|breg[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[3][30]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][30]~regout\);

-- Location: LCCOMB_X80_Y24_N22
\multicicloMIPS0|operativa|breg|Decoder0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~45_combout\ = (!\multicicloMIPS0|operativa|Selector11~0_combout\ & (!\multicicloMIPS0|operativa|Selector10~0_combout\ & (!\multicicloMIPS0|operativa|Selector9~0_combout\ & 
-- \multicicloMIPS0|operativa|breg|Decoder0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~56_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\);

-- Location: LCFF_X80_Y23_N25
\multicicloMIPS0|operativa|breg|breg[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][30]~regout\);

-- Location: LCCOMB_X79_Y23_N16
\multicicloMIPS0|operativa|breg|Mux33~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[3][30]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[3][30]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|breg[1][30]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux33~14_combout\);

-- Location: LCFF_X80_Y23_N7
\multicicloMIPS0|operativa|breg|breg[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][30]~regout\);

-- Location: LCCOMB_X79_Y20_N20
\multicicloMIPS0|operativa|breg|Mux33~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux33~14_combout\) # ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[2][30]~regout\ & !\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux33~14_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[2][30]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux33~15_combout\);

-- Location: LCCOMB_X79_Y20_N14
\multicicloMIPS0|operativa|breg|Mux33~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~16_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|Mux33~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux33~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux33~13_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux33~15_combout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux33~16_combout\);

-- Location: LCFF_X79_Y25_N23
\multicicloMIPS0|operativa|breg|breg[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][30]~regout\);

-- Location: LCFF_X79_Y25_N25
\multicicloMIPS0|operativa|breg|breg[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][30]~regout\);

-- Location: LCFF_X77_Y22_N15
\multicicloMIPS0|operativa|breg|breg[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][30]~regout\);

-- Location: LCCOMB_X77_Y22_N28
\multicicloMIPS0|operativa|breg|Mux33~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~10_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][30]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[4][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[5][30]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[4][30]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux33~10_combout\);

-- Location: LCCOMB_X79_Y25_N24
\multicicloMIPS0|operativa|breg|Mux33~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~11_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux33~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][30]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux33~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[6][30]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux33~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[6][30]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[7][30]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux33~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux33~11_combout\);

-- Location: LCCOMB_X78_Y20_N6
\multicicloMIPS0|operativa|breg|Mux33~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~19_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux33~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux33~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux33~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux33~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux33~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux33~16_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux33~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux33~19_combout\);

-- Location: LCFF_X83_Y22_N27
\multicicloMIPS0|operativa|breg|breg[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][30]~regout\);

-- Location: LCFF_X89_Y24_N3
\multicicloMIPS0|operativa|breg|breg[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][30]~regout\);

-- Location: LCCOMB_X89_Y24_N2
\multicicloMIPS0|operativa|breg|Mux33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][30]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[19][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[19][30]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[27][30]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux33~7_combout\);

-- Location: LCCOMB_X90_Y21_N8
\multicicloMIPS0|operativa|breg|Mux33~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~8_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux33~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][30]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux33~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][30]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][30]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[23][30]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux33~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux33~8_combout\);

-- Location: LCFF_X93_Y24_N1
\multicicloMIPS0|operativa|breg|breg[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][30]~regout\);

-- Location: LCCOMB_X85_Y20_N16
\multicicloMIPS0|operativa|breg|breg[28][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[28][30]~feeder_combout\ = \multicicloMIPS0|operativa|Selector14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector14~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[28][30]~feeder_combout\);

-- Location: LCFF_X85_Y20_N17
\multicicloMIPS0|operativa|breg|breg[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[28][30]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][30]~regout\);

-- Location: LCFF_X87_Y25_N31
\multicicloMIPS0|operativa|breg|breg[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][30]~regout\);

-- Location: LCFF_X87_Y25_N13
\multicicloMIPS0|operativa|breg|breg[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][30]~regout\);

-- Location: LCCOMB_X87_Y25_N30
\multicicloMIPS0|operativa|breg|Mux33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|RI\(18))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][30]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[16][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[16][30]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[20][30]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux33~4_combout\);

-- Location: LCCOMB_X85_Y20_N22
\multicicloMIPS0|operativa|breg|Mux33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~5_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux33~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][30]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux33~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[24][30]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[24][30]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][30]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux33~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux33~5_combout\);

-- Location: LCCOMB_X82_Y27_N14
\multicicloMIPS0|operativa|breg|breg[18][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[18][30]~feeder_combout\ = \multicicloMIPS0|operativa|Selector14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector14~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[18][30]~feeder_combout\);

-- Location: LCFF_X82_Y27_N15
\multicicloMIPS0|operativa|breg|breg[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[18][30]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][30]~regout\);

-- Location: LCCOMB_X82_Y27_N12
\multicicloMIPS0|operativa|breg|breg[22][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[22][30]~feeder_combout\ = \multicicloMIPS0|operativa|Selector14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector14~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[22][30]~feeder_combout\);

-- Location: LCFF_X82_Y27_N13
\multicicloMIPS0|operativa|breg|breg[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[22][30]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][30]~regout\);

-- Location: LCCOMB_X82_Y27_N22
\multicicloMIPS0|operativa|breg|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~2_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|RI\(18))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][30]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[18][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[18][30]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[22][30]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux33~2_combout\);

-- Location: LCFF_X80_Y27_N31
\multicicloMIPS0|operativa|breg|breg[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][30]~regout\);

-- Location: LCCOMB_X80_Y27_N30
\multicicloMIPS0|operativa|breg|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux33~2_combout\ & (((\multicicloMIPS0|operativa|breg|breg[30][30]~regout\) # (!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux33~2_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[26][30]~regout\ & ((\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][30]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux33~2_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[30][30]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux33~3_combout\);

-- Location: LCCOMB_X85_Y20_N4
\multicicloMIPS0|operativa|breg|Mux33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16)) # (\multicicloMIPS0|operativa|breg|Mux33~3_combout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|Mux33~5_combout\ & (!\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux33~5_combout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux33~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux33~6_combout\);

-- Location: LCCOMB_X89_Y20_N24
\multicicloMIPS0|operativa|breg|Mux33~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~9_combout\ = (\multicicloMIPS0|operativa|breg|Mux33~6_combout\ & (((\multicicloMIPS0|operativa|breg|Mux33~8_combout\) # (!\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|breg|Mux33~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux33~1_combout\ & ((\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux33~1_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux33~8_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux33~6_combout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux33~9_combout\);

-- Location: LCCOMB_X67_Y18_N10
\multicicloMIPS0|operativa|breg|Mux33~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux33~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux33~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux33~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux33~19_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux33~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux33~20_combout\);

-- Location: LCFF_X67_Y18_N11
\multicicloMIPS0|operativa|regB[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux33~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(30));

-- Location: LCFF_X63_Y22_N5
\multicicloMIPS0|operativa|MDR[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(29));

-- Location: LCCOMB_X75_Y23_N20
\multicicloMIPS0|operativa|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector15~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(29)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|SaidaALU\(29),
	datac => \multicicloMIPS0|operativa|MDR\(29),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector15~0_combout\);

-- Location: LCFF_X88_Y21_N1
\multicicloMIPS0|operativa|breg|breg[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][29]~regout\);

-- Location: LCFF_X86_Y22_N27
\multicicloMIPS0|operativa|breg|breg[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][29]~regout\);

-- Location: LCCOMB_X88_Y21_N0
\multicicloMIPS0|operativa|breg|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19)) # ((\multicicloMIPS0|operativa|breg|breg[21][29]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[17][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[17][29]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[21][29]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux34~0_combout\);

-- Location: LCFF_X88_Y21_N19
\multicicloMIPS0|operativa|breg|breg[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][29]~regout\);

-- Location: LCCOMB_X88_Y21_N18
\multicicloMIPS0|operativa|breg|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux34~0_combout\ & (((\multicicloMIPS0|operativa|breg|breg[29][29]~regout\) # (!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux34~0_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[25][29]~regout\ & ((\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][29]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux34~0_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[29][29]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux34~1_combout\);

-- Location: LCFF_X90_Y24_N3
\multicicloMIPS0|operativa|breg|breg[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][29]~regout\);

-- Location: LCCOMB_X90_Y24_N14
\multicicloMIPS0|operativa|breg|Mux34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[23][29]~regout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((\multicicloMIPS0|operativa|breg|breg[19][29]~regout\ & !\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][29]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[19][29]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux34~7_combout\);

-- Location: LCFF_X85_Y24_N13
\multicicloMIPS0|operativa|breg|breg[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][29]~regout\);

-- Location: LCFF_X85_Y24_N27
\multicicloMIPS0|operativa|breg|breg[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][29]~regout\);

-- Location: LCCOMB_X85_Y24_N12
\multicicloMIPS0|operativa|breg|Mux34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~8_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux34~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][29]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux34~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][29]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|Mux34~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|Mux34~7_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][29]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[27][29]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux34~8_combout\);

-- Location: LCCOMB_X91_Y24_N0
\multicicloMIPS0|operativa|breg|breg[30][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[30][29]~feeder_combout\ = \multicicloMIPS0|operativa|Selector15~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector15~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[30][29]~feeder_combout\);

-- Location: LCFF_X91_Y24_N1
\multicicloMIPS0|operativa|breg|breg[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[30][29]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][29]~regout\);

-- Location: LCFF_X86_Y25_N11
\multicicloMIPS0|operativa|breg|breg[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][29]~regout\);

-- Location: LCCOMB_X86_Y25_N10
\multicicloMIPS0|operativa|breg|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][29]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[18][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][29]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[26][29]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux34~2_combout\);

-- Location: LCFF_X89_Y23_N1
\multicicloMIPS0|operativa|breg|breg[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][29]~regout\);

-- Location: LCCOMB_X89_Y25_N0
\multicicloMIPS0|operativa|breg|Mux34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~3_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux34~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][29]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux34~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][29]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[30][29]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux34~2_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[22][29]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux34~3_combout\);

-- Location: LCCOMB_X89_Y25_N26
\multicicloMIPS0|operativa|breg|Mux34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~6_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|Mux34~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|Mux34~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux34~5_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux34~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux34~6_combout\);

-- Location: LCCOMB_X88_Y21_N16
\multicicloMIPS0|operativa|breg|Mux34~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux34~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux34~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux34~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux34~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux34~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux34~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux34~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux34~9_combout\);

-- Location: LCCOMB_X67_Y18_N0
\multicicloMIPS0|operativa|breg|Mux34~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux34~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux34~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux34~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux34~19_combout\,
	datac => \multicicloMIPS0|operativa|RI\(20),
	datad => \multicicloMIPS0|operativa|breg|Mux34~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux34~20_combout\);

-- Location: LCFF_X67_Y18_N1
\multicicloMIPS0|operativa|regB[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux34~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(29));

-- Location: LCCOMB_X63_Y19_N0
\multicicloMIPS0|operativa|ula|ShiftRight1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~48_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(29))) # (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|regB\(29),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|regB\(27),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~48_combout\);

-- Location: LCCOMB_X63_Y19_N6
\multicicloMIPS0|operativa|ula|ShiftRight1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~49_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~48_combout\) # ((!\multicicloMIPS0|operativa|RI\(6) & \multicicloMIPS0|operativa|ula|ShiftRight1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~42_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~48_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~49_combout\);

-- Location: LCCOMB_X66_Y22_N12
\multicicloMIPS0|operativa|ula|ShiftRight0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~79_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~78_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\ & 
-- \multicicloMIPS0|operativa|ula|ShiftRight1~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~78_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~49_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~79_combout\);

-- Location: LCCOMB_X70_Y25_N30
\multicicloMIPS0|operativa|ula|ShiftRight0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~98_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~116_combout\ & (!\multicicloMIPS0|operativa|RI\(9) & (!\multicicloMIPS0|operativa|RI\(7) & !\multicicloMIPS0|operativa|RI\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~116_combout\,
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|RI\(8),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~98_combout\);

-- Location: LCCOMB_X69_Y18_N0
\multicicloMIPS0|operativa|ula|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~4_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1)) # ((!\multicicloMIPS0|operativa|RI\(10) & \multicicloMIPS0|operativa|saidaCntrALU\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(10),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux29~4_combout\);

-- Location: LCFF_X85_Y21_N29
\multicicloMIPS0|operativa|breg|breg[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][19]~regout\);

-- Location: LCFF_X85_Y21_N27
\multicicloMIPS0|operativa|breg|breg[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][19]~regout\);

-- Location: LCCOMB_X85_Y21_N26
\multicicloMIPS0|operativa|breg|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux12~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][19]~regout\) # ((!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux12~7_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[27][19]~regout\ & \multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux12~7_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][19]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux12~8_combout\);

-- Location: LCCOMB_X81_Y21_N8
\multicicloMIPS0|operativa|breg|breg[22][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[22][19]~feeder_combout\ = \multicicloMIPS0|operativa|Selector25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector25~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[22][19]~feeder_combout\);

-- Location: LCFF_X81_Y21_N9
\multicicloMIPS0|operativa|breg|breg[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[22][19]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][19]~regout\);

-- Location: LCFF_X82_Y25_N25
\multicicloMIPS0|operativa|breg|breg[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][19]~regout\);

-- Location: LCCOMB_X82_Y25_N24
\multicicloMIPS0|operativa|breg|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[26][19]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((\multicicloMIPS0|operativa|breg|breg[18][19]~regout\ & !\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][19]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[18][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux12~2_combout\);

-- Location: LCCOMB_X81_Y21_N4
\multicicloMIPS0|operativa|breg|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~3_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux12~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][19]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux12~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][19]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[30][19]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[22][19]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux12~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux12~3_combout\);

-- Location: LCFF_X86_Y23_N23
\multicicloMIPS0|operativa|breg|breg[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][19]~regout\);

-- Location: LCFF_X86_Y23_N17
\multicicloMIPS0|operativa|breg|breg[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][19]~regout\);

-- Location: LCCOMB_X86_Y23_N16
\multicicloMIPS0|operativa|breg|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[24][19]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((\multicicloMIPS0|operativa|breg|breg[16][19]~regout\ & !\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[24][19]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[16][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux12~4_combout\);

-- Location: LCFF_X87_Y23_N7
\multicicloMIPS0|operativa|breg|breg[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][19]~regout\);

-- Location: LCFF_X87_Y23_N13
\multicicloMIPS0|operativa|breg|breg[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][19]~regout\);

-- Location: LCCOMB_X87_Y23_N6
\multicicloMIPS0|operativa|breg|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~5_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux12~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][19]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux12~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[20][19]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|Mux12~4_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[20][19]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[28][19]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux12~5_combout\);

-- Location: LCCOMB_X87_Y23_N22
\multicicloMIPS0|operativa|breg|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~6_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21)) # ((\multicicloMIPS0|operativa|breg|Mux12~3_combout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux12~3_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux12~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux12~6_combout\);

-- Location: LCFF_X92_Y24_N5
\multicicloMIPS0|operativa|breg|breg[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][19]~regout\);

-- Location: LCFF_X92_Y24_N31
\multicicloMIPS0|operativa|breg|breg[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][19]~regout\);

-- Location: LCCOMB_X92_Y24_N30
\multicicloMIPS0|operativa|breg|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][19]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[17][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[17][19]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[21][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux12~0_combout\);

-- Location: LCFF_X88_Y27_N13
\multicicloMIPS0|operativa|breg|breg[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][19]~regout\);

-- Location: LCCOMB_X88_Y27_N12
\multicicloMIPS0|operativa|breg|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux12~0_combout\ & (((\multicicloMIPS0|operativa|breg|breg[29][19]~regout\) # (!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux12~0_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[25][19]~regout\ & ((\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][19]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux12~0_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[29][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux12~1_combout\);

-- Location: LCCOMB_X88_Y25_N8
\multicicloMIPS0|operativa|breg|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux12~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux12~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux12~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux12~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux12~8_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux12~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux12~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux12~9_combout\);

-- Location: LCCOMB_X67_Y18_N8
\multicicloMIPS0|operativa|breg|Mux12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux12~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux12~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux12~19_combout\,
	datab => \multicicloMIPS0|operativa|RI\(25),
	datac => \multicicloMIPS0|operativa|breg|Mux12~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux12~20_combout\);

-- Location: LCFF_X67_Y18_N9
\multicicloMIPS0|operativa|regA[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux12~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(19));

-- Location: LCCOMB_X68_Y18_N22
\multicicloMIPS0|operativa|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux44~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(19))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux12~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datab => \multicicloMIPS0|operativa|SaidaALU\(19),
	datac => \multicicloMIPS0|controle|opALU\(0),
	datad => \multicicloMIPS0|operativa|ula|Mux12~7_combout\,
	combout => \multicicloMIPS0|operativa|Mux44~0_combout\);

-- Location: LCCOMB_X68_Y18_N12
\multicicloMIPS0|operativa|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux44~1_combout\ = (\multicicloMIPS0|operativa|Mux44~0_combout\) # ((\multicicloMIPS0|controle|orgPC\(1) & \multicicloMIPS0|operativa|RI\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|Mux44~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux44~1_combout\);

-- Location: LCCOMB_X68_Y18_N24
\multicicloMIPS0|operativa|PC[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|PC[19]~feeder_combout\ = \multicicloMIPS0|operativa|Mux44~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Mux44~1_combout\,
	combout => \multicicloMIPS0|operativa|PC[19]~feeder_combout\);

-- Location: LCFF_X68_Y18_N25
\multicicloMIPS0|operativa|PC[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|PC[19]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(19));

-- Location: LCCOMB_X63_Y24_N14
\multicicloMIPS0|operativa|ula|RESULT~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~49_combout\ = (\multicicloMIPS0|operativa|Mux12~0_combout\) # ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(19))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- ((\multicicloMIPS0|operativa|PC\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux12~0_combout\,
	datab => \multicicloMIPS0|operativa|regA\(19),
	datac => \multicicloMIPS0|operativa|PC\(19),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~49_combout\);

-- Location: LCCOMB_X63_Y24_N0
\multicicloMIPS0|operativa|ula|RESULT~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~48_combout\ = (\multicicloMIPS0|operativa|Mux12~0_combout\ & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(19))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- ((\multicicloMIPS0|operativa|PC\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux12~0_combout\,
	datab => \multicicloMIPS0|operativa|regA\(19),
	datac => \multicicloMIPS0|operativa|PC\(19),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~48_combout\);

-- Location: LCCOMB_X68_Y18_N2
\multicicloMIPS0|operativa|Selector57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector57~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(19)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(19),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|regA\(19),
	combout => \multicicloMIPS0|operativa|Selector57~0_combout\);

-- Location: LCCOMB_X69_Y24_N6
\multicicloMIPS0|operativa|ula|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~10_combout\ = ((!\multicicloMIPS0|operativa|saidaCntrALU\(0) & \multicicloMIPS0|operativa|saidaCntrALU\(1))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	combout => \multicicloMIPS0|operativa|ula|Mux29~10_combout\);

-- Location: LCFF_X63_Y23_N9
\multicicloMIPS0|operativa|MDR[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(18));

-- Location: LCCOMB_X77_Y23_N16
\multicicloMIPS0|operativa|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector26~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(18)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(18),
	datab => \multicicloMIPS0|operativa|MDR\(18),
	datac => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector26~0_combout\);

-- Location: LCFF_X87_Y20_N29
\multicicloMIPS0|operativa|breg|breg[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][18]~regout\);

-- Location: LCCOMB_X92_Y24_N8
\multicicloMIPS0|operativa|breg|breg[17][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[17][18]~feeder_combout\ = \multicicloMIPS0|operativa|Selector26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector26~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[17][18]~feeder_combout\);

-- Location: LCFF_X92_Y24_N9
\multicicloMIPS0|operativa|breg|breg[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[17][18]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][18]~regout\);

-- Location: LCCOMB_X88_Y20_N6
\multicicloMIPS0|operativa|breg|breg[25][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[25][18]~feeder_combout\ = \multicicloMIPS0|operativa|Selector26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector26~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[25][18]~feeder_combout\);

-- Location: LCFF_X88_Y20_N7
\multicicloMIPS0|operativa|breg|breg[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[25][18]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][18]~regout\);

-- Location: LCCOMB_X87_Y20_N2
\multicicloMIPS0|operativa|breg|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23)) # (\multicicloMIPS0|operativa|breg|breg[25][18]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[17][18]~regout\ & (!\multicicloMIPS0|operativa|RI\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[17][18]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[25][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux13~0_combout\);

-- Location: LCCOMB_X87_Y20_N28
\multicicloMIPS0|operativa|breg|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~1_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux13~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][18]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux13~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[21][18]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][18]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[29][18]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux13~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux13~1_combout\);

-- Location: LCFF_X79_Y27_N15
\multicicloMIPS0|operativa|breg|breg[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][18]~regout\);

-- Location: LCFF_X82_Y25_N31
\multicicloMIPS0|operativa|breg|breg[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][18]~regout\);

-- Location: LCFF_X82_Y25_N29
\multicicloMIPS0|operativa|breg|breg[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][18]~regout\);

-- Location: LCCOMB_X82_Y25_N28
\multicicloMIPS0|operativa|breg|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[22][18]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[18][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][18]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[18][18]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux13~2_combout\);

-- Location: LCCOMB_X82_Y25_N30
\multicicloMIPS0|operativa|breg|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux13~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][18]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux13~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][18]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[30][18]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[26][18]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux13~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux13~3_combout\);

-- Location: LCFF_X87_Y23_N25
\multicicloMIPS0|operativa|breg|breg[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][18]~regout\);

-- Location: LCFF_X86_Y23_N9
\multicicloMIPS0|operativa|breg|breg[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][18]~regout\);

-- Location: LCCOMB_X86_Y23_N8
\multicicloMIPS0|operativa|breg|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[20][18]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[16][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[20][18]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[16][18]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux13~4_combout\);

-- Location: LCFF_X87_Y21_N17
\multicicloMIPS0|operativa|breg|breg[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][18]~regout\);

-- Location: LCFF_X87_Y21_N23
\multicicloMIPS0|operativa|breg|breg[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][18]~regout\);

-- Location: LCCOMB_X87_Y21_N16
\multicicloMIPS0|operativa|breg|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~5_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux13~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][18]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux13~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[24][18]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|Mux13~4_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[24][18]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[28][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux13~5_combout\);

-- Location: LCCOMB_X90_Y23_N14
\multicicloMIPS0|operativa|breg|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|Mux13~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux13~3_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux13~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux13~6_combout\);

-- Location: LCCOMB_X91_Y23_N28
\multicicloMIPS0|operativa|breg|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux13~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux13~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux13~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux13~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux13~8_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux13~1_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux13~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux13~9_combout\);

-- Location: LCFF_X80_Y24_N17
\multicicloMIPS0|operativa|breg|breg[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][18]~regout\);

-- Location: LCFF_X79_Y23_N9
\multicicloMIPS0|operativa|breg|breg[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][18]~regout\);

-- Location: LCCOMB_X79_Y24_N14
\multicicloMIPS0|operativa|breg|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][18]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[1][18]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|breg|breg[3][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux13~14_combout\);

-- Location: LCFF_X77_Y23_N17
\multicicloMIPS0|operativa|breg|breg[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector26~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][18]~regout\);

-- Location: LCCOMB_X83_Y22_N28
\multicicloMIPS0|operativa|breg|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux13~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|operativa|breg|breg[2][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux13~14_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[2][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux13~15_combout\);

-- Location: LCCOMB_X83_Y22_N30
\multicicloMIPS0|operativa|breg|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux13~13_combout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((\multicicloMIPS0|operativa|breg|Mux13~15_combout\ & !\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux13~13_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux13~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux13~16_combout\);

-- Location: LCCOMB_X83_Y25_N30
\multicicloMIPS0|operativa|breg|breg[6][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[6][18]~feeder_combout\ = \multicicloMIPS0|operativa|Selector26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector26~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[6][18]~feeder_combout\);

-- Location: LCFF_X83_Y25_N31
\multicicloMIPS0|operativa|breg|breg[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[6][18]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][18]~regout\);

-- Location: LCCOMB_X78_Y21_N8
\multicicloMIPS0|operativa|breg|breg[7][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[7][18]~feeder_combout\ = \multicicloMIPS0|operativa|Selector26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector26~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[7][18]~feeder_combout\);

-- Location: LCFF_X78_Y21_N9
\multicicloMIPS0|operativa|breg|breg[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[7][18]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][18]~regout\);

-- Location: LCCOMB_X79_Y21_N24
\multicicloMIPS0|operativa|breg|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux13~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[7][18]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22)))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux13~10_combout\ & (\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[6][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux13~10_combout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[6][18]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[7][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux13~11_combout\);

-- Location: LCCOMB_X78_Y26_N10
\multicicloMIPS0|operativa|breg|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux13~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux13~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux13~16_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|Mux13~11_combout\ & \multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux13~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux13~16_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux13~11_combout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux13~19_combout\);

-- Location: LCCOMB_X69_Y26_N30
\multicicloMIPS0|operativa|breg|Mux13~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux13~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux13~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(25),
	datac => \multicicloMIPS0|operativa|breg|Mux13~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux13~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux13~20_combout\);

-- Location: LCFF_X69_Y26_N31
\multicicloMIPS0|operativa|regA[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux13~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(18));

-- Location: LCCOMB_X68_Y26_N24
\multicicloMIPS0|operativa|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux45~1_combout\ = (\multicicloMIPS0|operativa|Mux45~0_combout\) # ((\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux45~0_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|controle|orgPC\(1),
	combout => \multicicloMIPS0|operativa|Mux45~1_combout\);

-- Location: LCFF_X68_Y26_N11
\multicicloMIPS0|operativa|PC[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Mux45~1_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(18));

-- Location: LCCOMB_X68_Y26_N6
\multicicloMIPS0|operativa|Selector58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector58~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(18))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regA\(18),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|PC\(18),
	combout => \multicicloMIPS0|operativa|Selector58~0_combout\);

-- Location: LCFF_X92_Y24_N21
\multicicloMIPS0|operativa|breg|breg[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][17]~regout\);

-- Location: LCCOMB_X92_Y24_N20
\multicicloMIPS0|operativa|breg|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[21][17]~regout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((\multicicloMIPS0|operativa|breg|breg[17][17]~regout\ & !\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][17]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[17][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux46~0_combout\);

-- Location: LCCOMB_X76_Y21_N2
\multicicloMIPS0|operativa|breg|breg[29][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[29][17]~feeder_combout\ = \multicicloMIPS0|operativa|Selector27~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector27~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[29][17]~feeder_combout\);

-- Location: LCFF_X76_Y21_N3
\multicicloMIPS0|operativa|breg|breg[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[29][17]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][17]~regout\);

-- Location: LCCOMB_X90_Y21_N18
\multicicloMIPS0|operativa|breg|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~1_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux46~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][17]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux46~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[25][17]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][17]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux46~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[29][17]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux46~1_combout\);

-- Location: LCFF_X85_Y24_N7
\multicicloMIPS0|operativa|breg|breg[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][17]~regout\);

-- Location: LCCOMB_X90_Y22_N24
\multicicloMIPS0|operativa|breg|breg[19][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[19][17]~feeder_combout\ = \multicicloMIPS0|operativa|Selector27~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector27~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[19][17]~feeder_combout\);

-- Location: LCFF_X90_Y22_N25
\multicicloMIPS0|operativa|breg|breg[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[19][17]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][17]~regout\);

-- Location: LCCOMB_X88_Y22_N6
\multicicloMIPS0|operativa|breg|breg[23][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[23][17]~feeder_combout\ = \multicicloMIPS0|operativa|Selector27~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector27~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[23][17]~feeder_combout\);

-- Location: LCFF_X88_Y22_N7
\multicicloMIPS0|operativa|breg|breg[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[23][17]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][17]~regout\);

-- Location: LCCOMB_X86_Y22_N6
\multicicloMIPS0|operativa|breg|Mux46~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~7_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][17]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[19][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[19][17]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[23][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux46~7_combout\);

-- Location: LCCOMB_X85_Y24_N6
\multicicloMIPS0|operativa|breg|Mux46~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~8_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux46~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][17]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux46~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][17]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux46~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][17]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[27][17]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux46~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux46~8_combout\);

-- Location: LCFF_X85_Y28_N1
\multicicloMIPS0|operativa|breg|breg[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][17]~regout\);

-- Location: LCFF_X85_Y28_N23
\multicicloMIPS0|operativa|breg|breg[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][17]~regout\);

-- Location: LCFF_X82_Y25_N9
\multicicloMIPS0|operativa|breg|breg[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][17]~regout\);

-- Location: LCFF_X82_Y25_N7
\multicicloMIPS0|operativa|breg|breg[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][17]~regout\);

-- Location: LCCOMB_X82_Y25_N6
\multicicloMIPS0|operativa|breg|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~2_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|breg[26][17]~regout\) # (\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[18][17]~regout\ & ((!\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[18][17]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[26][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux46~2_combout\);

-- Location: LCCOMB_X85_Y28_N22
\multicicloMIPS0|operativa|breg|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~3_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux46~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][17]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux46~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[22][17]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[22][17]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[30][17]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux46~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux46~3_combout\);

-- Location: LCFF_X87_Y23_N15
\multicicloMIPS0|operativa|breg|breg[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][17]~regout\);

-- Location: LCFF_X87_Y21_N19
\multicicloMIPS0|operativa|breg|breg[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][17]~regout\);

-- Location: LCFF_X87_Y21_N1
\multicicloMIPS0|operativa|breg|breg[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][17]~regout\);

-- Location: LCCOMB_X87_Y21_N0
\multicicloMIPS0|operativa|breg|Mux46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|breg[24][17]~regout\) # (\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[16][17]~regout\ & ((!\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][17]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[24][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux46~4_combout\);

-- Location: LCCOMB_X87_Y21_N18
\multicicloMIPS0|operativa|breg|Mux46~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~5_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux46~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][17]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux46~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[20][17]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[20][17]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][17]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux46~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux46~5_combout\);

-- Location: LCCOMB_X91_Y21_N30
\multicicloMIPS0|operativa|breg|Mux46~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16)) # ((\multicicloMIPS0|operativa|breg|Mux46~3_combout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux46~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux46~3_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux46~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux46~6_combout\);

-- Location: LCCOMB_X90_Y21_N20
\multicicloMIPS0|operativa|breg|Mux46~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux46~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux46~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux46~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux46~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux46~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux46~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux46~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux46~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux46~9_combout\);

-- Location: LCCOMB_X65_Y21_N26
\multicicloMIPS0|operativa|breg|Mux46~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux46~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux46~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux46~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux46~19_combout\,
	datac => \multicicloMIPS0|operativa|RI\(20),
	datad => \multicicloMIPS0|operativa|breg|Mux46~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux46~20_combout\);

-- Location: LCFF_X65_Y21_N27
\multicicloMIPS0|operativa|regB[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux46~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(17));

-- Location: LCCOMB_X67_Y22_N6
\multicicloMIPS0|operativa|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux14~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(15))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (((!\multicicloMIPS0|controle|orgBALU\(0) & \multicicloMIPS0|operativa|regB\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datab => \multicicloMIPS0|controle|orgBALU\(0),
	datac => \multicicloMIPS0|operativa|regB\(17),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux14~0_combout\);

-- Location: LCCOMB_X69_Y26_N0
\multicicloMIPS0|operativa|ula|RESULT~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~45_combout\ = (\multicicloMIPS0|operativa|Mux14~0_combout\) # ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(17)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- (\multicicloMIPS0|operativa|PC\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(17),
	datab => \multicicloMIPS0|operativa|Mux14~0_combout\,
	datac => \multicicloMIPS0|operativa|regA\(17),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~45_combout\);

-- Location: LCCOMB_X70_Y21_N4
\multicicloMIPS0|operativa|ula|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux8~1_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & !\multicicloMIPS0|operativa|saidaCntrALU\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux8~1_combout\);

-- Location: LCCOMB_X68_Y22_N6
\multicicloMIPS0|operativa|ula|ShiftLeft0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & !\multicicloMIPS0|controle|orgBALU\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X66_Y22_N8
\multicicloMIPS0|operativa|ula|ShiftRight0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~46_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(20)))) # (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(18),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|regB\(20),
	datad => \multicicloMIPS0|operativa|RI\(6),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~46_combout\);

-- Location: LCCOMB_X69_Y25_N16
\multicicloMIPS0|operativa|ula|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~45_combout\ = (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(19))) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- ((\multicicloMIPS0|operativa|regB\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|regB\(19),
	datad => \multicicloMIPS0|operativa|regB\(17),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~45_combout\);

-- Location: LCCOMB_X66_Y22_N22
\multicicloMIPS0|operativa|ula|ShiftRight0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~18_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(23)))) # (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|regB\(21),
	datad => \multicicloMIPS0|operativa|regB\(23),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~18_combout\);

-- Location: LCCOMB_X69_Y25_N10
\multicicloMIPS0|operativa|ula|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~44_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~44_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftRight0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~18_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~44_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~44_combout\);

-- Location: LCCOMB_X69_Y25_N18
\multicicloMIPS0|operativa|ula|ShiftRight1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~45_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (((\multicicloMIPS0|operativa|ula|ShiftRight0~44_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~46_combout\) # 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~46_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~45_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~44_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~45_combout\);

-- Location: LCCOMB_X70_Y20_N10
\multicicloMIPS0|operativa|ula|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~42_combout\ = (\multicicloMIPS0|operativa|regB\(31) & \multicicloMIPS0|operativa|RI\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regB\(31),
	datad => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~42_combout\);

-- Location: LCCOMB_X67_Y18_N28
\multicicloMIPS0|operativa|ula|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~43_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|regB\(30))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|regB\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(30),
	datab => \multicicloMIPS0|operativa|regB\(29),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|RI\(6),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~43_combout\);

-- Location: LCCOMB_X70_Y22_N28
\multicicloMIPS0|operativa|ula|ShiftRight0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~25_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(27)))) # (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|regB\(25),
	datad => \multicicloMIPS0|operativa|regB\(27),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~25_combout\);

-- Location: LCCOMB_X69_Y20_N28
\multicicloMIPS0|operativa|ula|ShiftRight0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~41_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~42_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~25_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~42_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~41_combout\);

-- Location: LCCOMB_X69_Y20_N2
\multicicloMIPS0|operativa|ula|ShiftRight1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~43_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~42_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~43_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftRight0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~42_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~43_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~41_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~43_combout\);

-- Location: LCCOMB_X69_Y27_N28
\multicicloMIPS0|operativa|ula|ShiftRight1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~46_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~43_combout\))) # (!\multicicloMIPS0|operativa|RI\(9) & 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~45_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~43_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~46_combout\);

-- Location: LCCOMB_X69_Y27_N0
\multicicloMIPS0|operativa|ula|ShiftRight1~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~109_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~46_combout\) # ((\multicicloMIPS0|controle|orgBALU\(1) & \multicicloMIPS0|operativa|RI\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|operativa|RI\(15),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~46_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~109_combout\);

-- Location: LCCOMB_X66_Y19_N20
\multicicloMIPS0|operativa|ula|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux30~9_combout\ = (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & !\multicicloMIPS0|operativa|RI\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datad => \multicicloMIPS0|operativa|RI\(10),
	combout => \multicicloMIPS0|operativa|ula|Mux30~9_combout\);

-- Location: LCCOMB_X70_Y23_N20
\multicicloMIPS0|operativa|ula|ShiftLeft0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~23_combout\ = (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(1)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & 
-- (\multicicloMIPS0|operativa|regB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(1),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|regB\(1),
	datad => \multicicloMIPS0|operativa|RI\(1),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X70_Y23_N10
\multicicloMIPS0|operativa|ula|ShiftLeft0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~22_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(0))) # (!\multicicloMIPS0|controle|orgBALU\(1) & 
-- ((\multicicloMIPS0|operativa|regB\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(1),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|RI\(0),
	datad => \multicicloMIPS0|operativa|regB\(0),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X70_Y23_N6
\multicicloMIPS0|operativa|ula|ShiftLeft0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~24_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~23_combout\) # (\multicicloMIPS0|operativa|ula|ShiftLeft0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|orgBALU\(0),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~23_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~22_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X69_Y27_N22
\multicicloMIPS0|operativa|ula|ShiftLeft0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~127_combout\ = (!\multicicloMIPS0|operativa|RI\(8) & (!\multicicloMIPS0|operativa|RI\(7) & (!\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|operativa|ula|ShiftLeft0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~24_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~127_combout\);

-- Location: LCCOMB_X70_Y25_N18
\multicicloMIPS0|operativa|ula|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux8~2_combout\ = \multicicloMIPS0|operativa|RI\(10) $ (!\multicicloMIPS0|operativa|saidaCntrALU\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux8~2_combout\);

-- Location: LCCOMB_X65_Y19_N24
\multicicloMIPS0|operativa|ula|ShiftRight1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~47_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(20)))) # (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(18),
	datac => \multicicloMIPS0|operativa|regB\(20),
	datad => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~47_combout\);

-- Location: LCCOMB_X69_Y25_N14
\multicicloMIPS0|operativa|ula|ShiftRight0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~48_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~45_combout\) # ((\multicicloMIPS0|operativa|RI\(6) & 
-- \multicicloMIPS0|operativa|ula|ShiftRight1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\,
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~45_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~47_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~48_combout\);

-- Location: LCCOMB_X69_Y25_N8
\multicicloMIPS0|operativa|ula|ShiftRight0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~50_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~48_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\ & 
-- \multicicloMIPS0|operativa|ula|ShiftRight0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\,
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~48_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~44_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~50_combout\);

-- Location: LCCOMB_X69_Y20_N6
\multicicloMIPS0|operativa|ula|ShiftRight0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~53_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\ & \multicicloMIPS0|operativa|ula|ShiftRight0~41_combout\)) # 
-- (!\multicicloMIPS0|operativa|RI\(8)))) # (!\multicicloMIPS0|operativa|Mux14~1_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\ & \multicicloMIPS0|operativa|ula|ShiftRight0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~41_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~53_combout\);

-- Location: LCCOMB_X68_Y21_N10
\multicicloMIPS0|operativa|ula|ShiftRight0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ = (!\multicicloMIPS0|operativa|RI\(6) & \multicicloMIPS0|operativa|RI\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\);

-- Location: LCCOMB_X69_Y20_N26
\multicicloMIPS0|operativa|ula|ShiftRight0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~51_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~43_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & 
-- \multicicloMIPS0|operativa|Mux0~0_combout\)))) # (!\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & ((\multicicloMIPS0|operativa|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~43_combout\,
	datad => \multicicloMIPS0|operativa|Mux0~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~51_combout\);

-- Location: LCCOMB_X69_Y20_N24
\multicicloMIPS0|operativa|ula|ShiftRight0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~52_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~51_combout\) # ((\multicicloMIPS0|operativa|Mux14~1_combout\ & !\multicicloMIPS0|operativa|RI\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~51_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~52_combout\);

-- Location: LCCOMB_X69_Y27_N12
\multicicloMIPS0|operativa|ula|ShiftRight0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~54_combout\ = (\multicicloMIPS0|operativa|RI\(9) & (((\multicicloMIPS0|operativa|ula|ShiftRight0~53_combout\) # (\multicicloMIPS0|operativa|ula|ShiftRight0~52_combout\)))) # (!\multicicloMIPS0|operativa|RI\(9) & 
-- (\multicicloMIPS0|operativa|ula|ShiftRight0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~50_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~53_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~52_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~54_combout\);

-- Location: LCCOMB_X69_Y27_N10
\multicicloMIPS0|operativa|ula|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux14~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~3_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux8~2_combout\ & \multicicloMIPS0|operativa|ula|ShiftRight0~54_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux8~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~127_combout\) # ((\multicicloMIPS0|operativa|ula|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux8~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~127_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux8~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~54_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux14~0_combout\);

-- Location: LCCOMB_X67_Y19_N0
\multicicloMIPS0|operativa|ula|ShiftLeft0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~71_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|Mux21~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- ((\multicicloMIPS0|operativa|Mux19~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux21~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux19~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X68_Y24_N14
\multicicloMIPS0|operativa|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux16~2_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(15)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(15),
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|operativa|RI\(15),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux16~2_combout\);

-- Location: LCCOMB_X68_Y24_N2
\multicicloMIPS0|operativa|ula|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~31_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & ((\multicicloMIPS0|operativa|Mux16~2_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(13),
	datac => \multicicloMIPS0|operativa|Mux16~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~31_combout\);

-- Location: LCFF_X65_Y23_N27
\multicicloMIPS0|operativa|MDR[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(16));

-- Location: LCCOMB_X79_Y21_N20
\multicicloMIPS0|operativa|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector28~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(16)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(16),
	datab => \multicicloMIPS0|operativa|MDR\(16),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector28~0_combout\);

-- Location: LCFF_X78_Y23_N15
\multicicloMIPS0|operativa|breg|breg[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][16]~regout\);

-- Location: LCFF_X79_Y20_N17
\multicicloMIPS0|operativa|breg|breg[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][16]~regout\);

-- Location: LCCOMB_X79_Y20_N24
\multicicloMIPS0|operativa|breg|Mux47~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][16]~regout\))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[12][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[12][16]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux47~17_combout\);

-- Location: LCCOMB_X78_Y21_N16
\multicicloMIPS0|operativa|breg|breg[15][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[15][16]~feeder_combout\ = \multicicloMIPS0|operativa|Selector28~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector28~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[15][16]~feeder_combout\);

-- Location: LCFF_X78_Y21_N17
\multicicloMIPS0|operativa|breg|breg[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[15][16]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][16]~regout\);

-- Location: LCCOMB_X78_Y21_N26
\multicicloMIPS0|operativa|breg|Mux47~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux47~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][16]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux47~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[14][16]~regout\ & ((\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][16]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux47~17_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[15][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux47~18_combout\);

-- Location: LCFF_X82_Y21_N19
\multicicloMIPS0|operativa|breg|breg[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][16]~regout\);

-- Location: LCCOMB_X78_Y21_N10
\multicicloMIPS0|operativa|breg|breg[7][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[7][16]~feeder_combout\ = \multicicloMIPS0|operativa|Selector28~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector28~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[7][16]~feeder_combout\);

-- Location: LCFF_X78_Y21_N11
\multicicloMIPS0|operativa|breg|breg[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[7][16]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][16]~regout\);

-- Location: LCCOMB_X78_Y21_N4
\multicicloMIPS0|operativa|breg|Mux47~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux47~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[7][16]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux47~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[6][16]~regout\ & (\multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux47~10_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[6][16]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[7][16]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux47~11_combout\);

-- Location: LCCOMB_X78_Y21_N12
\multicicloMIPS0|operativa|breg|Mux47~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux47~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux47~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux47~16_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|Mux47~11_combout\ & \multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux47~16_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux47~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux47~11_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux47~19_combout\);

-- Location: LCCOMB_X66_Y23_N24
\multicicloMIPS0|operativa|breg|Mux47~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux47~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux47~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux47~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux47~9_combout\,
	datac => \multicicloMIPS0|operativa|RI\(20),
	datad => \multicicloMIPS0|operativa|breg|Mux47~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux47~20_combout\);

-- Location: LCFF_X66_Y23_N25
\multicicloMIPS0|operativa|regB[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux47~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(16));

-- Location: LCCOMB_X67_Y22_N0
\multicicloMIPS0|operativa|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux15~2_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(15))) # (!\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|regB\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datab => \multicicloMIPS0|controle|orgBALU\(0),
	datac => \multicicloMIPS0|operativa|regB\(16),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux15~2_combout\);

-- Location: LCCOMB_X67_Y22_N2
\multicicloMIPS0|operativa|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux15~3_combout\ = (\multicicloMIPS0|operativa|Mux15~2_combout\) # ((\multicicloMIPS0|operativa|RI\(14) & (\multicicloMIPS0|controle|orgBALU\(0) & \multicicloMIPS0|controle|orgBALU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(14),
	datab => \multicicloMIPS0|controle|orgBALU\(0),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|Mux15~2_combout\,
	combout => \multicicloMIPS0|operativa|Mux15~3_combout\);

-- Location: LCCOMB_X92_Y24_N14
\multicicloMIPS0|operativa|breg|breg[21][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[21][18]~feeder_combout\ = \multicicloMIPS0|operativa|Selector26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector26~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[21][18]~feeder_combout\);

-- Location: LCFF_X92_Y24_N15
\multicicloMIPS0|operativa|breg|breg[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[21][18]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][18]~regout\);

-- Location: LCCOMB_X87_Y20_N4
\multicicloMIPS0|operativa|breg|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux45~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][18]~regout\) # ((!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux45~0_combout\ 
-- & (((\multicicloMIPS0|operativa|RI\(18) & \multicicloMIPS0|operativa|breg|breg[21][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux45~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][18]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|breg[21][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~1_combout\);

-- Location: LCCOMB_X87_Y22_N8
\multicicloMIPS0|operativa|breg|breg[31][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[31][18]~feeder_combout\ = \multicicloMIPS0|operativa|Selector26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector26~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[31][18]~feeder_combout\);

-- Location: LCFF_X87_Y22_N9
\multicicloMIPS0|operativa|breg|breg[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[31][18]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][18]~regout\);

-- Location: LCCOMB_X93_Y24_N12
\multicicloMIPS0|operativa|breg|breg[27][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[27][18]~feeder_combout\ = \multicicloMIPS0|operativa|Selector26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector26~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[27][18]~feeder_combout\);

-- Location: LCFF_X93_Y24_N13
\multicicloMIPS0|operativa|breg|breg[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[27][18]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][18]~regout\);

-- Location: LCCOMB_X89_Y26_N8
\multicicloMIPS0|operativa|breg|Mux45~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][18]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[19][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[19][18]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[27][18]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux45~7_combout\);

-- Location: LCCOMB_X87_Y22_N12
\multicicloMIPS0|operativa|breg|Mux45~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux45~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][18]~regout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux45~7_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[23][18]~regout\ & ((\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][18]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][18]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux45~7_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux45~8_combout\);

-- Location: LCCOMB_X79_Y27_N14
\multicicloMIPS0|operativa|breg|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux45~2_combout\ & (((\multicicloMIPS0|operativa|breg|breg[30][18]~regout\) # (!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux45~2_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[26][18]~regout\ & ((\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux45~2_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[26][18]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[30][18]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux45~3_combout\);

-- Location: LCCOMB_X87_Y23_N24
\multicicloMIPS0|operativa|breg|Mux45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|RI\(18))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[20][18]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[16][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[20][18]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[16][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~4_combout\);

-- Location: LCCOMB_X87_Y21_N22
\multicicloMIPS0|operativa|breg|Mux45~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~5_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux45~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][18]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux45~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[24][18]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[24][18]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[28][18]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux45~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~5_combout\);

-- Location: LCCOMB_X87_Y20_N14
\multicicloMIPS0|operativa|breg|Mux45~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux45~3_combout\) # ((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (((!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|breg|Mux45~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux45~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux45~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~6_combout\);

-- Location: LCCOMB_X88_Y20_N12
\multicicloMIPS0|operativa|breg|Mux45~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux45~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux45~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux45~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux45~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux45~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux45~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux45~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~9_combout\);

-- Location: LCCOMB_X79_Y21_N18
\multicicloMIPS0|operativa|breg|Mux45~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux45~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[7][18]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux45~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[6][18]~regout\ & (\multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux45~10_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[6][18]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[7][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~11_combout\);

-- Location: LCCOMB_X78_Y25_N22
\multicicloMIPS0|operativa|breg|breg[14][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[14][18]~feeder_combout\ = \multicicloMIPS0|operativa|Selector26~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector26~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[14][18]~feeder_combout\);

-- Location: LCFF_X78_Y25_N23
\multicicloMIPS0|operativa|breg|breg[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[14][18]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][18]~regout\);

-- Location: LCFF_X77_Y25_N25
\multicicloMIPS0|operativa|breg|breg[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][18]~regout\);

-- Location: LCFF_X77_Y25_N31
\multicicloMIPS0|operativa|breg|breg[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector26~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][18]~regout\);

-- Location: LCCOMB_X77_Y25_N24
\multicicloMIPS0|operativa|breg|Mux45~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|RI\(16))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][18]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[12][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[13][18]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[12][18]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~17_combout\);

-- Location: LCCOMB_X88_Y23_N20
\multicicloMIPS0|operativa|breg|Mux45~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux45~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][18]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux45~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][18]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][18]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[14][18]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux45~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~18_combout\);

-- Location: LCCOMB_X87_Y20_N18
\multicicloMIPS0|operativa|breg|Mux45~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux45~16_combout\ & (((\multicicloMIPS0|operativa|breg|Mux45~18_combout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux45~16_combout\ 
-- & (\multicicloMIPS0|operativa|breg|Mux45~11_combout\ & (\multicicloMIPS0|operativa|RI\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux45~16_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux45~11_combout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux45~18_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~19_combout\);

-- Location: LCCOMB_X66_Y23_N6
\multicicloMIPS0|operativa|breg|Mux45~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux45~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux45~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux45~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux45~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux45~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux45~20_combout\);

-- Location: LCFF_X66_Y23_N7
\multicicloMIPS0|operativa|regB[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux45~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(18));

-- Location: M4K_X64_Y23
\multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF77FFFA0000C00010000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000098001240009900800020A028000690002AC06AB016AC04AA08E6422990828008900121000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "memoriaMIPS.mif",
	init_file_layout => "port_a",
	logical_ram_name => "multicicloMIPS:multicicloMIPS0|operativaMIPS:operativa|memoriaMIPS:mem|altsyncram:altsyncram_component|altsyncram_ufd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \multicicloMIPS0|controle|writeMem~combout\,
	clk0 => \iCLK_28~clkctrl_outclk\,
	portadatain => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X63_Y23_N7
\multicicloMIPS0|operativa|RI[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(14),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(14));

-- Location: LCCOMB_X63_Y23_N6
\multicicloMIPS0|operativa|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux17~2_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(14)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(14),
	datab => \multicicloMIPS0|controle|orgBALU\(0),
	datac => \multicicloMIPS0|operativa|RI\(14),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux17~2_combout\);

-- Location: LCCOMB_X63_Y23_N26
\multicicloMIPS0|operativa|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux17~3_combout\ = (\multicicloMIPS0|operativa|Mux17~2_combout\) # ((\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(12) & \multicicloMIPS0|controle|orgBALU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(1),
	datab => \multicicloMIPS0|operativa|RI\(12),
	datac => \multicicloMIPS0|controle|orgBALU\(0),
	datad => \multicicloMIPS0|operativa|Mux17~2_combout\,
	combout => \multicicloMIPS0|operativa|Mux17~3_combout\);

-- Location: LCCOMB_X67_Y22_N20
\multicicloMIPS0|operativa|ula|ShiftLeft0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~89_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|Mux17~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- (\multicicloMIPS0|operativa|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|Mux15~3_combout\,
	datac => \multicicloMIPS0|operativa|Mux17~3_combout\,
	datad => \multicicloMIPS0|operativa|RI\(6),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X67_Y19_N6
\multicicloMIPS0|operativa|ula|ShiftLeft0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~90_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~31_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~89_combout\) # ((\multicicloMIPS0|operativa|Mux14~0_combout\ & 
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~31_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~89_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X67_Y19_N28
\multicicloMIPS0|operativa|ula|ShiftLeft0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~91_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~72_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~71_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftLeft0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~72_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~71_combout\,
	datac => \multicicloMIPS0|operativa|RI\(8),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~90_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X68_Y27_N12
\multicicloMIPS0|operativa|ula|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux14~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux30~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux14~0_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~91_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux14~0_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~57_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux30~9_combout\ & (((\multicicloMIPS0|operativa|ula|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~57_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux30~9_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux14~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~91_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux14~1_combout\);

-- Location: LCCOMB_X68_Y27_N22
\multicicloMIPS0|operativa|ula|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux14~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux8~1_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux8~1_combout\ & 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~109_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux8~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux14~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux8~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux8~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~109_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux14~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux14~2_combout\);

-- Location: LCCOMB_X68_Y27_N20
\multicicloMIPS0|operativa|ula|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux14~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux14~2_combout\ & ((\multicicloMIPS0|operativa|Mux0~0_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux14~2_combout\ & 
-- (\multicicloMIPS0|operativa|ula|Mux14~7_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & (((\multicicloMIPS0|operativa|ula|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux8~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux14~7_combout\,
	datac => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux14~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux14~3_combout\);

-- Location: LCCOMB_X69_Y26_N2
\multicicloMIPS0|operativa|ula|RESULT~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~44_combout\ = (\multicicloMIPS0|operativa|Mux14~0_combout\ & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(17)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- (\multicicloMIPS0|operativa|PC\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(17),
	datab => \multicicloMIPS0|operativa|Mux14~0_combout\,
	datac => \multicicloMIPS0|operativa|regA\(17),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~44_combout\);

-- Location: LCCOMB_X88_Y20_N0
\multicicloMIPS0|operativa|breg|breg[29][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[29][16]~feeder_combout\ = \multicicloMIPS0|operativa|Selector28~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector28~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[29][16]~feeder_combout\);

-- Location: LCFF_X88_Y20_N1
\multicicloMIPS0|operativa|breg|breg[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[29][16]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][16]~regout\);

-- Location: LCCOMB_X91_Y21_N8
\multicicloMIPS0|operativa|breg|breg[17][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[17][16]~feeder_combout\ = \multicicloMIPS0|operativa|Selector28~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector28~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[17][16]~feeder_combout\);

-- Location: LCFF_X91_Y21_N9
\multicicloMIPS0|operativa|breg|breg[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[17][16]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][16]~regout\);

-- Location: LCCOMB_X89_Y21_N18
\multicicloMIPS0|operativa|breg|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[25][16]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((!\multicicloMIPS0|operativa|RI\(23) & \multicicloMIPS0|operativa|breg|breg[17][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][16]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[17][16]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux15~0_combout\);

-- Location: LCCOMB_X89_Y21_N4
\multicicloMIPS0|operativa|breg|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~1_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux15~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][16]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux15~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[21][16]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][16]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][16]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux15~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux15~1_combout\);

-- Location: LCFF_X82_Y21_N13
\multicicloMIPS0|operativa|breg|breg[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][16]~regout\);

-- Location: LCFF_X89_Y21_N31
\multicicloMIPS0|operativa|breg|breg[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][16]~regout\);

-- Location: LCFF_X85_Y21_N5
\multicicloMIPS0|operativa|breg|breg[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][16]~regout\);

-- Location: LCCOMB_X85_Y21_N22
\multicicloMIPS0|operativa|breg|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[27][16]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[19][16]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[19][16]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][16]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux15~7_combout\);

-- Location: LCCOMB_X82_Y21_N12
\multicicloMIPS0|operativa|breg|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~8_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux15~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][16]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux15~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][16]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][16]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[23][16]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux15~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux15~8_combout\);

-- Location: LCFF_X87_Y21_N27
\multicicloMIPS0|operativa|breg|breg[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][16]~regout\);

-- Location: LCFF_X87_Y21_N9
\multicicloMIPS0|operativa|breg|breg[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][16]~regout\);

-- Location: LCCOMB_X87_Y23_N4
\multicicloMIPS0|operativa|breg|breg[20][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[20][16]~feeder_combout\ = \multicicloMIPS0|operativa|Selector28~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector28~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[20][16]~feeder_combout\);

-- Location: LCFF_X87_Y23_N5
\multicicloMIPS0|operativa|breg|breg[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[20][16]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][16]~regout\);

-- Location: LCCOMB_X87_Y25_N14
\multicicloMIPS0|operativa|breg|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~4_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24)) # (\multicicloMIPS0|operativa|breg|breg[20][16]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[16][16]~regout\ & (!\multicicloMIPS0|operativa|RI\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][16]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|breg[20][16]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux15~4_combout\);

-- Location: LCCOMB_X87_Y21_N8
\multicicloMIPS0|operativa|breg|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~5_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux15~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][16]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux15~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[24][16]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[28][16]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[24][16]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux15~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux15~5_combout\);

-- Location: LCFF_X85_Y25_N3
\multicicloMIPS0|operativa|breg|breg[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][16]~regout\);

-- Location: LCFF_X85_Y25_N5
\multicicloMIPS0|operativa|breg|breg[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector28~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][16]~regout\);

-- Location: LCCOMB_X85_Y25_N30
\multicicloMIPS0|operativa|breg|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~2_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[22][16]~regout\) # ((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (((!\multicicloMIPS0|operativa|RI\(24) & \multicicloMIPS0|operativa|breg|breg[18][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][16]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|breg[18][16]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux15~2_combout\);

-- Location: LCCOMB_X85_Y25_N8
\multicicloMIPS0|operativa|breg|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux15~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][16]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux15~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][16]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[30][16]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[26][16]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|Mux15~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux15~3_combout\);

-- Location: LCCOMB_X79_Y21_N12
\multicicloMIPS0|operativa|breg|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|Mux15~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux15~5_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux15~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux15~6_combout\);

-- Location: LCCOMB_X79_Y21_N2
\multicicloMIPS0|operativa|breg|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux15~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux15~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux15~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux15~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux15~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux15~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux15~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux15~9_combout\);

-- Location: LCCOMB_X72_Y23_N8
\multicicloMIPS0|operativa|breg|Mux15~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux15~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux15~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux15~19_combout\,
	datab => \multicicloMIPS0|operativa|RI\(25),
	datad => \multicicloMIPS0|operativa|breg|Mux15~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux15~20_combout\);

-- Location: LCFF_X72_Y23_N9
\multicicloMIPS0|operativa|regA[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux15~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(16));

-- Location: LCCOMB_X70_Y23_N18
\multicicloMIPS0|operativa|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux31~0_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(0)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(0),
	datab => \multicicloMIPS0|operativa|RI\(0),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux31~0_combout\);

-- Location: LCCOMB_X71_Y20_N22
\multicicloMIPS0|operativa|ula|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux15~1_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & (\multicicloMIPS0|operativa|Mux31~0_combout\ & (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & 
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\,
	datab => \multicicloMIPS0|operativa|Mux31~0_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux15~1_combout\);

-- Location: LCCOMB_X72_Y20_N26
\multicicloMIPS0|operativa|ula|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux15~2_combout\ = (\multicicloMIPS0|operativa|RI\(10) & ((\multicicloMIPS0|operativa|ula|Mux15~1_combout\) # ((\multicicloMIPS0|operativa|saidaCntrALU\(1) & \multicicloMIPS0|operativa|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(10),
	datab => \multicicloMIPS0|operativa|ula|Mux15~1_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|Mux0~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux15~2_combout\);

-- Location: LCCOMB_X66_Y22_N16
\multicicloMIPS0|operativa|ula|ShiftRight0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(22)))) # (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|regB\(20),
	datad => \multicicloMIPS0|operativa|regB\(22),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\);

-- Location: LCCOMB_X71_Y22_N18
\multicicloMIPS0|operativa|ula|ShiftRight0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~20_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftRight0~18_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~18_combout\,
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~20_combout\);

-- Location: LCCOMB_X71_Y21_N14
\multicicloMIPS0|operativa|ula|ShiftRight0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~16_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|regB\(19))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|regB\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|regB\(19),
	datac => \multicicloMIPS0|operativa|regB\(18),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~16_combout\);

-- Location: LCCOMB_X71_Y21_N28
\multicicloMIPS0|operativa|ula|ShiftRight0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~15_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|Mux14~0_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|Mux15~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux14~0_combout\,
	datad => \multicicloMIPS0|operativa|Mux15~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~15_combout\);

-- Location: LCCOMB_X71_Y21_N16
\multicicloMIPS0|operativa|ula|ShiftRight0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~17_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~15_combout\) # ((\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~16_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~15_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~17_combout\);

-- Location: LCCOMB_X72_Y21_N16
\multicicloMIPS0|operativa|ula|ShiftRight0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~21_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~20_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftRight0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~20_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~17_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~21_combout\);

-- Location: LCCOMB_X68_Y25_N4
\multicicloMIPS0|operativa|ula|ShiftRight0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~23_combout\ = (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(30))) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- ((\multicicloMIPS0|operativa|regB\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|regB\(30),
	datad => \multicicloMIPS0|operativa|regB\(28),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~23_combout\);

-- Location: LCCOMB_X68_Y25_N22
\multicicloMIPS0|operativa|ula|ShiftRight0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~22_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(31)))) # (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|regB\(29),
	datad => \multicicloMIPS0|operativa|regB\(31),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~22_combout\);

-- Location: LCCOMB_X68_Y25_N10
\multicicloMIPS0|operativa|ula|ShiftRight0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~24_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~23_combout\) # (\multicicloMIPS0|operativa|ula|ShiftRight0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~23_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~22_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~24_combout\);

-- Location: LCCOMB_X71_Y22_N8
\multicicloMIPS0|operativa|ula|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~28_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~24_combout\))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (\multicicloMIPS0|operativa|ula|ShiftRight0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~27_combout\,
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~24_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~28_combout\);

-- Location: LCCOMB_X72_Y20_N0
\multicicloMIPS0|operativa|ula|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~29_combout\ = (\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~28_combout\)))) # (!\multicicloMIPS0|operativa|RI\(9) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftRight0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~21_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~28_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~29_combout\);

-- Location: LCCOMB_X68_Y23_N4
\multicicloMIPS0|operativa|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux28~2_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(3)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(3),
	datab => \multicicloMIPS0|operativa|RI\(3),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux28~2_combout\);

-- Location: LCCOMB_X68_Y23_N16
\multicicloMIPS0|operativa|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux28~4_combout\ = (\multicicloMIPS0|operativa|Mux28~2_combout\) # ((\multicicloMIPS0|controle|orgBALU\(0) & (\multicicloMIPS0|operativa|RI\(1) & \multicicloMIPS0|controle|orgBALU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|operativa|RI\(1),
	datac => \multicicloMIPS0|operativa|Mux28~2_combout\,
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux28~4_combout\);

-- Location: LCFF_X68_Y23_N15
\multicicloMIPS0|operativa|RI[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(2));

-- Location: LCCOMB_X68_Y23_N12
\multicicloMIPS0|operativa|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux29~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(0) & ((\multicicloMIPS0|controle|orgBALU\(0))))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (((\multicicloMIPS0|operativa|regB\(2)) # 
-- (\multicicloMIPS0|controle|orgBALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(0),
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|operativa|regB\(2),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux29~0_combout\);

-- Location: LCCOMB_X68_Y23_N14
\multicicloMIPS0|operativa|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux29~1_combout\ = (\multicicloMIPS0|operativa|Mux29~0_combout\) # ((!\multicicloMIPS0|controle|orgBALU\(0) & (\multicicloMIPS0|controle|orgBALU\(1) & \multicicloMIPS0|operativa|RI\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|operativa|RI\(2),
	datad => \multicicloMIPS0|operativa|Mux29~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux29~1_combout\);

-- Location: LCCOMB_X71_Y23_N16
\multicicloMIPS0|operativa|ula|ShiftLeft0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~30_combout\ = (\multicicloMIPS0|operativa|RI\(6) & (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|Mux28~4_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|RI\(7) & 
-- ((\multicicloMIPS0|operativa|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux28~4_combout\,
	datad => \multicicloMIPS0|operativa|Mux29~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X67_Y23_N12
\multicicloMIPS0|operativa|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux27~4_combout\ = (\multicicloMIPS0|operativa|Mux27~2_combout\) # ((\multicicloMIPS0|controle|orgBALU\(0) & (\multicicloMIPS0|controle|orgBALU\(1) & \multicicloMIPS0|operativa|RI\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|operativa|Mux27~2_combout\,
	datad => \multicicloMIPS0|operativa|RI\(2),
	combout => \multicicloMIPS0|operativa|Mux27~4_combout\);

-- Location: LCCOMB_X70_Y23_N30
\multicicloMIPS0|operativa|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux30~0_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(1))) # (!\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|regB\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(1),
	datab => \multicicloMIPS0|operativa|regB\(1),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux30~0_combout\);

-- Location: LCCOMB_X71_Y23_N26
\multicicloMIPS0|operativa|ula|ShiftLeft0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~31_combout\ = (\multicicloMIPS0|operativa|RI\(6) & (((\multicicloMIPS0|operativa|Mux30~0_combout\ & \multicicloMIPS0|operativa|RI\(7))))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|Mux27~4_combout\ & ((!\multicicloMIPS0|operativa|RI\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|Mux27~4_combout\,
	datac => \multicicloMIPS0|operativa|Mux30~0_combout\,
	datad => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X71_Y21_N22
\multicicloMIPS0|operativa|ula|ShiftLeft0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~32_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~30_combout\) # (\multicicloMIPS0|operativa|ula|ShiftLeft0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~30_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~31_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~32_combout\);

-- Location: LCFF_X68_Y23_N19
\multicicloMIPS0|operativa|RI[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(5));

-- Location: LCCOMB_X68_Y23_N18
\multicicloMIPS0|operativa|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux26~2_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(5)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(5),
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|operativa|RI\(5),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux26~2_combout\);

-- Location: LCCOMB_X68_Y23_N28
\multicicloMIPS0|operativa|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux26~3_combout\ = (\multicicloMIPS0|operativa|Mux26~2_combout\) # ((\multicicloMIPS0|controle|orgBALU\(0) & (\multicicloMIPS0|controle|orgBALU\(1) & \multicicloMIPS0|operativa|RI\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|operativa|RI\(3),
	datad => \multicicloMIPS0|operativa|Mux26~2_combout\,
	combout => \multicicloMIPS0|operativa|Mux26~3_combout\);

-- Location: LCCOMB_X67_Y22_N12
\multicicloMIPS0|operativa|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux24~2_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(7)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(7),
	datab => \multicicloMIPS0|controle|orgBALU\(0),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux24~2_combout\);

-- Location: LCCOMB_X67_Y22_N16
\multicicloMIPS0|operativa|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux24~3_combout\ = (\multicicloMIPS0|operativa|Mux24~2_combout\) # ((\multicicloMIPS0|operativa|RI\(5) & (\multicicloMIPS0|controle|orgBALU\(0) & \multicicloMIPS0|controle|orgBALU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(5),
	datab => \multicicloMIPS0|controle|orgBALU\(0),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|Mux24~2_combout\,
	combout => \multicicloMIPS0|operativa|Mux24~3_combout\);

-- Location: LCCOMB_X71_Y21_N20
\multicicloMIPS0|operativa|ula|ShiftLeft0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~50_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|Mux26~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- ((\multicicloMIPS0|operativa|Mux24~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux26~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux24~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X67_Y23_N8
\multicicloMIPS0|operativa|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux23~3_combout\ = (\multicicloMIPS0|operativa|Mux23~2_combout\) # ((\multicicloMIPS0|controle|orgBALU\(0) & (\multicicloMIPS0|operativa|RI\(6) & \multicicloMIPS0|controle|orgBALU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|Mux23~2_combout\,
	combout => \multicicloMIPS0|operativa|Mux23~3_combout\);

-- Location: LCCOMB_X71_Y23_N18
\multicicloMIPS0|operativa|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux25~3_combout\ = (\multicicloMIPS0|operativa|Mux25~2_combout\) # ((\multicicloMIPS0|operativa|RI\(4) & (\multicicloMIPS0|controle|orgBALU\(1) & \multicicloMIPS0|controle|orgBALU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(4),
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|controle|orgBALU\(0),
	datad => \multicicloMIPS0|operativa|Mux25~2_combout\,
	combout => \multicicloMIPS0|operativa|Mux25~3_combout\);

-- Location: LCCOMB_X67_Y23_N24
\multicicloMIPS0|operativa|ula|ShiftLeft0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~51_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & ((\multicicloMIPS0|operativa|Mux25~3_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ & 
-- \multicicloMIPS0|operativa|Mux23~3_combout\)))) # (!\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ & (\multicicloMIPS0|operativa|Mux23~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	datac => \multicicloMIPS0|operativa|Mux23~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux25~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X71_Y21_N2
\multicicloMIPS0|operativa|ula|ShiftLeft0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~52_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~50_combout\) # (\multicicloMIPS0|operativa|ula|ShiftLeft0~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~50_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~51_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X71_Y21_N6
\multicicloMIPS0|operativa|ula|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux15~3_combout\ = (\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~32_combout\)) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftLeft0~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~32_combout\,
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~52_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux15~3_combout\);

-- Location: LCCOMB_X67_Y21_N4
\multicicloMIPS0|operativa|ula|ShiftLeft0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~87_combout\ = (\multicicloMIPS0|operativa|Mux15~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & 
-- \multicicloMIPS0|operativa|Mux17~3_combout\)))) # (!\multicicloMIPS0|operativa|Mux15~3_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & (\multicicloMIPS0|operativa|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux15~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\,
	datac => \multicicloMIPS0|operativa|Mux17~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X68_Y24_N26
\multicicloMIPS0|operativa|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux16~3_combout\ = (\multicicloMIPS0|operativa|Mux16~2_combout\) # ((\multicicloMIPS0|operativa|RI\(13) & (\multicicloMIPS0|controle|orgBALU\(1) & \multicicloMIPS0|controle|orgBALU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(13),
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|operativa|Mux16~2_combout\,
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux16~3_combout\);

-- Location: LCCOMB_X68_Y21_N24
\multicicloMIPS0|operativa|ula|ShiftLeft0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~86_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|Mux18~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- (\multicicloMIPS0|operativa|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux16~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux18~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X68_Y21_N0
\multicicloMIPS0|operativa|ula|ShiftRight0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~10_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & ((\multicicloMIPS0|operativa|Mux21~2_combout\) # ((\multicicloMIPS0|operativa|RI\(8) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\,
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|Mux21~2_combout\,
	datad => \multicicloMIPS0|operativa|Mux28~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~10_combout\);

-- Location: LCCOMB_X66_Y23_N4
\multicicloMIPS0|operativa|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux20~3_combout\ = (\multicicloMIPS0|operativa|Mux20~2_combout\) # ((\multicicloMIPS0|controle|orgBALU\(0) & (\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|controle|orgBALU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|Mux20~2_combout\,
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux20~3_combout\);

-- Location: LCCOMB_X67_Y21_N6
\multicicloMIPS0|operativa|ula|ShiftLeft0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~68_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|Mux22~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- (\multicicloMIPS0|operativa|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|Mux20~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux22~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X68_Y21_N22
\multicicloMIPS0|operativa|ula|ShiftLeft0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~69_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~10_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~68_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ & 
-- \multicicloMIPS0|operativa|Mux19~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~10_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~68_combout\,
	datad => \multicicloMIPS0|operativa|Mux19~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X68_Y21_N6
\multicicloMIPS0|operativa|ula|ShiftLeft0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~88_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (((\multicicloMIPS0|operativa|ula|ShiftLeft0~69_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~87_combout\) # 
-- ((\multicicloMIPS0|operativa|ula|ShiftLeft0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~87_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~86_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~69_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X72_Y21_N18
\multicicloMIPS0|operativa|ula|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux15~4_combout\ = (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & ((\multicicloMIPS0|operativa|ula|Mux15~3_combout\) # ((!\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|operativa|ula|ShiftLeft0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|Mux15~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~88_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux15~4_combout\);

-- Location: LCCOMB_X72_Y20_N28
\multicicloMIPS0|operativa|ula|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux15~5_combout\ = (!\multicicloMIPS0|operativa|RI\(10) & ((\multicicloMIPS0|operativa|ula|Mux15~4_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~29_combout\ & \multicicloMIPS0|operativa|saidaCntrALU\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(10),
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~29_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|ula|Mux15~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux15~5_combout\);

-- Location: LCCOMB_X72_Y20_N30
\multicicloMIPS0|operativa|ula|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux15~6_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(0) & (\multicicloMIPS0|operativa|ula|Mux15~0_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & (((\multicicloMIPS0|operativa|ula|Mux15~2_combout\) # 
-- (\multicicloMIPS0|operativa|ula|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux15~0_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|ula|Mux15~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux15~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux15~6_combout\);

-- Location: LCCOMB_X71_Y20_N24
\multicicloMIPS0|operativa|ula|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux15~7_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(3) & ((\multicicloMIPS0|operativa|saidaCntrALU\(2) & ((\multicicloMIPS0|operativa|ula|Mux15~10_combout\))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & 
-- (\multicicloMIPS0|operativa|ula|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datac => \multicicloMIPS0|operativa|ula|Mux15~6_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux15~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux15~7_combout\);

-- Location: LCCOMB_X72_Y20_N8
\multicicloMIPS0|operativa|ula|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~56_combout\ = \multicicloMIPS0|operativa|Selector60~0_combout\ $ (((\multicicloMIPS0|operativa|Mux15~3_combout\) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux15~3_combout\,
	datac => \multicicloMIPS0|operativa|Selector60~0_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~56_combout\);

-- Location: LCCOMB_X72_Y23_N12
\multicicloMIPS0|operativa|ula|Add0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~61_combout\ = (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(16)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- (\multicicloMIPS0|operativa|PC\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(16),
	datab => \multicicloMIPS0|operativa|regA\(16),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~61_combout\);

-- Location: LCCOMB_X72_Y20_N18
\multicicloMIPS0|operativa|ula|Add0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~57_combout\ = (\multicicloMIPS0|operativa|Selector60~0_combout\ & ((\multicicloMIPS0|operativa|Mux15~3_combout\) # (\multicicloMIPS0|operativa|saidaCntrALU\(0)))) # (!\multicicloMIPS0|operativa|Selector60~0_combout\ & 
-- (\multicicloMIPS0|operativa|Mux15~3_combout\ & \multicicloMIPS0|operativa|saidaCntrALU\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|Selector60~0_combout\,
	datac => \multicicloMIPS0|operativa|Mux15~3_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~57_combout\);

-- Location: LCCOMB_X68_Y24_N12
\multicicloMIPS0|operativa|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux49~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(14))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux17~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datab => \multicicloMIPS0|operativa|SaidaALU\(14),
	datac => \multicicloMIPS0|controle|opALU\(0),
	datad => \multicicloMIPS0|operativa|ula|Mux17~7_combout\,
	combout => \multicicloMIPS0|operativa|Mux49~0_combout\);

-- Location: LCCOMB_X68_Y24_N10
\multicicloMIPS0|operativa|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux49~1_combout\ = (\multicicloMIPS0|operativa|Mux49~0_combout\) # ((\multicicloMIPS0|operativa|RI\(12) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(12),
	datac => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|Mux49~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux49~1_combout\);

-- Location: LCFF_X68_Y24_N11
\multicicloMIPS0|operativa|PC[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Mux49~1_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(14));

-- Location: LCFF_X83_Y27_N3
\multicicloMIPS0|operativa|breg|breg[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][14]~regout\);

-- Location: LCFF_X83_Y27_N17
\multicicloMIPS0|operativa|breg|breg[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][14]~regout\);

-- Location: LCCOMB_X83_Y27_N16
\multicicloMIPS0|operativa|breg|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux17~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][14]~regout\) # ((!\multicicloMIPS0|operativa|RI\(21))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux17~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[9][14]~regout\ & \multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux17~12_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[11][14]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][14]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux17~13_combout\);

-- Location: LCCOMB_X80_Y23_N20
\multicicloMIPS0|operativa|breg|breg[2][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[2][14]~feeder_combout\ = \multicicloMIPS0|operativa|Selector30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector30~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[2][14]~feeder_combout\);

-- Location: LCFF_X80_Y23_N21
\multicicloMIPS0|operativa|breg|breg[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[2][14]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][14]~regout\);

-- Location: LCFF_X80_Y24_N27
\multicicloMIPS0|operativa|breg|breg[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][14]~regout\);

-- Location: LCFF_X80_Y24_N25
\multicicloMIPS0|operativa|breg|breg[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][14]~regout\);

-- Location: LCCOMB_X80_Y24_N26
\multicicloMIPS0|operativa|breg|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][14]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[3][14]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[1][14]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux17~14_combout\);

-- Location: LCCOMB_X85_Y26_N0
\multicicloMIPS0|operativa|breg|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux17~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[2][14]~regout\ & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[2][14]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux17~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux17~15_combout\);

-- Location: LCCOMB_X85_Y27_N20
\multicicloMIPS0|operativa|breg|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23)) # ((\multicicloMIPS0|operativa|breg|Mux17~13_combout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux17~13_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux17~15_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux17~16_combout\);

-- Location: LCFF_X78_Y21_N29
\multicicloMIPS0|operativa|breg|breg[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][14]~regout\);

-- Location: LCFF_X82_Y21_N9
\multicicloMIPS0|operativa|breg|breg[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][14]~regout\);

-- Location: LCCOMB_X82_Y21_N2
\multicicloMIPS0|operativa|breg|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux17~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][14]~regout\) # ((!\multicicloMIPS0|operativa|RI\(22))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux17~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[6][14]~regout\ & \multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux17~10_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][14]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[6][14]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux17~11_combout\);

-- Location: LCCOMB_X85_Y27_N14
\multicicloMIPS0|operativa|breg|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~19_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux17~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux17~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux17~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux17~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux17~18_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux17~16_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux17~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux17~19_combout\);

-- Location: LCCOMB_X71_Y22_N14
\multicicloMIPS0|operativa|breg|Mux17~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux17~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux17~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux17~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux17~9_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux17~19_combout\,
	datad => \multicicloMIPS0|operativa|RI\(25),
	combout => \multicicloMIPS0|operativa|breg|Mux17~20_combout\);

-- Location: LCFF_X71_Y22_N15
\multicicloMIPS0|operativa|regA[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux17~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(14));

-- Location: LCCOMB_X71_Y22_N26
\multicicloMIPS0|operativa|Selector62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector62~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(14)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|PC\(14),
	datac => \multicicloMIPS0|operativa|regA\(14),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector62~0_combout\);

-- Location: LCCOMB_X69_Y22_N12
\multicicloMIPS0|operativa|ula|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~48_combout\ = ((\multicicloMIPS0|operativa|Selector63~0_combout\ $ (\multicicloMIPS0|operativa|ula|Add0~47_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~46\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~49\ = CARRY((\multicicloMIPS0|operativa|Selector63~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~47_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~46\))) # (!\multicicloMIPS0|operativa|Selector63~0_combout\ & 
-- (\multicicloMIPS0|operativa|ula|Add0~47_combout\ & !\multicicloMIPS0|operativa|ula|Add0~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector63~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~47_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~46\,
	combout => \multicicloMIPS0|operativa|ula|Add0~48_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~49\);

-- Location: LCCOMB_X69_Y22_N14
\multicicloMIPS0|operativa|ula|Add0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~51_combout\ = (\multicicloMIPS0|operativa|ula|Add0~50_combout\ & ((\multicicloMIPS0|operativa|Selector62~0_combout\ & (\multicicloMIPS0|operativa|ula|Add0~49\ & VCC)) # (!\multicicloMIPS0|operativa|Selector62~0_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~49\)))) # (!\multicicloMIPS0|operativa|ula|Add0~50_combout\ & ((\multicicloMIPS0|operativa|Selector62~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~49\)) # (!\multicicloMIPS0|operativa|Selector62~0_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Add0~49\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~52\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~50_combout\ & (!\multicicloMIPS0|operativa|Selector62~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~49\)) # (!\multicicloMIPS0|operativa|ula|Add0~50_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~49\) # (!\multicicloMIPS0|operativa|Selector62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~50_combout\,
	datab => \multicicloMIPS0|operativa|Selector62~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~49\,
	combout => \multicicloMIPS0|operativa|ula|Add0~51_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~52\);

-- Location: LCCOMB_X69_Y22_N16
\multicicloMIPS0|operativa|ula|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~54_combout\ = ((\multicicloMIPS0|operativa|ula|Add0~53_combout\ $ (\multicicloMIPS0|operativa|Selector61~0_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~52\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~55\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~53_combout\ & ((\multicicloMIPS0|operativa|Selector61~0_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~52\))) # (!\multicicloMIPS0|operativa|ula|Add0~53_combout\ & 
-- (\multicicloMIPS0|operativa|Selector61~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~53_combout\,
	datab => \multicicloMIPS0|operativa|Selector61~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~52\,
	combout => \multicicloMIPS0|operativa|ula|Add0~54_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~55\);

-- Location: LCCOMB_X69_Y22_N18
\multicicloMIPS0|operativa|ula|Add0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~59_combout\ = (\multicicloMIPS0|operativa|ula|Add0~58_combout\ & ((\multicicloMIPS0|operativa|Selector60~0_combout\ & (\multicicloMIPS0|operativa|ula|Add0~55\ & VCC)) # (!\multicicloMIPS0|operativa|Selector60~0_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~55\)))) # (!\multicicloMIPS0|operativa|ula|Add0~58_combout\ & ((\multicicloMIPS0|operativa|Selector60~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~55\)) # (!\multicicloMIPS0|operativa|Selector60~0_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Add0~55\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~60\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~58_combout\ & (!\multicicloMIPS0|operativa|Selector60~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~55\)) # (!\multicicloMIPS0|operativa|ula|Add0~58_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~55\) # (!\multicicloMIPS0|operativa|Selector60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~58_combout\,
	datab => \multicicloMIPS0|operativa|Selector60~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~55\,
	combout => \multicicloMIPS0|operativa|ula|Add0~59_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~60\);

-- Location: LCCOMB_X72_Y20_N12
\multicicloMIPS0|operativa|ula|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux15~8_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & ((\multicicloMIPS0|operativa|ula|Add0~57_combout\) # ((\multicicloMIPS0|operativa|saidaCntrALU\(2))))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & 
-- (((!\multicicloMIPS0|operativa|saidaCntrALU\(2) & \multicicloMIPS0|operativa|ula|Add0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datab => \multicicloMIPS0|operativa|ula|Add0~57_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datad => \multicicloMIPS0|operativa|ula|Add0~59_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux15~8_combout\);

-- Location: LCCOMB_X72_Y20_N6
\multicicloMIPS0|operativa|ula|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux15~9_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(2) & ((\multicicloMIPS0|operativa|ula|Mux15~8_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~61_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux15~8_combout\ & 
-- (\multicicloMIPS0|operativa|ula|Add0~56_combout\)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & (((\multicicloMIPS0|operativa|ula|Mux15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datab => \multicicloMIPS0|operativa|ula|Add0~56_combout\,
	datac => \multicicloMIPS0|operativa|ula|Add0~61_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux15~8_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux15~9_combout\);

-- Location: LCCOMB_X71_Y20_N6
\multicicloMIPS0|operativa|ula|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux15~10_combout\ = (\multicicloMIPS0|operativa|ula|Mux15~7_combout\) # ((!\multicicloMIPS0|operativa|saidaCntrALU\(3) & \multicicloMIPS0|operativa|ula|Mux15~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datac => \multicicloMIPS0|operativa|ula|Mux15~7_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux15~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux15~10_combout\);

-- Location: LCFF_X71_Y20_N7
\multicicloMIPS0|operativa|SaidaALU[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux15~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(16));

-- Location: LCCOMB_X71_Y20_N12
\multicicloMIPS0|operativa|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux47~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(16))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux15~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|opALU\(0),
	datab => \multicicloMIPS0|operativa|SaidaALU\(16),
	datac => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|ula|Mux15~10_combout\,
	combout => \multicicloMIPS0|operativa|Mux47~0_combout\);

-- Location: LCCOMB_X68_Y24_N22
\multicicloMIPS0|operativa|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux47~1_combout\ = (\multicicloMIPS0|operativa|Mux47~0_combout\) # ((\multicicloMIPS0|controle|orgPC\(1) & \multicicloMIPS0|operativa|RI\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|operativa|Mux47~0_combout\,
	datad => \multicicloMIPS0|operativa|RI\(14),
	combout => \multicicloMIPS0|operativa|Mux47~1_combout\);

-- Location: LCFF_X68_Y24_N23
\multicicloMIPS0|operativa|PC[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Mux47~1_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(16));

-- Location: LCCOMB_X72_Y23_N2
\multicicloMIPS0|operativa|Selector60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector60~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(16))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regA\(16),
	datac => \multicicloMIPS0|operativa|PC\(16),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector60~0_combout\);

-- Location: LCCOMB_X69_Y22_N20
\multicicloMIPS0|operativa|ula|Add0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~63_combout\ = ((\multicicloMIPS0|operativa|ula|Add0~62_combout\ $ (\multicicloMIPS0|operativa|Selector59~0_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~60\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~64\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~62_combout\ & ((\multicicloMIPS0|operativa|Selector59~0_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~60\))) # (!\multicicloMIPS0|operativa|ula|Add0~62_combout\ & 
-- (\multicicloMIPS0|operativa|Selector59~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~60\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~62_combout\,
	datab => \multicicloMIPS0|operativa|Selector59~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~60\,
	combout => \multicicloMIPS0|operativa|ula|Add0~63_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~64\);

-- Location: LCCOMB_X72_Y26_N28
\multicicloMIPS0|operativa|ula|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux14~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector59~0_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~63_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector59~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~63_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux14~4_combout\);

-- Location: LCCOMB_X72_Y26_N22
\multicicloMIPS0|operativa|ula|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux14~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux14~4_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector59~0_combout\ $ (((\multicicloMIPS0|operativa|Mux14~0_combout\) # (\multicicloMIPS0|operativa|ula|Mux14~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector59~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux14~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux14~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux14~5_combout\);

-- Location: LCCOMB_X68_Y27_N30
\multicicloMIPS0|operativa|ula|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux14~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~9_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~44_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~44_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux14~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux14~6_combout\);

-- Location: LCCOMB_X68_Y27_N0
\multicicloMIPS0|operativa|ula|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux14~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux14~6_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~45_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux14~6_combout\ & ((\multicicloMIPS0|operativa|ula|Mux14~3_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~45_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux14~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux14~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux14~7_combout\);

-- Location: LCFF_X68_Y27_N1
\multicicloMIPS0|operativa|SaidaALU[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux14~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(17));

-- Location: LCFF_X65_Y24_N7
\multicicloMIPS0|operativa|MDR[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(17));

-- Location: LCCOMB_X75_Y24_N22
\multicicloMIPS0|operativa|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector27~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(17)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|SaidaALU\(17),
	datac => \multicicloMIPS0|operativa|MDR\(17),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector27~0_combout\);

-- Location: LCCOMB_X78_Y25_N2
\multicicloMIPS0|operativa|breg|breg[14][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[14][17]~feeder_combout\ = \multicicloMIPS0|operativa|Selector27~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector27~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[14][17]~feeder_combout\);

-- Location: LCFF_X78_Y25_N3
\multicicloMIPS0|operativa|breg|breg[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[14][17]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][17]~regout\);

-- Location: LCCOMB_X79_Y20_N12
\multicicloMIPS0|operativa|breg|breg[13][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[13][17]~feeder_combout\ = \multicicloMIPS0|operativa|Selector27~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector27~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[13][17]~feeder_combout\);

-- Location: LCFF_X79_Y20_N13
\multicicloMIPS0|operativa|breg|breg[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[13][17]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][17]~regout\);

-- Location: LCFF_X78_Y23_N29
\multicicloMIPS0|operativa|breg|breg[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][17]~regout\);

-- Location: LCCOMB_X78_Y23_N28
\multicicloMIPS0|operativa|breg|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][17]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[12][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[13][17]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[12][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux14~17_combout\);

-- Location: LCCOMB_X78_Y25_N10
\multicicloMIPS0|operativa|breg|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux14~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][17]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux14~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][17]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][17]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[14][17]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux14~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux14~18_combout\);

-- Location: LCFF_X83_Y27_N1
\multicicloMIPS0|operativa|breg|breg[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][17]~regout\);

-- Location: LCFF_X83_Y27_N31
\multicicloMIPS0|operativa|breg|breg[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][17]~regout\);

-- Location: LCCOMB_X83_Y27_N0
\multicicloMIPS0|operativa|breg|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux14~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][17]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21)))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux14~10_combout\ & (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[9][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux14~10_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[9][17]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[11][17]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux14~11_combout\);

-- Location: LCCOMB_X79_Y26_N28
\multicicloMIPS0|operativa|breg|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux14~16_combout\ & (((\multicicloMIPS0|operativa|breg|Mux14~18_combout\)) # (!\multicicloMIPS0|operativa|RI\(24)))) # (!\multicicloMIPS0|operativa|breg|Mux14~16_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux14~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux14~16_combout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|Mux14~18_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux14~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux14~19_combout\);

-- Location: LCFF_X92_Y24_N7
\multicicloMIPS0|operativa|breg|breg[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][17]~regout\);

-- Location: LCCOMB_X92_Y24_N6
\multicicloMIPS0|operativa|breg|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][17]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[17][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[17][17]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[21][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux14~0_combout\);

-- Location: LCCOMB_X90_Y21_N12
\multicicloMIPS0|operativa|breg|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~1_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux14~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][17]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux14~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[25][17]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][17]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|Mux14~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[29][17]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux14~1_combout\);

-- Location: LCFF_X85_Y24_N17
\multicicloMIPS0|operativa|breg|breg[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][17]~regout\);

-- Location: LCCOMB_X86_Y22_N0
\multicicloMIPS0|operativa|breg|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|breg[23][17]~regout\) # (\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[19][17]~regout\ & ((!\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[19][17]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[23][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux14~7_combout\);

-- Location: LCCOMB_X85_Y24_N16
\multicicloMIPS0|operativa|breg|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~8_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux14~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][17]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux14~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[27][17]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[27][17]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[31][17]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux14~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux14~8_combout\);

-- Location: LCCOMB_X82_Y25_N8
\multicicloMIPS0|operativa|breg|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[26][17]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((\multicicloMIPS0|operativa|breg|breg[18][17]~regout\ & !\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][17]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[18][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux14~2_combout\);

-- Location: LCCOMB_X85_Y28_N0
\multicicloMIPS0|operativa|breg|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~3_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux14~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][17]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux14~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][17]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[30][17]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[22][17]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux14~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux14~3_combout\);

-- Location: LCFF_X86_Y23_N27
\multicicloMIPS0|operativa|breg|breg[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector27~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][17]~regout\);

-- Location: LCCOMB_X86_Y23_N26
\multicicloMIPS0|operativa|breg|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[24][17]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((\multicicloMIPS0|operativa|breg|breg[16][17]~regout\ & !\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[24][17]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[16][17]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux14~4_combout\);

-- Location: LCCOMB_X87_Y23_N14
\multicicloMIPS0|operativa|breg|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~5_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux14~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][17]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux14~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[20][17]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|Mux14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|Mux14~4_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[20][17]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[28][17]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux14~5_combout\);

-- Location: LCCOMB_X90_Y23_N2
\multicicloMIPS0|operativa|breg|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|Mux14~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux14~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux14~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux14~6_combout\);

-- Location: LCCOMB_X90_Y23_N24
\multicicloMIPS0|operativa|breg|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux14~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux14~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux14~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux14~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux14~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux14~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux14~9_combout\);

-- Location: LCCOMB_X72_Y26_N24
\multicicloMIPS0|operativa|breg|Mux14~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux14~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux14~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|breg|Mux14~19_combout\,
	datac => \multicicloMIPS0|operativa|RI\(25),
	datad => \multicicloMIPS0|operativa|breg|Mux14~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux14~20_combout\);

-- Location: LCFF_X72_Y26_N25
\multicicloMIPS0|operativa|regA[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(17));

-- Location: LCCOMB_X67_Y27_N20
\multicicloMIPS0|operativa|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux46~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(17))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux14~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(17),
	datab => \multicicloMIPS0|operativa|ula|Mux14~7_combout\,
	datac => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|controle|opALU\(0),
	combout => \multicicloMIPS0|operativa|Mux46~0_combout\);

-- Location: LCCOMB_X68_Y24_N24
\multicicloMIPS0|operativa|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux46~1_combout\ = (\multicicloMIPS0|operativa|Mux46~0_combout\) # ((\multicicloMIPS0|operativa|RI\(15) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|Mux46~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux46~1_combout\);

-- Location: LCFF_X68_Y24_N25
\multicicloMIPS0|operativa|PC[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Mux46~1_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(17));

-- Location: LCCOMB_X69_Y26_N20
\multicicloMIPS0|operativa|Selector59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector59~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(17))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regA\(17),
	datac => \multicicloMIPS0|operativa|PC\(17),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector59~0_combout\);

-- Location: LCCOMB_X69_Y22_N22
\multicicloMIPS0|operativa|ula|Add0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~66_combout\ = (\multicicloMIPS0|operativa|ula|Add0~65_combout\ & ((\multicicloMIPS0|operativa|Selector58~0_combout\ & (\multicicloMIPS0|operativa|ula|Add0~64\ & VCC)) # (!\multicicloMIPS0|operativa|Selector58~0_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~64\)))) # (!\multicicloMIPS0|operativa|ula|Add0~65_combout\ & ((\multicicloMIPS0|operativa|Selector58~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~64\)) # (!\multicicloMIPS0|operativa|Selector58~0_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Add0~64\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~67\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~65_combout\ & (!\multicicloMIPS0|operativa|Selector58~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~64\)) # (!\multicicloMIPS0|operativa|ula|Add0~65_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~64\) # (!\multicicloMIPS0|operativa|Selector58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~65_combout\,
	datab => \multicicloMIPS0|operativa|Selector58~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~64\,
	combout => \multicicloMIPS0|operativa|ula|Add0~66_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~67\);

-- Location: LCCOMB_X69_Y22_N24
\multicicloMIPS0|operativa|ula|Add0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~69_combout\ = ((\multicicloMIPS0|operativa|ula|Add0~68_combout\ $ (\multicicloMIPS0|operativa|Selector57~0_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~67\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~70\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~68_combout\ & ((\multicicloMIPS0|operativa|Selector57~0_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~67\))) # (!\multicicloMIPS0|operativa|ula|Add0~68_combout\ & 
-- (\multicicloMIPS0|operativa|Selector57~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~68_combout\,
	datab => \multicicloMIPS0|operativa|Selector57~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~67\,
	combout => \multicicloMIPS0|operativa|ula|Add0~69_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~70\);

-- Location: LCCOMB_X63_Y24_N2
\multicicloMIPS0|operativa|ula|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux12~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector57~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~10_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (((\multicicloMIPS0|operativa|ula|Add0~69_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datab => \multicicloMIPS0|operativa|Selector57~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~69_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux12~4_combout\);

-- Location: LCCOMB_X63_Y24_N12
\multicicloMIPS0|operativa|ula|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux12~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux12~4_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector57~0_combout\ $ (((\multicicloMIPS0|operativa|Mux12~0_combout\) # (\multicicloMIPS0|operativa|ula|Mux12~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux12~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector57~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux12~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux12~5_combout\);

-- Location: LCCOMB_X63_Y24_N30
\multicicloMIPS0|operativa|ula|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux12~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~9_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~48_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux12~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~48_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux12~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux12~6_combout\);

-- Location: LCCOMB_X63_Y24_N28
\multicicloMIPS0|operativa|ula|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux12~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux12~6_combout\ & ((\multicicloMIPS0|operativa|ula|RESULT~49_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux12~6_combout\ & (\multicicloMIPS0|operativa|ula|Mux12~3_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux12~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~49_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux12~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux12~7_combout\);

-- Location: LCFF_X63_Y24_N29
\multicicloMIPS0|operativa|SaidaALU[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux12~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(19));

-- Location: LCFF_X63_Y23_N11
\multicicloMIPS0|operativa|MDR[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(19));

-- Location: LCCOMB_X77_Y24_N16
\multicicloMIPS0|operativa|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector25~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(19)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|SaidaALU\(19),
	datac => \multicicloMIPS0|operativa|MDR\(19),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector25~0_combout\);

-- Location: LCFF_X78_Y25_N15
\multicicloMIPS0|operativa|breg|breg[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][19]~regout\);

-- Location: LCFF_X78_Y25_N13
\multicicloMIPS0|operativa|breg|breg[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][19]~regout\);

-- Location: LCCOMB_X78_Y25_N12
\multicicloMIPS0|operativa|breg|Mux44~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux44~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][19]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux44~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[14][19]~regout\ & ((\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux44~17_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[14][19]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[15][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux44~18_combout\);

-- Location: LCFF_X82_Y23_N21
\multicicloMIPS0|operativa|breg|breg[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][19]~regout\);

-- Location: LCFF_X82_Y23_N7
\multicicloMIPS0|operativa|breg|breg[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][19]~regout\);

-- Location: LCCOMB_X82_Y23_N20
\multicicloMIPS0|operativa|breg|Mux44~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|RI\(17))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][19]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[8][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[10][19]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[8][19]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux44~10_combout\);

-- Location: LCFF_X83_Y26_N27
\multicicloMIPS0|operativa|breg|breg[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][19]~regout\);

-- Location: LCFF_X83_Y26_N29
\multicicloMIPS0|operativa|breg|breg[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][19]~regout\);

-- Location: LCCOMB_X83_Y26_N26
\multicicloMIPS0|operativa|breg|Mux44~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~11_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux44~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[11][19]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux44~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[9][19]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|Mux44~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux44~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][19]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[9][19]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux44~11_combout\);

-- Location: LCFF_X80_Y24_N15
\multicicloMIPS0|operativa|breg|breg[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][19]~regout\);

-- Location: LCFF_X80_Y24_N5
\multicicloMIPS0|operativa|breg|breg[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][19]~regout\);

-- Location: LCCOMB_X80_Y24_N4
\multicicloMIPS0|operativa|breg|Mux44~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[3][19]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[3][19]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[1][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux44~14_combout\);

-- Location: LCCOMB_X83_Y24_N0
\multicicloMIPS0|operativa|breg|Mux44~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux44~14_combout\) # ((\multicicloMIPS0|operativa|breg|breg[2][19]~regout\ & (!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[2][19]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux44~14_combout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux44~15_combout\);

-- Location: LCCOMB_X83_Y24_N2
\multicicloMIPS0|operativa|breg|Mux44~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|Mux44~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux44~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux44~13_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux44~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux44~16_combout\);

-- Location: LCCOMB_X83_Y24_N28
\multicicloMIPS0|operativa|breg|Mux44~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~19_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux44~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux44~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux44~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux44~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|Mux44~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux44~11_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux44~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux44~19_combout\);

-- Location: LCFF_X82_Y25_N11
\multicicloMIPS0|operativa|breg|breg[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector25~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][19]~regout\);

-- Location: LCCOMB_X82_Y25_N10
\multicicloMIPS0|operativa|breg|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][19]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[18][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][19]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[26][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux44~2_combout\);

-- Location: LCCOMB_X81_Y21_N10
\multicicloMIPS0|operativa|breg|breg[30][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[30][19]~feeder_combout\ = \multicicloMIPS0|operativa|Selector25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector25~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[30][19]~feeder_combout\);

-- Location: LCFF_X81_Y21_N11
\multicicloMIPS0|operativa|breg|breg[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[30][19]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][19]~regout\);

-- Location: LCCOMB_X81_Y21_N18
\multicicloMIPS0|operativa|breg|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~3_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux44~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][19]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux44~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[22][19]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[22][19]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux44~2_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[30][19]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux44~3_combout\);

-- Location: LCCOMB_X85_Y19_N4
\multicicloMIPS0|operativa|breg|Mux44~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~6_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|Mux44~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|Mux44~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux44~5_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux44~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux44~6_combout\);

-- Location: LCCOMB_X92_Y24_N4
\multicicloMIPS0|operativa|breg|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|RI\(18))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][19]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[17][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[17][19]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[21][19]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux44~0_combout\);

-- Location: LCFF_X77_Y24_N17
\multicicloMIPS0|operativa|breg|breg[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector25~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][19]~regout\);

-- Location: LCCOMB_X88_Y27_N6
\multicicloMIPS0|operativa|breg|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux44~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][19]~regout\) # ((!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux44~0_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[25][19]~regout\ & \multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][19]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux44~0_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[25][19]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux44~1_combout\);

-- Location: LCCOMB_X85_Y19_N18
\multicicloMIPS0|operativa|breg|Mux44~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux44~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux44~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux44~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux44~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux44~8_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux44~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux44~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux44~9_combout\);

-- Location: LCCOMB_X65_Y20_N6
\multicicloMIPS0|operativa|breg|Mux44~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux44~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux44~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux44~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|breg|Mux44~19_combout\,
	datac => \multicicloMIPS0|operativa|RI\(20),
	datad => \multicicloMIPS0|operativa|breg|Mux44~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux44~20_combout\);

-- Location: LCFF_X65_Y20_N7
\multicicloMIPS0|operativa|regB[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux44~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(19));

-- Location: LCCOMB_X66_Y20_N0
\multicicloMIPS0|operativa|ula|ShiftRight1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(21))) # (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regB\(21),
	datac => \multicicloMIPS0|operativa|regB\(19),
	datad => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\);

-- Location: LCCOMB_X66_Y21_N4
\multicicloMIPS0|operativa|ula|ShiftRight0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~81_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight1~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~47_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~81_combout\);

-- Location: LCCOMB_X67_Y21_N20
\multicicloMIPS0|operativa|ula|ShiftRight1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\ = (\multicicloMIPS0|operativa|RI\(6) & \multicicloMIPS0|operativa|RI\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\);

-- Location: LCCOMB_X67_Y21_N14
\multicicloMIPS0|operativa|ula|ShiftRight1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~62_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & ((\multicicloMIPS0|operativa|Mux15~2_combout\) # ((\multicicloMIPS0|operativa|RI\(14) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(14),
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\,
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux15~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~62_combout\);

-- Location: LCCOMB_X67_Y21_N12
\multicicloMIPS0|operativa|ula|ShiftRight1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~61_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux16~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|Mux17~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux16~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~61_combout\);

-- Location: LCCOMB_X67_Y21_N28
\multicicloMIPS0|operativa|ula|ShiftRight1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~63_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~62_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~61_combout\) # ((\multicicloMIPS0|operativa|Mux14~0_combout\ & 
-- \multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~62_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~61_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~63_combout\);

-- Location: LCCOMB_X68_Y21_N8
\multicicloMIPS0|operativa|ula|ShiftRight0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~82_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~81_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftRight1~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~81_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~63_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~82_combout\);

-- Location: LCCOMB_X69_Y18_N22
\multicicloMIPS0|operativa|ula|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~5_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & (!\multicicloMIPS0|operativa|RI\(10) & !\multicicloMIPS0|operativa|saidaCntrALU\(0))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & 
-- ((\multicicloMIPS0|operativa|saidaCntrALU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(10),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux29~5_combout\);

-- Location: LCCOMB_X69_Y19_N20
\multicicloMIPS0|operativa|ula|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux17~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~4_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~82_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~118_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~4_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~118_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~4_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~82_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux17~3_combout\);

-- Location: LCCOMB_X68_Y23_N2
\multicicloMIPS0|operativa|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux27~3_combout\ = (\multicicloMIPS0|controle|orgBALU\(0) & (\multicicloMIPS0|operativa|RI\(2) & \multicicloMIPS0|controle|orgBALU\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|operativa|RI\(2),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux27~3_combout\);

-- Location: LCCOMB_X71_Y23_N14
\multicicloMIPS0|operativa|ula|ShiftLeft0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~40_combout\ = (!\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|Mux27~2_combout\) # (\multicicloMIPS0|operativa|Mux27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|Mux27~2_combout\,
	datac => \multicicloMIPS0|operativa|Mux27~3_combout\,
	datad => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X71_Y23_N28
\multicicloMIPS0|operativa|ula|ShiftLeft0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~39_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|Mux28~4_combout\)) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- ((\multicicloMIPS0|operativa|Mux26~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux28~4_combout\,
	datad => \multicicloMIPS0|operativa|Mux26~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X71_Y23_N8
\multicicloMIPS0|operativa|ula|ShiftLeft0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~41_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~40_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~39_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ & 
-- \multicicloMIPS0|operativa|Mux25~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	datab => \multicicloMIPS0|operativa|Mux25~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~40_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~39_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X71_Y23_N10
\multicicloMIPS0|operativa|ula|ShiftLeft0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~25_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux31~0_combout\)))) # (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|RI\(6) 
-- & (\multicicloMIPS0|operativa|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|Mux30~0_combout\,
	datad => \multicicloMIPS0|operativa|Mux31~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X71_Y23_N30
\multicicloMIPS0|operativa|ula|ShiftLeft0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~129_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~25_combout\) # ((\multicicloMIPS0|operativa|Mux29~1_combout\ & (!\multicicloMIPS0|operativa|RI\(7) & !\multicicloMIPS0|operativa|RI\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux29~1_combout\,
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~25_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~129_combout\);

-- Location: LCCOMB_X71_Y23_N0
\multicicloMIPS0|operativa|ula|ShiftLeft0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~75_combout\ = (\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~129_combout\))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~41_combout\,
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~129_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X67_Y21_N24
\multicicloMIPS0|operativa|ula|ShiftLeft0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~59_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|Mux24~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- ((\multicicloMIPS0|operativa|Mux22~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux24~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux22~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X67_Y19_N8
\multicicloMIPS0|operativa|ula|ShiftLeft0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~76_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|Mux20~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- ((\multicicloMIPS0|operativa|Mux18~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux20~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|Mux18~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X67_Y19_N24
\multicicloMIPS0|operativa|ula|ShiftLeft0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~78_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~76_combout\) # (\multicicloMIPS0|operativa|ula|ShiftLeft0~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~76_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~77_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X67_Y23_N14
\multicicloMIPS0|operativa|ula|ShiftLeft0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~60_combout\ = (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|Mux23~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- ((\multicicloMIPS0|operativa|Mux21~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux23~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux21~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X67_Y19_N18
\multicicloMIPS0|operativa|ula|ShiftLeft0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~79_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~59_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~60_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~59_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~78_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~60_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X70_Y25_N6
\multicicloMIPS0|operativa|ula|ShiftLeft0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~80_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~75_combout\) # ((!\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|operativa|ula|ShiftLeft0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~75_combout\,
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~79_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X70_Y25_N4
\multicicloMIPS0|operativa|ula|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux17~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux17~3_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~98_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux17~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~80_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & (((\multicicloMIPS0|operativa|ula|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~98_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux17~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~80_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux17~4_combout\);

-- Location: LCCOMB_X70_Y21_N2
\multicicloMIPS0|operativa|ula|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux17~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector62~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~10_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (((\multicicloMIPS0|operativa|ula|Add0~51_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datab => \multicicloMIPS0|operativa|Selector62~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~51_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux17~1_combout\);

-- Location: LCCOMB_X70_Y21_N8
\multicicloMIPS0|operativa|ula|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux17~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux17~1_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector62~0_combout\ $ (((\multicicloMIPS0|operativa|Mux17~3_combout\) # (\multicicloMIPS0|operativa|ula|Mux17~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux17~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datac => \multicicloMIPS0|operativa|Selector62~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux17~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux17~2_combout\);

-- Location: LCCOMB_X70_Y25_N2
\multicicloMIPS0|operativa|ula|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux17~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux23~2_combout\) # ((\multicicloMIPS0|operativa|ula|Mux17~2_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (!\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & (\multicicloMIPS0|operativa|ula|Mux17~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux23~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux17~4_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux17~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux17~5_combout\);

-- Location: LCCOMB_X70_Y25_N24
\multicicloMIPS0|operativa|ula|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux17~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux17~5_combout\ & (\multicicloMIPS0|operativa|ula|Mux17~7_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux17~5_combout\ 
-- & ((\multicicloMIPS0|operativa|ula|ShiftRight0~79_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & (((\multicicloMIPS0|operativa|ula|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux17~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux23~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~79_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux17~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux17~6_combout\);

-- Location: LCCOMB_X69_Y24_N2
\multicicloMIPS0|operativa|ula|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux17~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|Selector62~0_combout\ & ((\multicicloMIPS0|operativa|Mux17~3_combout\) # (\multicicloMIPS0|operativa|saidaCntrALU\(0)))) # 
-- (!\multicicloMIPS0|operativa|Selector62~0_combout\ & (\multicicloMIPS0|operativa|Mux17~3_combout\ & \multicicloMIPS0|operativa|saidaCntrALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector62~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datac => \multicicloMIPS0|operativa|Mux17~3_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux17~0_combout\);

-- Location: LCCOMB_X68_Y24_N28
\multicicloMIPS0|operativa|ula|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux17~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux17~0_combout\) # ((\multicicloMIPS0|operativa|ula|Mux17~6_combout\ & !\multicicloMIPS0|operativa|ula|Mux29~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|Mux17~6_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux17~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux17~7_combout\);

-- Location: LCFF_X68_Y24_N29
\multicicloMIPS0|operativa|SaidaALU[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux17~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(14));

-- Location: LCCOMB_X63_Y23_N12
\multicicloMIPS0|operativa|MDR[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|MDR[14]~feeder_combout\ = \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(14),
	combout => \multicicloMIPS0|operativa|MDR[14]~feeder_combout\);

-- Location: LCFF_X63_Y23_N13
\multicicloMIPS0|operativa|MDR[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|MDR[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(14));

-- Location: LCCOMB_X75_Y23_N26
\multicicloMIPS0|operativa|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector30~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(14)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|SaidaALU\(14),
	datac => \multicicloMIPS0|operativa|MDR\(14),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector30~0_combout\);

-- Location: LCFF_X75_Y23_N27
\multicicloMIPS0|operativa|breg|breg[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector30~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][14]~regout\);

-- Location: LCFF_X91_Y22_N17
\multicicloMIPS0|operativa|breg|breg[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][14]~regout\);

-- Location: LCCOMB_X89_Y21_N6
\multicicloMIPS0|operativa|breg|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[25][14]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[17][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][14]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[17][14]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux49~0_combout\);

-- Location: LCFF_X88_Y23_N29
\multicicloMIPS0|operativa|breg|breg[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][14]~regout\);

-- Location: LCCOMB_X88_Y23_N16
\multicicloMIPS0|operativa|breg|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~1_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux49~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][14]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux49~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[21][14]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[21][14]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux49~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[29][14]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux49~1_combout\);

-- Location: LCFF_X91_Y24_N3
\multicicloMIPS0|operativa|breg|breg[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][14]~regout\);

-- Location: LCFF_X94_Y24_N19
\multicicloMIPS0|operativa|breg|breg[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][14]~regout\);

-- Location: LCCOMB_X90_Y23_N26
\multicicloMIPS0|operativa|breg|Mux49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux49~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][14]~regout\) # ((!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux49~2_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[26][14]~regout\ & \multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux49~2_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[30][14]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[26][14]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux49~3_combout\);

-- Location: LCFF_X86_Y26_N23
\multicicloMIPS0|operativa|breg|breg[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][14]~regout\);

-- Location: LCCOMB_X87_Y23_N2
\multicicloMIPS0|operativa|breg|breg[20][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[20][14]~feeder_combout\ = \multicicloMIPS0|operativa|Selector30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector30~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[20][14]~feeder_combout\);

-- Location: LCFF_X87_Y23_N3
\multicicloMIPS0|operativa|breg|breg[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[20][14]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][14]~regout\);

-- Location: LCCOMB_X90_Y25_N18
\multicicloMIPS0|operativa|breg|Mux49~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|RI\(18))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][14]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[16][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[16][14]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[20][14]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux49~4_combout\);

-- Location: LCCOMB_X87_Y21_N24
\multicicloMIPS0|operativa|breg|breg[28][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[28][14]~feeder_combout\ = \multicicloMIPS0|operativa|Selector30~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector30~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[28][14]~feeder_combout\);

-- Location: LCFF_X87_Y21_N25
\multicicloMIPS0|operativa|breg|breg[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[28][14]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][14]~regout\);

-- Location: LCCOMB_X90_Y23_N20
\multicicloMIPS0|operativa|breg|Mux49~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux49~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][14]~regout\) # (!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux49~4_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[24][14]~regout\ & ((\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[24][14]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux49~4_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][14]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux49~5_combout\);

-- Location: LCCOMB_X89_Y23_N18
\multicicloMIPS0|operativa|breg|Mux49~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16)) # ((\multicicloMIPS0|operativa|breg|Mux49~3_combout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux49~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux49~3_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux49~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux49~6_combout\);

-- Location: LCCOMB_X88_Y23_N2
\multicicloMIPS0|operativa|breg|Mux49~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux49~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux49~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux49~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux49~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux49~8_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux49~1_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux49~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux49~9_combout\);

-- Location: LCCOMB_X82_Y21_N8
\multicicloMIPS0|operativa|breg|Mux49~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux49~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[7][14]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17)))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux49~10_combout\ & (\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[6][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux49~10_combout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[6][14]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[7][14]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux49~11_combout\);

-- Location: LCFF_X82_Y23_N15
\multicicloMIPS0|operativa|breg|breg[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][14]~regout\);

-- Location: LCFF_X82_Y23_N29
\multicicloMIPS0|operativa|breg|breg[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector30~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][14]~regout\);

-- Location: LCCOMB_X82_Y23_N28
\multicicloMIPS0|operativa|breg|Mux49~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~12_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|breg[10][14]~regout\) # (\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[8][14]~regout\ & ((!\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[8][14]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][14]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux49~12_combout\);

-- Location: LCCOMB_X83_Y27_N2
\multicicloMIPS0|operativa|breg|Mux49~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~13_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux49~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][14]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux49~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][14]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][14]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[11][14]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux49~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux49~13_combout\);

-- Location: LCCOMB_X85_Y27_N4
\multicicloMIPS0|operativa|breg|Mux49~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux49~13_combout\) # (\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|Mux49~15_combout\ & ((!\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux49~15_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux49~13_combout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux49~16_combout\);

-- Location: LCCOMB_X82_Y27_N6
\multicicloMIPS0|operativa|breg|Mux49~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~19_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux49~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux49~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux49~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux49~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux49~18_combout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|Mux49~11_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux49~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux49~19_combout\);

-- Location: LCCOMB_X63_Y23_N14
\multicicloMIPS0|operativa|breg|Mux49~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux49~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux49~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux49~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux49~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux49~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux49~20_combout\);

-- Location: LCFF_X63_Y23_N15
\multicicloMIPS0|operativa|regB[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux49~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(14));

-- Location: LCFF_X67_Y22_N13
\multicicloMIPS0|operativa|RI[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(7));

-- Location: LCCOMB_X67_Y22_N18
\multicicloMIPS0|operativa|ula|ShiftLeft0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ = (!\multicicloMIPS0|operativa|RI\(6) & !\multicicloMIPS0|operativa|RI\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X67_Y19_N26
\multicicloMIPS0|operativa|ula|ShiftLeft0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~77_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & ((\multicicloMIPS0|operativa|Mux19~3_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ & 
-- \multicicloMIPS0|operativa|Mux17~3_combout\)))) # (!\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ & (\multicicloMIPS0|operativa|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	datac => \multicicloMIPS0|operativa|Mux17~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux19~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X67_Y22_N24
\multicicloMIPS0|operativa|ula|ShiftLeft0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~93_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|regB\(17)))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|regB\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(18),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|regB\(17),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X67_Y22_N26
\multicicloMIPS0|operativa|ula|ShiftLeft0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~92_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux16~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|Mux15~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|Mux16~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X67_Y22_N14
\multicicloMIPS0|operativa|ula|ShiftLeft0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~94_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~92_combout\) # ((!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~93_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~92_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X67_Y19_N2
\multicicloMIPS0|operativa|ula|ShiftLeft0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~95_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~77_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~76_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftLeft0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~77_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~76_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~94_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X65_Y20_N0
\multicicloMIPS0|operativa|ula|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux7~4_combout\ = (\multicicloMIPS0|operativa|RI\(9)) # (\multicicloMIPS0|operativa|RI\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|RI\(10),
	combout => \multicicloMIPS0|operativa|ula|Mux7~4_combout\);

-- Location: LCCOMB_X68_Y19_N0
\multicicloMIPS0|operativa|ula|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux7~5_combout\ = (\multicicloMIPS0|operativa|RI\(10)) # ((!\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|operativa|RI\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|RI\(10),
	datac => \multicicloMIPS0|operativa|RI\(8),
	combout => \multicicloMIPS0|operativa|ula|Mux7~5_combout\);

-- Location: LCCOMB_X65_Y18_N18
\multicicloMIPS0|operativa|ula|ShiftLeft0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~117_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(24)))) # (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|regB\(26),
	datad => \multicicloMIPS0|operativa|regB\(24),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~117_combout\);

-- Location: LCCOMB_X65_Y18_N0
\multicicloMIPS0|operativa|ula|ShiftLeft0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~115_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(23))) # (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regB\(23),
	datac => \multicicloMIPS0|operativa|regB\(25),
	datad => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X65_Y18_N4
\multicicloMIPS0|operativa|ula|ShiftLeft0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~118_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~115_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~117_combout\,
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~115_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~118_combout\);

-- Location: LCCOMB_X65_Y20_N26
\multicicloMIPS0|operativa|ula|ShiftLeft0~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~136_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~118_combout\) # ((\multicicloMIPS0|operativa|RI\(15) & \multicicloMIPS0|controle|orgBALU\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~118_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~136_combout\);

-- Location: LCCOMB_X65_Y20_N14
\multicicloMIPS0|operativa|ula|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux5~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux7~4_combout\ & (((\multicicloMIPS0|operativa|ula|Mux7~5_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux7~4_combout\ & ((\multicicloMIPS0|operativa|ula|Mux7~5_combout\ 
-- & (\multicicloMIPS0|operativa|ula|ShiftLeft0~132_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux7~5_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~136_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~132_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux7~4_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux7~5_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~136_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux5~5_combout\);

-- Location: LCCOMB_X67_Y20_N16
\multicicloMIPS0|operativa|ula|ShiftLeft0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~61_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (((\multicicloMIPS0|operativa|ula|ShiftLeft0~41_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~60_combout\) # 
-- ((\multicicloMIPS0|operativa|ula|ShiftLeft0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~60_combout\,
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~41_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~59_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X67_Y20_N10
\multicicloMIPS0|operativa|ula|ShiftLeft0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~62_combout\ = (\multicicloMIPS0|operativa|RI\(9) & (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~129_combout\)))) # (!\multicicloMIPS0|operativa|RI\(9) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftLeft0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~61_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~129_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X67_Y20_N24
\multicicloMIPS0|operativa|ula|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux5~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux7~4_combout\ & ((\multicicloMIPS0|operativa|ula|Mux5~5_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~62_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux5~5_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~95_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux7~4_combout\ & (((\multicicloMIPS0|operativa|ula|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux7~4_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~95_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux5~5_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~62_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux5~6_combout\);

-- Location: LCCOMB_X67_Y18_N20
\multicicloMIPS0|operativa|ula|ShiftRight1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~50_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|regB\(31)))) # (!\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|regB\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(30),
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|regB\(31),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~50_combout\);

-- Location: LCCOMB_X67_Y18_N24
\multicicloMIPS0|operativa|ula|ShiftRight1~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~116_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(15))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (((\multicicloMIPS0|operativa|ula|ShiftRight1~50_combout\ & 
-- !\multicicloMIPS0|controle|orgBALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(1),
	datab => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~50_combout\,
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~116_combout\);

-- Location: LCCOMB_X65_Y19_N14
\multicicloMIPS0|operativa|ula|ShiftRight0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~55_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\ & \multicicloMIPS0|operativa|ula|ShiftRight1~49_combout\)) # 
-- (!\multicicloMIPS0|operativa|RI\(8)))) # (!\multicicloMIPS0|operativa|Mux14~1_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\ & \multicicloMIPS0|operativa|ula|ShiftRight1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~49_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~55_combout\);

-- Location: LCCOMB_X66_Y19_N8
\multicicloMIPS0|operativa|ula|ShiftRight0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~56_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~55_combout\) # ((!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|RI\(8) & \multicicloMIPS0|operativa|ula|ShiftRight1~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~116_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~55_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~56_combout\);

-- Location: LCCOMB_X66_Y19_N18
\multicicloMIPS0|operativa|ula|ShiftRight0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~90_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|operativa|ula|ShiftRight0~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~56_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~90_combout\);

-- Location: LCCOMB_X67_Y20_N22
\multicicloMIPS0|operativa|ula|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux5~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux7~8_combout\ & (\multicicloMIPS0|operativa|ula|Mux7~0_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~90_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux7~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux5~6_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux7~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux7~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux5~6_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~90_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux5~7_combout\);

-- Location: LCCOMB_X67_Y20_N8
\multicicloMIPS0|operativa|ula|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux5~8_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & ((\multicicloMIPS0|operativa|ula|Mux5~7_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~104_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux5~7_combout\ & ((\multicicloMIPS0|operativa|Mux0~0_combout\))))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & (((\multicicloMIPS0|operativa|ula|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~104_combout\,
	datab => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|ula|Mux5~7_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux5~8_combout\);

-- Location: LCCOMB_X69_Y21_N24
\multicicloMIPS0|operativa|ula|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux5~1_combout\ = (\multicicloMIPS0|operativa|Selector50~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ $ (\multicicloMIPS0|operativa|ula|Mux29~11_combout\ $ 
-- (\multicicloMIPS0|operativa|ula|Mux29~10_combout\)))) # (!\multicicloMIPS0|operativa|Selector50~0_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & !\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector50~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux5~1_combout\);

-- Location: LCCOMB_X69_Y21_N18
\multicicloMIPS0|operativa|ula|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux5~3_combout\ = (\multicicloMIPS0|operativa|Mux5~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & ((\multicicloMIPS0|operativa|ula|Mux5~1_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (!\multicicloMIPS0|operativa|Selector50~0_combout\)))) # (!\multicicloMIPS0|operativa|Mux5~0_combout\ & (((\multicicloMIPS0|operativa|ula|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector50~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux5~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux5~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux5~3_combout\);

-- Location: LCCOMB_X70_Y21_N26
\multicicloMIPS0|operativa|ula|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux5~2_combout\ = (\multicicloMIPS0|operativa|Selector50~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ $ (((!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & 
-- \multicicloMIPS0|operativa|ula|Mux29~11_combout\))))) # (!\multicicloMIPS0|operativa|Selector50~0_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector50~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux5~2_combout\);

-- Location: LCCOMB_X65_Y21_N30
\multicicloMIPS0|operativa|ula|Add0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~89_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(26) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(26),
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~89_combout\);

-- Location: LCCOMB_X66_Y18_N24
\multicicloMIPS0|operativa|Selector51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector51~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(25)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|PC\(25),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|regA\(25),
	combout => \multicicloMIPS0|operativa|Selector51~0_combout\);

-- Location: LCFF_X63_Y22_N23
\multicicloMIPS0|operativa|MDR[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(24));

-- Location: LCCOMB_X77_Y24_N6
\multicicloMIPS0|operativa|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector20~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(24)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(24),
	datac => \multicicloMIPS0|operativa|MDR\(24),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector20~0_combout\);

-- Location: LCFF_X88_Y21_N23
\multicicloMIPS0|operativa|breg|breg[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][24]~regout\);

-- Location: LCFF_X88_Y21_N5
\multicicloMIPS0|operativa|breg|breg[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][24]~regout\);

-- Location: LCCOMB_X88_Y26_N20
\multicicloMIPS0|operativa|breg|breg[25][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[25][24]~feeder_combout\ = \multicicloMIPS0|operativa|Selector20~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector20~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[25][24]~feeder_combout\);

-- Location: LCFF_X88_Y26_N21
\multicicloMIPS0|operativa|breg|breg[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[25][24]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][24]~regout\);

-- Location: LCCOMB_X88_Y21_N4
\multicicloMIPS0|operativa|breg|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~0_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|RI\(24))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][24]~regout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[17][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[17][24]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[25][24]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux7~0_combout\);

-- Location: LCCOMB_X88_Y21_N28
\multicicloMIPS0|operativa|breg|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux7~0_combout\ & (((\multicicloMIPS0|operativa|breg|breg[29][24]~regout\) # (!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux7~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[21][24]~regout\ & ((\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][24]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux7~0_combout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux7~1_combout\);

-- Location: LCFF_X87_Y22_N3
\multicicloMIPS0|operativa|breg|breg[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][24]~regout\);

-- Location: LCFF_X87_Y22_N17
\multicicloMIPS0|operativa|breg|breg[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][24]~regout\);

-- Location: LCCOMB_X87_Y22_N16
\multicicloMIPS0|operativa|breg|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux7~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][24]~regout\) # ((!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux7~7_combout\ & 
-- (((\multicicloMIPS0|operativa|breg|breg[23][24]~regout\ & \multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux7~7_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[23][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux7~8_combout\);

-- Location: LCCOMB_X83_Y25_N28
\multicicloMIPS0|operativa|breg|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~9_combout\ = (\multicicloMIPS0|operativa|breg|Mux7~6_combout\ & (((\multicicloMIPS0|operativa|breg|Mux7~8_combout\) # (!\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|breg|Mux7~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux7~1_combout\ & (\multicicloMIPS0|operativa|RI\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux7~6_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux7~1_combout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|breg|Mux7~8_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux7~9_combout\);

-- Location: LCFF_X77_Y24_N7
\multicicloMIPS0|operativa|breg|breg[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector20~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][24]~regout\);

-- Location: LCFF_X77_Y21_N19
\multicicloMIPS0|operativa|breg|breg[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][24]~regout\);

-- Location: LCFF_X77_Y21_N21
\multicicloMIPS0|operativa|breg|breg[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][24]~regout\);

-- Location: LCCOMB_X77_Y21_N18
\multicicloMIPS0|operativa|breg|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|RI\(21))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][24]~regout\))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[12][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[12][24]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[13][24]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux7~17_combout\);

-- Location: LCCOMB_X76_Y21_N8
\multicicloMIPS0|operativa|breg|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux7~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][24]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux7~17_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[14][24]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][24]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[15][24]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux7~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux7~18_combout\);

-- Location: LCFF_X81_Y23_N23
\multicicloMIPS0|operativa|breg|breg[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][24]~regout\);

-- Location: LCCOMB_X81_Y23_N22
\multicicloMIPS0|operativa|breg|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux7~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[2][24]~regout\ & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux7~14_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[2][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux7~15_combout\);

-- Location: LCCOMB_X74_Y25_N16
\multicicloMIPS0|operativa|breg|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~16_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|Mux7~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux7~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux7~13_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux7~15_combout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux7~16_combout\);

-- Location: LCCOMB_X74_Y25_N26
\multicicloMIPS0|operativa|breg|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux7~16_combout\ & (((\multicicloMIPS0|operativa|breg|Mux7~18_combout\) # (!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux7~16_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux7~11_combout\ & ((\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux7~11_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux7~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux7~16_combout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux7~19_combout\);

-- Location: LCCOMB_X72_Y25_N26
\multicicloMIPS0|operativa|breg|Mux7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux7~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux7~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux7~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(25),
	datac => \multicicloMIPS0|operativa|breg|Mux7~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux7~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux7~20_combout\);

-- Location: LCFF_X72_Y25_N27
\multicicloMIPS0|operativa|regA[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(24));

-- Location: LCCOMB_X70_Y24_N10
\multicicloMIPS0|operativa|Selector52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector52~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(24)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(24),
	datab => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|regA\(24),
	combout => \multicicloMIPS0|operativa|Selector52~0_combout\);

-- Location: LCCOMB_X71_Y25_N4
\multicicloMIPS0|operativa|Selector53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector53~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(23)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(23),
	datac => \multicicloMIPS0|operativa|regA\(23),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector53~0_combout\);

-- Location: LCCOMB_X68_Y22_N4
\multicicloMIPS0|operativa|ula|Add0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~77_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(22) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(22),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~77_combout\);

-- Location: LCCOMB_X72_Y24_N26
\multicicloMIPS0|operativa|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux42~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(21))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux10~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(21),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|controle|opALU\(0),
	datad => \multicicloMIPS0|operativa|ula|Mux10~7_combout\,
	combout => \multicicloMIPS0|operativa|Mux42~0_combout\);

-- Location: LCCOMB_X72_Y24_N24
\multicicloMIPS0|operativa|Mux42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux42~1_combout\ = (\multicicloMIPS0|operativa|Mux42~0_combout\) # ((\multicicloMIPS0|controle|orgPC\(1) & \multicicloMIPS0|operativa|RI\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|Mux42~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux42~1_combout\);

-- Location: LCFF_X72_Y24_N25
\multicicloMIPS0|operativa|PC[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Mux42~1_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(21));

-- Location: LCCOMB_X66_Y26_N24
\multicicloMIPS0|operativa|Selector55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector55~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(21))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(21),
	datab => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|PC\(21),
	combout => \multicicloMIPS0|operativa|Selector55~0_combout\);

-- Location: LCCOMB_X69_Y18_N30
\multicicloMIPS0|operativa|ula|Add0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~71_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(20) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(20),
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~71_combout\);

-- Location: LCCOMB_X69_Y22_N26
\multicicloMIPS0|operativa|ula|Add0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~72_combout\ = (\multicicloMIPS0|operativa|Selector56~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~71_combout\ & (\multicicloMIPS0|operativa|ula|Add0~70\ & VCC)) # (!\multicicloMIPS0|operativa|ula|Add0~71_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~70\)))) # (!\multicicloMIPS0|operativa|Selector56~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~71_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~70\)) # (!\multicicloMIPS0|operativa|ula|Add0~71_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Add0~70\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~73\ = CARRY((\multicicloMIPS0|operativa|Selector56~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~71_combout\ & !\multicicloMIPS0|operativa|ula|Add0~70\)) # (!\multicicloMIPS0|operativa|Selector56~0_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~70\) # (!\multicicloMIPS0|operativa|ula|Add0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector56~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~71_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~70\,
	combout => \multicicloMIPS0|operativa|ula|Add0~72_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~73\);

-- Location: LCCOMB_X69_Y22_N28
\multicicloMIPS0|operativa|ula|Add0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~75_combout\ = ((\multicicloMIPS0|operativa|ula|Add0~74_combout\ $ (\multicicloMIPS0|operativa|Selector55~0_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~73\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~76\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~74_combout\ & ((\multicicloMIPS0|operativa|Selector55~0_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~73\))) # (!\multicicloMIPS0|operativa|ula|Add0~74_combout\ & 
-- (\multicicloMIPS0|operativa|Selector55~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~74_combout\,
	datab => \multicicloMIPS0|operativa|Selector55~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~73\,
	combout => \multicicloMIPS0|operativa|ula|Add0~75_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~76\);

-- Location: LCCOMB_X69_Y21_N0
\multicicloMIPS0|operativa|ula|Add0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~81_combout\ = ((\multicicloMIPS0|operativa|ula|Add0~80_combout\ $ (\multicicloMIPS0|operativa|Selector53~0_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~79\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~82\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~80_combout\ & ((\multicicloMIPS0|operativa|Selector53~0_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~79\))) # (!\multicicloMIPS0|operativa|ula|Add0~80_combout\ & 
-- (\multicicloMIPS0|operativa|Selector53~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~80_combout\,
	datab => \multicicloMIPS0|operativa|Selector53~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~79\,
	combout => \multicicloMIPS0|operativa|ula|Add0~81_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~82\);

-- Location: LCCOMB_X69_Y21_N2
\multicicloMIPS0|operativa|ula|Add0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~84_combout\ = (\multicicloMIPS0|operativa|ula|Add0~83_combout\ & ((\multicicloMIPS0|operativa|Selector52~0_combout\ & (\multicicloMIPS0|operativa|ula|Add0~82\ & VCC)) # (!\multicicloMIPS0|operativa|Selector52~0_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~82\)))) # (!\multicicloMIPS0|operativa|ula|Add0~83_combout\ & ((\multicicloMIPS0|operativa|Selector52~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~82\)) # (!\multicicloMIPS0|operativa|Selector52~0_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Add0~82\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~85\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~83_combout\ & (!\multicicloMIPS0|operativa|Selector52~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~82\)) # (!\multicicloMIPS0|operativa|ula|Add0~83_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~82\) # (!\multicicloMIPS0|operativa|Selector52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~83_combout\,
	datab => \multicicloMIPS0|operativa|Selector52~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~82\,
	combout => \multicicloMIPS0|operativa|ula|Add0~84_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~85\);

-- Location: LCCOMB_X69_Y21_N4
\multicicloMIPS0|operativa|ula|Add0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~87_combout\ = ((\multicicloMIPS0|operativa|ula|Add0~86_combout\ $ (\multicicloMIPS0|operativa|Selector51~0_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~85\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~88\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~86_combout\ & ((\multicicloMIPS0|operativa|Selector51~0_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~85\))) # (!\multicicloMIPS0|operativa|ula|Add0~86_combout\ & 
-- (\multicicloMIPS0|operativa|Selector51~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~85\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~86_combout\,
	datab => \multicicloMIPS0|operativa|Selector51~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~85\,
	combout => \multicicloMIPS0|operativa|ula|Add0~87_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~88\);

-- Location: LCCOMB_X69_Y21_N6
\multicicloMIPS0|operativa|ula|Add0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~90_combout\ = (\multicicloMIPS0|operativa|Selector50~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~89_combout\ & (\multicicloMIPS0|operativa|ula|Add0~88\ & VCC)) # (!\multicicloMIPS0|operativa|ula|Add0~89_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~88\)))) # (!\multicicloMIPS0|operativa|Selector50~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~89_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~88\)) # (!\multicicloMIPS0|operativa|ula|Add0~89_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Add0~88\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~91\ = CARRY((\multicicloMIPS0|operativa|Selector50~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~89_combout\ & !\multicicloMIPS0|operativa|ula|Add0~88\)) # (!\multicicloMIPS0|operativa|Selector50~0_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~88\) # (!\multicicloMIPS0|operativa|ula|Add0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector50~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~89_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~88\,
	combout => \multicicloMIPS0|operativa|ula|Add0~90_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~91\);

-- Location: LCCOMB_X69_Y21_N20
\multicicloMIPS0|operativa|ula|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux5~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux5~1_combout\ & (\multicicloMIPS0|operativa|ula|Mux5~3_combout\ & ((\multicicloMIPS0|operativa|ula|Mux5~2_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~90_combout\)))) 
-- # (!\multicicloMIPS0|operativa|ula|Mux5~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux5~3_combout\) # ((\multicicloMIPS0|operativa|ula|Mux5~2_combout\ & \multicicloMIPS0|operativa|ula|Add0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux5~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux5~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux5~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~90_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux5~4_combout\);

-- Location: LCCOMB_X66_Y20_N18
\multicicloMIPS0|operativa|ula|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux5~9_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (\multicicloMIPS0|operativa|ula|Mux5~8_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux5~8_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux5~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux5~9_combout\);

-- Location: LCCOMB_X66_Y20_N12
\multicicloMIPS0|operativa|ula|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux5~10_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (\multicicloMIPS0|operativa|ula|Mux5~0_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux5~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux5~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux5~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux5~10_combout\);

-- Location: LCCOMB_X66_Y20_N30
\multicicloMIPS0|operativa|ula|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux5~11_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(3) & ((\multicicloMIPS0|operativa|ula|Mux29~17_combout\ & ((\multicicloMIPS0|operativa|ula|Mux5~10_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux29~17_combout\ 
-- & (\multicicloMIPS0|operativa|ula|Mux5~11_combout\)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(3) & (((\multicicloMIPS0|operativa|ula|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux5~11_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datac => \multicicloMIPS0|operativa|ula|Mux29~17_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux5~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux5~11_combout\);

-- Location: LCFF_X66_Y20_N31
\multicicloMIPS0|operativa|SaidaALU[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux5~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(26));

-- Location: LCFF_X65_Y22_N27
\multicicloMIPS0|operativa|MDR[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(26));

-- Location: LCCOMB_X77_Y24_N12
\multicicloMIPS0|operativa|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector18~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(26)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|SaidaALU\(26),
	datac => \multicicloMIPS0|operativa|MDR\(26),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector18~0_combout\);

-- Location: LCFF_X75_Y25_N3
\multicicloMIPS0|operativa|breg|breg[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][26]~regout\);

-- Location: LCCOMB_X74_Y24_N18
\multicicloMIPS0|operativa|breg|breg[12][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[12][26]~feeder_combout\ = \multicicloMIPS0|operativa|Selector18~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector18~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[12][26]~feeder_combout\);

-- Location: LCFF_X74_Y24_N19
\multicicloMIPS0|operativa|breg|breg[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[12][26]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][26]~regout\);

-- Location: LCCOMB_X75_Y25_N18
\multicicloMIPS0|operativa|breg|Mux37~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][26]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[12][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[13][26]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|breg[12][26]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux37~17_combout\);

-- Location: LCFF_X77_Y24_N13
\multicicloMIPS0|operativa|breg|breg[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector18~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][26]~regout\);

-- Location: LCCOMB_X76_Y25_N2
\multicicloMIPS0|operativa|breg|Mux37~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux37~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][26]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux37~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[14][26]~regout\ & (\multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][26]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux37~17_combout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[15][26]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux37~18_combout\);

-- Location: LCFF_X79_Y25_N27
\multicicloMIPS0|operativa|breg|breg[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][26]~regout\);

-- Location: LCFF_X81_Y22_N1
\multicicloMIPS0|operativa|breg|breg[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][26]~regout\);

-- Location: LCFF_X80_Y22_N23
\multicicloMIPS0|operativa|breg|breg[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][26]~regout\);

-- Location: LCCOMB_X80_Y22_N22
\multicicloMIPS0|operativa|breg|Mux37~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[5][26]~regout\) # ((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (((\multicicloMIPS0|operativa|breg|breg[4][26]~regout\ & !\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[5][26]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[4][26]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux37~10_combout\);

-- Location: LCCOMB_X79_Y25_N26
\multicicloMIPS0|operativa|breg|Mux37~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~11_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux37~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][26]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux37~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[6][26]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux37~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][26]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[7][26]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux37~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux37~11_combout\);

-- Location: LCCOMB_X76_Y25_N0
\multicicloMIPS0|operativa|breg|Mux37~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux37~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux37~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux37~16_combout\ 
-- & (((\multicicloMIPS0|operativa|RI\(18) & \multicicloMIPS0|operativa|breg|Mux37~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux37~16_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux37~18_combout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux37~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux37~19_combout\);

-- Location: LCCOMB_X65_Y21_N10
\multicicloMIPS0|operativa|breg|Mux37~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux37~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux37~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux37~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux37~9_combout\,
	datab => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux37~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux37~20_combout\);

-- Location: LCFF_X65_Y21_N11
\multicicloMIPS0|operativa|regB[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux37~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(26));

-- Location: LCFF_X67_Y22_N5
\multicicloMIPS0|operativa|MDR[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(5));

-- Location: LCCOMB_X79_Y24_N28
\multicicloMIPS0|operativa|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector39~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(5)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|SaidaALU\(5),
	datac => \multicicloMIPS0|operativa|MDR\(5),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector39~0_combout\);

-- Location: LCFF_X85_Y22_N9
\multicicloMIPS0|operativa|breg|breg[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][5]~regout\);

-- Location: LCFF_X89_Y24_N31
\multicicloMIPS0|operativa|breg|breg[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][5]~regout\);

-- Location: LCCOMB_X89_Y24_N30
\multicicloMIPS0|operativa|breg|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[23][5]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[19][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[23][5]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[19][5]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux26~7_combout\);

-- Location: LCFF_X89_Y24_N29
\multicicloMIPS0|operativa|breg|breg[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][5]~regout\);

-- Location: LCCOMB_X89_Y24_N28
\multicicloMIPS0|operativa|breg|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux26~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][5]~regout\) # ((!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux26~7_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[27][5]~regout\ & \multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][5]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux26~7_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][5]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux26~8_combout\);

-- Location: LCFF_X79_Y24_N29
\multicicloMIPS0|operativa|breg|breg[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector39~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][5]~regout\);

-- Location: LCFF_X88_Y27_N21
\multicicloMIPS0|operativa|breg|breg[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][5]~regout\);

-- Location: LCFF_X83_Y23_N5
\multicicloMIPS0|operativa|breg|breg[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][5]~regout\);

-- Location: LCCOMB_X83_Y23_N26
\multicicloMIPS0|operativa|breg|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[21][5]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[17][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][5]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[17][5]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux26~0_combout\);

-- Location: LCCOMB_X88_Y27_N20
\multicicloMIPS0|operativa|breg|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~1_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux26~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][5]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux26~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[25][5]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[25][5]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[29][5]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux26~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux26~1_combout\);

-- Location: LCFF_X86_Y24_N29
\multicicloMIPS0|operativa|breg|breg[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][5]~regout\);

-- Location: LCFF_X86_Y24_N7
\multicicloMIPS0|operativa|breg|breg[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][5]~regout\);

-- Location: LCCOMB_X86_Y24_N28
\multicicloMIPS0|operativa|breg|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux26~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][5]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23)))) # (!\multicicloMIPS0|operativa|breg|Mux26~4_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[20][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux26~4_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[20][5]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[28][5]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux26~5_combout\);

-- Location: LCCOMB_X85_Y28_N30
\multicicloMIPS0|operativa|breg|breg[30][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[30][5]~feeder_combout\ = \multicicloMIPS0|operativa|Selector39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector39~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[30][5]~feeder_combout\);

-- Location: LCFF_X85_Y28_N31
\multicicloMIPS0|operativa|breg|breg[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[30][5]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][5]~regout\);

-- Location: LCCOMB_X82_Y27_N24
\multicicloMIPS0|operativa|breg|breg[18][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[18][5]~feeder_combout\ = \multicicloMIPS0|operativa|Selector39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector39~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[18][5]~feeder_combout\);

-- Location: LCFF_X82_Y27_N25
\multicicloMIPS0|operativa|breg|breg[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[18][5]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][5]~regout\);

-- Location: LCCOMB_X81_Y20_N18
\multicicloMIPS0|operativa|breg|breg[26][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[26][5]~feeder_combout\ = \multicicloMIPS0|operativa|Selector39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector39~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[26][5]~feeder_combout\);

-- Location: LCFF_X81_Y20_N19
\multicicloMIPS0|operativa|breg|breg[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[26][5]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][5]~regout\);

-- Location: LCCOMB_X85_Y27_N2
\multicicloMIPS0|operativa|breg|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[26][5]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[18][5]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[18][5]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[26][5]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux26~2_combout\);

-- Location: LCCOMB_X85_Y28_N28
\multicicloMIPS0|operativa|breg|breg[22][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[22][5]~feeder_combout\ = \multicicloMIPS0|operativa|Selector39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector39~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[22][5]~feeder_combout\);

-- Location: LCFF_X85_Y28_N29
\multicicloMIPS0|operativa|breg|breg[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[22][5]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][5]~regout\);

-- Location: LCCOMB_X85_Y28_N24
\multicicloMIPS0|operativa|breg|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~3_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux26~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][5]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux26~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][5]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[30][5]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux26~2_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[22][5]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux26~3_combout\);

-- Location: LCCOMB_X87_Y28_N16
\multicicloMIPS0|operativa|breg|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|Mux26~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux26~5_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux26~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux26~6_combout\);

-- Location: LCCOMB_X88_Y24_N0
\multicicloMIPS0|operativa|breg|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux26~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux26~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux26~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux26~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux26~8_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux26~1_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux26~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux26~9_combout\);

-- Location: LCFF_X79_Y25_N5
\multicicloMIPS0|operativa|breg|breg[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][5]~regout\);

-- Location: LCFF_X79_Y25_N15
\multicicloMIPS0|operativa|breg|breg[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][5]~regout\);

-- Location: LCCOMB_X79_Y25_N14
\multicicloMIPS0|operativa|breg|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux26~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[7][5]~regout\) # (!\multicicloMIPS0|operativa|RI\(22))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux26~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[6][5]~regout\ & ((\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux26~12_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[6][5]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[7][5]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux26~13_combout\);

-- Location: LCFF_X79_Y22_N3
\multicicloMIPS0|operativa|breg|breg[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][5]~regout\);

-- Location: LCCOMB_X79_Y22_N2
\multicicloMIPS0|operativa|breg|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][5]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[1][5]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[3][5]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux26~14_combout\);

-- Location: LCFF_X77_Y23_N1
\multicicloMIPS0|operativa|breg|breg[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][5]~regout\);

-- Location: LCCOMB_X77_Y23_N0
\multicicloMIPS0|operativa|breg|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux26~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[2][5]~regout\ & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux26~14_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[2][5]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux26~15_combout\);

-- Location: LCCOMB_X75_Y26_N0
\multicicloMIPS0|operativa|breg|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|RI\(23))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|Mux26~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux26~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux26~13_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux26~15_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux26~16_combout\);

-- Location: LCCOMB_X78_Y24_N4
\multicicloMIPS0|operativa|breg|breg[14][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[14][5]~feeder_combout\ = \multicicloMIPS0|operativa|Selector39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector39~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[14][5]~feeder_combout\);

-- Location: LCFF_X78_Y24_N5
\multicicloMIPS0|operativa|breg|breg[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[14][5]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][5]~regout\);

-- Location: LCFF_X77_Y27_N7
\multicicloMIPS0|operativa|breg|breg[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][5]~regout\);

-- Location: LCCOMB_X77_Y27_N6
\multicicloMIPS0|operativa|breg|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~17_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[13][5]~regout\) # ((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (((\multicicloMIPS0|operativa|breg|breg[12][5]~regout\ & !\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[13][5]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[12][5]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux26~17_combout\);

-- Location: LCFF_X77_Y24_N9
\multicicloMIPS0|operativa|breg|breg[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][5]~regout\);

-- Location: LCCOMB_X78_Y24_N10
\multicicloMIPS0|operativa|breg|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux26~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][5]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux26~17_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[14][5]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[14][5]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux26~17_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[15][5]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux26~18_combout\);

-- Location: LCFF_X82_Y28_N19
\multicicloMIPS0|operativa|breg|breg[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][5]~regout\);

-- Location: LCFF_X83_Y28_N31
\multicicloMIPS0|operativa|breg|breg[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][5]~regout\);

-- Location: LCCOMB_X83_Y28_N30
\multicicloMIPS0|operativa|breg|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][5]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[8][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[10][5]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[8][5]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux26~10_combout\);

-- Location: LCCOMB_X82_Y28_N4
\multicicloMIPS0|operativa|breg|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~11_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux26~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][5]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux26~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][5]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][5]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[11][5]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|breg|Mux26~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux26~11_combout\);

-- Location: LCCOMB_X75_Y26_N26
\multicicloMIPS0|operativa|breg|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~19_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux26~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux26~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux26~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux26~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|Mux26~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|Mux26~16_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux26~18_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux26~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux26~19_combout\);

-- Location: LCCOMB_X75_Y26_N16
\multicicloMIPS0|operativa|breg|Mux26~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux26~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux26~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(25),
	datac => \multicicloMIPS0|operativa|breg|Mux26~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux26~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux26~20_combout\);

-- Location: LCFF_X66_Y26_N25
\multicicloMIPS0|operativa|regA[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|breg|Mux26~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(5));

-- Location: LCCOMB_X66_Y26_N14
\multicicloMIPS0|operativa|Selector71~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector71~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(5))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regA\(5),
	datac => \multicicloMIPS0|operativa|PC\(5),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector71~0_combout\);

-- Location: LCCOMB_X65_Y23_N8
\multicicloMIPS0|operativa|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux59~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & ((\multicicloMIPS0|operativa|SaidaALU\(4)))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- (\multicicloMIPS0|operativa|ula|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|opALU\(0),
	datab => \multicicloMIPS0|operativa|ula|Mux27~7_combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(4),
	datad => \multicicloMIPS0|controle|orgPC\(1),
	combout => \multicicloMIPS0|operativa|Mux59~0_combout\);

-- Location: LCCOMB_X65_Y23_N22
\multicicloMIPS0|operativa|Mux59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux59~1_combout\ = (\multicicloMIPS0|operativa|Mux59~0_combout\) # ((\multicicloMIPS0|operativa|RI\(2) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(2),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|Mux59~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux59~1_combout\);

-- Location: LCFF_X65_Y23_N23
\multicicloMIPS0|operativa|PC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Mux59~1_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(4));

-- Location: LCCOMB_X66_Y26_N26
\multicicloMIPS0|operativa|Selector72~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector72~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(4))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(4),
	datab => \multicicloMIPS0|operativa|PC\(4),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector72~0_combout\);

-- Location: LCCOMB_X65_Y22_N2
\multicicloMIPS0|operativa|Mux60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux60~1_combout\ = (\multicicloMIPS0|operativa|Mux60~0_combout\) # ((\multicicloMIPS0|operativa|RI\(1) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux60~0_combout\,
	datab => \multicicloMIPS0|operativa|RI\(1),
	datad => \multicicloMIPS0|controle|orgPC\(1),
	combout => \multicicloMIPS0|operativa|Mux60~1_combout\);

-- Location: LCCOMB_X65_Y22_N12
\multicicloMIPS0|operativa|PC[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|PC[3]~feeder_combout\ = \multicicloMIPS0|operativa|Mux60~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Mux60~1_combout\,
	combout => \multicicloMIPS0|operativa|PC[3]~feeder_combout\);

-- Location: LCFF_X65_Y22_N13
\multicicloMIPS0|operativa|PC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|PC[3]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(3));

-- Location: LCCOMB_X65_Y22_N10
\multicicloMIPS0|operativa|Selector73~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector73~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(3))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(3),
	datab => \multicicloMIPS0|operativa|PC\(3),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector73~0_combout\);

-- Location: LCCOMB_X70_Y23_N12
\multicicloMIPS0|operativa|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux29~2_combout\ = (\multicicloMIPS0|operativa|RI\(2) & (\multicicloMIPS0|controle|orgBALU\(1) & !\multicicloMIPS0|controle|orgBALU\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(2),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux29~2_combout\);

-- Location: LCCOMB_X69_Y23_N4
\multicicloMIPS0|operativa|ula|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~14_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux29~2_combout\) # (\multicicloMIPS0|operativa|Mux29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|Mux29~2_combout\,
	datad => \multicicloMIPS0|operativa|Mux29~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~14_combout\);

-- Location: LCCOMB_X69_Y27_N14
\multicicloMIPS0|operativa|ula|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux30~3_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(0) & (((\multicicloMIPS0|operativa|RI\(10) & \multicicloMIPS0|operativa|ula|ShiftRight0~54_combout\)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~127_combout\ & (!\multicicloMIPS0|operativa|RI\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~127_combout\,
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~54_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux30~3_combout\);

-- Location: LCCOMB_X69_Y27_N16
\multicicloMIPS0|operativa|ula|ShiftRight0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~39_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|Mux29~1_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|Mux30~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux29~1_combout\,
	datad => \multicicloMIPS0|operativa|Mux30~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~39_combout\);

-- Location: LCCOMB_X69_Y27_N30
\multicicloMIPS0|operativa|ula|ShiftRight0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~38_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|Mux27~4_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|Mux28~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux27~4_combout\,
	datad => \multicicloMIPS0|operativa|Mux28~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~38_combout\);

-- Location: LCCOMB_X71_Y19_N20
\multicicloMIPS0|operativa|ula|ShiftRight1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~41_combout\ = (\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|Mux25~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|Mux25~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux26~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~41_combout\);

-- Location: LCCOMB_X68_Y19_N26
\multicicloMIPS0|operativa|ula|ShiftRight0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~36_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|Mux23~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|Mux24~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|Mux23~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux24~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~36_combout\);

-- Location: LCCOMB_X71_Y19_N2
\multicicloMIPS0|operativa|ula|ShiftRight0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~37_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~36_combout\) # ((!\multicicloMIPS0|operativa|RI\(7) & \multicicloMIPS0|operativa|ula|ShiftRight1~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~41_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~36_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~37_combout\);

-- Location: LCCOMB_X70_Y27_N14
\multicicloMIPS0|operativa|ula|ShiftRight0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~40_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (((\multicicloMIPS0|operativa|ula|ShiftRight0~37_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~39_combout\) # 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~39_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~38_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~37_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~40_combout\);

-- Location: LCCOMB_X69_Y19_N28
\multicicloMIPS0|operativa|ula|ShiftRight0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~34_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux19~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux20~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux19~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~34_combout\);

-- Location: LCCOMB_X68_Y19_N20
\multicicloMIPS0|operativa|ula|ShiftRight0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~33_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux21~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|Mux22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux22~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux21~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~33_combout\);

-- Location: LCCOMB_X67_Y19_N16
\multicicloMIPS0|operativa|ula|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~30_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|Mux17~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|Mux18~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|Mux17~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux18~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~30_combout\);

-- Location: LCCOMB_X68_Y20_N16
\multicicloMIPS0|operativa|ula|ShiftRight0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~32_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~31_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~30_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\ & 
-- \multicicloMIPS0|operativa|Mux15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~31_combout\,
	datac => \multicicloMIPS0|operativa|Mux15~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~30_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~32_combout\);

-- Location: LCCOMB_X69_Y19_N22
\multicicloMIPS0|operativa|ula|ShiftRight0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~35_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (((\multicicloMIPS0|operativa|ula|ShiftRight0~32_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~34_combout\) # 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~34_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~33_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~32_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~35_combout\);

-- Location: LCCOMB_X69_Y27_N18
\multicicloMIPS0|operativa|ula|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux30~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux30~0_combout\ & ((\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~35_combout\))) # (!\multicicloMIPS0|operativa|RI\(9) & 
-- (\multicicloMIPS0|operativa|ula|ShiftRight0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux30~0_combout\,
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~40_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~35_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux30~1_combout\);

-- Location: LCCOMB_X69_Y27_N20
\multicicloMIPS0|operativa|ula|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux30~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux30~1_combout\) # ((\multicicloMIPS0|operativa|saidaCntrALU\(1) & (\multicicloMIPS0|operativa|ula|Mux30~2_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & 
-- ((\multicicloMIPS0|operativa|ula|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux30~2_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datac => \multicicloMIPS0|operativa|ula|Mux30~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux30~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux30~4_combout\);

-- Location: LCCOMB_X68_Y27_N2
\multicicloMIPS0|operativa|ula|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux30~5_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(3) & ((\multicicloMIPS0|operativa|saidaCntrALU\(2) & (\multicicloMIPS0|operativa|ula|Mux30~8_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & 
-- ((\multicicloMIPS0|operativa|ula|Mux30~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux30~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux30~4_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	combout => \multicicloMIPS0|operativa|ula|Mux30~5_combout\);

-- Location: LCFF_X68_Y23_N11
\multicicloMIPS0|operativa|MDR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(1));

-- Location: LCCOMB_X79_Y22_N12
\multicicloMIPS0|operativa|Selector43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector43~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(1)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|SaidaALU\(1),
	datac => \multicicloMIPS0|operativa|MDR\(1),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector43~0_combout\);

-- Location: LCCOMB_X78_Y24_N14
\multicicloMIPS0|operativa|breg|breg[14][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[14][1]~feeder_combout\ = \multicicloMIPS0|operativa|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[14][1]~feeder_combout\);

-- Location: LCFF_X78_Y24_N15
\multicicloMIPS0|operativa|breg|breg[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[14][1]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][1]~regout\);

-- Location: LCCOMB_X77_Y24_N14
\multicicloMIPS0|operativa|breg|breg[15][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[15][1]~feeder_combout\ = \multicicloMIPS0|operativa|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[15][1]~feeder_combout\);

-- Location: LCFF_X77_Y24_N15
\multicicloMIPS0|operativa|breg|breg[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[15][1]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][1]~regout\);

-- Location: LCCOMB_X78_Y24_N26
\multicicloMIPS0|operativa|breg|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux30~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][1]~regout\) # (!\multicicloMIPS0|operativa|RI\(22))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux30~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[14][1]~regout\ & (\multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux30~17_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[14][1]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|breg[15][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~18_combout\);

-- Location: LCCOMB_X79_Y23_N30
\multicicloMIPS0|operativa|breg|breg[3][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[3][1]~feeder_combout\ = \multicicloMIPS0|operativa|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[3][1]~feeder_combout\);

-- Location: LCFF_X79_Y23_N31
\multicicloMIPS0|operativa|breg|breg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[3][1]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][1]~regout\);

-- Location: LCFF_X79_Y22_N13
\multicicloMIPS0|operativa|breg|breg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector43~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][1]~regout\);

-- Location: LCCOMB_X78_Y23_N2
\multicicloMIPS0|operativa|breg|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][1]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[3][1]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[1][1]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux30~14_combout\);

-- Location: LCFF_X78_Y23_N23
\multicicloMIPS0|operativa|breg|breg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][1]~regout\);

-- Location: LCCOMB_X78_Y23_N22
\multicicloMIPS0|operativa|breg|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux30~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[2][1]~regout\ & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux30~14_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[2][1]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux30~15_combout\);

-- Location: LCFF_X82_Y22_N17
\multicicloMIPS0|operativa|breg|breg[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][1]~regout\);

-- Location: LCFF_X82_Y22_N23
\multicicloMIPS0|operativa|breg|breg[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][1]~regout\);

-- Location: LCCOMB_X82_Y22_N16
\multicicloMIPS0|operativa|breg|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22)) # ((\multicicloMIPS0|operativa|breg|breg[5][1]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[5][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[4][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~12_combout\);

-- Location: LCFF_X80_Y21_N7
\multicicloMIPS0|operativa|breg|breg[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][1]~regout\);

-- Location: LCCOMB_X80_Y21_N2
\multicicloMIPS0|operativa|breg|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~13_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux30~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][1]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux30~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][1]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[7][1]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux30~12_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[6][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~13_combout\);

-- Location: LCCOMB_X78_Y22_N24
\multicicloMIPS0|operativa|breg|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~16_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24)) # ((\multicicloMIPS0|operativa|breg|Mux30~13_combout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|Mux30~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|Mux30~15_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux30~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~16_combout\);

-- Location: LCFF_X82_Y26_N15
\multicicloMIPS0|operativa|breg|breg[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][1]~regout\);

-- Location: LCFF_X82_Y26_N1
\multicicloMIPS0|operativa|breg|breg[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][1]~regout\);

-- Location: LCCOMB_X82_Y26_N10
\multicicloMIPS0|operativa|breg|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~10_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21)) # ((\multicicloMIPS0|operativa|breg|breg[10][1]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[8][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[8][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[10][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~10_combout\);

-- Location: LCFF_X83_Y20_N21
\multicicloMIPS0|operativa|breg|breg[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][1]~regout\);

-- Location: LCFF_X83_Y20_N11
\multicicloMIPS0|operativa|breg|breg[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][1]~regout\);

-- Location: LCCOMB_X83_Y20_N14
\multicicloMIPS0|operativa|breg|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~11_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux30~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][1]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux30~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][1]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|Mux30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux30~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[11][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~11_combout\);

-- Location: LCCOMB_X87_Y20_N12
\multicicloMIPS0|operativa|breg|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~19_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux30~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux30~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux30~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux30~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|Mux30~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux30~16_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux30~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~19_combout\);

-- Location: LCCOMB_X67_Y27_N4
\multicicloMIPS0|operativa|breg|Mux30~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux30~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux30~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux30~9_combout\,
	datac => \multicicloMIPS0|operativa|RI\(25),
	datad => \multicicloMIPS0|operativa|breg|Mux30~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux30~20_combout\);

-- Location: LCFF_X67_Y27_N5
\multicicloMIPS0|operativa|regA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux30~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(1));

-- Location: LCCOMB_X68_Y27_N8
\multicicloMIPS0|operativa|ula|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~13_combout\ = (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(1))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- ((\multicicloMIPS0|operativa|PC\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgAALU~combout\,
	datab => \multicicloMIPS0|operativa|regA\(1),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datad => \multicicloMIPS0|operativa|PC\(1),
	combout => \multicicloMIPS0|operativa|ula|Add0~13_combout\);

-- Location: LCCOMB_X68_Y27_N4
\multicicloMIPS0|operativa|ula|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~9_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(0) & ((\multicicloMIPS0|operativa|Selector75~0_combout\) # (\multicicloMIPS0|operativa|Mux30~0_combout\))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & 
-- (\multicicloMIPS0|operativa|Selector75~0_combout\ & \multicicloMIPS0|operativa|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|Selector75~0_combout\,
	datad => \multicicloMIPS0|operativa|Mux30~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~9_combout\);

-- Location: LCCOMB_X69_Y23_N14
\multicicloMIPS0|operativa|ula|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~2_combout\ = \multicicloMIPS0|operativa|Mux31~0_combout\ $ (\multicicloMIPS0|operativa|saidaCntrALU\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|Mux31~0_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~2_combout\);

-- Location: LCCOMB_X69_Y23_N16
\multicicloMIPS0|operativa|ula|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~4_cout\ = CARRY(\multicicloMIPS0|operativa|saidaCntrALU\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datad => VCC,
	cout => \multicicloMIPS0|operativa|ula|Add0~4_cout\);

-- Location: LCCOMB_X69_Y23_N18
\multicicloMIPS0|operativa|ula|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~5_combout\ = (\multicicloMIPS0|operativa|Selector76~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~2_combout\ & (\multicicloMIPS0|operativa|ula|Add0~4_cout\ & VCC)) # (!\multicicloMIPS0|operativa|ula|Add0~2_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~4_cout\)))) # (!\multicicloMIPS0|operativa|Selector76~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~2_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~4_cout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Add0~2_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~4_cout\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~6\ = CARRY((\multicicloMIPS0|operativa|Selector76~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~2_combout\ & !\multicicloMIPS0|operativa|ula|Add0~4_cout\)) # (!\multicicloMIPS0|operativa|Selector76~0_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~4_cout\) # (!\multicicloMIPS0|operativa|ula|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector76~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~2_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~4_cout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~5_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~6\);

-- Location: LCCOMB_X69_Y23_N20
\multicicloMIPS0|operativa|ula|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~11_combout\ = ((\multicicloMIPS0|operativa|ula|Add0~10_combout\ $ (\multicicloMIPS0|operativa|Selector75~0_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~6\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~12\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~10_combout\ & ((\multicicloMIPS0|operativa|Selector75~0_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~6\))) # (!\multicicloMIPS0|operativa|ula|Add0~10_combout\ & 
-- (\multicicloMIPS0|operativa|Selector75~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~10_combout\,
	datab => \multicicloMIPS0|operativa|Selector75~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~6\,
	combout => \multicicloMIPS0|operativa|ula|Add0~11_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~12\);

-- Location: LCCOMB_X68_Y27_N26
\multicicloMIPS0|operativa|ula|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux30~6_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & ((\multicicloMIPS0|operativa|saidaCntrALU\(2)) # ((\multicicloMIPS0|operativa|ula|Add0~9_combout\)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & 
-- (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & ((\multicicloMIPS0|operativa|ula|Add0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datac => \multicicloMIPS0|operativa|ula|Add0~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~11_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux30~6_combout\);

-- Location: LCCOMB_X68_Y27_N10
\multicicloMIPS0|operativa|ula|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux30~7_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(2) & ((\multicicloMIPS0|operativa|ula|Mux30~6_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~13_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux30~6_combout\ & 
-- (\multicicloMIPS0|operativa|ula|Add0~8_combout\)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & (((\multicicloMIPS0|operativa|ula|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~8_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datac => \multicicloMIPS0|operativa|ula|Add0~13_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux30~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux30~7_combout\);

-- Location: LCCOMB_X68_Y27_N24
\multicicloMIPS0|operativa|ula|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux30~8_combout\ = (\multicicloMIPS0|operativa|ula|Mux30~5_combout\) # ((!\multicicloMIPS0|operativa|saidaCntrALU\(3) & \multicicloMIPS0|operativa|ula|Mux30~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|Mux30~5_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datad => \multicicloMIPS0|operativa|ula|Mux30~7_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux30~8_combout\);

-- Location: LCFF_X68_Y27_N25
\multicicloMIPS0|operativa|SaidaALU[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux30~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(1));

-- Location: LCCOMB_X68_Y27_N18
\multicicloMIPS0|operativa|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux62~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(1))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux30~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|opALU\(0),
	datab => \multicicloMIPS0|operativa|SaidaALU\(1),
	datac => \multicicloMIPS0|operativa|ula|Mux30~8_combout\,
	datad => \multicicloMIPS0|controle|orgPC\(1),
	combout => \multicicloMIPS0|operativa|Mux62~0_combout\);

-- Location: LCFF_X68_Y27_N19
\multicicloMIPS0|operativa|PC[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Mux62~0_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(1));

-- Location: LCCOMB_X68_Y27_N16
\multicicloMIPS0|operativa|Selector75~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector75~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(1)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|PC\(1),
	datac => \multicicloMIPS0|operativa|regA\(1),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector75~0_combout\);

-- Location: LCCOMB_X69_Y23_N26
\multicicloMIPS0|operativa|ula|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~21_combout\ = (\multicicloMIPS0|operativa|ula|Add0~20_combout\ & ((\multicicloMIPS0|operativa|Selector72~0_combout\ & (\multicicloMIPS0|operativa|ula|Add0~19\ & VCC)) # (!\multicicloMIPS0|operativa|Selector72~0_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~19\)))) # (!\multicicloMIPS0|operativa|ula|Add0~20_combout\ & ((\multicicloMIPS0|operativa|Selector72~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~19\)) # (!\multicicloMIPS0|operativa|Selector72~0_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Add0~19\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~22\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~20_combout\ & (!\multicicloMIPS0|operativa|Selector72~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~19\)) # (!\multicicloMIPS0|operativa|ula|Add0~20_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~19\) # (!\multicicloMIPS0|operativa|Selector72~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~20_combout\,
	datab => \multicicloMIPS0|operativa|Selector72~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~19\,
	combout => \multicicloMIPS0|operativa|ula|Add0~21_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~22\);

-- Location: LCCOMB_X69_Y23_N28
\multicicloMIPS0|operativa|ula|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~24_combout\ = ((\multicicloMIPS0|operativa|ula|Add0~23_combout\ $ (\multicicloMIPS0|operativa|Selector71~0_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~22\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~25\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~23_combout\ & ((\multicicloMIPS0|operativa|Selector71~0_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~22\))) # (!\multicicloMIPS0|operativa|ula|Add0~23_combout\ & 
-- (\multicicloMIPS0|operativa|Selector71~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~23_combout\,
	datab => \multicicloMIPS0|operativa|Selector71~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~22\,
	combout => \multicicloMIPS0|operativa|ula|Add0~24_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~25\);

-- Location: LCCOMB_X69_Y23_N30
\multicicloMIPS0|operativa|ula|Add0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~27_combout\ = (\multicicloMIPS0|operativa|Selector70~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~26_combout\ & (\multicicloMIPS0|operativa|ula|Add0~25\ & VCC)) # (!\multicicloMIPS0|operativa|ula|Add0~26_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~25\)))) # (!\multicicloMIPS0|operativa|Selector70~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~26_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~25\)) # (!\multicicloMIPS0|operativa|ula|Add0~26_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Add0~25\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~28\ = CARRY((\multicicloMIPS0|operativa|Selector70~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~26_combout\ & !\multicicloMIPS0|operativa|ula|Add0~25\)) # (!\multicicloMIPS0|operativa|Selector70~0_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~25\) # (!\multicicloMIPS0|operativa|ula|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector70~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~26_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~25\,
	combout => \multicicloMIPS0|operativa|ula|Add0~27_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~28\);

-- Location: LCCOMB_X69_Y22_N0
\multicicloMIPS0|operativa|ula|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~30_combout\ = ((\multicicloMIPS0|operativa|ula|Add0~29_combout\ $ (\multicicloMIPS0|operativa|Selector69~0_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~28\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~31\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~29_combout\ & ((\multicicloMIPS0|operativa|Selector69~0_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~28\))) # (!\multicicloMIPS0|operativa|ula|Add0~29_combout\ & 
-- (\multicicloMIPS0|operativa|Selector69~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~29_combout\,
	datab => \multicicloMIPS0|operativa|Selector69~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~28\,
	combout => \multicicloMIPS0|operativa|ula|Add0~30_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~31\);

-- Location: LCCOMB_X69_Y22_N2
\multicicloMIPS0|operativa|ula|Add0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~33_combout\ = (\multicicloMIPS0|operativa|Selector68~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~32_combout\ & (\multicicloMIPS0|operativa|ula|Add0~31\ & VCC)) # (!\multicicloMIPS0|operativa|ula|Add0~32_combout\ 
-- & (!\multicicloMIPS0|operativa|ula|Add0~31\)))) # (!\multicicloMIPS0|operativa|Selector68~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~32_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~31\)) # (!\multicicloMIPS0|operativa|ula|Add0~32_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Add0~31\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~34\ = CARRY((\multicicloMIPS0|operativa|Selector68~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~32_combout\ & !\multicicloMIPS0|operativa|ula|Add0~31\)) # (!\multicicloMIPS0|operativa|Selector68~0_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~31\) # (!\multicicloMIPS0|operativa|ula|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector68~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~32_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~31\,
	combout => \multicicloMIPS0|operativa|ula|Add0~33_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~34\);

-- Location: LCCOMB_X69_Y22_N4
\multicicloMIPS0|operativa|ula|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~36_combout\ = ((\multicicloMIPS0|operativa|Selector67~0_combout\ $ (\multicicloMIPS0|operativa|ula|Add0~35_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~34\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~37\ = CARRY((\multicicloMIPS0|operativa|Selector67~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~35_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~34\))) # (!\multicicloMIPS0|operativa|Selector67~0_combout\ & 
-- (\multicicloMIPS0|operativa|ula|Add0~35_combout\ & !\multicicloMIPS0|operativa|ula|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector67~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~35_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~34\,
	combout => \multicicloMIPS0|operativa|ula|Add0~36_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~37\);

-- Location: LCCOMB_X69_Y22_N8
\multicicloMIPS0|operativa|ula|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~42_combout\ = ((\multicicloMIPS0|operativa|Selector65~0_combout\ $ (\multicicloMIPS0|operativa|ula|Add0~41_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~40\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~43\ = CARRY((\multicicloMIPS0|operativa|Selector65~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~41_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~40\))) # (!\multicicloMIPS0|operativa|Selector65~0_combout\ & 
-- (\multicicloMIPS0|operativa|ula|Add0~41_combout\ & !\multicicloMIPS0|operativa|ula|Add0~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector65~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~41_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~40\,
	combout => \multicicloMIPS0|operativa|ula|Add0~42_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~43\);

-- Location: LCCOMB_X68_Y20_N22
\multicicloMIPS0|operativa|ula|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux18~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector63~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~10_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (((\multicicloMIPS0|operativa|ula|Add0~48_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector63~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datac => \multicicloMIPS0|operativa|ula|Add0~48_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux18~1_combout\);

-- Location: LCCOMB_X68_Y20_N28
\multicicloMIPS0|operativa|ula|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux18~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux18~1_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector63~0_combout\ $ (((\multicicloMIPS0|operativa|Mux18~3_combout\) # (\multicicloMIPS0|operativa|ula|Mux18~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector63~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datac => \multicicloMIPS0|operativa|Mux18~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux18~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux18~2_combout\);

-- Location: LCCOMB_X67_Y18_N26
\multicicloMIPS0|operativa|ula|ShiftLeft0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ = (!\multicicloMIPS0|operativa|RI\(8) & !\multicicloMIPS0|operativa|RI\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|RI\(8),
	datad => \multicicloMIPS0|operativa|RI\(9),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X66_Y21_N18
\multicicloMIPS0|operativa|ula|ShiftRight0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~93_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~51_combout\) # ((!\multicicloMIPS0|operativa|RI\(7) & 
-- \multicicloMIPS0|operativa|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\,
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~51_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~93_combout\);

-- Location: LCCOMB_X67_Y20_N20
\multicicloMIPS0|operativa|ula|ShiftLeft0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~34_combout\ = (\multicicloMIPS0|operativa|RI\(6) & (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|Mux27~3_combout\) # (\multicicloMIPS0|operativa|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux27~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux27~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X67_Y20_N30
\multicicloMIPS0|operativa|ula|ShiftLeft0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~35_combout\ = (\multicicloMIPS0|operativa|Mux28~4_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ & 
-- \multicicloMIPS0|operativa|Mux26~3_combout\)))) # (!\multicicloMIPS0|operativa|Mux28~4_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ & \multicicloMIPS0|operativa|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~4_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	datad => \multicicloMIPS0|operativa|Mux26~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X67_Y20_N28
\multicicloMIPS0|operativa|ula|ShiftLeft0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~36_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~34_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~35_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\ & 
-- \multicicloMIPS0|operativa|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\,
	datab => \multicicloMIPS0|operativa|Mux29~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~34_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~35_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X67_Y20_N2
\multicicloMIPS0|operativa|ula|ShiftLeft0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~37_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~24_combout\))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftLeft0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~24_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~36_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X67_Y23_N4
\multicicloMIPS0|operativa|ula|ShiftRight0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~88_combout\ = (!\multicicloMIPS0|operativa|RI\(6) & (!\multicicloMIPS0|operativa|RI\(7) & \multicicloMIPS0|operativa|Mux22~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|Mux22~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~88_combout\);

-- Location: LCCOMB_X67_Y23_N10
\multicicloMIPS0|operativa|ula|ShiftLeft0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~55_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|Mux25~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- ((\multicicloMIPS0|operativa|Mux23~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux25~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux23~3_combout\,
	datad => \multicicloMIPS0|operativa|RI\(6),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X67_Y23_N20
\multicicloMIPS0|operativa|ula|ShiftLeft0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~56_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~88_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~55_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & 
-- \multicicloMIPS0|operativa|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\,
	datab => \multicicloMIPS0|operativa|Mux24~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~88_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~55_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X67_Y19_N10
\multicicloMIPS0|operativa|ula|ShiftLeft0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~72_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & ((\multicicloMIPS0|operativa|Mux20~3_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ & 
-- \multicicloMIPS0|operativa|Mux18~3_combout\)))) # (!\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ & (\multicicloMIPS0|operativa|Mux18~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	datac => \multicicloMIPS0|operativa|Mux18~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux20~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X67_Y20_N0
\multicicloMIPS0|operativa|ula|ShiftLeft0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~73_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~56_combout\)) # (!\multicicloMIPS0|operativa|RI\(8) & (((\multicicloMIPS0|operativa|ula|ShiftLeft0~72_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~56_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~72_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~71_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X67_Y20_N6
\multicicloMIPS0|operativa|ula|ShiftLeft0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~74_combout\ = (\multicicloMIPS0|operativa|RI\(9) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~37_combout\)) # (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~37_combout\,
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~73_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X67_Y18_N6
\multicicloMIPS0|operativa|ula|ShiftRight1~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~107_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (((\multicicloMIPS0|operativa|regB\(31))))) # (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~67_combout\)) # (!\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & ((\multicicloMIPS0|operativa|regB\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~67_combout\,
	datab => \multicicloMIPS0|operativa|regB\(31),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~107_combout\);

-- Location: LCCOMB_X67_Y18_N18
\multicicloMIPS0|operativa|ula|ShiftRight1~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~117_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (((\multicicloMIPS0|operativa|RI\(15))))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (!\multicicloMIPS0|controle|orgBALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight1~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~107_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~117_combout\);

-- Location: LCCOMB_X69_Y25_N22
\multicicloMIPS0|operativa|ula|ShiftRight0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~76_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~45_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftRight0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~45_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~46_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|Mux14~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~76_combout\);

-- Location: LCCOMB_X68_Y20_N6
\multicicloMIPS0|operativa|ula|ShiftRight0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~77_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~76_combout\))) # (!\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftRight0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~32_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~76_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~77_combout\);

-- Location: LCCOMB_X69_Y18_N20
\multicicloMIPS0|operativa|ula|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux18~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~77_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~4_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~4_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~5_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~4_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~117_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~77_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux18~3_combout\);

-- Location: LCCOMB_X68_Y20_N26
\multicicloMIPS0|operativa|ula|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux18~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux18~3_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~93_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux18~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~74_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & (((\multicicloMIPS0|operativa|ula|Mux18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~93_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~74_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux18~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux18~4_combout\);

-- Location: LCCOMB_X68_Y20_N12
\multicicloMIPS0|operativa|ula|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux18~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~73_combout\) # ((\multicicloMIPS0|operativa|ula|Mux23~1_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & \multicicloMIPS0|operativa|ula|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~73_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux23~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux18~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux18~5_combout\);

-- Location: LCCOMB_X68_Y20_N14
\multicicloMIPS0|operativa|ula|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux18~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux18~5_combout\ & (\multicicloMIPS0|operativa|ula|Mux18~7_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux18~5_combout\ 
-- & ((\multicicloMIPS0|operativa|ula|Mux18~2_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux18~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux18~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux18~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux18~6_combout\);

-- Location: LCFF_X92_Y24_N3
\multicicloMIPS0|operativa|breg|breg[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][13]~regout\);

-- Location: LCFF_X92_Y24_N25
\multicicloMIPS0|operativa|breg|breg[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][13]~regout\);

-- Location: LCCOMB_X92_Y24_N24
\multicicloMIPS0|operativa|breg|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[21][13]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[17][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[21][13]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[17][13]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux18~0_combout\);

-- Location: LCCOMB_X79_Y23_N18
\multicicloMIPS0|operativa|breg|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~1_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux18~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][13]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux18~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[25][13]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][13]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][13]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|Mux18~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~1_combout\);

-- Location: LCFF_X85_Y24_N29
\multicicloMIPS0|operativa|breg|breg[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][13]~regout\);

-- Location: LCFF_X85_Y24_N15
\multicicloMIPS0|operativa|breg|breg[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][13]~regout\);

-- Location: LCFF_X82_Y21_N1
\multicicloMIPS0|operativa|breg|breg[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][13]~regout\);

-- Location: LCFF_X89_Y24_N13
\multicicloMIPS0|operativa|breg|breg[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][13]~regout\);

-- Location: LCCOMB_X89_Y24_N12
\multicicloMIPS0|operativa|breg|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[23][13]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[19][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[23][13]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[19][13]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux18~7_combout\);

-- Location: LCCOMB_X85_Y24_N4
\multicicloMIPS0|operativa|breg|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~8_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux18~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][13]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux18~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[27][13]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[27][13]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][13]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux18~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~8_combout\);

-- Location: LCCOMB_X79_Y27_N0
\multicicloMIPS0|operativa|breg|breg[30][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[30][13]~feeder_combout\ = \multicicloMIPS0|operativa|Selector31~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector31~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[30][13]~feeder_combout\);

-- Location: LCFF_X79_Y27_N1
\multicicloMIPS0|operativa|breg|breg[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[30][13]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][13]~regout\);

-- Location: LCFF_X81_Y27_N13
\multicicloMIPS0|operativa|breg|breg[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][13]~regout\);

-- Location: LCCOMB_X81_Y27_N12
\multicicloMIPS0|operativa|breg|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[26][13]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((\multicicloMIPS0|operativa|breg|breg[18][13]~regout\ & !\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][13]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[18][13]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux18~2_combout\);

-- Location: LCCOMB_X79_Y27_N22
\multicicloMIPS0|operativa|breg|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~3_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux18~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][13]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux18~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[22][13]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][13]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[30][13]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux18~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~3_combout\);

-- Location: LCCOMB_X87_Y23_N18
\multicicloMIPS0|operativa|breg|breg[20][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[20][13]~feeder_combout\ = \multicicloMIPS0|operativa|Selector31~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector31~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[20][13]~feeder_combout\);

-- Location: LCFF_X87_Y23_N19
\multicicloMIPS0|operativa|breg|breg[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[20][13]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][13]~regout\);

-- Location: LCCOMB_X87_Y23_N16
\multicicloMIPS0|operativa|breg|breg[28][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[28][13]~feeder_combout\ = \multicicloMIPS0|operativa|Selector31~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector31~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[28][13]~feeder_combout\);

-- Location: LCFF_X87_Y23_N17
\multicicloMIPS0|operativa|breg|breg[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[28][13]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][13]~regout\);

-- Location: LCFF_X87_Y27_N5
\multicicloMIPS0|operativa|breg|breg[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][13]~regout\);

-- Location: LCCOMB_X87_Y27_N4
\multicicloMIPS0|operativa|breg|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[24][13]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[16][13]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][13]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[24][13]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux18~4_combout\);

-- Location: LCCOMB_X87_Y23_N10
\multicicloMIPS0|operativa|breg|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~5_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux18~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][13]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux18~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[20][13]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[20][13]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][13]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux18~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~5_combout\);

-- Location: LCCOMB_X90_Y23_N16
\multicicloMIPS0|operativa|breg|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|Mux18~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux18~3_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux18~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~6_combout\);

-- Location: LCCOMB_X83_Y22_N10
\multicicloMIPS0|operativa|breg|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux18~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux18~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux18~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux18~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux18~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux18~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux18~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~9_combout\);

-- Location: LCFF_X82_Y23_N19
\multicicloMIPS0|operativa|breg|breg[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][13]~regout\);

-- Location: LCFF_X82_Y23_N1
\multicicloMIPS0|operativa|breg|breg[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][13]~regout\);

-- Location: LCCOMB_X82_Y23_N18
\multicicloMIPS0|operativa|breg|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][13]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[8][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[8][13]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[10][13]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~10_combout\);

-- Location: LCFF_X83_Y27_N9
\multicicloMIPS0|operativa|breg|breg[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][13]~regout\);

-- Location: LCFF_X83_Y27_N27
\multicicloMIPS0|operativa|breg|breg[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][13]~regout\);

-- Location: LCCOMB_X83_Y27_N8
\multicicloMIPS0|operativa|breg|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~11_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux18~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][13]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux18~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][13]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|Mux18~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux18~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][13]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[11][13]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~11_combout\);

-- Location: LCCOMB_X83_Y21_N26
\multicicloMIPS0|operativa|breg|breg[5][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[5][13]~feeder_combout\ = \multicicloMIPS0|operativa|Selector31~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector31~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[5][13]~feeder_combout\);

-- Location: LCFF_X83_Y21_N27
\multicicloMIPS0|operativa|breg|breg[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[5][13]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][13]~regout\);

-- Location: LCFF_X82_Y22_N9
\multicicloMIPS0|operativa|breg|breg[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][13]~regout\);

-- Location: LCCOMB_X83_Y21_N20
\multicicloMIPS0|operativa|breg|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[5][13]~regout\) # ((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (((\multicicloMIPS0|operativa|breg|breg[4][13]~regout\ & !\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[5][13]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[4][13]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux18~12_combout\);

-- Location: LCCOMB_X78_Y21_N6
\multicicloMIPS0|operativa|breg|breg[7][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[7][13]~feeder_combout\ = \multicicloMIPS0|operativa|Selector31~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector31~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[7][13]~feeder_combout\);

-- Location: LCFF_X78_Y21_N7
\multicicloMIPS0|operativa|breg|breg[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[7][13]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][13]~regout\);

-- Location: LCCOMB_X82_Y21_N16
\multicicloMIPS0|operativa|breg|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux18~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[7][13]~regout\) # (!\multicicloMIPS0|operativa|RI\(22))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux18~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[6][13]~regout\ & ((\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][13]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux18~12_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[7][13]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux18~13_combout\);

-- Location: LCCOMB_X81_Y23_N18
\multicicloMIPS0|operativa|breg|breg[2][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[2][13]~feeder_combout\ = \multicicloMIPS0|operativa|Selector31~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector31~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[2][13]~feeder_combout\);

-- Location: LCFF_X81_Y23_N19
\multicicloMIPS0|operativa|breg|breg[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[2][13]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][13]~regout\);

-- Location: LCFF_X80_Y24_N7
\multicicloMIPS0|operativa|breg|breg[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][13]~regout\);

-- Location: LCFF_X80_Y24_N1
\multicicloMIPS0|operativa|breg|breg[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector31~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][13]~regout\);

-- Location: LCCOMB_X80_Y24_N6
\multicicloMIPS0|operativa|breg|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][13]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[3][13]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[1][13]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~14_combout\);

-- Location: LCCOMB_X88_Y25_N26
\multicicloMIPS0|operativa|breg|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux18~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[2][13]~regout\ & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[2][13]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux18~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~15_combout\);

-- Location: LCCOMB_X89_Y25_N4
\multicicloMIPS0|operativa|breg|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|RI\(23))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|Mux18~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux18~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux18~13_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux18~15_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~16_combout\);

-- Location: LCCOMB_X81_Y27_N26
\multicicloMIPS0|operativa|breg|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~19_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux18~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux18~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux18~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux18~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux18~18_combout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|Mux18~11_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux18~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~19_combout\);

-- Location: LCCOMB_X75_Y26_N28
\multicicloMIPS0|operativa|breg|Mux18~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux18~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux18~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux18~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(25),
	datac => \multicicloMIPS0|operativa|breg|Mux18~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux18~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux18~20_combout\);

-- Location: LCFF_X75_Y26_N29
\multicicloMIPS0|operativa|regA[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux18~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(13));

-- Location: LCCOMB_X68_Y26_N12
\multicicloMIPS0|operativa|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux50~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(13))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux18~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(13),
	datab => \multicicloMIPS0|operativa|ula|Mux18~7_combout\,
	datac => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|controle|opALU\(0),
	combout => \multicicloMIPS0|operativa|Mux50~0_combout\);

-- Location: LCCOMB_X68_Y26_N14
\multicicloMIPS0|operativa|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux50~1_combout\ = (\multicicloMIPS0|operativa|Mux50~0_combout\) # ((\multicicloMIPS0|operativa|RI\(11) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(11),
	datac => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|Mux50~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux50~1_combout\);

-- Location: LCFF_X68_Y26_N1
\multicicloMIPS0|operativa|PC[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Mux50~1_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(13));

-- Location: LCCOMB_X66_Y26_N8
\multicicloMIPS0|operativa|Selector63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector63~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(13))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regA\(13),
	datac => \multicicloMIPS0|operativa|PC\(13),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector63~0_combout\);

-- Location: LCCOMB_X68_Y20_N4
\multicicloMIPS0|operativa|ula|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux18~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|Mux18~3_combout\ & ((\multicicloMIPS0|operativa|saidaCntrALU\(0)) # (\multicicloMIPS0|operativa|Selector63~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|Mux18~3_combout\ & (\multicicloMIPS0|operativa|saidaCntrALU\(0) & \multicicloMIPS0|operativa|Selector63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux18~3_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|Selector63~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux18~0_combout\);

-- Location: LCCOMB_X68_Y20_N10
\multicicloMIPS0|operativa|ula|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux18~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux18~0_combout\) # ((\multicicloMIPS0|operativa|ula|Mux18~6_combout\ & !\multicicloMIPS0|operativa|ula|Mux29~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|Mux18~6_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux18~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux18~7_combout\);

-- Location: LCFF_X68_Y20_N11
\multicicloMIPS0|operativa|SaidaALU[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux18~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(13));

-- Location: LCCOMB_X63_Y23_N0
\multicicloMIPS0|operativa|MDR[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|MDR[13]~feeder_combout\ = \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(13),
	combout => \multicicloMIPS0|operativa|MDR[13]~feeder_combout\);

-- Location: LCFF_X63_Y23_N1
\multicicloMIPS0|operativa|MDR[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|MDR[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(13));

-- Location: LCCOMB_X79_Y24_N10
\multicicloMIPS0|operativa|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector31~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(13)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|SaidaALU\(13),
	datac => \multicicloMIPS0|operativa|MDR\(13),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector31~0_combout\);

-- Location: LCCOMB_X79_Y24_N18
\multicicloMIPS0|operativa|breg|breg[29][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[29][13]~feeder_combout\ = \multicicloMIPS0|operativa|Selector31~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector31~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[29][13]~feeder_combout\);

-- Location: LCFF_X79_Y24_N19
\multicicloMIPS0|operativa|breg|breg[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[29][13]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][13]~regout\);

-- Location: LCFF_X79_Y24_N11
\multicicloMIPS0|operativa|breg|breg[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector31~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][13]~regout\);

-- Location: LCCOMB_X79_Y24_N16
\multicicloMIPS0|operativa|breg|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux50~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][13]~regout\) # ((!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux50~0_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[25][13]~regout\ & \multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux50~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][13]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[25][13]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux50~1_combout\);

-- Location: LCCOMB_X89_Y22_N2
\multicicloMIPS0|operativa|breg|Mux50~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[23][13]~regout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((!\multicicloMIPS0|operativa|RI\(19) & \multicicloMIPS0|operativa|breg|breg[19][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[23][13]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|breg[19][13]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux50~7_combout\);

-- Location: LCCOMB_X85_Y24_N14
\multicicloMIPS0|operativa|breg|Mux50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~8_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux50~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][13]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux50~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[27][13]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[27][13]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][13]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux50~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux50~8_combout\);

-- Location: LCCOMB_X78_Y23_N4
\multicicloMIPS0|operativa|breg|Mux50~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~9_combout\ = (\multicicloMIPS0|operativa|breg|Mux50~6_combout\ & (((\multicicloMIPS0|operativa|breg|Mux50~8_combout\)) # (!\multicicloMIPS0|operativa|RI\(16)))) # (!\multicicloMIPS0|operativa|breg|Mux50~6_combout\ & 
-- (\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|Mux50~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux50~6_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux50~1_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux50~8_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux50~9_combout\);

-- Location: LCCOMB_X80_Y24_N0
\multicicloMIPS0|operativa|breg|Mux50~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][13]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[1][13]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[3][13]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux50~14_combout\);

-- Location: LCCOMB_X80_Y26_N4
\multicicloMIPS0|operativa|breg|Mux50~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux50~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|RI\(17) & \multicicloMIPS0|operativa|breg|breg[2][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[2][13]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux50~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux50~15_combout\);

-- Location: LCCOMB_X83_Y21_N22
\multicicloMIPS0|operativa|breg|Mux50~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17)) # (\multicicloMIPS0|operativa|breg|breg[5][13]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][13]~regout\ & (!\multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[4][13]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[5][13]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux50~12_combout\);

-- Location: LCCOMB_X79_Y21_N6
\multicicloMIPS0|operativa|breg|Mux50~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~13_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux50~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][13]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux50~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[6][13]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][13]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][13]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux50~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux50~13_combout\);

-- Location: LCCOMB_X80_Y26_N22
\multicicloMIPS0|operativa|breg|Mux50~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|RI\(18))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|Mux50~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|Mux50~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|Mux50~15_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux50~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux50~16_combout\);

-- Location: LCCOMB_X83_Y27_N26
\multicicloMIPS0|operativa|breg|Mux50~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux50~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][13]~regout\) # (!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux50~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[9][13]~regout\ & ((\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux50~10_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[9][13]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][13]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux50~11_combout\);

-- Location: LCCOMB_X78_Y27_N4
\multicicloMIPS0|operativa|breg|Mux50~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~19_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux50~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux50~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux50~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux50~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux50~18_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux50~16_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux50~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux50~19_combout\);

-- Location: LCCOMB_X63_Y23_N2
\multicicloMIPS0|operativa|breg|Mux50~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux50~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux50~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux50~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux50~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux50~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux50~20_combout\);

-- Location: LCFF_X63_Y23_N3
\multicicloMIPS0|operativa|regB[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux50~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(13));

-- Location: LCFF_X63_Y23_N21
\multicicloMIPS0|operativa|MDR[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(12));

-- Location: LCCOMB_X80_Y24_N30
\multicicloMIPS0|operativa|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector32~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(12)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(12),
	datab => \multicicloMIPS0|operativa|MDR\(12),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector32~0_combout\);

-- Location: LCFF_X83_Y28_N27
\multicicloMIPS0|operativa|breg|breg[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][12]~regout\);

-- Location: LCFF_X83_Y28_N29
\multicicloMIPS0|operativa|breg|breg[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][12]~regout\);

-- Location: LCCOMB_X83_Y28_N26
\multicicloMIPS0|operativa|breg|Mux51~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~12_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16)) # ((\multicicloMIPS0|operativa|breg|breg[10][12]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[8][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[8][12]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[10][12]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux51~12_combout\);

-- Location: LCFF_X83_Y27_N19
\multicicloMIPS0|operativa|breg|breg[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][12]~regout\);

-- Location: LCCOMB_X83_Y27_N18
\multicicloMIPS0|operativa|breg|Mux51~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux51~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][12]~regout\) # (!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux51~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[9][12]~regout\ & ((\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][12]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux51~12_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][12]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux51~13_combout\);

-- Location: LCCOMB_X78_Y26_N2
\multicicloMIPS0|operativa|breg|Mux51~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~16_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|Mux51~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|Mux51~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux51~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux51~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux51~16_combout\);

-- Location: LCFF_X78_Y27_N23
\multicicloMIPS0|operativa|breg|breg[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][12]~regout\);

-- Location: LCFF_X80_Y26_N29
\multicicloMIPS0|operativa|breg|breg[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][12]~regout\);

-- Location: LCCOMB_X78_Y23_N6
\multicicloMIPS0|operativa|breg|breg[12][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[12][12]~feeder_combout\ = \multicicloMIPS0|operativa|Selector32~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector32~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[12][12]~feeder_combout\);

-- Location: LCFF_X78_Y23_N7
\multicicloMIPS0|operativa|breg|breg[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[12][12]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][12]~regout\);

-- Location: LCCOMB_X79_Y27_N4
\multicicloMIPS0|operativa|breg|Mux51~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][12]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[12][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[13][12]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[12][12]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux51~17_combout\);

-- Location: LCCOMB_X78_Y27_N22
\multicicloMIPS0|operativa|breg|Mux51~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux51~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][12]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux51~17_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[14][12]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][12]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[15][12]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux51~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux51~18_combout\);

-- Location: LCCOMB_X78_Y26_N24
\multicicloMIPS0|operativa|breg|Mux51~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux51~16_combout\ & (((\multicicloMIPS0|operativa|breg|Mux51~18_combout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux51~16_combout\ 
-- & (\multicicloMIPS0|operativa|breg|Mux51~11_combout\ & ((\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux51~11_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux51~16_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux51~18_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux51~19_combout\);

-- Location: LCCOMB_X94_Y24_N2
\multicicloMIPS0|operativa|breg|breg[26][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[26][12]~feeder_combout\ = \multicicloMIPS0|operativa|Selector32~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector32~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[26][12]~feeder_combout\);

-- Location: LCFF_X94_Y24_N3
\multicicloMIPS0|operativa|breg|breg[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[26][12]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][12]~regout\);

-- Location: LCFF_X86_Y21_N5
\multicicloMIPS0|operativa|breg|breg[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][12]~regout\);

-- Location: LCCOMB_X86_Y21_N8
\multicicloMIPS0|operativa|breg|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|breg[22][12]~regout\) # (\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[18][12]~regout\ & ((!\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][12]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[22][12]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux51~2_combout\);

-- Location: LCCOMB_X90_Y23_N18
\multicicloMIPS0|operativa|breg|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~3_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux51~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][12]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux51~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][12]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[30][12]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[26][12]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux51~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux51~3_combout\);

-- Location: LCCOMB_X88_Y23_N4
\multicicloMIPS0|operativa|breg|Mux51~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~6_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|Mux51~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|Mux51~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux51~5_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux51~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux51~6_combout\);

-- Location: LCFF_X88_Y23_N9
\multicicloMIPS0|operativa|breg|breg[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector32~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][12]~regout\);

-- Location: LCCOMB_X91_Y22_N18
\multicicloMIPS0|operativa|breg|breg[17][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[17][12]~feeder_combout\ = \multicicloMIPS0|operativa|Selector32~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector32~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[17][12]~feeder_combout\);

-- Location: LCFF_X91_Y22_N19
\multicicloMIPS0|operativa|breg|breg[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[17][12]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][12]~regout\);

-- Location: LCCOMB_X89_Y21_N10
\multicicloMIPS0|operativa|breg|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[25][12]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[17][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][12]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[17][12]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux51~0_combout\);

-- Location: LCCOMB_X88_Y23_N30
\multicicloMIPS0|operativa|breg|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~1_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux51~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][12]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux51~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][12]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][12]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[21][12]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux51~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux51~1_combout\);

-- Location: LCCOMB_X88_Y23_N18
\multicicloMIPS0|operativa|breg|Mux51~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux51~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux51~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux51~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux51~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux51~8_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux51~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux51~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux51~9_combout\);

-- Location: LCCOMB_X63_Y23_N30
\multicicloMIPS0|operativa|breg|Mux51~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux51~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux51~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux51~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|breg|Mux51~19_combout\,
	datac => \multicicloMIPS0|operativa|RI\(20),
	datad => \multicicloMIPS0|operativa|breg|Mux51~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux51~20_combout\);

-- Location: LCFF_X63_Y23_N31
\multicicloMIPS0|operativa|regB[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux51~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(12));

-- Location: LCFF_X68_Y23_N21
\multicicloMIPS0|operativa|RI[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(6));

-- Location: LCCOMB_X71_Y23_N6
\multicicloMIPS0|operativa|ula|ShiftRight1~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~92_combout\ = (\multicicloMIPS0|operativa|RI\(8)) # ((\multicicloMIPS0|operativa|RI\(6)) # (\multicicloMIPS0|operativa|RI\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~92_combout\);

-- Location: LCCOMB_X71_Y19_N8
\multicicloMIPS0|operativa|ula|ShiftRight0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~94_combout\ = (!\multicicloMIPS0|operativa|ula|ShiftRight1~92_combout\ & (!\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|operativa|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~92_combout\,
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|Mux0~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~94_combout\);

-- Location: LCCOMB_X71_Y19_N28
\multicicloMIPS0|operativa|ula|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux0~2_combout\ = (!\multicicloMIPS0|operativa|RI\(10) & ((\multicicloMIPS0|operativa|saidaCntrALU\(0) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~94_combout\))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & 
-- (\multicicloMIPS0|operativa|ula|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux0~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~94_combout\,
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux0~2_combout\);

-- Location: LCCOMB_X67_Y22_N28
\multicicloMIPS0|operativa|ula|ShiftRight1~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~96_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ & ((\multicicloMIPS0|operativa|Mux24~2_combout\) # ((\multicicloMIPS0|operativa|RI\(5) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux24~2_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	datac => \multicicloMIPS0|operativa|RI\(5),
	datad => \multicicloMIPS0|operativa|Mux28~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~96_combout\);

-- Location: LCCOMB_X68_Y19_N12
\multicicloMIPS0|operativa|ula|ShiftLeft0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~45_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|Mux27~4_combout\)) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- ((\multicicloMIPS0|operativa|Mux25~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux27~4_combout\,
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|Mux25~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X68_Y19_N30
\multicicloMIPS0|operativa|ula|ShiftLeft0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~46_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~96_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~45_combout\) # ((\multicicloMIPS0|operativa|Mux26~3_combout\ & 
-- \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux26~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~96_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~45_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X70_Y23_N24
\multicicloMIPS0|operativa|ula|ShiftLeft0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~28_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux29~1_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|Mux28~4_combout\,
	datac => \multicicloMIPS0|operativa|Mux29~1_combout\,
	datad => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X70_Y23_N14
\multicicloMIPS0|operativa|ula|ShiftLeft0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~44_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~28_combout\) # ((\multicicloMIPS0|operativa|RI\(7) & \multicicloMIPS0|operativa|ula|ShiftLeft0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~28_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~24_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X71_Y19_N4
\multicicloMIPS0|operativa|ula|ShiftLeft0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~81_combout\ = (\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~44_combout\))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~46_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~44_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X67_Y23_N28
\multicicloMIPS0|operativa|ula|ShiftLeft0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~63_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|Mux23~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- ((\multicicloMIPS0|operativa|Mux21~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux23~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux21~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X67_Y23_N22
\multicicloMIPS0|operativa|ula|ShiftRight1~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~113_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux28~3_combout\) # (\multicicloMIPS0|operativa|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|Mux22~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~113_combout\);

-- Location: LCCOMB_X67_Y23_N30
\multicicloMIPS0|operativa|ula|ShiftLeft0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~64_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~63_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~113_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\ & 
-- \multicicloMIPS0|operativa|Mux20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~63_combout\,
	datac => \multicicloMIPS0|operativa|Mux20~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~113_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X67_Y23_N16
\multicicloMIPS0|operativa|ula|ShiftLeft0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~83_combout\ = (\multicicloMIPS0|operativa|Mux16~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & 
-- \multicicloMIPS0|operativa|Mux18~3_combout\)))) # (!\multicicloMIPS0|operativa|Mux16~3_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & \multicicloMIPS0|operativa|Mux18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux16~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\,
	datad => \multicicloMIPS0|operativa|Mux18~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X67_Y19_N4
\multicicloMIPS0|operativa|ula|ShiftLeft0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~82_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|Mux19~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- (\multicicloMIPS0|operativa|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux17~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux19~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X67_Y23_N2
\multicicloMIPS0|operativa|ula|ShiftLeft0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~84_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~64_combout\)) # (!\multicicloMIPS0|operativa|RI\(8) & (((\multicicloMIPS0|operativa|ula|ShiftLeft0~83_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~64_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~83_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~82_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X71_Y19_N22
\multicicloMIPS0|operativa|ula|ShiftLeft0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~85_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~81_combout\) # ((!\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|operativa|ula|ShiftLeft0~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~81_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~84_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X71_Y19_N14
\multicicloMIPS0|operativa|ula|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux0~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux0~2_combout\) # ((!\multicicloMIPS0|operativa|saidaCntrALU\(0) & (\multicicloMIPS0|operativa|RI\(10) & \multicicloMIPS0|operativa|ula|ShiftLeft0~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datab => \multicicloMIPS0|operativa|ula|Mux0~2_combout\,
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~85_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux0~3_combout\);

-- Location: LCCOMB_X71_Y19_N12
\multicicloMIPS0|operativa|ula|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux0~4_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & ((\multicicloMIPS0|operativa|Mux0~0_combout\)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & 
-- (((\multicicloMIPS0|operativa|ula|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datac => \multicicloMIPS0|operativa|ula|Mux0~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux0~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux0~4_combout\);

-- Location: LCCOMB_X71_Y19_N30
\multicicloMIPS0|operativa|ula|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux0~5_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(2) & (\multicicloMIPS0|operativa|ula|Mux0~8_combout\ & (!\multicicloMIPS0|operativa|ula|Mux29~17_combout\))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & 
-- ((\multicicloMIPS0|operativa|ula|Mux0~4_combout\) # ((\multicicloMIPS0|operativa|ula|Mux0~8_combout\ & !\multicicloMIPS0|operativa|ula|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datab => \multicicloMIPS0|operativa|ula|Mux0~8_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~17_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux0~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux0~5_combout\);

-- Location: LCFF_X87_Y26_N15
\multicicloMIPS0|operativa|breg|breg[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][31]~regout\);

-- Location: LCCOMB_X88_Y26_N14
\multicicloMIPS0|operativa|breg|breg[25][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[25][31]~feeder_combout\ = \multicicloMIPS0|operativa|Selector13~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector13~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[25][31]~feeder_combout\);

-- Location: LCFF_X88_Y26_N15
\multicicloMIPS0|operativa|breg|breg[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[25][31]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][31]~regout\);

-- Location: LCCOMB_X87_Y26_N8
\multicicloMIPS0|operativa|breg|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux0~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][31]~regout\) # ((!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux0~0_combout\ & 
-- (((\multicicloMIPS0|operativa|breg|breg[25][31]~regout\ & \multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux0~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][31]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[25][31]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux0~1_combout\);

-- Location: LCCOMB_X89_Y23_N24
\multicicloMIPS0|operativa|breg|breg[22][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[22][31]~feeder_combout\ = \multicicloMIPS0|operativa|Selector13~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector13~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[22][31]~feeder_combout\);

-- Location: LCFF_X89_Y23_N25
\multicicloMIPS0|operativa|breg|breg[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[22][31]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][31]~regout\);

-- Location: LCFF_X85_Y25_N13
\multicicloMIPS0|operativa|breg|breg[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][31]~regout\);

-- Location: LCCOMB_X85_Y25_N12
\multicicloMIPS0|operativa|breg|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[26][31]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[18][31]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][31]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[26][31]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux0~2_combout\);

-- Location: LCCOMB_X79_Y23_N26
\multicicloMIPS0|operativa|breg|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~3_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux0~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][31]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux0~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][31]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[30][31]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[22][31]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux0~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux0~3_combout\);

-- Location: LCCOMB_X86_Y20_N10
\multicicloMIPS0|operativa|breg|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~6_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux0~3_combout\) # (\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|Mux0~5_combout\ & ((!\multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux0~5_combout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux0~3_combout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux0~6_combout\);

-- Location: LCCOMB_X82_Y20_N6
\multicicloMIPS0|operativa|breg|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux0~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux0~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux0~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux0~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux0~8_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux0~1_combout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|breg|Mux0~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux0~9_combout\);

-- Location: LCCOMB_X62_Y22_N2
\multicicloMIPS0|operativa|breg|Mux0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux0~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux0~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux0~19_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux0~9_combout\,
	datad => \multicicloMIPS0|operativa|RI\(25),
	combout => \multicicloMIPS0|operativa|breg|Mux0~20_combout\);

-- Location: LCFF_X62_Y22_N3
\multicicloMIPS0|operativa|regA[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(31));

-- Location: LCCOMB_X62_Y22_N24
\multicicloMIPS0|operativa|ula|Add0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~113_combout\ = (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(31)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- (\multicicloMIPS0|operativa|PC\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(31),
	datab => \multicicloMIPS0|operativa|regA\(31),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~113_combout\);

-- Location: LCCOMB_X62_Y24_N26
\multicicloMIPS0|operativa|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux32~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(31))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datab => \multicicloMIPS0|controle|opALU\(0),
	datac => \multicicloMIPS0|operativa|SaidaALU\(31),
	datad => \multicicloMIPS0|operativa|ula|Mux0~8_combout\,
	combout => \multicicloMIPS0|operativa|Mux32~0_combout\);

-- Location: LCCOMB_X62_Y24_N16
\multicicloMIPS0|operativa|Mux32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux32~1_combout\ = (\multicicloMIPS0|operativa|Mux32~0_combout\) # ((\multicicloMIPS0|controle|orgPC\(1) & \multicicloMIPS0|operativa|PC\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|operativa|PC\(31),
	datad => \multicicloMIPS0|operativa|Mux32~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux32~1_combout\);

-- Location: LCFF_X62_Y24_N17
\multicicloMIPS0|operativa|PC[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Mux32~1_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(31));

-- Location: LCCOMB_X62_Y22_N22
\multicicloMIPS0|operativa|Selector45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector45~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(31))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regA\(31),
	datac => \multicicloMIPS0|operativa|PC\(31),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector45~0_combout\);

-- Location: LCCOMB_X62_Y22_N14
\multicicloMIPS0|operativa|ula|Add0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~108_combout\ = (\multicicloMIPS0|operativa|Selector45~0_combout\ & ((\multicicloMIPS0|operativa|Mux0~0_combout\) # (\multicicloMIPS0|operativa|saidaCntrALU\(0)))) # (!\multicicloMIPS0|operativa|Selector45~0_combout\ & 
-- (\multicicloMIPS0|operativa|Mux0~0_combout\ & \multicicloMIPS0|operativa|saidaCntrALU\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|Selector45~0_combout\,
	datac => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~108_combout\);

-- Location: LCCOMB_X70_Y20_N14
\multicicloMIPS0|operativa|ula|Add0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~109_combout\ = (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & !\multicicloMIPS0|operativa|saidaCntrALU\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	combout => \multicicloMIPS0|operativa|ula|Add0~109_combout\);

-- Location: LCCOMB_X70_Y20_N0
\multicicloMIPS0|operativa|ula|Add0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~110_combout\ = (\multicicloMIPS0|operativa|ula|Add0~109_combout\ & (\multicicloMIPS0|operativa|saidaCntrALU\(0) $ (\multicicloMIPS0|operativa|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|ula|Add0~109_combout\,
	datad => \multicicloMIPS0|operativa|Mux0~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~110_combout\);

-- Location: LCCOMB_X80_Y23_N6
\multicicloMIPS0|operativa|breg|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux1~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[2][30]~regout\ & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux1~14_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[2][30]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux1~15_combout\);

-- Location: LCFF_X82_Y26_N13
\multicicloMIPS0|operativa|breg|breg[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][30]~regout\);

-- Location: LCCOMB_X82_Y26_N12
\multicicloMIPS0|operativa|breg|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~12_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|breg[10][30]~regout\) # (\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[8][30]~regout\ & ((!\multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[8][30]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][30]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux1~12_combout\);

-- Location: LCCOMB_X81_Y26_N26
\multicicloMIPS0|operativa|breg|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~13_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux1~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[11][30]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux1~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[9][30]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|Mux1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux1~12_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][30]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[9][30]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~13_combout\);

-- Location: LCCOMB_X76_Y21_N0
\multicicloMIPS0|operativa|breg|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23)) # (\multicicloMIPS0|operativa|breg|Mux1~13_combout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|Mux1~15_combout\ & (!\multicicloMIPS0|operativa|RI\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|Mux1~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux1~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~16_combout\);

-- Location: LCFF_X81_Y26_N5
\multicicloMIPS0|operativa|breg|breg[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector14~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][30]~regout\);

-- Location: LCCOMB_X77_Y22_N14
\multicicloMIPS0|operativa|breg|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22)) # ((\multicicloMIPS0|operativa|breg|breg[5][30]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[4][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[4][30]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[5][30]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~10_combout\);

-- Location: LCCOMB_X79_Y25_N22
\multicicloMIPS0|operativa|breg|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux1~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][30]~regout\) # ((!\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|breg|Mux1~10_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[6][30]~regout\ & \multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[7][30]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux1~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[6][30]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux1~11_combout\);

-- Location: LCCOMB_X75_Y21_N28
\multicicloMIPS0|operativa|breg|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~19_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux1~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux1~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux1~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux1~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux1~18_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux1~16_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux1~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~19_combout\);

-- Location: LCCOMB_X63_Y21_N14
\multicicloMIPS0|operativa|breg|Mux1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux1~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux1~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux1~9_combout\,
	datab => \multicicloMIPS0|operativa|RI\(25),
	datad => \multicicloMIPS0|operativa|breg|Mux1~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux1~20_combout\);

-- Location: LCFF_X63_Y21_N15
\multicicloMIPS0|operativa|regA[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(30));

-- Location: LCCOMB_X70_Y25_N14
\multicicloMIPS0|operativa|ula|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~2_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & (\multicicloMIPS0|operativa|ula|Mux1~16_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & (((!\multicicloMIPS0|operativa|RI\(10) & 
-- \multicicloMIPS0|operativa|ula|ShiftRight0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux1~16_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~98_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux1~2_combout\);

-- Location: LCCOMB_X70_Y25_N8
\multicicloMIPS0|operativa|ula|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~3_combout\ = (\multicicloMIPS0|operativa|RI\(9)) # ((\multicicloMIPS0|operativa|RI\(10)) # (\multicicloMIPS0|operativa|ula|ShiftRight1~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~92_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux1~3_combout\);

-- Location: LCCOMB_X70_Y25_N26
\multicicloMIPS0|operativa|ula|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~4_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & (\multicicloMIPS0|operativa|ula|Mux1~3_combout\ & \multicicloMIPS0|operativa|regB\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux1~3_combout\,
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|regB\(31),
	combout => \multicicloMIPS0|operativa|ula|Mux1~4_combout\);

-- Location: LCCOMB_X65_Y20_N28
\multicicloMIPS0|operativa|ula|ShiftLeft0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~104_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(19))) # (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(19),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|regB\(21),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X65_Y20_N18
\multicicloMIPS0|operativa|ula|ShiftLeft0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~108_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~104_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~107_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~104_combout\,
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X65_Y20_N10
\multicicloMIPS0|operativa|ula|ShiftLeft0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~132_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~108_combout\) # ((\multicicloMIPS0|operativa|RI\(15) & \multicicloMIPS0|controle|orgBALU\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~108_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~132_combout\);

-- Location: LCCOMB_X66_Y19_N16
\multicicloMIPS0|operativa|ula|ShiftLeft0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~109_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~94_combout\)) # (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~94_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~132_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X70_Y25_N22
\multicicloMIPS0|operativa|ula|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~11_combout\ = (\multicicloMIPS0|operativa|ula|Mux1~10_combout\) # ((\multicicloMIPS0|operativa|RI\(9) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~109_combout\ & !\multicicloMIPS0|operativa|saidaCntrALU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux1~10_combout\,
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~109_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	combout => \multicicloMIPS0|operativa|ula|Mux1~11_combout\);

-- Location: LCCOMB_X70_Y25_N28
\multicicloMIPS0|operativa|ula|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~12_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & ((\multicicloMIPS0|operativa|ula|Mux1~4_combout\) # ((!\multicicloMIPS0|operativa|RI\(10) & \multicicloMIPS0|operativa|ula|Mux1~11_combout\)))) # 
-- (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & (((!\multicicloMIPS0|operativa|RI\(10) & \multicicloMIPS0|operativa|ula|Mux1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datab => \multicicloMIPS0|operativa|ula|Mux1~4_combout\,
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|ula|Mux1~11_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux1~12_combout\);

-- Location: LCCOMB_X70_Y25_N10
\multicicloMIPS0|operativa|ula|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~13_combout\ = (\multicicloMIPS0|operativa|ula|Mux1~12_combout\) # ((!\multicicloMIPS0|operativa|saidaCntrALU\(1) & (\multicicloMIPS0|operativa|RI\(10) & \multicicloMIPS0|operativa|ula|ShiftLeft0~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datab => \multicicloMIPS0|operativa|RI\(10),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~80_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux1~12_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux1~13_combout\);

-- Location: LCCOMB_X70_Y25_N0
\multicicloMIPS0|operativa|ula|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~14_combout\ = (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & ((\multicicloMIPS0|operativa|saidaCntrALU\(0) & (\multicicloMIPS0|operativa|ula|Mux1~2_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux1~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datac => \multicicloMIPS0|operativa|ula|Mux1~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux1~13_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux1~14_combout\);

-- Location: LCCOMB_X67_Y18_N16
\multicicloMIPS0|operativa|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux1~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (((\multicicloMIPS0|operativa|RI\(15))))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(30) & 
-- ((!\multicicloMIPS0|controle|orgBALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(30),
	datab => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux1~0_combout\);

-- Location: LCCOMB_X63_Y21_N30
\multicicloMIPS0|operativa|ula|Add0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~101_combout\ = \multicicloMIPS0|operativa|Selector46~0_combout\ $ (((\multicicloMIPS0|operativa|Mux1~0_combout\) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|Selector46~0_combout\,
	datad => \multicicloMIPS0|operativa|Mux1~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~101_combout\);

-- Location: LCCOMB_X63_Y21_N6
\multicicloMIPS0|operativa|ula|Add0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~106_combout\ = (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(30))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- ((\multicicloMIPS0|operativa|PC\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datab => \multicicloMIPS0|operativa|regA\(30),
	datac => \multicicloMIPS0|operativa|PC\(30),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~106_combout\);

-- Location: LCCOMB_X70_Y22_N16
\multicicloMIPS0|operativa|ula|Add0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~98_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (\multicicloMIPS0|operativa|Mux2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datad => \multicicloMIPS0|operativa|Mux2~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~98_combout\);

-- Location: LCCOMB_X69_Y20_N0
\multicicloMIPS0|operativa|ula|Add0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~95_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & \multicicloMIPS0|operativa|regB\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|regB\(28),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datad => \multicicloMIPS0|operativa|Mux14~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~95_combout\);

-- Location: LCCOMB_X69_Y18_N26
\multicicloMIPS0|operativa|ula|Add0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~92_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(27) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(27),
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Add0~92_combout\);

-- Location: LCCOMB_X69_Y21_N8
\multicicloMIPS0|operativa|ula|Add0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~93_combout\ = ((\multicicloMIPS0|operativa|Selector49~0_combout\ $ (\multicicloMIPS0|operativa|ula|Add0~92_combout\ $ (!\multicicloMIPS0|operativa|ula|Add0~91\)))) # (GND)
-- \multicicloMIPS0|operativa|ula|Add0~94\ = CARRY((\multicicloMIPS0|operativa|Selector49~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~92_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~91\))) # (!\multicicloMIPS0|operativa|Selector49~0_combout\ & 
-- (\multicicloMIPS0|operativa|ula|Add0~92_combout\ & !\multicicloMIPS0|operativa|ula|Add0~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector49~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~92_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~91\,
	combout => \multicicloMIPS0|operativa|ula|Add0~93_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~94\);

-- Location: LCCOMB_X69_Y21_N14
\multicicloMIPS0|operativa|ula|Add0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~104_combout\ = (\multicicloMIPS0|operativa|ula|Add0~103_combout\ & ((\multicicloMIPS0|operativa|Selector46~0_combout\ & (\multicicloMIPS0|operativa|ula|Add0~100\ & VCC)) # 
-- (!\multicicloMIPS0|operativa|Selector46~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~100\)))) # (!\multicicloMIPS0|operativa|ula|Add0~103_combout\ & ((\multicicloMIPS0|operativa|Selector46~0_combout\ & (!\multicicloMIPS0|operativa|ula|Add0~100\)) # 
-- (!\multicicloMIPS0|operativa|Selector46~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~100\) # (GND)))))
-- \multicicloMIPS0|operativa|ula|Add0~105\ = CARRY((\multicicloMIPS0|operativa|ula|Add0~103_combout\ & (!\multicicloMIPS0|operativa|Selector46~0_combout\ & !\multicicloMIPS0|operativa|ula|Add0~100\)) # (!\multicicloMIPS0|operativa|ula|Add0~103_combout\ & 
-- ((!\multicicloMIPS0|operativa|ula|Add0~100\) # (!\multicicloMIPS0|operativa|Selector46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~103_combout\,
	datab => \multicicloMIPS0|operativa|Selector46~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|Add0~100\,
	combout => \multicicloMIPS0|operativa|ula|Add0~104_combout\,
	cout => \multicicloMIPS0|operativa|ula|Add0~105\);

-- Location: LCCOMB_X62_Y24_N28
\multicicloMIPS0|operativa|ula|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~0_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(2) & (((\multicicloMIPS0|operativa|saidaCntrALU\(1))))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & ((\multicicloMIPS0|operativa|saidaCntrALU\(1) & 
-- (\multicicloMIPS0|operativa|ula|Add0~102_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & ((\multicicloMIPS0|operativa|ula|Add0~104_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~102_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|ula|Add0~104_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux1~0_combout\);

-- Location: LCCOMB_X62_Y24_N18
\multicicloMIPS0|operativa|ula|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~1_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(2) & ((\multicicloMIPS0|operativa|ula|Mux1~0_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~106_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux1~0_combout\ & 
-- (\multicicloMIPS0|operativa|ula|Add0~101_combout\)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & (((\multicicloMIPS0|operativa|ula|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datab => \multicicloMIPS0|operativa|ula|Add0~101_combout\,
	datac => \multicicloMIPS0|operativa|ula|Add0~106_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux1~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux1~1_combout\);

-- Location: LCCOMB_X62_Y24_N14
\multicicloMIPS0|operativa|ula|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux1~16_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(3) & ((\multicicloMIPS0|operativa|ula|Mux1~15_combout\) # ((\multicicloMIPS0|operativa|ula|Mux1~14_combout\)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(3) & 
-- (((\multicicloMIPS0|operativa|ula|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux1~15_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux1~14_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datad => \multicicloMIPS0|operativa|ula|Mux1~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux1~16_combout\);

-- Location: LCCOMB_X65_Y24_N30
\multicicloMIPS0|operativa|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux33~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(30))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(30),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|controle|opALU\(0),
	datad => \multicicloMIPS0|operativa|ula|Mux1~16_combout\,
	combout => \multicicloMIPS0|operativa|Mux33~0_combout\);

-- Location: LCCOMB_X65_Y24_N28
\multicicloMIPS0|operativa|Mux33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux33~1_combout\ = (\multicicloMIPS0|operativa|Mux33~0_combout\) # ((\multicicloMIPS0|controle|orgPC\(1) & \multicicloMIPS0|operativa|PC\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datab => \multicicloMIPS0|operativa|PC\(30),
	datad => \multicicloMIPS0|operativa|Mux33~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux33~1_combout\);

-- Location: LCCOMB_X65_Y24_N4
\multicicloMIPS0|operativa|PC[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|PC[30]~feeder_combout\ = \multicicloMIPS0|operativa|Mux33~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Mux33~1_combout\,
	combout => \multicicloMIPS0|operativa|PC[30]~feeder_combout\);

-- Location: LCFF_X65_Y24_N5
\multicicloMIPS0|operativa|PC[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|PC[30]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(30));

-- Location: LCCOMB_X63_Y21_N24
\multicicloMIPS0|operativa|Selector46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector46~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(30))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regA\(30),
	datac => \multicicloMIPS0|operativa|PC\(30),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector46~0_combout\);

-- Location: LCCOMB_X69_Y21_N16
\multicicloMIPS0|operativa|ula|Add0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~111_combout\ = \multicicloMIPS0|operativa|Selector45~0_combout\ $ (\multicicloMIPS0|operativa|ula|Add0~105\ $ (!\multicicloMIPS0|operativa|ula|Add0~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector45~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~110_combout\,
	cin => \multicicloMIPS0|operativa|ula|Add0~105\,
	combout => \multicicloMIPS0|operativa|ula|Add0~111_combout\);

-- Location: LCCOMB_X62_Y24_N12
\multicicloMIPS0|operativa|ula|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux0~6_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(2) & (((\multicicloMIPS0|operativa|saidaCntrALU\(1))))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & ((\multicicloMIPS0|operativa|saidaCntrALU\(1) & 
-- (\multicicloMIPS0|operativa|ula|Add0~108_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & ((\multicicloMIPS0|operativa|ula|Add0~111_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datab => \multicicloMIPS0|operativa|ula|Add0~108_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|ula|Add0~111_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux0~6_combout\);

-- Location: LCCOMB_X62_Y24_N6
\multicicloMIPS0|operativa|ula|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux0~7_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(2) & ((\multicicloMIPS0|operativa|ula|Mux0~6_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~113_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux0~6_combout\ & 
-- (\multicicloMIPS0|operativa|ula|Add0~107_combout\)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & (((\multicicloMIPS0|operativa|ula|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~107_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~113_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datad => \multicicloMIPS0|operativa|ula|Mux0~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux0~7_combout\);

-- Location: LCCOMB_X62_Y24_N22
\multicicloMIPS0|operativa|ula|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux0~8_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(3) & (\multicicloMIPS0|operativa|ula|Mux0~5_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(3) & ((\multicicloMIPS0|operativa|ula|Mux0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|Mux0~5_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datad => \multicicloMIPS0|operativa|ula|Mux0~7_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux0~8_combout\);

-- Location: LCFF_X62_Y24_N23
\multicicloMIPS0|operativa|SaidaALU[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(31));

-- Location: LCCOMB_X77_Y22_N24
\multicicloMIPS0|operativa|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector13~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|MDR\(31))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(31),
	datab => \multicicloMIPS0|operativa|SaidaALU\(31),
	datac => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector13~0_combout\);

-- Location: LCFF_X81_Y23_N3
\multicicloMIPS0|operativa|breg|breg[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][31]~regout\);

-- Location: LCCOMB_X79_Y26_N10
\multicicloMIPS0|operativa|breg|Mux32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[3][31]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[3][31]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[1][31]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux32~14_combout\);

-- Location: LCCOMB_X79_Y26_N16
\multicicloMIPS0|operativa|breg|Mux32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux32~14_combout\) # ((\multicicloMIPS0|operativa|breg|breg[2][31]~regout\ & (!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[2][31]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux32~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux32~15_combout\);

-- Location: LCFF_X79_Y25_N31
\multicicloMIPS0|operativa|breg|breg[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][31]~regout\);

-- Location: LCFF_X81_Y24_N29
\multicicloMIPS0|operativa|breg|breg[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][31]~regout\);

-- Location: LCFF_X77_Y22_N25
\multicicloMIPS0|operativa|breg|breg[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector13~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][31]~regout\);

-- Location: LCFF_X81_Y26_N17
\multicicloMIPS0|operativa|breg|breg[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][31]~regout\);

-- Location: LCCOMB_X81_Y26_N16
\multicicloMIPS0|operativa|breg|Mux32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~12_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- ((\multicicloMIPS0|operativa|breg|breg[5][31]~regout\))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[4][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[4][31]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[5][31]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux32~12_combout\);

-- Location: LCCOMB_X81_Y24_N28
\multicicloMIPS0|operativa|breg|Mux32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~13_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux32~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][31]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux32~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[6][31]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux32~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[6][31]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[7][31]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux32~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux32~13_combout\);

-- Location: LCCOMB_X75_Y26_N8
\multicicloMIPS0|operativa|breg|Mux32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|Mux32~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|Mux32~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|Mux32~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux32~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux32~16_combout\);

-- Location: LCCOMB_X89_Y23_N2
\multicicloMIPS0|operativa|breg|breg[9][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[9][31]~feeder_combout\ = \multicicloMIPS0|operativa|Selector13~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector13~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[9][31]~feeder_combout\);

-- Location: LCFF_X89_Y23_N3
\multicicloMIPS0|operativa|breg|breg[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[9][31]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][31]~regout\);

-- Location: LCFF_X81_Y26_N25
\multicicloMIPS0|operativa|breg|breg[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][31]~regout\);

-- Location: LCFF_X85_Y26_N9
\multicicloMIPS0|operativa|breg|breg[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][31]~regout\);

-- Location: LCFF_X85_Y26_N27
\multicicloMIPS0|operativa|breg|breg[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][31]~regout\);

-- Location: LCCOMB_X85_Y26_N26
\multicicloMIPS0|operativa|breg|Mux32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][31]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[8][31]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][31]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux32~10_combout\);

-- Location: LCCOMB_X81_Y26_N24
\multicicloMIPS0|operativa|breg|Mux32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~11_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux32~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][31]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux32~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][31]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux32~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[9][31]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][31]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux32~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux32~11_combout\);

-- Location: LCCOMB_X74_Y26_N18
\multicicloMIPS0|operativa|breg|Mux32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~19_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux32~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux32~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux32~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux32~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux32~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux32~18_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux32~16_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux32~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux32~19_combout\);

-- Location: LCFF_X85_Y23_N5
\multicicloMIPS0|operativa|breg|breg[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][31]~regout\);

-- Location: LCFF_X85_Y23_N11
\multicicloMIPS0|operativa|breg|breg[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][31]~regout\);

-- Location: LCCOMB_X85_Y23_N10
\multicicloMIPS0|operativa|breg|Mux32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux32~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][31]~regout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux32~4_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[20][31]~regout\ & ((\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux32~4_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[20][31]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][31]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux32~5_combout\);

-- Location: LCFF_X85_Y25_N11
\multicicloMIPS0|operativa|breg|breg[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][31]~regout\);

-- Location: LCCOMB_X85_Y25_N10
\multicicloMIPS0|operativa|breg|Mux32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|RI\(19))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][31]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[18][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[18][31]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[26][31]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux32~2_combout\);

-- Location: LCCOMB_X79_Y23_N12
\multicicloMIPS0|operativa|breg|Mux32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux32~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][31]~regout\) # ((!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux32~2_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[22][31]~regout\ & \multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[30][31]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[22][31]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux32~2_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux32~3_combout\);

-- Location: LCCOMB_X79_Y23_N22
\multicicloMIPS0|operativa|breg|Mux32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16)) # (\multicicloMIPS0|operativa|breg|Mux32~3_combout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|Mux32~5_combout\ & (!\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux32~5_combout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux32~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux32~6_combout\);

-- Location: LCFF_X87_Y26_N3
\multicicloMIPS0|operativa|breg|breg[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][31]~regout\);

-- Location: LCCOMB_X87_Y26_N18
\multicicloMIPS0|operativa|breg|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[21][31]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[17][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][31]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|breg[17][31]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux32~0_combout\);

-- Location: LCCOMB_X87_Y26_N4
\multicicloMIPS0|operativa|breg|Mux32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~1_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux32~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][31]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux32~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][31]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[29][31]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[25][31]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux32~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux32~1_combout\);

-- Location: LCFF_X85_Y24_N25
\multicicloMIPS0|operativa|breg|breg[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][31]~regout\);

-- Location: LCFF_X85_Y24_N23
\multicicloMIPS0|operativa|breg|breg[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector13~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][31]~regout\);

-- Location: LCCOMB_X85_Y24_N24
\multicicloMIPS0|operativa|breg|Mux32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux32~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][31]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19)))) # (!\multicicloMIPS0|operativa|breg|Mux32~7_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[27][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux32~7_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[31][31]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[27][31]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux32~8_combout\);

-- Location: LCCOMB_X85_Y26_N6
\multicicloMIPS0|operativa|breg|Mux32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux32~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux32~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux32~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux32~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|Mux32~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux32~6_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux32~1_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux32~8_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux32~9_combout\);

-- Location: LCCOMB_X63_Y22_N26
\multicicloMIPS0|operativa|breg|Mux32~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux32~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux32~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux32~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|breg|Mux32~19_combout\,
	datac => \multicicloMIPS0|operativa|RI\(20),
	datad => \multicicloMIPS0|operativa|breg|Mux32~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux32~20_combout\);

-- Location: LCFF_X63_Y22_N27
\multicicloMIPS0|operativa|regB[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux32~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(31));

-- Location: LCCOMB_X68_Y21_N16
\multicicloMIPS0|operativa|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux0~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (((\multicicloMIPS0|operativa|RI\(15))))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (!\multicicloMIPS0|controle|orgBALU\(0) & 
-- ((\multicicloMIPS0|operativa|regB\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|operativa|regB\(31),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux0~0_combout\);

-- Location: LCCOMB_X70_Y24_N26
\multicicloMIPS0|operativa|ula|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux7~8_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & ((\multicicloMIPS0|operativa|RI\(10)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & (\multicicloMIPS0|operativa|saidaCntrALU\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	combout => \multicicloMIPS0|operativa|ula|Mux7~8_combout\);

-- Location: LCCOMB_X67_Y21_N30
\multicicloMIPS0|operativa|ula|ShiftLeft0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~101_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(18))) # (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(18),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|regB\(20),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X65_Y20_N30
\multicicloMIPS0|operativa|ula|ShiftLeft0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~105_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~101_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftLeft0~104_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~101_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~104_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X65_Y20_N20
\multicicloMIPS0|operativa|ula|ShiftLeft0~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~134_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~105_combout\) # ((\multicicloMIPS0|operativa|RI\(15) & \multicicloMIPS0|controle|orgBALU\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~105_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~134_combout\);

-- Location: LCCOMB_X69_Y25_N30
\multicicloMIPS0|operativa|ula|ShiftLeft0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~113_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(22))) # (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(22),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|regB\(24),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X69_Y25_N0
\multicicloMIPS0|operativa|ula|ShiftLeft0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~116_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~113_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~115_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~113_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~116_combout\);

-- Location: LCCOMB_X69_Y25_N2
\multicicloMIPS0|operativa|ula|ShiftLeft0~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~135_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~116_combout\) # ((\multicicloMIPS0|controle|orgBALU\(1) & \multicicloMIPS0|operativa|RI\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(1),
	datab => \multicicloMIPS0|operativa|RI\(15),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~116_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~135_combout\);

-- Location: LCCOMB_X66_Y18_N10
\multicicloMIPS0|operativa|ula|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux6~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux7~4_combout\ & ((\multicicloMIPS0|operativa|ula|Mux7~5_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~91_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux7~4_combout\ & (!\multicicloMIPS0|operativa|ula|Mux7~5_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux7~4_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux7~5_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~135_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~91_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux6~0_combout\);

-- Location: LCCOMB_X66_Y18_N12
\multicicloMIPS0|operativa|ula|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux6~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux7~5_combout\ & ((\multicicloMIPS0|operativa|ula|Mux6~0_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~58_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux6~0_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~134_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux7~5_combout\ & (((\multicicloMIPS0|operativa|ula|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~58_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux7~5_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~134_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux6~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux6~1_combout\);

-- Location: LCCOMB_X66_Y18_N22
\multicicloMIPS0|operativa|ula|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux6~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux7~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux7~8_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~89_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux7~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux6~1_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux7~0_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~89_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux7~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux7~8_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux6~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux6~2_combout\);

-- Location: LCCOMB_X66_Y18_N20
\multicicloMIPS0|operativa|ula|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux6~3_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & ((\multicicloMIPS0|operativa|ula|Mux6~2_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~103_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux6~2_combout\ & ((\multicicloMIPS0|operativa|Mux0~0_combout\))))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & (((\multicicloMIPS0|operativa|ula|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~103_combout\,
	datab => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|ula|Mux6~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux6~3_combout\);

-- Location: LCCOMB_X66_Y18_N8
\multicicloMIPS0|operativa|ula|RESULT~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~56_combout\ = (\multicicloMIPS0|operativa|Mux6~0_combout\ & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(25)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- (\multicicloMIPS0|operativa|PC\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux6~0_combout\,
	datab => \multicicloMIPS0|operativa|PC\(25),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|regA\(25),
	combout => \multicicloMIPS0|operativa|ula|RESULT~56_combout\);

-- Location: LCCOMB_X66_Y18_N14
\multicicloMIPS0|operativa|ula|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux6~4_combout\ = (\multicicloMIPS0|operativa|Selector51~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~10_combout\ $ (\multicicloMIPS0|operativa|ula|Mux29~11_combout\ $ 
-- (\multicicloMIPS0|operativa|ula|Mux29~13_combout\)))) # (!\multicicloMIPS0|operativa|Selector51~0_combout\ & (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001100101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector51~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux6~4_combout\);

-- Location: LCCOMB_X66_Y18_N4
\multicicloMIPS0|operativa|ula|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux6~6_combout\ = (\multicicloMIPS0|operativa|Mux6~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (\multicicloMIPS0|operativa|ula|Mux6~4_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- ((!\multicicloMIPS0|operativa|Selector51~0_combout\))))) # (!\multicicloMIPS0|operativa|Mux6~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux6~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux6~4_combout\,
	datac => \multicicloMIPS0|operativa|Selector51~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux6~6_combout\);

-- Location: LCCOMB_X66_Y18_N30
\multicicloMIPS0|operativa|ula|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux6~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux6~5_combout\ & ((\multicicloMIPS0|operativa|ula|Mux6~6_combout\) # ((!\multicicloMIPS0|operativa|ula|Mux6~4_combout\ & \multicicloMIPS0|operativa|ula|Add0~87_combout\)))) 
-- # (!\multicicloMIPS0|operativa|ula|Mux6~5_combout\ & (\multicicloMIPS0|operativa|ula|Mux6~6_combout\ & ((!\multicicloMIPS0|operativa|ula|Add0~87_combout\) # (!\multicicloMIPS0|operativa|ula|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux6~5_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux6~4_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux6~6_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~87_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux6~7_combout\);

-- Location: LCCOMB_X66_Y18_N0
\multicicloMIPS0|operativa|ula|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux6~8_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~9_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~56_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux6~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~56_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux6~7_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux6~8_combout\);

-- Location: LCCOMB_X66_Y18_N6
\multicicloMIPS0|operativa|ula|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux6~9_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux6~8_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~57_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux6~8_combout\ 
-- & ((\multicicloMIPS0|operativa|ula|Mux6~3_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~57_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux6~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux6~8_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux6~9_combout\);

-- Location: LCCOMB_X66_Y18_N28
\multicicloMIPS0|operativa|ula|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux6~10_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(3) & ((\multicicloMIPS0|operativa|ula|Mux29~17_combout\ & ((\multicicloMIPS0|operativa|ula|Mux6~9_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux29~17_combout\ 
-- & (\multicicloMIPS0|operativa|ula|Mux6~10_combout\)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(3) & (((\multicicloMIPS0|operativa|ula|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux6~10_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datac => \multicicloMIPS0|operativa|ula|Mux29~17_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux6~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux6~10_combout\);

-- Location: LCFF_X66_Y18_N29
\multicicloMIPS0|operativa|SaidaALU[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux6~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(25));

-- Location: LCCOMB_X75_Y24_N16
\multicicloMIPS0|operativa|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector19~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|MDR\(25))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(25),
	datab => \multicicloMIPS0|operativa|SaidaALU\(25),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector19~0_combout\);

-- Location: LCFF_X89_Y24_N7
\multicicloMIPS0|operativa|breg|breg[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][25]~regout\);

-- Location: LCCOMB_X90_Y24_N18
\multicicloMIPS0|operativa|breg|Mux38~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux38~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][25]~regout\) # (!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux38~7_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[27][25]~regout\ & ((\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux38~7_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[27][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux38~8_combout\);

-- Location: LCFF_X88_Y21_N27
\multicicloMIPS0|operativa|breg|breg[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][25]~regout\);

-- Location: LCCOMB_X91_Y24_N4
\multicicloMIPS0|operativa|breg|breg[25][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[25][25]~feeder_combout\ = \multicicloMIPS0|operativa|Selector19~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector19~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[25][25]~feeder_combout\);

-- Location: LCFF_X91_Y24_N5
\multicicloMIPS0|operativa|breg|breg[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[25][25]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][25]~regout\);

-- Location: LCCOMB_X88_Y20_N14
\multicicloMIPS0|operativa|breg|Mux38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux38~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][25]~regout\) # ((!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux38~0_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[25][25]~regout\ & \multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux38~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[25][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux38~1_combout\);

-- Location: LCCOMB_X89_Y20_N26
\multicicloMIPS0|operativa|breg|Mux38~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~9_combout\ = (\multicicloMIPS0|operativa|breg|Mux38~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux38~8_combout\) # ((!\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|breg|Mux38~6_combout\ & 
-- (((\multicicloMIPS0|operativa|breg|Mux38~1_combout\ & \multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux38~6_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux38~8_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux38~1_combout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux38~9_combout\);

-- Location: LCFF_X83_Y26_N1
\multicicloMIPS0|operativa|breg|breg[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][25]~regout\);

-- Location: LCFF_X83_Y26_N23
\multicicloMIPS0|operativa|breg|breg[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][25]~regout\);

-- Location: LCCOMB_X83_Y26_N22
\multicicloMIPS0|operativa|breg|Mux38~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux38~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][25]~regout\) # (!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux38~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[9][25]~regout\ & ((\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux38~10_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[9][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux38~11_combout\);

-- Location: LCCOMB_X81_Y25_N8
\multicicloMIPS0|operativa|breg|breg[7][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[7][25]~feeder_combout\ = \multicicloMIPS0|operativa|Selector19~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector19~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[7][25]~feeder_combout\);

-- Location: LCFF_X81_Y25_N9
\multicicloMIPS0|operativa|breg|breg[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[7][25]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][25]~regout\);

-- Location: LCFF_X80_Y22_N29
\multicicloMIPS0|operativa|breg|breg[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector19~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][25]~regout\);

-- Location: LCCOMB_X80_Y22_N28
\multicicloMIPS0|operativa|breg|Mux38~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[5][25]~regout\) # ((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (((\multicicloMIPS0|operativa|breg|breg[4][25]~regout\ & !\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[5][25]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[4][25]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux38~12_combout\);

-- Location: LCCOMB_X91_Y22_N4
\multicicloMIPS0|operativa|breg|Mux38~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux38~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[7][25]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux38~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[6][25]~regout\ & ((\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][25]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][25]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux38~12_combout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux38~13_combout\);

-- Location: LCCOMB_X88_Y22_N14
\multicicloMIPS0|operativa|breg|Mux38~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|Mux38~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|Mux38~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux38~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux38~13_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux38~16_combout\);

-- Location: LCCOMB_X89_Y22_N14
\multicicloMIPS0|operativa|breg|Mux38~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~19_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux38~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux38~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux38~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux38~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux38~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux38~18_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux38~11_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux38~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux38~19_combout\);

-- Location: LCCOMB_X65_Y18_N24
\multicicloMIPS0|operativa|breg|Mux38~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux38~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux38~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux38~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux38~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux38~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux38~20_combout\);

-- Location: LCFF_X65_Y18_N25
\multicicloMIPS0|operativa|regB[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux38~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(25));

-- Location: LCFF_X69_Y22_N31
\multicicloMIPS0|operativa|RI[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(21),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(21));

-- Location: LCFF_X81_Y21_N1
\multicicloMIPS0|operativa|breg|breg[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][23]~regout\);

-- Location: LCFF_X85_Y25_N1
\multicicloMIPS0|operativa|breg|breg[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][23]~regout\);

-- Location: LCCOMB_X85_Y25_N0
\multicicloMIPS0|operativa|breg|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[26][23]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[18][23]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][23]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[26][23]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux8~2_combout\);

-- Location: LCCOMB_X81_Y21_N0
\multicicloMIPS0|operativa|breg|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~3_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux8~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][23]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux8~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][23]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[30][23]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[22][23]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux8~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux8~3_combout\);

-- Location: LCFF_X85_Y23_N3
\multicicloMIPS0|operativa|breg|breg[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][23]~regout\);

-- Location: LCFF_X86_Y23_N29
\multicicloMIPS0|operativa|breg|breg[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][23]~regout\);

-- Location: LCFF_X86_Y23_N31
\multicicloMIPS0|operativa|breg|breg[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][23]~regout\);

-- Location: LCCOMB_X86_Y23_N30
\multicicloMIPS0|operativa|breg|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~4_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|breg[24][23]~regout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[16][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[16][23]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[24][23]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux8~4_combout\);

-- Location: LCCOMB_X85_Y23_N2
\multicicloMIPS0|operativa|breg|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~5_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux8~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][23]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux8~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][23]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[28][23]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[20][23]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux8~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux8~5_combout\);

-- Location: LCCOMB_X85_Y26_N16
\multicicloMIPS0|operativa|breg|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|Mux8~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux8~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux8~3_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux8~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux8~6_combout\);

-- Location: LCCOMB_X86_Y26_N18
\multicicloMIPS0|operativa|breg|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux8~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux8~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux8~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux8~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux8~8_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux8~1_combout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|breg|Mux8~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux8~9_combout\);

-- Location: LCCOMB_X75_Y26_N20
\multicicloMIPS0|operativa|breg|Mux8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux8~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux8~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux8~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux8~19_combout\,
	datac => \multicicloMIPS0|operativa|RI\(25),
	datad => \multicicloMIPS0|operativa|breg|Mux8~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux8~20_combout\);

-- Location: LCFF_X71_Y25_N25
\multicicloMIPS0|operativa|regA[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|breg|Mux8~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(23));

-- Location: LCCOMB_X71_Y25_N28
\multicicloMIPS0|operativa|ula|RESULT~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~55_combout\ = (\multicicloMIPS0|operativa|Mux8~0_combout\) # ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(23)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- (\multicicloMIPS0|operativa|PC\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(23),
	datab => \multicicloMIPS0|operativa|Mux8~0_combout\,
	datac => \multicicloMIPS0|operativa|regA\(23),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~55_combout\);

-- Location: LCCOMB_X70_Y21_N30
\multicicloMIPS0|operativa|ula|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux8~0_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(2)) # ((\multicicloMIPS0|operativa|saidaCntrALU\(1) & ((\multicicloMIPS0|operativa|RI\(10)) # (\multicicloMIPS0|operativa|saidaCntrALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datab => \multicicloMIPS0|operativa|RI\(10),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux8~0_combout\);

-- Location: LCCOMB_X65_Y20_N12
\multicicloMIPS0|operativa|ula|ShiftLeft0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~107_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(20))) # (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(20),
	datab => \multicicloMIPS0|operativa|regB\(22),
	datac => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X65_Y18_N2
\multicicloMIPS0|operativa|ula|ShiftLeft0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~111_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~107_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~110_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~107_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|RI\(6),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X69_Y25_N24
\multicicloMIPS0|operativa|ula|ShiftRight0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~95_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (!\multicicloMIPS0|operativa|RI\(7) & \multicicloMIPS0|operativa|RI\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(1),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|RI\(15),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~95_combout\);

-- Location: LCCOMB_X68_Y19_N22
\multicicloMIPS0|operativa|ula|ShiftLeft0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~97_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~96_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & 
-- \multicicloMIPS0|operativa|Mux14~0_combout\)))) # (!\multicicloMIPS0|operativa|ula|ShiftLeft0~96_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\ & (\multicicloMIPS0|operativa|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~96_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~9_combout\,
	datac => \multicicloMIPS0|operativa|Mux14~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X68_Y19_N24
\multicicloMIPS0|operativa|ula|ShiftLeft0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~98_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~95_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~97_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\ & 
-- \multicicloMIPS0|operativa|Mux15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\,
	datab => \multicicloMIPS0|operativa|Mux15~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~95_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~97_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X71_Y19_N10
\multicicloMIPS0|operativa|ula|ShiftLeft0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~112_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (((\multicicloMIPS0|operativa|ula|ShiftLeft0~98_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # 
-- ((\multicicloMIPS0|operativa|ula|ShiftLeft0~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~111_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~98_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X68_Y18_N4
\multicicloMIPS0|operativa|ula|ShiftRight1~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~66_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|regB\(28))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|regB\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(28),
	datab => \multicicloMIPS0|operativa|regB\(27),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|RI\(6),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~66_combout\);

-- Location: LCCOMB_X67_Y18_N14
\multicicloMIPS0|operativa|ula|ShiftRight1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~67_combout\ = (\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|regB\(30))) # (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|regB\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(30),
	datab => \multicicloMIPS0|operativa|regB\(29),
	datac => \multicicloMIPS0|operativa|RI\(6),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~67_combout\);

-- Location: LCCOMB_X68_Y18_N6
\multicicloMIPS0|operativa|ula|ShiftRight1~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~68_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~66_combout\) # ((\multicicloMIPS0|operativa|RI\(7) & \multicicloMIPS0|operativa|ula|ShiftRight1~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~66_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~67_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~68_combout\);

-- Location: LCCOMB_X66_Y22_N24
\multicicloMIPS0|operativa|ula|ShiftRight0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~26_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(26))) # (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(26),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|regB\(24),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~26_combout\);

-- Location: LCCOMB_X70_Y22_N30
\multicicloMIPS0|operativa|ula|ShiftRight0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~83_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~26_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~52_combout\,
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~26_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~83_combout\);

-- Location: LCCOMB_X70_Y22_N24
\multicicloMIPS0|operativa|ula|ShiftRight0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~84_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~83_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~68_combout\ & 
-- \multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~68_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~83_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~84_combout\);

-- Location: LCCOMB_X70_Y22_N10
\multicicloMIPS0|operativa|ula|ShiftRight0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~85_combout\ = (\multicicloMIPS0|operativa|RI\(9) & (!\multicicloMIPS0|operativa|ula|ShiftRight1~92_combout\ & ((\multicicloMIPS0|operativa|Mux0~0_combout\)))) # (!\multicicloMIPS0|operativa|RI\(9) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftRight0~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~92_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~84_combout\,
	datad => \multicicloMIPS0|operativa|Mux0~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~85_combout\);

-- Location: LCCOMB_X71_Y19_N24
\multicicloMIPS0|operativa|ula|ShiftLeft0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~47_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~44_combout\))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~46_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~44_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X71_Y25_N10
\multicicloMIPS0|operativa|ula|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux8~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~3_combout\ & (!\multicicloMIPS0|operativa|ula|Mux8~2_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~85_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux8~3_combout\ & ((\multicicloMIPS0|operativa|ula|Mux8~2_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux8~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux8~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~85_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~47_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux8~4_combout\);

-- Location: LCCOMB_X71_Y25_N8
\multicicloMIPS0|operativa|ula|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux8~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux30~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux8~4_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~112_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux8~4_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~84_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux30~9_combout\ & (((\multicicloMIPS0|operativa|ula|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~84_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux30~9_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~112_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux8~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux8~5_combout\);

-- Location: LCCOMB_X71_Y22_N20
\multicicloMIPS0|operativa|ula|ShiftRight1~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~70_combout\ = (\multicicloMIPS0|operativa|regB\(31) & \multicicloMIPS0|operativa|RI\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|regB\(31),
	datad => \multicicloMIPS0|operativa|RI\(9),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~70_combout\);

-- Location: LCCOMB_X66_Y22_N6
\multicicloMIPS0|operativa|ula|ShiftRight1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~52_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(25)))) # (!\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(23),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|regB\(25),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~52_combout\);

-- Location: LCCOMB_X70_Y22_N6
\multicicloMIPS0|operativa|ula|ShiftRight1~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~69_combout\ = (\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftRight0~26_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~26_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~52_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~69_combout\);

-- Location: LCCOMB_X71_Y22_N2
\multicicloMIPS0|operativa|ula|ShiftRight1~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~97_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftRight1~68_combout\)) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight1~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~68_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~69_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~97_combout\);

-- Location: LCCOMB_X72_Y22_N30
\multicicloMIPS0|operativa|ula|ShiftRight1~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~98_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight1~70_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~70_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~97_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~98_combout\);

-- Location: LCCOMB_X71_Y25_N22
\multicicloMIPS0|operativa|ula|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux8~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux8~0_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~98_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux8~1_combout\ & (!\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux8~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux8~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux8~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux8~5_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~98_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux8~6_combout\);

-- Location: LCCOMB_X71_Y25_N20
\multicicloMIPS0|operativa|ula|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux8~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux8~6_combout\ & (\multicicloMIPS0|operativa|Mux0~0_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux8~6_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux8~11_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & (((\multicicloMIPS0|operativa|ula|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux8~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux8~11_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux8~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux8~7_combout\);

-- Location: LCCOMB_X71_Y25_N30
\multicicloMIPS0|operativa|ula|RESULT~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~54_combout\ = (\multicicloMIPS0|operativa|Mux8~0_combout\ & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(23)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- (\multicicloMIPS0|operativa|PC\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(23),
	datab => \multicicloMIPS0|operativa|Mux8~0_combout\,
	datac => \multicicloMIPS0|operativa|regA\(23),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~54_combout\);

-- Location: LCCOMB_X70_Y25_N12
\multicicloMIPS0|operativa|ula|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux8~8_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector53~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~10_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (((\multicicloMIPS0|operativa|ula|Add0~81_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector53~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datac => \multicicloMIPS0|operativa|ula|Add0~81_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux8~8_combout\);

-- Location: LCCOMB_X71_Y25_N18
\multicicloMIPS0|operativa|ula|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux8~9_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux8~8_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector53~0_combout\ $ (((\multicicloMIPS0|operativa|Mux8~0_combout\) # (\multicicloMIPS0|operativa|ula|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux8~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datac => \multicicloMIPS0|operativa|Selector53~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux8~8_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux8~9_combout\);

-- Location: LCCOMB_X71_Y25_N12
\multicicloMIPS0|operativa|ula|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux8~10_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~9_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~54_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux8~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~54_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux8~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux8~10_combout\);

-- Location: LCCOMB_X71_Y25_N16
\multicicloMIPS0|operativa|ula|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux8~11_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux8~10_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~55_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux8~10_combout\ & ((\multicicloMIPS0|operativa|ula|Mux8~7_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~55_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux8~7_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux8~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux8~11_combout\);

-- Location: LCFF_X71_Y25_N17
\multicicloMIPS0|operativa|SaidaALU[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux8~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(23));

-- Location: LCCOMB_X78_Y24_N28
\multicicloMIPS0|operativa|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector21~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|MDR\(23))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(23),
	datab => \multicicloMIPS0|operativa|SaidaALU\(23),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector21~0_combout\);

-- Location: LCFF_X74_Y26_N21
\multicicloMIPS0|operativa|breg|breg[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][23]~regout\);

-- Location: LCCOMB_X87_Y26_N10
\multicicloMIPS0|operativa|breg|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][23]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[17][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[17][23]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|breg[21][23]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux40~0_combout\);

-- Location: LCCOMB_X87_Y26_N0
\multicicloMIPS0|operativa|breg|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~1_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux40~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][23]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux40~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[25][23]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][23]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[29][23]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux40~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux40~1_combout\);

-- Location: LCFF_X81_Y21_N7
\multicicloMIPS0|operativa|breg|breg[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][23]~regout\);

-- Location: LCCOMB_X85_Y25_N14
\multicicloMIPS0|operativa|breg|Mux40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][23]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[18][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][23]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[26][23]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux40~2_combout\);

-- Location: LCCOMB_X81_Y21_N6
\multicicloMIPS0|operativa|breg|Mux40~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~3_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux40~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][23]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux40~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[22][23]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[22][23]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[30][23]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux40~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux40~3_combout\);

-- Location: LCFF_X85_Y23_N21
\multicicloMIPS0|operativa|breg|breg[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][23]~regout\);

-- Location: LCCOMB_X86_Y23_N28
\multicicloMIPS0|operativa|breg|Mux40~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[24][23]~regout\) # ((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (((\multicicloMIPS0|operativa|breg|breg[16][23]~regout\ & !\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[24][23]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[16][23]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux40~4_combout\);

-- Location: LCCOMB_X85_Y23_N20
\multicicloMIPS0|operativa|breg|Mux40~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~5_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux40~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][23]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux40~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[20][23]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[20][23]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][23]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux40~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux40~5_combout\);

-- Location: LCCOMB_X77_Y21_N0
\multicicloMIPS0|operativa|breg|Mux40~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16)) # ((\multicicloMIPS0|operativa|breg|Mux40~3_combout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux40~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux40~3_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux40~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux40~6_combout\);

-- Location: LCCOMB_X77_Y21_N26
\multicicloMIPS0|operativa|breg|Mux40~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux40~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux40~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux40~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux40~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux40~8_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux40~1_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux40~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux40~9_combout\);

-- Location: LCFF_X80_Y23_N23
\multicicloMIPS0|operativa|breg|breg[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][23]~regout\);

-- Location: LCFF_X80_Y25_N23
\multicicloMIPS0|operativa|breg|breg[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][23]~regout\);

-- Location: LCCOMB_X80_Y25_N22
\multicicloMIPS0|operativa|breg|Mux40~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][23]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[1][23]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[3][23]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux40~14_combout\);

-- Location: LCCOMB_X77_Y21_N28
\multicicloMIPS0|operativa|breg|Mux40~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux40~14_combout\) # ((\multicicloMIPS0|operativa|breg|breg[2][23]~regout\ & (!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[2][23]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux40~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux40~15_combout\);

-- Location: LCFF_X80_Y25_N15
\multicicloMIPS0|operativa|breg|breg[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][23]~regout\);

-- Location: LCFF_X80_Y22_N1
\multicicloMIPS0|operativa|breg|breg[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][23]~regout\);

-- Location: LCFF_X80_Y22_N27
\multicicloMIPS0|operativa|breg|breg[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][23]~regout\);

-- Location: LCCOMB_X80_Y22_N26
\multicicloMIPS0|operativa|breg|Mux40~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[5][23]~regout\) # ((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (((\multicicloMIPS0|operativa|breg|breg[4][23]~regout\ & !\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[5][23]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[4][23]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux40~12_combout\);

-- Location: LCCOMB_X80_Y25_N14
\multicicloMIPS0|operativa|breg|Mux40~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~13_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux40~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][23]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux40~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[6][23]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][23]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[7][23]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux40~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux40~13_combout\);

-- Location: LCCOMB_X77_Y21_N14
\multicicloMIPS0|operativa|breg|Mux40~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~16_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19)) # (\multicicloMIPS0|operativa|breg|Mux40~13_combout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|Mux40~15_combout\ & (!\multicicloMIPS0|operativa|RI\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux40~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux40~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux40~16_combout\);

-- Location: LCFF_X85_Y26_N21
\multicicloMIPS0|operativa|breg|breg[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][23]~regout\);

-- Location: LCFF_X85_Y26_N15
\multicicloMIPS0|operativa|breg|breg[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][23]~regout\);

-- Location: LCCOMB_X85_Y26_N14
\multicicloMIPS0|operativa|breg|Mux40~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][23]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[8][23]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][23]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux40~10_combout\);

-- Location: LCFF_X83_Y26_N3
\multicicloMIPS0|operativa|breg|breg[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector21~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][23]~regout\);

-- Location: LCCOMB_X83_Y26_N2
\multicicloMIPS0|operativa|breg|Mux40~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux40~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][23]~regout\) # (!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux40~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[9][23]~regout\ & ((\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][23]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux40~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][23]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux40~11_combout\);

-- Location: LCCOMB_X77_Y21_N10
\multicicloMIPS0|operativa|breg|Mux40~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux40~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux40~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux40~16_combout\ 
-- & (((\multicicloMIPS0|operativa|RI\(19) & \multicicloMIPS0|operativa|breg|Mux40~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux40~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux40~16_combout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux40~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux40~19_combout\);

-- Location: LCCOMB_X65_Y22_N8
\multicicloMIPS0|operativa|breg|Mux40~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux40~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux40~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux40~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux40~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux40~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux40~20_combout\);

-- Location: LCFF_X65_Y22_N9
\multicicloMIPS0|operativa|regB[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux40~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(23));

-- Location: LCFF_X65_Y22_N3
\multicicloMIPS0|operativa|MDR[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(22));

-- Location: LCCOMB_X79_Y23_N24
\multicicloMIPS0|operativa|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector22~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(22)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(22),
	datab => \multicicloMIPS0|operativa|MDR\(22),
	datac => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector22~0_combout\);

-- Location: LCFF_X78_Y25_N25
\multicicloMIPS0|operativa|breg|breg[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][22]~regout\);

-- Location: LCFF_X77_Y25_N15
\multicicloMIPS0|operativa|breg|breg[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][22]~regout\);

-- Location: LCFF_X77_Y25_N9
\multicicloMIPS0|operativa|breg|breg[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][22]~regout\);

-- Location: LCCOMB_X77_Y25_N8
\multicicloMIPS0|operativa|breg|Mux41~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][22]~regout\))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[12][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[12][22]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux41~17_combout\);

-- Location: LCCOMB_X78_Y25_N18
\multicicloMIPS0|operativa|breg|Mux41~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux41~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][22]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux41~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][22]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux41~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][22]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[14][22]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux41~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux41~18_combout\);

-- Location: LCFF_X80_Y25_N11
\multicicloMIPS0|operativa|breg|breg[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][22]~regout\);

-- Location: LCCOMB_X83_Y25_N12
\multicicloMIPS0|operativa|breg|breg[6][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[6][22]~feeder_combout\ = \multicicloMIPS0|operativa|Selector22~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector22~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[6][22]~feeder_combout\);

-- Location: LCFF_X83_Y25_N13
\multicicloMIPS0|operativa|breg|breg[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[6][22]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][22]~regout\);

-- Location: LCCOMB_X83_Y25_N2
\multicicloMIPS0|operativa|breg|Mux41~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux41~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][22]~regout\) # ((!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux41~10_combout\ & (((\multicicloMIPS0|operativa|RI\(17) & \multicicloMIPS0|operativa|breg|breg[6][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux41~10_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][22]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[6][22]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux41~11_combout\);

-- Location: LCCOMB_X90_Y25_N30
\multicicloMIPS0|operativa|breg|Mux41~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux41~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux41~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux41~16_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|Mux41~11_combout\ & \multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux41~16_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux41~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux41~11_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux41~19_combout\);

-- Location: LCFF_X87_Y24_N1
\multicicloMIPS0|operativa|breg|breg[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][22]~regout\);

-- Location: LCFF_X88_Y25_N15
\multicicloMIPS0|operativa|breg|breg[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][22]~regout\);

-- Location: LCFF_X88_Y26_N17
\multicicloMIPS0|operativa|breg|breg[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][22]~regout\);

-- Location: LCCOMB_X88_Y26_N16
\multicicloMIPS0|operativa|breg|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|breg[25][22]~regout\) # (\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[17][22]~regout\ & ((!\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[17][22]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[25][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux41~0_combout\);

-- Location: LCCOMB_X88_Y25_N4
\multicicloMIPS0|operativa|breg|Mux41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~1_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux41~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][22]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux41~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[21][22]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[21][22]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[29][22]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux41~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux41~1_combout\);

-- Location: LCFF_X85_Y25_N25
\multicicloMIPS0|operativa|breg|breg[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][22]~regout\);

-- Location: LCFF_X85_Y25_N19
\multicicloMIPS0|operativa|breg|breg[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][22]~regout\);

-- Location: LCCOMB_X85_Y25_N18
\multicicloMIPS0|operativa|breg|Mux41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~2_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[22][22]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[18][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][22]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[18][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux41~2_combout\);

-- Location: LCCOMB_X89_Y25_N22
\multicicloMIPS0|operativa|breg|Mux41~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~3_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux41~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][22]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux41~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][22]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[30][22]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[26][22]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux41~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux41~3_combout\);

-- Location: LCCOMB_X89_Y25_N10
\multicicloMIPS0|operativa|breg|Mux41~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~6_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|Mux41~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|Mux41~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux41~5_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux41~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux41~6_combout\);

-- Location: LCCOMB_X89_Y25_N12
\multicicloMIPS0|operativa|breg|Mux41~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux41~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux41~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux41~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux41~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux41~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux41~8_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux41~1_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux41~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux41~9_combout\);

-- Location: LCCOMB_X66_Y22_N26
\multicicloMIPS0|operativa|breg|Mux41~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux41~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux41~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux41~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux41~19_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux41~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux41~20_combout\);

-- Location: LCFF_X66_Y22_N27
\multicicloMIPS0|operativa|regB[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux41~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(22));

-- Location: LCFF_X63_Y22_N19
\multicicloMIPS0|operativa|RI[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(25),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(25));

-- Location: LCFF_X83_Y26_N19
\multicicloMIPS0|operativa|breg|breg[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][21]~regout\);

-- Location: LCFF_X83_Y26_N5
\multicicloMIPS0|operativa|breg|breg[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][21]~regout\);

-- Location: LCCOMB_X83_Y26_N4
\multicicloMIPS0|operativa|breg|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux10~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][21]~regout\) # ((!\multicicloMIPS0|operativa|RI\(21))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux10~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[9][21]~regout\ & \multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux10~10_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[11][21]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][21]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux10~11_combout\);

-- Location: LCFF_X80_Y22_N9
\multicicloMIPS0|operativa|breg|breg[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][21]~regout\);

-- Location: LCFF_X80_Y22_N11
\multicicloMIPS0|operativa|breg|breg[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][21]~regout\);

-- Location: LCCOMB_X80_Y22_N10
\multicicloMIPS0|operativa|breg|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~12_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][21]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[4][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[5][21]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[4][21]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux10~12_combout\);

-- Location: LCFF_X88_Y25_N7
\multicicloMIPS0|operativa|breg|breg[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][21]~regout\);

-- Location: LCCOMB_X86_Y25_N26
\multicicloMIPS0|operativa|breg|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux10~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][21]~regout\) # ((!\multicicloMIPS0|operativa|RI\(22))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux10~12_combout\ & (((\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|operativa|breg|breg[6][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[7][21]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux10~12_combout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|breg[6][21]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux10~13_combout\);

-- Location: LCCOMB_X80_Y25_N26
\multicicloMIPS0|operativa|breg|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~16_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24)) # (\multicicloMIPS0|operativa|breg|Mux10~13_combout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|Mux10~15_combout\ & (!\multicicloMIPS0|operativa|RI\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux10~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|Mux10~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux10~16_combout\);

-- Location: LCCOMB_X80_Y26_N24
\multicicloMIPS0|operativa|breg|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux10~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux10~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux10~16_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|Mux10~11_combout\ & \multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux10~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux10~11_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux10~16_combout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux10~19_combout\);

-- Location: LCFF_X81_Y21_N23
\multicicloMIPS0|operativa|breg|breg[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][21]~regout\);

-- Location: LCFF_X85_Y25_N7
\multicicloMIPS0|operativa|breg|breg[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][21]~regout\);

-- Location: LCCOMB_X85_Y25_N6
\multicicloMIPS0|operativa|breg|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[26][21]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((\multicicloMIPS0|operativa|breg|breg[18][21]~regout\ & !\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][21]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[18][21]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux10~2_combout\);

-- Location: LCCOMB_X81_Y21_N22
\multicicloMIPS0|operativa|breg|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~3_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux10~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][21]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux10~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[22][21]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][21]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[30][21]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux10~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux10~3_combout\);

-- Location: LCCOMB_X85_Y23_N14
\multicicloMIPS0|operativa|breg|breg[28][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[28][21]~feeder_combout\ = \multicicloMIPS0|operativa|Selector23~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector23~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[28][21]~feeder_combout\);

-- Location: LCFF_X85_Y23_N15
\multicicloMIPS0|operativa|breg|breg[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[28][21]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][21]~regout\);

-- Location: LCCOMB_X85_Y23_N28
\multicicloMIPS0|operativa|breg|breg[20][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[20][21]~feeder_combout\ = \multicicloMIPS0|operativa|Selector23~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector23~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[20][21]~feeder_combout\);

-- Location: LCFF_X85_Y23_N29
\multicicloMIPS0|operativa|breg|breg[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[20][21]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][21]~regout\);

-- Location: LCCOMB_X85_Y23_N12
\multicicloMIPS0|operativa|breg|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux10~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][21]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23)))) # (!\multicicloMIPS0|operativa|breg|Mux10~4_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[20][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux10~4_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[28][21]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[20][21]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux10~5_combout\);

-- Location: LCCOMB_X83_Y25_N18
\multicicloMIPS0|operativa|breg|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|Mux10~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux10~3_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux10~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux10~6_combout\);

-- Location: LCFF_X88_Y25_N3
\multicicloMIPS0|operativa|breg|breg[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][21]~regout\);

-- Location: LCCOMB_X91_Y23_N18
\multicicloMIPS0|operativa|breg|breg[25][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[25][21]~feeder_combout\ = \multicicloMIPS0|operativa|Selector23~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector23~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[25][21]~feeder_combout\);

-- Location: LCFF_X91_Y23_N19
\multicicloMIPS0|operativa|breg|breg[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[25][21]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][21]~regout\);

-- Location: LCFF_X86_Y22_N9
\multicicloMIPS0|operativa|breg|breg[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][21]~regout\);

-- Location: LCCOMB_X88_Y22_N30
\multicicloMIPS0|operativa|breg|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][21]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[17][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[17][21]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[21][21]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux10~0_combout\);

-- Location: LCCOMB_X88_Y25_N16
\multicicloMIPS0|operativa|breg|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~1_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux10~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][21]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux10~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][21]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[29][21]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[25][21]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux10~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux10~1_combout\);

-- Location: LCCOMB_X86_Y25_N8
\multicicloMIPS0|operativa|breg|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux10~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux10~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux10~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux10~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux10~8_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux10~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux10~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux10~9_combout\);

-- Location: LCCOMB_X66_Y26_N20
\multicicloMIPS0|operativa|breg|Mux10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux10~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux10~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(25),
	datac => \multicicloMIPS0|operativa|breg|Mux10~19_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux10~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux10~20_combout\);

-- Location: LCFF_X66_Y26_N21
\multicicloMIPS0|operativa|regA[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux10~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(21));

-- Location: LCCOMB_X66_Y22_N28
\multicicloMIPS0|operativa|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux10~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(15))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (((!\multicicloMIPS0|controle|orgBALU\(0) & \multicicloMIPS0|operativa|regB\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datab => \multicicloMIPS0|controle|orgBALU\(0),
	datac => \multicicloMIPS0|operativa|regB\(21),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux10~0_combout\);

-- Location: LCCOMB_X65_Y26_N26
\multicicloMIPS0|operativa|ula|RESULT~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~53_combout\ = (\multicicloMIPS0|operativa|Mux10~0_combout\) # ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(21)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- (\multicicloMIPS0|operativa|PC\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(21),
	datab => \multicicloMIPS0|operativa|regA\(21),
	datac => \multicicloMIPS0|operativa|Mux10~0_combout\,
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~53_combout\);

-- Location: LCCOMB_X69_Y20_N20
\multicicloMIPS0|operativa|ula|ShiftRight1~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~88_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftRight0~41_combout\)) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight0~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~41_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~44_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~88_combout\);

-- Location: LCCOMB_X70_Y20_N2
\multicicloMIPS0|operativa|ula|ShiftRight1~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~86_combout\ = (\multicicloMIPS0|operativa|regB\(31) & ((\multicicloMIPS0|operativa|RI\(8)) # (\multicicloMIPS0|operativa|RI\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|regB\(31),
	datad => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~86_combout\);

-- Location: LCCOMB_X70_Y20_N6
\multicicloMIPS0|operativa|ula|ShiftRight1~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~87_combout\ = (\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~86_combout\) # ((!\multicicloMIPS0|operativa|RI\(8) & \multicicloMIPS0|operativa|ula|ShiftRight0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~43_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~86_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~87_combout\);

-- Location: LCCOMB_X69_Y20_N22
\multicicloMIPS0|operativa|ula|ShiftRight1~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~89_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight1~88_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~88_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~87_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~89_combout\);

-- Location: LCCOMB_X66_Y21_N16
\multicicloMIPS0|operativa|ula|ShiftLeft0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~106_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (((\multicicloMIPS0|operativa|ula|ShiftLeft0~90_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~105_combout\) # 
-- ((\multicicloMIPS0|operativa|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~105_combout\,
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~90_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X67_Y20_N12
\multicicloMIPS0|operativa|ula|ShiftLeft0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~38_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|operativa|ula|ShiftLeft0~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~37_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X69_Y20_N4
\multicicloMIPS0|operativa|ula|ShiftRight0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~96_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~51_combout\) # ((\multicicloMIPS0|operativa|RI\(15) & (!\multicicloMIPS0|operativa|RI\(7) & \multicicloMIPS0|controle|orgBALU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~51_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~96_combout\);

-- Location: LCCOMB_X66_Y22_N0
\multicicloMIPS0|operativa|ula|ShiftRight0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~72_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftRight1~44_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~44_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~18_combout\,
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~72_combout\);

-- Location: LCCOMB_X69_Y20_N12
\multicicloMIPS0|operativa|ula|ShiftRight0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~73_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~72_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~41_combout\ & 
-- \multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~41_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~72_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~73_combout\);

-- Location: LCCOMB_X69_Y20_N14
\multicicloMIPS0|operativa|ula|ShiftRight0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~74_combout\ = (\multicicloMIPS0|operativa|RI\(9) & (!\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftRight0~96_combout\))) # (!\multicicloMIPS0|operativa|RI\(9) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftRight0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~96_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~73_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~74_combout\);

-- Location: LCCOMB_X66_Y20_N28
\multicicloMIPS0|operativa|ula|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux10~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~3_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux8~2_combout\ & \multicicloMIPS0|operativa|ula|ShiftRight0~74_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux8~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~38_combout\) # ((\multicicloMIPS0|operativa|ula|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux8~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~38_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux8~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~74_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux10~0_combout\);

-- Location: LCCOMB_X66_Y20_N6
\multicicloMIPS0|operativa|ula|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux10~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux30~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux10~0_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~106_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux10~0_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~73_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux30~9_combout\ & (((\multicicloMIPS0|operativa|ula|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux30~9_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~73_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~106_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux10~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux10~1_combout\);

-- Location: LCCOMB_X66_Y20_N20
\multicicloMIPS0|operativa|ula|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux10~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux8~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux8~0_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~89_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux8~1_combout\ & (!\multicicloMIPS0|operativa|ula|Mux8~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux8~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux8~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~89_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux10~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux10~2_combout\);

-- Location: LCCOMB_X66_Y20_N22
\multicicloMIPS0|operativa|ula|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux10~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux10~2_combout\ & ((\multicicloMIPS0|operativa|Mux0~0_combout\) # ((!\multicicloMIPS0|operativa|ula|Mux8~0_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux10~2_combout\ 
-- & (((\multicicloMIPS0|operativa|ula|Mux10~7_combout\ & \multicicloMIPS0|operativa|ula|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux10~7_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux10~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux8~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux10~3_combout\);

-- Location: LCCOMB_X66_Y26_N4
\multicicloMIPS0|operativa|ula|RESULT~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~52_combout\ = (\multicicloMIPS0|operativa|Mux10~0_combout\ & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(21))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- ((\multicicloMIPS0|operativa|PC\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(21),
	datab => \multicicloMIPS0|controle|orgAALU~combout\,
	datac => \multicicloMIPS0|operativa|Mux10~0_combout\,
	datad => \multicicloMIPS0|operativa|PC\(21),
	combout => \multicicloMIPS0|operativa|ula|RESULT~52_combout\);

-- Location: LCCOMB_X66_Y26_N18
\multicicloMIPS0|operativa|ula|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux10~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector55~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~10_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (((\multicicloMIPS0|operativa|ula|Add0~75_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector55~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~75_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux10~4_combout\);

-- Location: LCCOMB_X66_Y26_N0
\multicicloMIPS0|operativa|ula|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux10~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux10~4_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector55~0_combout\ $ (((\multicicloMIPS0|operativa|Mux10~0_combout\) # (\multicicloMIPS0|operativa|ula|Mux10~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector55~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datac => \multicicloMIPS0|operativa|Mux10~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux10~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux10~5_combout\);

-- Location: LCCOMB_X66_Y26_N10
\multicicloMIPS0|operativa|ula|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux10~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~9_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~52_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~52_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux10~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux10~6_combout\);

-- Location: LCCOMB_X66_Y26_N22
\multicicloMIPS0|operativa|ula|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux10~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux10~6_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~53_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux10~6_combout\ & ((\multicicloMIPS0|operativa|ula|Mux10~3_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~53_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux10~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux10~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux10~7_combout\);

-- Location: LCFF_X66_Y26_N23
\multicicloMIPS0|operativa|SaidaALU[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux10~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(21));

-- Location: LCCOMB_X80_Y24_N16
\multicicloMIPS0|operativa|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector23~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|MDR\(21))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(21),
	datab => \multicicloMIPS0|operativa|SaidaALU\(21),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector23~0_combout\);

-- Location: LCFF_X85_Y24_N1
\multicicloMIPS0|operativa|breg|breg[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][21]~regout\);

-- Location: LCCOMB_X90_Y25_N26
\multicicloMIPS0|operativa|breg|breg[19][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[19][21]~feeder_combout\ = \multicicloMIPS0|operativa|Selector23~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector23~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[19][21]~feeder_combout\);

-- Location: LCFF_X90_Y25_N27
\multicicloMIPS0|operativa|breg|breg[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[19][21]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][21]~regout\);

-- Location: LCFF_X86_Y22_N11
\multicicloMIPS0|operativa|breg|breg[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][21]~regout\);

-- Location: LCCOMB_X90_Y25_N2
\multicicloMIPS0|operativa|breg|Mux42~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~7_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][21]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[19][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[19][21]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[23][21]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux42~7_combout\);

-- Location: LCCOMB_X85_Y24_N0
\multicicloMIPS0|operativa|breg|Mux42~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~8_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux42~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][21]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux42~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[27][21]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux42~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[27][21]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[31][21]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux42~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux42~8_combout\);

-- Location: LCFF_X81_Y21_N17
\multicicloMIPS0|operativa|breg|breg[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][21]~regout\);

-- Location: LCFF_X85_Y25_N17
\multicicloMIPS0|operativa|breg|breg[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][21]~regout\);

-- Location: LCCOMB_X85_Y25_N16
\multicicloMIPS0|operativa|breg|Mux42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~2_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|breg[26][21]~regout\) # (\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[18][21]~regout\ & ((!\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][21]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[26][21]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux42~2_combout\);

-- Location: LCCOMB_X81_Y21_N16
\multicicloMIPS0|operativa|breg|Mux42~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~3_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux42~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][21]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux42~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][21]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[30][21]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[22][21]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux42~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux42~3_combout\);

-- Location: LCCOMB_X89_Y20_N0
\multicicloMIPS0|operativa|breg|Mux42~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux42~3_combout\) # (\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|Mux42~5_combout\ & ((!\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux42~5_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux42~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux42~6_combout\);

-- Location: LCCOMB_X88_Y25_N20
\multicicloMIPS0|operativa|breg|Mux42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux42~0_combout\ & (((\multicicloMIPS0|operativa|breg|breg[29][21]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19)))) # (!\multicicloMIPS0|operativa|breg|Mux42~0_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[25][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux42~0_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[25][21]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[29][21]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux42~1_combout\);

-- Location: LCCOMB_X88_Y20_N30
\multicicloMIPS0|operativa|breg|Mux42~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux42~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux42~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux42~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux42~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux42~8_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux42~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux42~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux42~9_combout\);

-- Location: LCFF_X85_Y26_N3
\multicicloMIPS0|operativa|breg|breg[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][21]~regout\);

-- Location: LCFF_X85_Y26_N13
\multicicloMIPS0|operativa|breg|breg[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][21]~regout\);

-- Location: LCCOMB_X85_Y26_N18
\multicicloMIPS0|operativa|breg|Mux42~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][21]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[8][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[10][21]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[8][21]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux42~10_combout\);

-- Location: LCCOMB_X83_Y26_N18
\multicicloMIPS0|operativa|breg|Mux42~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~11_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux42~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][21]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux42~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][21]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux42~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[9][21]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][21]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux42~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux42~11_combout\);

-- Location: LCFF_X80_Y23_N29
\multicicloMIPS0|operativa|breg|breg[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][21]~regout\);

-- Location: LCFF_X80_Y25_N9
\multicicloMIPS0|operativa|breg|breg[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector23~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][21]~regout\);

-- Location: LCCOMB_X80_Y25_N20
\multicicloMIPS0|operativa|breg|Mux42~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][21]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[1][21]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[3][21]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux42~14_combout\);

-- Location: LCCOMB_X85_Y25_N20
\multicicloMIPS0|operativa|breg|Mux42~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux42~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|RI\(17) & \multicicloMIPS0|operativa|breg|breg[2][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[2][21]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux42~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux42~15_combout\);

-- Location: LCCOMB_X85_Y25_N22
\multicicloMIPS0|operativa|breg|Mux42~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|Mux42~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux42~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux42~13_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux42~15_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux42~16_combout\);

-- Location: LCCOMB_X78_Y25_N6
\multicicloMIPS0|operativa|breg|Mux42~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux42~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux42~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux42~16_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|Mux42~11_combout\ & \multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux42~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux42~11_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux42~16_combout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux42~19_combout\);

-- Location: LCCOMB_X65_Y20_N22
\multicicloMIPS0|operativa|breg|Mux42~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux42~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux42~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux42~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux42~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux42~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux42~20_combout\);

-- Location: LCFF_X65_Y20_N23
\multicicloMIPS0|operativa|regB[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux42~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(21));

-- Location: LCFF_X68_Y22_N29
\multicicloMIPS0|operativa|RI[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(23),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(23));

-- Location: LCCOMB_X91_Y25_N12
\multicicloMIPS0|operativa|breg|breg[17][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[17][20]~feeder_combout\ = \multicicloMIPS0|operativa|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector24~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[17][20]~feeder_combout\);

-- Location: LCFF_X91_Y25_N13
\multicicloMIPS0|operativa|breg|breg[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[17][20]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][20]~regout\);

-- Location: LCCOMB_X91_Y25_N2
\multicicloMIPS0|operativa|breg|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[25][20]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((!\multicicloMIPS0|operativa|RI\(23) & \multicicloMIPS0|operativa|breg|breg[17][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][20]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[17][20]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux11~0_combout\);

-- Location: LCCOMB_X91_Y25_N28
\multicicloMIPS0|operativa|breg|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~1_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux11~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][20]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux11~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][20]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][20]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[21][20]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux11~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux11~1_combout\);

-- Location: LCFF_X87_Y22_N31
\multicicloMIPS0|operativa|breg|breg[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][20]~regout\);

-- Location: LCFF_X88_Y24_N27
\multicicloMIPS0|operativa|breg|breg[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][20]~regout\);

-- Location: LCFF_X88_Y24_N5
\multicicloMIPS0|operativa|breg|breg[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][20]~regout\);

-- Location: LCCOMB_X88_Y24_N4
\multicicloMIPS0|operativa|breg|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][20]~regout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[19][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[19][20]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][20]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux11~7_combout\);

-- Location: LCCOMB_X87_Y22_N22
\multicicloMIPS0|operativa|breg|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~8_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux11~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][20]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux11~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][20]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][20]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[23][20]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux11~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux11~8_combout\);

-- Location: LCFF_X81_Y21_N15
\multicicloMIPS0|operativa|breg|breg[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][20]~regout\);

-- Location: LCFF_X82_Y25_N27
\multicicloMIPS0|operativa|breg|breg[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][20]~regout\);

-- Location: LCCOMB_X82_Y25_N26
\multicicloMIPS0|operativa|breg|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux11~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][20]~regout\) # ((!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux11~2_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[26][20]~regout\ & \multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux11~2_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[30][20]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[26][20]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux11~3_combout\);

-- Location: LCFF_X87_Y23_N31
\multicicloMIPS0|operativa|breg|breg[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][20]~regout\);

-- Location: LCCOMB_X86_Y23_N2
\multicicloMIPS0|operativa|breg|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux11~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][20]~regout\) # ((!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux11~4_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[24][20]~regout\ & \multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux11~4_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[28][20]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[24][20]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux11~5_combout\);

-- Location: LCCOMB_X82_Y25_N22
\multicicloMIPS0|operativa|breg|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|Mux11~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux11~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux11~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux11~6_combout\);

-- Location: LCCOMB_X86_Y21_N26
\multicicloMIPS0|operativa|breg|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux11~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux11~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux11~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux11~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux11~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux11~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux11~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux11~9_combout\);

-- Location: LCFF_X81_Y23_N29
\multicicloMIPS0|operativa|breg|breg[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][20]~regout\);

-- Location: LCCOMB_X81_Y23_N28
\multicicloMIPS0|operativa|breg|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux11~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[2][20]~regout\ & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux11~14_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[2][20]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux11~15_combout\);

-- Location: LCCOMB_X79_Y26_N18
\multicicloMIPS0|operativa|breg|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux11~13_combout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((!\multicicloMIPS0|operativa|RI\(23) & \multicicloMIPS0|operativa|breg|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux11~13_combout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux11~15_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux11~16_combout\);

-- Location: LCFF_X81_Y25_N21
\multicicloMIPS0|operativa|breg|breg[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][20]~regout\);

-- Location: LCCOMB_X81_Y22_N22
\multicicloMIPS0|operativa|breg|breg[4][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[4][20]~feeder_combout\ = \multicicloMIPS0|operativa|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector24~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[4][20]~feeder_combout\);

-- Location: LCFF_X81_Y22_N23
\multicicloMIPS0|operativa|breg|breg[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[4][20]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][20]~regout\);

-- Location: LCCOMB_X81_Y25_N20
\multicicloMIPS0|operativa|breg|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22)) # ((\multicicloMIPS0|operativa|breg|breg[5][20]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[4][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[5][20]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[4][20]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux11~10_combout\);

-- Location: LCCOMB_X80_Y25_N30
\multicicloMIPS0|operativa|breg|breg[7][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[7][20]~feeder_combout\ = \multicicloMIPS0|operativa|Selector24~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector24~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[7][20]~feeder_combout\);

-- Location: LCFF_X80_Y25_N31
\multicicloMIPS0|operativa|breg|breg[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[7][20]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][20]~regout\);

-- Location: LCCOMB_X80_Y25_N16
\multicicloMIPS0|operativa|breg|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~11_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux11~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][20]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux11~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[6][20]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][20]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux11~10_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[7][20]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux11~11_combout\);

-- Location: LCCOMB_X79_Y26_N20
\multicicloMIPS0|operativa|breg|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux11~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux11~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux11~16_combout\ 
-- & (((\multicicloMIPS0|operativa|RI\(23) & \multicicloMIPS0|operativa|breg|Mux11~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux11~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux11~16_combout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux11~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux11~19_combout\);

-- Location: LCCOMB_X71_Y18_N24
\multicicloMIPS0|operativa|breg|Mux11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux11~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux11~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux11~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(25),
	datab => \multicicloMIPS0|operativa|breg|Mux11~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux11~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux11~20_combout\);

-- Location: LCFF_X71_Y18_N25
\multicicloMIPS0|operativa|regA[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux11~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(20));

-- Location: LCCOMB_X70_Y18_N18
\multicicloMIPS0|operativa|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux43~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(20))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux11~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(20),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|operativa|ula|Mux11~7_combout\,
	datad => \multicicloMIPS0|controle|opALU\(0),
	combout => \multicicloMIPS0|operativa|Mux43~0_combout\);

-- Location: LCCOMB_X71_Y20_N4
\multicicloMIPS0|operativa|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux43~1_combout\ = (\multicicloMIPS0|operativa|Mux43~0_combout\) # ((\multicicloMIPS0|operativa|RI\(18) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|Mux43~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux43~1_combout\);

-- Location: LCFF_X71_Y20_N19
\multicicloMIPS0|operativa|PC[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Mux43~1_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(20));

-- Location: LCCOMB_X66_Y23_N0
\multicicloMIPS0|operativa|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux11~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(15))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (((\multicicloMIPS0|operativa|regB\(20) & !\multicicloMIPS0|controle|orgBALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(15),
	datab => \multicicloMIPS0|operativa|regB\(20),
	datac => \multicicloMIPS0|controle|orgBALU\(0),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux11~0_combout\);

-- Location: LCCOMB_X70_Y18_N4
\multicicloMIPS0|operativa|ula|RESULT~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~51_combout\ = (\multicicloMIPS0|operativa|Mux11~0_combout\) # ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(20))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- ((\multicicloMIPS0|operativa|PC\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgAALU~combout\,
	datab => \multicicloMIPS0|operativa|regA\(20),
	datac => \multicicloMIPS0|operativa|PC\(20),
	datad => \multicicloMIPS0|operativa|Mux11~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~51_combout\);

-- Location: LCCOMB_X70_Y18_N26
\multicicloMIPS0|operativa|Selector56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector56~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(20))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regA\(20),
	datac => \multicicloMIPS0|operativa|PC\(20),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector56~0_combout\);

-- Location: LCCOMB_X70_Y18_N28
\multicicloMIPS0|operativa|ula|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux11~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector56~0_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~72_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datab => \multicicloMIPS0|operativa|Selector56~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Add0~72_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux11~4_combout\);

-- Location: LCCOMB_X70_Y18_N10
\multicicloMIPS0|operativa|ula|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux11~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux11~4_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector56~0_combout\ $ (((\multicicloMIPS0|operativa|Mux11~0_combout\) # (\multicicloMIPS0|operativa|ula|Mux11~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datab => \multicicloMIPS0|operativa|Selector56~0_combout\,
	datac => \multicicloMIPS0|operativa|Mux11~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux11~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux11~5_combout\);

-- Location: LCCOMB_X70_Y18_N0
\multicicloMIPS0|operativa|ula|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux11~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~9_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~50_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|RESULT~50_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux11~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux11~6_combout\);

-- Location: LCCOMB_X70_Y18_N16
\multicicloMIPS0|operativa|ula|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux11~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux11~6_combout\ & ((\multicicloMIPS0|operativa|ula|RESULT~51_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux11~6_combout\ & (\multicicloMIPS0|operativa|ula|Mux11~3_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux11~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datac => \multicicloMIPS0|operativa|ula|RESULT~51_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux11~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux11~7_combout\);

-- Location: LCFF_X70_Y18_N17
\multicicloMIPS0|operativa|SaidaALU[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux11~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(20));

-- Location: LCCOMB_X79_Y21_N10
\multicicloMIPS0|operativa|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector24~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|MDR\(20))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(20),
	datac => \multicicloMIPS0|operativa|SaidaALU\(20),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector24~0_combout\);

-- Location: LCFF_X86_Y23_N3
\multicicloMIPS0|operativa|breg|breg[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][20]~regout\);

-- Location: LCFF_X86_Y23_N25
\multicicloMIPS0|operativa|breg|breg[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][20]~regout\);

-- Location: LCFF_X87_Y23_N29
\multicicloMIPS0|operativa|breg|breg[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][20]~regout\);

-- Location: LCCOMB_X87_Y23_N28
\multicicloMIPS0|operativa|breg|Mux43~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][20]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[16][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[16][20]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[20][20]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux43~4_combout\);

-- Location: LCCOMB_X87_Y23_N30
\multicicloMIPS0|operativa|breg|Mux43~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~5_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux43~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][20]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux43~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[24][20]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[24][20]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][20]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux43~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~5_combout\);

-- Location: LCCOMB_X89_Y23_N4
\multicicloMIPS0|operativa|breg|Mux43~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~6_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|Mux43~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux43~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux43~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux43~5_combout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux43~6_combout\);

-- Location: LCCOMB_X88_Y24_N26
\multicicloMIPS0|operativa|breg|Mux43~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~7_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18)) # ((\multicicloMIPS0|operativa|breg|breg[27][20]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[19][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[19][20]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[27][20]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~7_combout\);

-- Location: LCFF_X87_Y22_N21
\multicicloMIPS0|operativa|breg|breg[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector24~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][20]~regout\);

-- Location: LCCOMB_X87_Y22_N20
\multicicloMIPS0|operativa|breg|Mux43~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~8_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux43~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][20]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux43~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][20]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|Mux43~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux43~7_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][20]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[23][20]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~8_combout\);

-- Location: LCCOMB_X91_Y25_N22
\multicicloMIPS0|operativa|breg|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[25][20]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[17][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][20]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|breg[17][20]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~0_combout\);

-- Location: LCCOMB_X91_Y25_N20
\multicicloMIPS0|operativa|breg|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~1_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux43~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][20]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux43~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][20]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][20]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[21][20]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~1_combout\);

-- Location: LCCOMB_X90_Y22_N2
\multicicloMIPS0|operativa|breg|Mux43~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux43~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux43~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux43~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux43~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|Mux43~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux43~6_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux43~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux43~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~9_combout\);

-- Location: LCCOMB_X65_Y20_N16
\multicicloMIPS0|operativa|breg|Mux43~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux43~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux43~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux43~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux43~19_combout\,
	datac => \multicicloMIPS0|operativa|RI\(20),
	datad => \multicicloMIPS0|operativa|breg|Mux43~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux43~20_combout\);

-- Location: LCFF_X65_Y20_N17
\multicicloMIPS0|operativa|regB[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux43~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(20));

-- Location: LCFF_X63_Y22_N3
\multicicloMIPS0|operativa|RI[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(24),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(24));

-- Location: LCFF_X92_Y24_N23
\multicicloMIPS0|operativa|breg|breg[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][11]~regout\);

-- Location: LCCOMB_X92_Y24_N22
\multicicloMIPS0|operativa|breg|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[21][11]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[17][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][11]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[17][11]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux20~0_combout\);

-- Location: LCCOMB_X81_Y28_N18
\multicicloMIPS0|operativa|breg|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~1_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux20~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][11]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux20~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][11]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][11]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[25][11]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|Mux20~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~1_combout\);

-- Location: LCFF_X85_Y21_N31
\multicicloMIPS0|operativa|breg|breg[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][11]~regout\);

-- Location: LCFF_X85_Y21_N1
\multicicloMIPS0|operativa|breg|breg[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][11]~regout\);

-- Location: LCCOMB_X85_Y21_N0
\multicicloMIPS0|operativa|breg|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux20~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][11]~regout\) # ((!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux20~7_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[27][11]~regout\ & \multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux20~7_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][11]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][11]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux20~8_combout\);

-- Location: LCCOMB_X86_Y27_N22
\multicicloMIPS0|operativa|breg|breg[28][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[28][11]~feeder_combout\ = \multicicloMIPS0|operativa|Selector33~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector33~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[28][11]~feeder_combout\);

-- Location: LCFF_X86_Y27_N23
\multicicloMIPS0|operativa|breg|breg[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[28][11]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][11]~regout\);

-- Location: LCFF_X87_Y27_N25
\multicicloMIPS0|operativa|breg|breg[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][11]~regout\);

-- Location: LCFF_X87_Y27_N11
\multicicloMIPS0|operativa|breg|breg[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][11]~regout\);

-- Location: LCCOMB_X87_Y27_N24
\multicicloMIPS0|operativa|breg|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23)) # ((\multicicloMIPS0|operativa|breg|breg[24][11]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[16][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[24][11]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[16][11]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~4_combout\);

-- Location: LCCOMB_X86_Y27_N8
\multicicloMIPS0|operativa|breg|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~5_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux20~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][11]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux20~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[20][11]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[20][11]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[28][11]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux20~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~5_combout\);

-- Location: LCCOMB_X86_Y27_N18
\multicicloMIPS0|operativa|breg|breg[30][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[30][11]~feeder_combout\ = \multicicloMIPS0|operativa|Selector33~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector33~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[30][11]~feeder_combout\);

-- Location: LCFF_X86_Y27_N19
\multicicloMIPS0|operativa|breg|breg[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[30][11]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][11]~regout\);

-- Location: LCCOMB_X89_Y25_N28
\multicicloMIPS0|operativa|breg|breg[26][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[26][11]~feeder_combout\ = \multicicloMIPS0|operativa|Selector33~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector33~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[26][11]~feeder_combout\);

-- Location: LCFF_X89_Y25_N29
\multicicloMIPS0|operativa|breg|breg[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[26][11]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][11]~regout\);

-- Location: LCCOMB_X89_Y25_N30
\multicicloMIPS0|operativa|breg|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~2_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][11]~regout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[18][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][11]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|breg[26][11]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~2_combout\);

-- Location: LCCOMB_X86_Y27_N0
\multicicloMIPS0|operativa|breg|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~3_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux20~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][11]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux20~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[22][11]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][11]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[30][11]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux20~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~3_combout\);

-- Location: LCCOMB_X86_Y27_N2
\multicicloMIPS0|operativa|breg|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|Mux20~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux20~5_combout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux20~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~6_combout\);

-- Location: LCCOMB_X81_Y28_N20
\multicicloMIPS0|operativa|breg|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux20~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux20~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux20~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux20~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux20~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux20~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux20~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux20~9_combout\);

-- Location: LCCOMB_X69_Y26_N26
\multicicloMIPS0|operativa|breg|Mux20~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux20~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux20~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux20~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux20~19_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux20~9_combout\,
	datad => \multicicloMIPS0|operativa|RI\(25),
	combout => \multicicloMIPS0|operativa|breg|Mux20~20_combout\);

-- Location: LCFF_X69_Y26_N27
\multicicloMIPS0|operativa|regA[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux20~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(11));

-- Location: LCCOMB_X68_Y26_N20
\multicicloMIPS0|operativa|Selector65~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector65~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(11)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|PC\(11),
	datac => \multicicloMIPS0|operativa|regA\(11),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector65~0_combout\);

-- Location: LCCOMB_X68_Y20_N30
\multicicloMIPS0|operativa|ula|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux20~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector65~0_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~42_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datab => \multicicloMIPS0|operativa|Selector65~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~42_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux20~1_combout\);

-- Location: LCCOMB_X68_Y20_N24
\multicicloMIPS0|operativa|ula|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux20~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux20~1_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector65~0_combout\ $ (((\multicicloMIPS0|operativa|Mux20~3_combout\) # (\multicicloMIPS0|operativa|ula|Mux20~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux20~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datac => \multicicloMIPS0|operativa|Selector65~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux20~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux20~2_combout\);

-- Location: LCCOMB_X70_Y22_N4
\multicicloMIPS0|operativa|ula|ShiftRight0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~63_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\,
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~63_combout\);

-- Location: LCCOMB_X70_Y22_N8
\multicicloMIPS0|operativa|ula|ShiftRight0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~64_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~63_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\ & 
-- \multicicloMIPS0|operativa|ula|ShiftRight1~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~63_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~69_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~64_combout\);

-- Location: LCCOMB_X68_Y22_N28
\multicicloMIPS0|operativa|ula|ShiftRight1~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~114_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~105_combout\) # ((\multicicloMIPS0|operativa|RI\(15) & \multicicloMIPS0|controle|orgBALU\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~105_combout\,
	datab => \multicicloMIPS0|operativa|RI\(15),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~114_combout\);

-- Location: LCCOMB_X68_Y22_N8
\multicicloMIPS0|operativa|ula|ShiftRight1~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~78_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|regB\(18))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|regB\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(18),
	datab => \multicicloMIPS0|operativa|regB\(17),
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~78_combout\);

-- Location: LCCOMB_X68_Y22_N26
\multicicloMIPS0|operativa|ula|ShiftRight1~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~77_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux15~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|Mux16~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux15~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~77_combout\);

-- Location: LCCOMB_X69_Y19_N26
\multicicloMIPS0|operativa|ula|ShiftRight1~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~79_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~77_combout\) # ((\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~78_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~77_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~79_combout\);

-- Location: LCCOMB_X69_Y19_N16
\multicicloMIPS0|operativa|ula|ShiftRight1~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~80_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux19~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux20~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux19~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~80_combout\);

-- Location: LCCOMB_X69_Y19_N6
\multicicloMIPS0|operativa|ula|ShiftRight1~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~81_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|Mux17~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|Mux18~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux17~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux18~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~81_combout\);

-- Location: LCCOMB_X69_Y19_N8
\multicicloMIPS0|operativa|ula|ShiftRight0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~66_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftRight1~79_combout\)) # (!\multicicloMIPS0|operativa|RI\(8) & (((\multicicloMIPS0|operativa|ula|ShiftRight1~80_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~79_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~80_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~81_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~66_combout\);

-- Location: LCCOMB_X69_Y19_N2
\multicicloMIPS0|operativa|ula|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux20~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~66_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~4_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~114_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~5_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~114_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~66_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux20~3_combout\);

-- Location: LCCOMB_X68_Y18_N16
\multicicloMIPS0|operativa|ula|ShiftRight0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~61_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~68_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\) # ((!\multicicloMIPS0|operativa|RI\(8) & 
-- \multicicloMIPS0|operativa|Mux14~1_combout\)))) # (!\multicicloMIPS0|operativa|ula|ShiftRight1~68_combout\ & (!\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|Mux14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~68_combout\,
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~61_combout\);

-- Location: LCCOMB_X68_Y18_N10
\multicicloMIPS0|operativa|ula|ShiftRight0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~62_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~61_combout\) # ((\multicicloMIPS0|operativa|Mux0~0_combout\ & (\multicicloMIPS0|operativa|RI\(8) & 
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~61_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~62_combout\);

-- Location: LCCOMB_X68_Y18_N28
\multicicloMIPS0|operativa|ula|ShiftRight0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~91_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|operativa|ula|ShiftRight0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~62_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~91_combout\);

-- Location: LCCOMB_X68_Y19_N28
\multicicloMIPS0|operativa|ula|ShiftLeft0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~65_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~46_combout\))) # (!\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~64_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~46_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X68_Y19_N6
\multicicloMIPS0|operativa|ula|ShiftLeft0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~66_combout\ = (\multicicloMIPS0|operativa|RI\(9) & (!\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~44_combout\))) # (!\multicicloMIPS0|operativa|RI\(9) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftLeft0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~44_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~65_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X68_Y20_N2
\multicicloMIPS0|operativa|ula|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux20~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux20~3_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~91_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux20~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~66_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux20~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux20~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~91_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~66_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux20~4_combout\);

-- Location: LCCOMB_X68_Y20_N0
\multicicloMIPS0|operativa|ula|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux20~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (\multicicloMIPS0|operativa|ula|Mux23~2_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux23~2_combout\ 
-- & (\multicicloMIPS0|operativa|ula|ShiftRight0~64_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux20~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux23~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~64_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux20~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux20~5_combout\);

-- Location: LCCOMB_X68_Y20_N18
\multicicloMIPS0|operativa|ula|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux20~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux20~5_combout\ & (\multicicloMIPS0|operativa|ula|Mux20~7_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux20~5_combout\ 
-- & ((\multicicloMIPS0|operativa|ula|Mux20~2_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux20~7_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux20~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux20~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux20~6_combout\);

-- Location: LCCOMB_X68_Y20_N20
\multicicloMIPS0|operativa|ula|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux20~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|Mux20~3_combout\ & ((\multicicloMIPS0|operativa|saidaCntrALU\(0)) # (\multicicloMIPS0|operativa|Selector65~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|Mux20~3_combout\ & (\multicicloMIPS0|operativa|saidaCntrALU\(0) & \multicicloMIPS0|operativa|Selector65~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux20~3_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|Selector65~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux20~0_combout\);

-- Location: LCCOMB_X68_Y20_N8
\multicicloMIPS0|operativa|ula|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux20~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux20~0_combout\) # ((\multicicloMIPS0|operativa|ula|Mux20~6_combout\ & !\multicicloMIPS0|operativa|ula|Mux29~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|Mux20~6_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux20~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux20~7_combout\);

-- Location: LCFF_X68_Y20_N9
\multicicloMIPS0|operativa|SaidaALU[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux20~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(11));

-- Location: LCFF_X68_Y23_N7
\multicicloMIPS0|operativa|MDR[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(11));

-- Location: LCCOMB_X77_Y24_N4
\multicicloMIPS0|operativa|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector33~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(11)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|SaidaALU\(11),
	datac => \multicicloMIPS0|operativa|MDR\(11),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector33~0_combout\);

-- Location: LCFF_X80_Y24_N3
\multicicloMIPS0|operativa|breg|breg[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][11]~regout\);

-- Location: LCFF_X79_Y22_N23
\multicicloMIPS0|operativa|breg|breg[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][11]~regout\);

-- Location: LCCOMB_X80_Y24_N2
\multicicloMIPS0|operativa|breg|Mux52~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][11]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[1][11]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[3][11]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux52~14_combout\);

-- Location: LCFF_X81_Y23_N15
\multicicloMIPS0|operativa|breg|breg[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][11]~regout\);

-- Location: LCCOMB_X81_Y23_N14
\multicicloMIPS0|operativa|breg|Mux52~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux52~14_combout\) # ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[2][11]~regout\ & !\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux52~14_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[2][11]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux52~15_combout\);

-- Location: LCFF_X83_Y25_N9
\multicicloMIPS0|operativa|breg|breg[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][11]~regout\);

-- Location: LCFF_X81_Y22_N7
\multicicloMIPS0|operativa|breg|breg[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][11]~regout\);

-- Location: LCCOMB_X81_Y22_N6
\multicicloMIPS0|operativa|breg|Mux52~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~12_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][11]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[4][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[5][11]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[4][11]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux52~12_combout\);

-- Location: LCCOMB_X83_Y25_N8
\multicicloMIPS0|operativa|breg|Mux52~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~13_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux52~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][11]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux52~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][11]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[7][11]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[6][11]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux52~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux52~13_combout\);

-- Location: LCCOMB_X86_Y27_N16
\multicicloMIPS0|operativa|breg|Mux52~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~16_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19)) # ((\multicicloMIPS0|operativa|breg|Mux52~13_combout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|Mux52~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux52~15_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux52~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux52~16_combout\);

-- Location: LCFF_X83_Y28_N3
\multicicloMIPS0|operativa|breg|breg[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][11]~regout\);

-- Location: LCFF_X83_Y28_N17
\multicicloMIPS0|operativa|breg|breg[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][11]~regout\);

-- Location: LCCOMB_X83_Y28_N16
\multicicloMIPS0|operativa|breg|Mux52~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][11]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[8][11]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][11]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux52~10_combout\);

-- Location: LCFF_X83_Y27_N11
\multicicloMIPS0|operativa|breg|breg[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][11]~regout\);

-- Location: LCCOMB_X83_Y27_N10
\multicicloMIPS0|operativa|breg|Mux52~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux52~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][11]~regout\) # (!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux52~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[9][11]~regout\ & ((\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][11]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux52~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][11]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux52~11_combout\);

-- Location: LCCOMB_X86_Y27_N10
\multicicloMIPS0|operativa|breg|Mux52~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~19_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux52~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux52~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux52~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux52~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux52~18_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux52~16_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux52~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux52~19_combout\);

-- Location: LCFF_X86_Y28_N17
\multicicloMIPS0|operativa|breg|breg[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector33~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][11]~regout\);

-- Location: LCCOMB_X92_Y24_N28
\multicicloMIPS0|operativa|breg|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[21][11]~regout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((\multicicloMIPS0|operativa|breg|breg[17][11]~regout\ & !\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][11]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[17][11]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux52~0_combout\);

-- Location: LCCOMB_X82_Y27_N2
\multicicloMIPS0|operativa|breg|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~1_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux52~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][11]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux52~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[25][11]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][11]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][11]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux52~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux52~1_combout\);

-- Location: LCCOMB_X81_Y27_N22
\multicicloMIPS0|operativa|breg|breg[18][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[18][11]~feeder_combout\ = \multicicloMIPS0|operativa|Selector33~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector33~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[18][11]~feeder_combout\);

-- Location: LCFF_X81_Y27_N23
\multicicloMIPS0|operativa|breg|breg[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[18][11]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][11]~regout\);

-- Location: LCCOMB_X89_Y25_N18
\multicicloMIPS0|operativa|breg|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|RI\(19))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][11]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[18][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[18][11]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[26][11]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux52~2_combout\);

-- Location: LCCOMB_X86_Y27_N28
\multicicloMIPS0|operativa|breg|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~3_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux52~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][11]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux52~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[22][11]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][11]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[30][11]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux52~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux52~3_combout\);

-- Location: LCCOMB_X86_Y27_N12
\multicicloMIPS0|operativa|breg|Mux52~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~6_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|Mux52~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|Mux52~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux52~5_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux52~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux52~6_combout\);

-- Location: LCCOMB_X86_Y27_N26
\multicicloMIPS0|operativa|breg|Mux52~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux52~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux52~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux52~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux52~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux52~8_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux52~1_combout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux52~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux52~9_combout\);

-- Location: LCCOMB_X66_Y23_N26
\multicicloMIPS0|operativa|breg|Mux52~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux52~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux52~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux52~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux52~19_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux52~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux52~20_combout\);

-- Location: LCFF_X66_Y23_N27
\multicicloMIPS0|operativa|regB[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux52~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(11));

-- Location: LCFF_X66_Y23_N9
\multicicloMIPS0|operativa|RI[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(9),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(9));

-- Location: LCCOMB_X66_Y23_N8
\multicicloMIPS0|operativa|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux22~2_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(9)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|operativa|regB\(9),
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux22~2_combout\);

-- Location: LCCOMB_X67_Y21_N0
\multicicloMIPS0|operativa|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux22~3_combout\ = (\multicicloMIPS0|operativa|Mux22~2_combout\) # ((\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|controle|orgBALU\(0) & \multicicloMIPS0|controle|orgBALU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|controle|orgBALU\(0),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|operativa|Mux22~2_combout\,
	combout => \multicicloMIPS0|operativa|Mux22~3_combout\);

-- Location: LCCOMB_X69_Y18_N10
\multicicloMIPS0|operativa|ula|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux22~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector67~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~10_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (((\multicicloMIPS0|operativa|ula|Add0~36_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector67~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Add0~36_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux22~1_combout\);

-- Location: LCCOMB_X69_Y18_N4
\multicicloMIPS0|operativa|ula|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux22~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux22~1_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector67~0_combout\ $ (((\multicicloMIPS0|operativa|Mux22~3_combout\) # (\multicicloMIPS0|operativa|ula|Mux22~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector67~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux22~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux22~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux22~2_combout\);

-- Location: LCCOMB_X69_Y20_N8
\multicicloMIPS0|operativa|ula|ShiftRight0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~89_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~53_combout\) # ((\multicicloMIPS0|operativa|RI\(8) & \multicicloMIPS0|operativa|ula|ShiftRight0~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~96_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~53_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~89_combout\);

-- Location: LCCOMB_X67_Y20_N14
\multicicloMIPS0|operativa|ula|ShiftLeft0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~54_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~34_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~35_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\ & 
-- \multicicloMIPS0|operativa|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\,
	datab => \multicicloMIPS0|operativa|Mux29~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~34_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~35_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X67_Y20_N4
\multicicloMIPS0|operativa|ula|ShiftLeft0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~57_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~54_combout\))) # (!\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~56_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~54_combout\,
	datad => \multicicloMIPS0|operativa|RI\(8),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X66_Y19_N4
\multicicloMIPS0|operativa|ula|ShiftLeft0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~43_combout\ = (!\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|RI\(9) & !\multicicloMIPS0|operativa|RI\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X67_Y20_N26
\multicicloMIPS0|operativa|ula|ShiftLeft0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~58_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~24_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~43_combout\) # ((!\multicicloMIPS0|operativa|RI\(9) & 
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~57_combout\)))) # (!\multicicloMIPS0|operativa|ula|ShiftLeft0~24_combout\ & (!\multicicloMIPS0|operativa|RI\(9) & (\multicicloMIPS0|operativa|ula|ShiftLeft0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~24_combout\,
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~57_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~43_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X69_Y18_N12
\multicicloMIPS0|operativa|ula|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux22~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~4_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~35_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~103_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~4_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~103_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~4_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~35_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux22~3_combout\);

-- Location: LCCOMB_X69_Y18_N2
\multicicloMIPS0|operativa|ula|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux22~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux22~3_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~89_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux22~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~58_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & (((\multicicloMIPS0|operativa|ula|Mux22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~89_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~58_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux22~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux22~4_combout\);

-- Location: LCCOMB_X69_Y18_N28
\multicicloMIPS0|operativa|ula|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux22~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux23~2_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~50_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux22~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~50_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux23~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux22~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux22~5_combout\);

-- Location: LCCOMB_X69_Y18_N18
\multicicloMIPS0|operativa|ula|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux22~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux22~5_combout\ & (\multicicloMIPS0|operativa|ula|Mux22~7_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux22~5_combout\ 
-- & ((\multicicloMIPS0|operativa|ula|Mux22~2_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux22~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux22~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux22~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux22~6_combout\);

-- Location: LCCOMB_X78_Y23_N8
\multicicloMIPS0|operativa|breg|breg[12][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[12][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[12][9]~feeder_combout\);

-- Location: LCFF_X78_Y23_N9
\multicicloMIPS0|operativa|breg|breg[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[12][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][9]~regout\);

-- Location: LCCOMB_X80_Y26_N2
\multicicloMIPS0|operativa|breg|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~17_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[13][9]~regout\) # ((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (((\multicicloMIPS0|operativa|breg|breg[12][9]~regout\ & !\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[13][9]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[12][9]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux22~17_combout\);

-- Location: LCCOMB_X77_Y28_N14
\multicicloMIPS0|operativa|breg|breg[15][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[15][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[15][9]~feeder_combout\);

-- Location: LCFF_X77_Y28_N15
\multicicloMIPS0|operativa|breg|breg[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[15][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][9]~regout\);

-- Location: LCCOMB_X77_Y28_N0
\multicicloMIPS0|operativa|breg|breg[14][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[14][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[14][9]~feeder_combout\);

-- Location: LCFF_X77_Y28_N1
\multicicloMIPS0|operativa|breg|breg[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[14][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][9]~regout\);

-- Location: LCCOMB_X77_Y28_N28
\multicicloMIPS0|operativa|breg|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux22~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][9]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux22~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][9]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux22~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|Mux22~17_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[15][9]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][9]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux22~18_combout\);

-- Location: LCFF_X80_Y26_N19
\multicicloMIPS0|operativa|breg|breg[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][9]~regout\);

-- Location: LCFF_X82_Y22_N29
\multicicloMIPS0|operativa|breg|breg[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][9]~regout\);

-- Location: LCFF_X82_Y22_N31
\multicicloMIPS0|operativa|breg|breg[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][9]~regout\);

-- Location: LCCOMB_X82_Y22_N28
\multicicloMIPS0|operativa|breg|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22)) # ((\multicicloMIPS0|operativa|breg|breg[5][9]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[4][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[5][9]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[4][9]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux22~12_combout\);

-- Location: LCCOMB_X80_Y21_N10
\multicicloMIPS0|operativa|breg|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~13_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux22~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][9]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux22~12_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[6][9]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][9]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[7][9]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux22~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux22~13_combout\);

-- Location: LCCOMB_X76_Y21_N26
\multicicloMIPS0|operativa|breg|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~16_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux22~13_combout\) # (\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|Mux22~15_combout\ & ((!\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux22~15_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux22~13_combout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux22~16_combout\);

-- Location: LCCOMB_X76_Y28_N28
\multicicloMIPS0|operativa|breg|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~19_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux22~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux22~18_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux22~16_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux22~11_combout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux22~11_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux22~18_combout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|Mux22~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux22~19_combout\);

-- Location: LCCOMB_X83_Y23_N28
\multicicloMIPS0|operativa|breg|breg[17][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[17][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[17][9]~feeder_combout\);

-- Location: LCFF_X83_Y23_N29
\multicicloMIPS0|operativa|breg|breg[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[17][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][9]~regout\);

-- Location: LCCOMB_X83_Y23_N6
\multicicloMIPS0|operativa|breg|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[21][9]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[17][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][9]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[17][9]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux22~0_combout\);

-- Location: LCFF_X75_Y24_N25
\multicicloMIPS0|operativa|breg|breg[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector35~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][9]~regout\);

-- Location: LCCOMB_X75_Y26_N18
\multicicloMIPS0|operativa|breg|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux22~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][9]~regout\) # ((!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux22~0_combout\ 
-- & (((\multicicloMIPS0|operativa|RI\(24) & \multicicloMIPS0|operativa|breg|breg[25][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][9]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux22~0_combout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|breg[25][9]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux22~1_combout\);

-- Location: LCCOMB_X79_Y27_N24
\multicicloMIPS0|operativa|breg|breg[22][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[22][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[22][9]~feeder_combout\);

-- Location: LCFF_X79_Y27_N25
\multicicloMIPS0|operativa|breg|breg[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[22][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][9]~regout\);

-- Location: LCCOMB_X79_Y27_N26
\multicicloMIPS0|operativa|breg|breg[30][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[30][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[30][9]~feeder_combout\);

-- Location: LCFF_X79_Y27_N27
\multicicloMIPS0|operativa|breg|breg[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[30][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][9]~regout\);

-- Location: LCCOMB_X79_Y27_N16
\multicicloMIPS0|operativa|breg|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux22~2_combout\ & (((\multicicloMIPS0|operativa|breg|breg[30][9]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23)))) # (!\multicicloMIPS0|operativa|breg|Mux22~2_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[22][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux22~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[22][9]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[30][9]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux22~3_combout\);

-- Location: LCCOMB_X79_Y27_N2
\multicicloMIPS0|operativa|breg|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|Mux22~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux22~5_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux22~3_combout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux22~6_combout\);

-- Location: LCCOMB_X88_Y22_N28
\multicicloMIPS0|operativa|breg|breg[23][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[23][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[23][9]~feeder_combout\);

-- Location: LCFF_X88_Y22_N29
\multicicloMIPS0|operativa|breg|breg[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[23][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][9]~regout\);

-- Location: LCCOMB_X89_Y22_N26
\multicicloMIPS0|operativa|breg|breg[19][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[19][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[19][9]~feeder_combout\);

-- Location: LCFF_X89_Y22_N27
\multicicloMIPS0|operativa|breg|breg[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[19][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][9]~regout\);

-- Location: LCCOMB_X89_Y22_N12
\multicicloMIPS0|operativa|breg|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[23][9]~regout\) # ((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (((!\multicicloMIPS0|operativa|RI\(24) & \multicicloMIPS0|operativa|breg|breg[19][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[23][9]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|breg[19][9]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux22~7_combout\);

-- Location: LCFF_X93_Y24_N9
\multicicloMIPS0|operativa|breg|breg[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][9]~regout\);

-- Location: LCCOMB_X89_Y26_N14
\multicicloMIPS0|operativa|breg|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux22~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][9]~regout\) # ((!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux22~7_combout\ 
-- & (((\multicicloMIPS0|operativa|RI\(24) & \multicicloMIPS0|operativa|breg|breg[27][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][9]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux22~7_combout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|breg[27][9]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux22~8_combout\);

-- Location: LCCOMB_X78_Y26_N12
\multicicloMIPS0|operativa|breg|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux22~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux22~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux22~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux22~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux22~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux22~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux22~8_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux22~9_combout\);

-- Location: LCCOMB_X72_Y26_N0
\multicicloMIPS0|operativa|breg|Mux22~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux22~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux22~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux22~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|breg|Mux22~19_combout\,
	datac => \multicicloMIPS0|operativa|RI\(25),
	datad => \multicicloMIPS0|operativa|breg|Mux22~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux22~20_combout\);

-- Location: LCFF_X72_Y26_N1
\multicicloMIPS0|operativa|regA[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux22~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(9));

-- Location: LCCOMB_X68_Y26_N30
\multicicloMIPS0|operativa|Selector67~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector67~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(9)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(9),
	datac => \multicicloMIPS0|operativa|regA\(9),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector67~0_combout\);

-- Location: LCCOMB_X66_Y24_N6
\multicicloMIPS0|operativa|ula|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux22~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|Mux22~3_combout\ & ((\multicicloMIPS0|operativa|Selector67~0_combout\) # (\multicicloMIPS0|operativa|saidaCntrALU\(0)))) # 
-- (!\multicicloMIPS0|operativa|Mux22~3_combout\ & (\multicicloMIPS0|operativa|Selector67~0_combout\ & \multicicloMIPS0|operativa|saidaCntrALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux22~3_combout\,
	datab => \multicicloMIPS0|operativa|Selector67~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux22~0_combout\);

-- Location: LCCOMB_X66_Y24_N14
\multicicloMIPS0|operativa|ula|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux22~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux22~0_combout\) # ((\multicicloMIPS0|operativa|ula|Mux22~6_combout\ & !\multicicloMIPS0|operativa|ula|Mux29~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|Mux22~6_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux22~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux22~7_combout\);

-- Location: LCFF_X66_Y24_N15
\multicicloMIPS0|operativa|SaidaALU[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux22~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(9));

-- Location: LCFF_X66_Y23_N13
\multicicloMIPS0|operativa|MDR[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(9));

-- Location: LCCOMB_X75_Y24_N24
\multicicloMIPS0|operativa|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector35~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(9)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|SaidaALU\(9),
	datac => \multicicloMIPS0|operativa|MDR\(9),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector35~0_combout\);

-- Location: LCCOMB_X74_Y23_N28
\multicicloMIPS0|operativa|breg|breg[29][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[29][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[29][9]~feeder_combout\);

-- Location: LCFF_X74_Y23_N29
\multicicloMIPS0|operativa|breg|breg[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[29][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][9]~regout\);

-- Location: LCCOMB_X94_Y24_N12
\multicicloMIPS0|operativa|breg|breg[21][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[21][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[21][9]~feeder_combout\);

-- Location: LCFF_X94_Y24_N13
\multicicloMIPS0|operativa|breg|breg[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[21][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][9]~regout\);

-- Location: LCCOMB_X83_Y23_N24
\multicicloMIPS0|operativa|breg|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19)) # (\multicicloMIPS0|operativa|breg|breg[21][9]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[17][9]~regout\ & (!\multicicloMIPS0|operativa|RI\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[17][9]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|breg[21][9]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux54~0_combout\);

-- Location: LCCOMB_X75_Y26_N4
\multicicloMIPS0|operativa|breg|Mux54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~1_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux54~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][9]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux54~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][9]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[29][9]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux54~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[25][9]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux54~1_combout\);

-- Location: LCCOMB_X86_Y26_N10
\multicicloMIPS0|operativa|breg|breg[20][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[20][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[20][9]~feeder_combout\);

-- Location: LCFF_X86_Y26_N11
\multicicloMIPS0|operativa|breg|breg[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[20][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][9]~regout\);

-- Location: LCCOMB_X87_Y27_N18
\multicicloMIPS0|operativa|breg|breg[16][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[16][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[16][9]~feeder_combout\);

-- Location: LCFF_X87_Y27_N19
\multicicloMIPS0|operativa|breg|breg[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[16][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][9]~regout\);

-- Location: LCCOMB_X87_Y27_N8
\multicicloMIPS0|operativa|breg|breg[24][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[24][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[24][9]~feeder_combout\);

-- Location: LCFF_X87_Y27_N9
\multicicloMIPS0|operativa|breg|breg[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[24][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][9]~regout\);

-- Location: LCCOMB_X87_Y27_N30
\multicicloMIPS0|operativa|breg|Mux54~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~4_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[24][9]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[16][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[16][9]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[24][9]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux54~4_combout\);

-- Location: LCCOMB_X86_Y27_N4
\multicicloMIPS0|operativa|breg|Mux54~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~5_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux54~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][9]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux54~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][9]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[28][9]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[20][9]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux54~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux54~5_combout\);

-- Location: LCCOMB_X94_Y24_N26
\multicicloMIPS0|operativa|breg|breg[26][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[26][9]~feeder_combout\ = \multicicloMIPS0|operativa|Selector35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector35~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[26][9]~feeder_combout\);

-- Location: LCFF_X94_Y24_N27
\multicicloMIPS0|operativa|breg|breg[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[26][9]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][9]~regout\);

-- Location: LCFF_X81_Y27_N5
\multicicloMIPS0|operativa|breg|breg[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][9]~regout\);

-- Location: LCCOMB_X81_Y27_N4
\multicicloMIPS0|operativa|breg|Mux54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~2_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[26][9]~regout\) # ((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (((\multicicloMIPS0|operativa|breg|breg[18][9]~regout\ & !\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[26][9]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[18][9]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux54~2_combout\);

-- Location: LCCOMB_X79_Y27_N28
\multicicloMIPS0|operativa|breg|Mux54~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~3_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux54~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][9]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux54~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][9]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[30][9]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[22][9]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux54~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux54~3_combout\);

-- Location: LCCOMB_X79_Y27_N30
\multicicloMIPS0|operativa|breg|Mux54~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16)) # ((\multicicloMIPS0|operativa|breg|Mux54~3_combout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|Mux54~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux54~5_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux54~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux54~6_combout\);

-- Location: LCCOMB_X89_Y22_N18
\multicicloMIPS0|operativa|breg|Mux54~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19)) # (\multicicloMIPS0|operativa|breg|breg[23][9]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[19][9]~regout\ & (!\multicicloMIPS0|operativa|RI\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[19][9]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|breg[23][9]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux54~7_combout\);

-- Location: LCCOMB_X89_Y26_N0
\multicicloMIPS0|operativa|breg|Mux54~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux54~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][9]~regout\) # ((!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux54~7_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[27][9]~regout\ & \multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][9]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[27][9]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux54~7_combout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux54~8_combout\);

-- Location: LCCOMB_X75_Y26_N14
\multicicloMIPS0|operativa|breg|Mux54~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux54~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux54~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux54~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux54~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux54~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux54~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux54~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux54~8_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux54~9_combout\);

-- Location: LCCOMB_X82_Y22_N30
\multicicloMIPS0|operativa|breg|Mux54~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[5][9]~regout\) # ((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (((\multicicloMIPS0|operativa|breg|breg[4][9]~regout\ & !\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[5][9]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[4][9]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux54~12_combout\);

-- Location: LCCOMB_X80_Y26_N0
\multicicloMIPS0|operativa|breg|Mux54~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux54~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[7][9]~regout\) # (!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux54~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[6][9]~regout\ & ((\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][9]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][9]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux54~12_combout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux54~13_combout\);

-- Location: LCFF_X79_Y22_N25
\multicicloMIPS0|operativa|breg|breg[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][9]~regout\);

-- Location: LCCOMB_X76_Y23_N14
\multicicloMIPS0|operativa|breg|Mux54~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[3][9]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[3][9]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[1][9]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux54~14_combout\);

-- Location: LCFF_X77_Y23_N27
\multicicloMIPS0|operativa|breg|breg[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][9]~regout\);

-- Location: LCCOMB_X76_Y27_N28
\multicicloMIPS0|operativa|breg|Mux54~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux54~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[2][9]~regout\ & \multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux54~14_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[2][9]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux54~15_combout\);

-- Location: LCCOMB_X76_Y27_N26
\multicicloMIPS0|operativa|breg|Mux54~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|RI\(18))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|Mux54~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux54~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|Mux54~13_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux54~15_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux54~16_combout\);

-- Location: LCFF_X83_Y28_N19
\multicicloMIPS0|operativa|breg|breg[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][9]~regout\);

-- Location: LCFF_X83_Y28_N25
\multicicloMIPS0|operativa|breg|breg[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][9]~regout\);

-- Location: LCCOMB_X83_Y28_N24
\multicicloMIPS0|operativa|breg|Mux54~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][9]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[8][9]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][9]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux54~10_combout\);

-- Location: LCFF_X82_Y28_N13
\multicicloMIPS0|operativa|breg|breg[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][9]~regout\);

-- Location: LCFF_X82_Y28_N11
\multicicloMIPS0|operativa|breg|breg[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector35~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][9]~regout\);

-- Location: LCCOMB_X82_Y28_N12
\multicicloMIPS0|operativa|breg|Mux54~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~11_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux54~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[11][9]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux54~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[9][9]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|Mux54~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux54~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][9]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[9][9]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux54~11_combout\);

-- Location: LCCOMB_X76_Y27_N4
\multicicloMIPS0|operativa|breg|Mux54~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux54~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux54~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux54~16_combout\ 
-- & (((\multicicloMIPS0|operativa|RI\(19) & \multicicloMIPS0|operativa|breg|Mux54~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux54~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux54~16_combout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux54~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux54~19_combout\);

-- Location: LCCOMB_X66_Y23_N2
\multicicloMIPS0|operativa|breg|Mux54~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux54~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux54~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux54~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux54~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux54~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux54~20_combout\);

-- Location: LCFF_X66_Y23_N3
\multicicloMIPS0|operativa|regB[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux54~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(9));

-- Location: LCFF_X65_Y24_N27
\multicicloMIPS0|operativa|MDR[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(8));

-- Location: LCCOMB_X76_Y23_N0
\multicicloMIPS0|operativa|Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector36~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(8)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(8),
	datac => \multicicloMIPS0|controle|Mem2Reg~combout\,
	datad => \multicicloMIPS0|operativa|MDR\(8),
	combout => \multicicloMIPS0|operativa|Selector36~0_combout\);

-- Location: LCFF_X76_Y23_N1
\multicicloMIPS0|operativa|breg|breg[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector36~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][8]~regout\);

-- Location: LCFF_X88_Y26_N5
\multicicloMIPS0|operativa|breg|breg[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][8]~regout\);

-- Location: LCCOMB_X88_Y26_N4
\multicicloMIPS0|operativa|breg|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|breg[25][8]~regout\) # (\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[17][8]~regout\ & ((!\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[17][8]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[25][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux55~0_combout\);

-- Location: LCCOMB_X76_Y23_N22
\multicicloMIPS0|operativa|breg|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~1_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux55~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][8]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux55~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][8]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][8]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[21][8]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux55~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux55~1_combout\);

-- Location: LCFF_X80_Y27_N1
\multicicloMIPS0|operativa|breg|breg[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][8]~regout\);

-- Location: LCFF_X80_Y27_N19
\multicicloMIPS0|operativa|breg|breg[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][8]~regout\);

-- Location: LCFF_X81_Y27_N7
\multicicloMIPS0|operativa|breg|breg[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][8]~regout\);

-- Location: LCCOMB_X81_Y27_N6
\multicicloMIPS0|operativa|breg|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[22][8]~regout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((\multicicloMIPS0|operativa|breg|breg[18][8]~regout\ & !\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][8]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[18][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux55~2_combout\);

-- Location: LCCOMB_X80_Y27_N18
\multicicloMIPS0|operativa|breg|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~3_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux55~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][8]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux55~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[26][8]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[26][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[30][8]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux55~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux55~3_combout\);

-- Location: LCCOMB_X76_Y23_N20
\multicicloMIPS0|operativa|breg|Mux55~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16)) # (\multicicloMIPS0|operativa|breg|Mux55~3_combout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|Mux55~5_combout\ & (!\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux55~5_combout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux55~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux55~6_combout\);

-- Location: LCFF_X83_Y22_N5
\multicicloMIPS0|operativa|breg|breg[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][8]~regout\);

-- Location: LCFF_X89_Y24_N27
\multicicloMIPS0|operativa|breg|breg[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][8]~regout\);

-- Location: LCFF_X89_Y24_N1
\multicicloMIPS0|operativa|breg|breg[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][8]~regout\);

-- Location: LCCOMB_X89_Y24_N0
\multicicloMIPS0|operativa|breg|Mux55~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~7_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|breg[27][8]~regout\) # (\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[19][8]~regout\ & ((!\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[19][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux55~7_combout\);

-- Location: LCCOMB_X83_Y22_N18
\multicicloMIPS0|operativa|breg|Mux55~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~8_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux55~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][8]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux55~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][8]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux55~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][8]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[23][8]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux55~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux55~8_combout\);

-- Location: LCCOMB_X76_Y23_N10
\multicicloMIPS0|operativa|breg|Mux55~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux55~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux55~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux55~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux55~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux55~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux55~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux55~8_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux55~9_combout\);

-- Location: LCCOMB_X63_Y23_N28
\multicicloMIPS0|operativa|breg|Mux55~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux55~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux55~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux55~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux55~19_combout\,
	datab => \multicicloMIPS0|operativa|RI\(20),
	datad => \multicicloMIPS0|operativa|breg|Mux55~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux55~20_combout\);

-- Location: LCFF_X63_Y23_N29
\multicicloMIPS0|operativa|regB[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux55~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(8));

-- Location: LCFF_X63_Y23_N19
\multicicloMIPS0|operativa|RI[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(13),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(13));

-- Location: LCCOMB_X82_Y24_N2
\multicicloMIPS0|operativa|breg|Decoder0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~52_combout\ = (\multicicloMIPS0|operativa|breg|Decoder0~18_combout\ & ((\multicicloMIPS0|controle|regDst~combout\ & ((!\multicicloMIPS0|operativa|RI\(13)))) # (!\multicicloMIPS0|controle|regDst~combout\ & 
-- (!\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|regDst~combout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|RI\(13),
	datad => \multicicloMIPS0|operativa|breg|Decoder0~18_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~52_combout\);

-- Location: LCCOMB_X89_Y24_N14
\multicicloMIPS0|operativa|breg|Decoder0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~33_combout\ = (\multicicloMIPS0|operativa|Selector12~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~52_combout\ & \multicicloMIPS0|operativa|breg|Decoder0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector12~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|Decoder0~52_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~53_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\);

-- Location: LCFF_X90_Y24_N27
\multicicloMIPS0|operativa|breg|breg[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[19][6]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][6]~regout\);

-- Location: LCCOMB_X89_Y21_N20
\multicicloMIPS0|operativa|breg|Mux57~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[27][6]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[19][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[27][6]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[19][6]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux57~7_combout\);

-- Location: LCFF_X85_Y21_N11
\multicicloMIPS0|operativa|breg|breg[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][6]~regout\);

-- Location: LCCOMB_X89_Y22_N24
\multicicloMIPS0|operativa|breg|breg[23][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[23][6]~feeder_combout\ = \multicicloMIPS0|operativa|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector38~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[23][6]~feeder_combout\);

-- Location: LCFF_X89_Y22_N25
\multicicloMIPS0|operativa|breg|breg[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[23][6]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][6]~regout\);

-- Location: LCCOMB_X85_Y21_N10
\multicicloMIPS0|operativa|breg|Mux57~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~8_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux57~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][6]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux57~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][6]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|Mux57~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux57~7_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][6]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[23][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux57~8_combout\);

-- Location: LCFF_X88_Y27_N23
\multicicloMIPS0|operativa|breg|breg[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][6]~regout\);

-- Location: LCCOMB_X92_Y24_N26
\multicicloMIPS0|operativa|breg|breg[21][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[21][6]~feeder_combout\ = \multicicloMIPS0|operativa|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector38~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[21][6]~feeder_combout\);

-- Location: LCFF_X92_Y24_N27
\multicicloMIPS0|operativa|breg|breg[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[21][6]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][6]~regout\);

-- Location: LCCOMB_X88_Y22_N2
\multicicloMIPS0|operativa|breg|breg[17][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[17][6]~feeder_combout\ = \multicicloMIPS0|operativa|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector38~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[17][6]~feeder_combout\);

-- Location: LCFF_X88_Y22_N3
\multicicloMIPS0|operativa|breg|breg[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[17][6]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][6]~regout\);

-- Location: LCCOMB_X91_Y24_N22
\multicicloMIPS0|operativa|breg|breg[25][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[25][6]~feeder_combout\ = \multicicloMIPS0|operativa|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector38~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[25][6]~feeder_combout\);

-- Location: LCFF_X91_Y24_N23
\multicicloMIPS0|operativa|breg|breg[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[25][6]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][6]~regout\);

-- Location: LCCOMB_X90_Y21_N10
\multicicloMIPS0|operativa|breg|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|RI\(19))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][6]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[17][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[17][6]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[25][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux57~0_combout\);

-- Location: LCCOMB_X91_Y25_N6
\multicicloMIPS0|operativa|breg|Mux57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~1_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux57~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][6]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux57~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][6]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[29][6]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[21][6]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux57~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux57~1_combout\);

-- Location: LCCOMB_X78_Y23_N10
\multicicloMIPS0|operativa|breg|Mux57~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~9_combout\ = (\multicicloMIPS0|operativa|breg|Mux57~6_combout\ & (((\multicicloMIPS0|operativa|breg|Mux57~8_combout\)) # (!\multicicloMIPS0|operativa|RI\(16)))) # (!\multicicloMIPS0|operativa|breg|Mux57~6_combout\ & 
-- (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux57~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux57~6_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux57~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux57~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux57~9_combout\);

-- Location: LCCOMB_X72_Y23_N22
\multicicloMIPS0|operativa|breg|Mux57~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux57~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux57~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux57~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(20),
	datab => \multicicloMIPS0|operativa|breg|Mux57~19_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux57~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux57~20_combout\);

-- Location: LCFF_X72_Y23_N23
\multicicloMIPS0|operativa|regB[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux57~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(6));

-- Location: LCFF_X63_Y23_N5
\multicicloMIPS0|operativa|RI[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(18));

-- Location: LCCOMB_X82_Y24_N16
\multicicloMIPS0|operativa|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector10~0_combout\ = (\multicicloMIPS0|controle|regDst~combout\ & (\multicicloMIPS0|operativa|RI\(13))) # (!\multicicloMIPS0|controle|regDst~combout\ & ((\multicicloMIPS0|operativa|RI\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(13),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|controle|regDst~combout\,
	combout => \multicicloMIPS0|operativa|Selector10~0_combout\);

-- Location: LCCOMB_X83_Y24_N22
\multicicloMIPS0|operativa|breg|Decoder0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~43_combout\ = (\multicicloMIPS0|operativa|Selector9~0_combout\ & (\multicicloMIPS0|operativa|Selector11~0_combout\ & (!\multicicloMIPS0|operativa|Selector10~0_combout\ & 
-- \multicicloMIPS0|operativa|breg|Decoder0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector9~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector11~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~56_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\);

-- Location: LCFF_X82_Y28_N7
\multicicloMIPS0|operativa|breg|breg[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[11][4]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][4]~regout\);

-- Location: LCCOMB_X82_Y28_N22
\multicicloMIPS0|operativa|breg|Mux59~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux59~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][4]~regout\) # (!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux59~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[9][4]~regout\ & (\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][4]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux59~12_combout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|breg[11][4]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux59~13_combout\);

-- Location: LCCOMB_X76_Y27_N2
\multicicloMIPS0|operativa|breg|Mux59~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux59~13_combout\) # (\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|Mux59~15_combout\ & ((!\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux59~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux59~13_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux59~16_combout\);

-- Location: LCFF_X81_Y24_N1
\multicicloMIPS0|operativa|breg|breg[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][4]~regout\);

-- Location: LCFF_X81_Y22_N29
\multicicloMIPS0|operativa|breg|breg[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][4]~regout\);

-- Location: LCCOMB_X81_Y25_N28
\multicicloMIPS0|operativa|breg|Mux59~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~10_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][4]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[5][4]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[4][4]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux59~10_combout\);

-- Location: LCCOMB_X81_Y25_N22
\multicicloMIPS0|operativa|breg|Mux59~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~11_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux59~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][4]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux59~10_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[6][4]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux59~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][4]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][4]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux59~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux59~11_combout\);

-- Location: LCCOMB_X76_Y27_N10
\multicicloMIPS0|operativa|breg|Mux59~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux59~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux59~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux59~16_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|Mux59~11_combout\ & \multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux59~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux59~16_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux59~11_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux59~19_combout\);

-- Location: LCFF_X88_Y26_N1
\multicicloMIPS0|operativa|breg|breg[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][4]~regout\);

-- Location: LCFF_X88_Y26_N31
\multicicloMIPS0|operativa|breg|breg[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][4]~regout\);

-- Location: LCCOMB_X88_Y26_N0
\multicicloMIPS0|operativa|breg|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|RI\(19))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[25][4]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[17][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[25][4]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[17][4]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux59~0_combout\);

-- Location: LCFF_X88_Y27_N9
\multicicloMIPS0|operativa|breg|breg[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][4]~regout\);

-- Location: LCCOMB_X88_Y27_N26
\multicicloMIPS0|operativa|breg|breg[21][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[21][4]~feeder_combout\ = \multicicloMIPS0|operativa|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector40~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[21][4]~feeder_combout\);

-- Location: LCFF_X88_Y27_N27
\multicicloMIPS0|operativa|breg|breg[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[21][4]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][4]~regout\);

-- Location: LCCOMB_X88_Y27_N8
\multicicloMIPS0|operativa|breg|Mux59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~1_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux59~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][4]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux59~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][4]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|Mux59~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux59~0_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[29][4]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[21][4]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux59~1_combout\);

-- Location: LCCOMB_X87_Y21_N20
\multicicloMIPS0|operativa|breg|breg[24][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[24][4]~feeder_combout\ = \multicicloMIPS0|operativa|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector40~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[24][4]~feeder_combout\);

-- Location: LCFF_X87_Y21_N21
\multicicloMIPS0|operativa|breg|breg[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[24][4]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][4]~regout\);

-- Location: LCCOMB_X87_Y21_N14
\multicicloMIPS0|operativa|breg|breg[28][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[28][4]~feeder_combout\ = \multicicloMIPS0|operativa|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector40~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[28][4]~feeder_combout\);

-- Location: LCFF_X87_Y21_N15
\multicicloMIPS0|operativa|breg|breg[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[28][4]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][4]~regout\);

-- Location: LCCOMB_X86_Y21_N0
\multicicloMIPS0|operativa|breg|Mux59~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux59~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][4]~regout\) # (!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux59~4_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[24][4]~regout\ & ((\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux59~4_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[24][4]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][4]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux59~5_combout\);

-- Location: LCCOMB_X80_Y22_N20
\multicicloMIPS0|operativa|breg|Mux59~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~6_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|Mux59~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux59~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux59~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux59~5_combout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux59~6_combout\);

-- Location: LCCOMB_X80_Y22_N18
\multicicloMIPS0|operativa|breg|Mux59~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~9_combout\ = (\multicicloMIPS0|operativa|breg|Mux59~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux59~8_combout\) # ((!\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|breg|Mux59~6_combout\ & 
-- (((\multicicloMIPS0|operativa|breg|Mux59~1_combout\ & \multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux59~8_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux59~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux59~6_combout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux59~9_combout\);

-- Location: LCCOMB_X72_Y23_N4
\multicicloMIPS0|operativa|breg|Mux59~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux59~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux59~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(20),
	datab => \multicicloMIPS0|operativa|breg|Mux59~19_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux59~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux59~20_combout\);

-- Location: LCFF_X72_Y23_N5
\multicicloMIPS0|operativa|regB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux59~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(4));

-- Location: LCFF_X68_Y23_N31
\multicicloMIPS0|operativa|RI[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(19));

-- Location: LCCOMB_X88_Y21_N30
\multicicloMIPS0|operativa|breg|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~0_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|RI\(19))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][24]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[17][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[17][24]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[25][24]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux39~0_combout\);

-- Location: LCFF_X87_Y24_N13
\multicicloMIPS0|operativa|breg|breg[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][24]~regout\);

-- Location: LCCOMB_X88_Y21_N22
\multicicloMIPS0|operativa|breg|Mux39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~1_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux39~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][24]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux39~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][24]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|Mux39~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux39~0_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[29][24]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[21][24]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux39~1_combout\);

-- Location: LCFF_X87_Y25_N29
\multicicloMIPS0|operativa|breg|breg[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][24]~regout\);

-- Location: LCFF_X87_Y25_N23
\multicicloMIPS0|operativa|breg|breg[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][24]~regout\);

-- Location: LCCOMB_X87_Y25_N22
\multicicloMIPS0|operativa|breg|Mux39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[20][24]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[16][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[20][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[16][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux39~4_combout\);

-- Location: LCFF_X85_Y23_N19
\multicicloMIPS0|operativa|breg|breg[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][24]~regout\);

-- Location: LCCOMB_X85_Y23_N18
\multicicloMIPS0|operativa|breg|Mux39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux39~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][24]~regout\) # (!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux39~4_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[24][24]~regout\ & ((\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[24][24]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux39~4_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux39~5_combout\);

-- Location: LCCOMB_X88_Y21_N12
\multicicloMIPS0|operativa|breg|Mux39~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux39~3_combout\) # ((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (((!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|breg|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux39~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux39~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux39~6_combout\);

-- Location: LCCOMB_X89_Y21_N8
\multicicloMIPS0|operativa|breg|Mux39~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux39~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux39~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux39~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux39~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux39~8_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux39~1_combout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux39~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux39~9_combout\);

-- Location: LCCOMB_X83_Y25_N10
\multicicloMIPS0|operativa|breg|breg[6][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[6][24]~feeder_combout\ = \multicicloMIPS0|operativa|Selector20~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector20~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[6][24]~feeder_combout\);

-- Location: LCFF_X83_Y25_N11
\multicicloMIPS0|operativa|breg|breg[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[6][24]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][24]~regout\);

-- Location: LCFF_X80_Y25_N29
\multicicloMIPS0|operativa|breg|breg[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][24]~regout\);

-- Location: LCFF_X81_Y25_N25
\multicicloMIPS0|operativa|breg|breg[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][24]~regout\);

-- Location: LCFF_X80_Y22_N13
\multicicloMIPS0|operativa|breg|breg[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][24]~regout\);

-- Location: LCCOMB_X80_Y22_N12
\multicicloMIPS0|operativa|breg|Mux39~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[5][24]~regout\) # ((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (((\multicicloMIPS0|operativa|breg|breg[4][24]~regout\ & !\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[5][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[4][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux39~10_combout\);

-- Location: LCCOMB_X80_Y25_N28
\multicicloMIPS0|operativa|breg|Mux39~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~11_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux39~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][24]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux39~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[6][24]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux39~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[6][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[7][24]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux39~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux39~11_combout\);

-- Location: LCFF_X80_Y23_N31
\multicicloMIPS0|operativa|breg|breg[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][24]~regout\);

-- Location: LCFF_X80_Y25_N7
\multicicloMIPS0|operativa|breg|breg[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][24]~regout\);

-- Location: LCCOMB_X80_Y25_N6
\multicicloMIPS0|operativa|breg|Mux39~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][24]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[1][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[3][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux39~14_combout\);

-- Location: LCCOMB_X77_Y21_N8
\multicicloMIPS0|operativa|breg|Mux39~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux39~14_combout\) # ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[2][24]~regout\ & !\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[2][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux39~14_combout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux39~15_combout\);

-- Location: LCFF_X85_Y26_N5
\multicicloMIPS0|operativa|breg|breg[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][24]~regout\);

-- Location: LCFF_X85_Y26_N11
\multicicloMIPS0|operativa|breg|breg[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][24]~regout\);

-- Location: LCCOMB_X85_Y26_N10
\multicicloMIPS0|operativa|breg|Mux39~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][24]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[8][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[10][24]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[8][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux39~12_combout\);

-- Location: LCFF_X83_Y26_N31
\multicicloMIPS0|operativa|breg|breg[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector20~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][24]~regout\);

-- Location: LCCOMB_X83_Y26_N30
\multicicloMIPS0|operativa|breg|Mux39~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux39~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][24]~regout\) # (!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux39~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[9][24]~regout\ & ((\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][24]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux39~12_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[11][24]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux39~13_combout\);

-- Location: LCCOMB_X77_Y21_N6
\multicicloMIPS0|operativa|breg|Mux39~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~16_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|Mux39~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|Mux39~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|Mux39~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux39~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux39~16_combout\);

-- Location: LCCOMB_X77_Y21_N12
\multicicloMIPS0|operativa|breg|Mux39~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~19_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux39~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux39~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux39~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux39~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux39~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux39~11_combout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux39~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux39~19_combout\);

-- Location: LCCOMB_X65_Y18_N26
\multicicloMIPS0|operativa|breg|Mux39~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux39~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux39~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux39~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux39~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux39~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux39~20_combout\);

-- Location: LCFF_X65_Y18_N27
\multicicloMIPS0|operativa|regB[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux39~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(24));

-- Location: LCCOMB_X69_Y25_N4
\multicicloMIPS0|operativa|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux7~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(15))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (((!\multicicloMIPS0|controle|orgBALU\(0) & \multicicloMIPS0|operativa|regB\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(1),
	datab => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|controle|orgBALU\(0),
	datad => \multicicloMIPS0|operativa|regB\(24),
	combout => \multicicloMIPS0|operativa|Mux7~0_combout\);

-- Location: LCCOMB_X70_Y24_N4
\multicicloMIPS0|operativa|ula|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux7~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|Mux7~0_combout\) # (\multicicloMIPS0|operativa|Selector52~0_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & 
-- (\multicicloMIPS0|operativa|Mux7~0_combout\ & \multicicloMIPS0|operativa|Selector52~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|Mux7~0_combout\,
	datad => \multicicloMIPS0|operativa|Selector52~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux7~1_combout\);

-- Location: LCCOMB_X70_Y24_N22
\multicicloMIPS0|operativa|ula|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux7~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector52~0_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~84_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector52~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~84_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux7~2_combout\);

-- Location: LCCOMB_X70_Y24_N20
\multicicloMIPS0|operativa|ula|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux7~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux7~2_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector52~0_combout\ $ (((\multicicloMIPS0|operativa|Mux7~0_combout\) # (\multicicloMIPS0|operativa|ula|Mux7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector52~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux7~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux7~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux7~3_combout\);

-- Location: LCCOMB_X70_Y22_N2
\multicicloMIPS0|operativa|ula|ShiftRight0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~27_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~25_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftRight0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~26_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~25_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~27_combout\);

-- Location: LCCOMB_X71_Y22_N12
\multicicloMIPS0|operativa|ula|ShiftRight1~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~100_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~24_combout\))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (\multicicloMIPS0|operativa|ula|ShiftRight0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~27_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~24_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~100_combout\);

-- Location: LCCOMB_X71_Y22_N6
\multicicloMIPS0|operativa|ula|ShiftRight1~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~101_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight1~70_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~70_combout\,
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~100_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~101_combout\);

-- Location: LCCOMB_X71_Y22_N30
\multicicloMIPS0|operativa|ula|ShiftRight0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~97_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~28_combout\) # ((\multicicloMIPS0|controle|orgBALU\(1) & \multicicloMIPS0|operativa|RI\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(1),
	datab => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~28_combout\,
	datad => \multicicloMIPS0|operativa|RI\(9),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~97_combout\);

-- Location: LCCOMB_X70_Y24_N12
\multicicloMIPS0|operativa|ula|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux7~9_combout\ = (\multicicloMIPS0|operativa|ula|Mux7~8_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~97_combout\ & \multicicloMIPS0|operativa|ula|Mux7~0_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux7~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux7~7_combout\) # ((!\multicicloMIPS0|operativa|ula|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux7~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux7~8_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~97_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux7~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux7~9_combout\);

-- Location: LCCOMB_X70_Y24_N18
\multicicloMIPS0|operativa|ula|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux7~10_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & ((\multicicloMIPS0|operativa|ula|Mux7~9_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~101_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux7~9_combout\ & ((\multicicloMIPS0|operativa|Mux0~0_combout\))))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & (((\multicicloMIPS0|operativa|ula|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~101_combout\,
	datac => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux7~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux7~10_combout\);

-- Location: LCCOMB_X70_Y24_N28
\multicicloMIPS0|operativa|ula|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux7~11_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux7~10_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & 
-- (\multicicloMIPS0|operativa|ula|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux7~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux7~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux7~11_combout\);

-- Location: LCCOMB_X70_Y24_N2
\multicicloMIPS0|operativa|ula|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux7~12_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (\multicicloMIPS0|operativa|ula|Mux7~1_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux7~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux7~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux7~11_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux7~12_combout\);

-- Location: LCCOMB_X70_Y24_N8
\multicicloMIPS0|operativa|ula|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux7~13_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~17_combout\ & (((\multicicloMIPS0|operativa|ula|Mux7~12_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~17_combout\ & 
-- ((\multicicloMIPS0|operativa|saidaCntrALU\(3) & (\multicicloMIPS0|operativa|ula|Mux7~13_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(3) & ((\multicicloMIPS0|operativa|ula|Mux7~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux7~13_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~17_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datad => \multicicloMIPS0|operativa|ula|Mux7~12_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux7~13_combout\);

-- Location: LCCOMB_X65_Y18_N30
\multicicloMIPS0|operativa|ula|ShiftLeft0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~119_combout\ = (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|regB\(25)))) # (!\multicicloMIPS0|operativa|RI\(7) & 
-- (\multicicloMIPS0|operativa|regB\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(27),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|regB\(25),
	datad => \multicicloMIPS0|operativa|RI\(6),
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~119_combout\);

-- Location: LCCOMB_X65_Y18_N28
\multicicloMIPS0|operativa|ula|ShiftLeft0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~120_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~119_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~117_combout\ & \multicicloMIPS0|operativa|RI\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~117_combout\,
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~119_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~120_combout\);

-- Location: LCCOMB_X65_Y18_N6
\multicicloMIPS0|operativa|ula|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux4~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux7~5_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftLeft0~111_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux7~5_combout\ & 
-- (\multicicloMIPS0|operativa|ula|ShiftLeft0~120_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux7~5_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~120_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~111_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux4~0_combout\);

-- Location: LCCOMB_X68_Y19_N10
\multicicloMIPS0|operativa|ula|ShiftLeft0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~99_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~82_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~83_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftLeft0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~82_combout\,
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~98_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~83_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X68_Y19_N14
\multicicloMIPS0|operativa|ula|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux4~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux7~5_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~66_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux7~5_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|ShiftLeft0~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~66_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux7~5_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~99_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux4~1_combout\);

-- Location: LCCOMB_X71_Y24_N6
\multicicloMIPS0|operativa|ula|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux4~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux7~4_combout\ & (((\multicicloMIPS0|operativa|ula|Mux4~1_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux7~4_combout\ & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # 
-- ((\multicicloMIPS0|operativa|ula|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux7~4_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux4~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux4~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux4~2_combout\);

-- Location: LCCOMB_X71_Y24_N12
\multicicloMIPS0|operativa|ula|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux4~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux7~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux7~8_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~91_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux7~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux4~2_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux7~0_combout\ & (!\multicicloMIPS0|operativa|ula|Mux7~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux7~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux7~8_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~91_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux4~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux4~3_combout\);

-- Location: LCCOMB_X71_Y24_N14
\multicicloMIPS0|operativa|ula|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux4~4_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(1) & ((\multicicloMIPS0|operativa|ula|Mux4~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight1~114_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux4~3_combout\ & (\multicicloMIPS0|operativa|Mux0~0_combout\)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & (((\multicicloMIPS0|operativa|ula|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~114_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux4~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux4~4_combout\);

-- Location: LCCOMB_X71_Y24_N18
\multicicloMIPS0|operativa|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux36~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(27))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux4~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(27),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|controle|opALU\(0),
	datad => \multicicloMIPS0|operativa|ula|Mux4~11_combout\,
	combout => \multicicloMIPS0|operativa|Mux36~0_combout\);

-- Location: LCCOMB_X71_Y24_N24
\multicicloMIPS0|operativa|Mux36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux36~1_combout\ = (\multicicloMIPS0|operativa|Mux36~0_combout\) # ((\multicicloMIPS0|controle|orgPC\(1) & \multicicloMIPS0|operativa|RI\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|operativa|RI\(25),
	datad => \multicicloMIPS0|operativa|Mux36~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux36~1_combout\);

-- Location: LCFF_X71_Y24_N9
\multicicloMIPS0|operativa|PC[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Mux36~1_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(27));

-- Location: LCCOMB_X67_Y18_N30
\multicicloMIPS0|operativa|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux4~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (((\multicicloMIPS0|operativa|RI\(15))))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(27) & 
-- ((!\multicicloMIPS0|controle|orgBALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(27),
	datab => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux4~0_combout\);

-- Location: LCCOMB_X75_Y24_N18
\multicicloMIPS0|operativa|ula|RESULT~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~58_combout\ = (\multicicloMIPS0|operativa|Mux4~0_combout\ & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(27))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- ((\multicicloMIPS0|operativa|PC\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(27),
	datab => \multicicloMIPS0|operativa|PC\(27),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|Mux4~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~58_combout\);

-- Location: LCCOMB_X75_Y24_N0
\multicicloMIPS0|operativa|Selector49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector49~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(27))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(27),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|PC\(27),
	combout => \multicicloMIPS0|operativa|Selector49~0_combout\);

-- Location: LCCOMB_X72_Y24_N18
\multicicloMIPS0|operativa|ula|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux4~5_combout\ = (\multicicloMIPS0|operativa|Selector49~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ $ (\multicicloMIPS0|operativa|ula|Mux29~11_combout\ $ 
-- (\multicicloMIPS0|operativa|ula|Mux29~10_combout\)))) # (!\multicicloMIPS0|operativa|Selector49~0_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & !\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datab => \multicicloMIPS0|operativa|Selector49~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux4~5_combout\);

-- Location: LCCOMB_X72_Y24_N8
\multicicloMIPS0|operativa|ula|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux4~6_combout\ = (\multicicloMIPS0|operativa|Selector49~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ $ (((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & 
-- !\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))) # (!\multicicloMIPS0|operativa|Selector49~0_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datab => \multicicloMIPS0|operativa|Selector49~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux4~6_combout\);

-- Location: LCCOMB_X72_Y24_N28
\multicicloMIPS0|operativa|ula|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux4~8_combout\ = (\multicicloMIPS0|operativa|ula|Mux4~7_combout\ & (((\multicicloMIPS0|operativa|ula|Mux4~6_combout\) # (!\multicicloMIPS0|operativa|ula|Add0~93_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux4~5_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux4~7_combout\ & (!\multicicloMIPS0|operativa|ula|Mux4~5_combout\ & (\multicicloMIPS0|operativa|ula|Mux4~6_combout\ & 
-- \multicicloMIPS0|operativa|ula|Add0~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux4~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux4~5_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux4~6_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~93_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux4~8_combout\);

-- Location: LCCOMB_X72_Y24_N30
\multicicloMIPS0|operativa|ula|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux4~9_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|ula|RESULT~58_combout\) # ((\multicicloMIPS0|operativa|ula|Mux29~8_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & \multicicloMIPS0|operativa|ula|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~58_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux4~8_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux4~9_combout\);

-- Location: LCCOMB_X71_Y24_N28
\multicicloMIPS0|operativa|ula|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux4~10_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux4~9_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~59_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux4~9_combout\ 
-- & ((\multicicloMIPS0|operativa|ula|Mux4~4_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|RESULT~59_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux4~4_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux4~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux4~10_combout\);

-- Location: LCCOMB_X71_Y24_N22
\multicicloMIPS0|operativa|ula|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux4~11_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~17_combout\ & (((\multicicloMIPS0|operativa|ula|Mux4~10_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~17_combout\ & 
-- ((\multicicloMIPS0|operativa|saidaCntrALU\(3) & (\multicicloMIPS0|operativa|ula|Mux4~11_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(3) & ((\multicicloMIPS0|operativa|ula|Mux4~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~17_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux4~11_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datad => \multicicloMIPS0|operativa|ula|Mux4~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux4~11_combout\);

-- Location: LCCOMB_X67_Y24_N14
\multicicloMIPS0|operativa|ula|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Equal0~8_combout\ = (!\multicicloMIPS0|operativa|ula|Mux5~11_combout\ & (!\multicicloMIPS0|operativa|ula|Mux7~13_combout\ & (!\multicicloMIPS0|operativa|ula|Mux4~11_combout\ & 
-- !\multicicloMIPS0|operativa|ula|Mux6~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux5~11_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux7~13_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux4~11_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux6~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Equal0~8_combout\);

-- Location: LCCOMB_X67_Y24_N2
\multicicloMIPS0|operativa|ula|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Equal0~6_combout\ = (!\multicicloMIPS0|operativa|ula|Mux10~7_combout\ & !\multicicloMIPS0|operativa|ula|Mux11~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|ula|Mux10~7_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux11~7_combout\,
	combout => \multicicloMIPS0|operativa|ula|Equal0~6_combout\);

-- Location: LCCOMB_X66_Y22_N2
\multicicloMIPS0|operativa|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux9~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (((\multicicloMIPS0|operativa|RI\(15))))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(22) & 
-- ((!\multicicloMIPS0|controle|orgBALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(22),
	datab => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|controle|orgBALU\(0),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux9~0_combout\);

-- Location: LCFF_X88_Y24_N15
\multicicloMIPS0|operativa|breg|breg[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][22]~regout\);

-- Location: LCFF_X88_Y24_N21
\multicicloMIPS0|operativa|breg|breg[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][22]~regout\);

-- Location: LCCOMB_X88_Y24_N20
\multicicloMIPS0|operativa|breg|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][22]~regout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[19][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[19][22]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux9~7_combout\);

-- Location: LCFF_X87_Y22_N1
\multicicloMIPS0|operativa|breg|breg[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][22]~regout\);

-- Location: LCCOMB_X87_Y22_N0
\multicicloMIPS0|operativa|breg|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux9~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][22]~regout\) # ((!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux9~7_combout\ & 
-- (((\multicicloMIPS0|operativa|breg|breg[23][22]~regout\ & \multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][22]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux9~7_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[23][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux9~8_combout\);

-- Location: LCCOMB_X88_Y26_N26
\multicicloMIPS0|operativa|breg|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[25][22]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[17][22]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[17][22]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[25][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux9~0_combout\);

-- Location: LCCOMB_X87_Y24_N0
\multicicloMIPS0|operativa|breg|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~1_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux9~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][22]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux9~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][22]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][22]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[21][22]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux9~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux9~1_combout\);

-- Location: LCFF_X87_Y24_N23
\multicicloMIPS0|operativa|breg|breg[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][22]~regout\);

-- Location: LCFF_X87_Y25_N27
\multicicloMIPS0|operativa|breg|breg[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][22]~regout\);

-- Location: LCFF_X87_Y25_N17
\multicicloMIPS0|operativa|breg|breg[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][22]~regout\);

-- Location: LCCOMB_X87_Y25_N16
\multicicloMIPS0|operativa|breg|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][22]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[16][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[16][22]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[20][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux9~4_combout\);

-- Location: LCCOMB_X87_Y24_N22
\multicicloMIPS0|operativa|breg|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~5_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux9~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][22]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux9~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[24][22]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[28][22]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[24][22]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux9~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux9~5_combout\);

-- Location: LCFF_X81_Y21_N29
\multicicloMIPS0|operativa|breg|breg[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][22]~regout\);

-- Location: LCCOMB_X81_Y21_N28
\multicicloMIPS0|operativa|breg|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][22]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[18][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[18][22]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[22][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux9~2_combout\);

-- Location: LCCOMB_X85_Y25_N24
\multicicloMIPS0|operativa|breg|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux9~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][22]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux9~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][22]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[30][22]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[26][22]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux9~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux9~3_combout\);

-- Location: LCCOMB_X77_Y26_N6
\multicicloMIPS0|operativa|breg|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~6_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21)) # ((\multicicloMIPS0|operativa|breg|Mux9~3_combout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|Mux9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux9~5_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux9~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux9~6_combout\);

-- Location: LCCOMB_X63_Y26_N2
\multicicloMIPS0|operativa|breg|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux9~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux9~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux9~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux9~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux9~8_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux9~1_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux9~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux9~9_combout\);

-- Location: LCCOMB_X77_Y25_N14
\multicicloMIPS0|operativa|breg|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~17_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[13][22]~regout\) # ((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (((\multicicloMIPS0|operativa|breg|breg[12][22]~regout\ & !\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[13][22]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[12][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux9~17_combout\);

-- Location: LCCOMB_X78_Y25_N24
\multicicloMIPS0|operativa|breg|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux9~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][22]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux9~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][22]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][22]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[14][22]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux9~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux9~18_combout\);

-- Location: LCFF_X83_Y26_N15
\multicicloMIPS0|operativa|breg|breg[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][22]~regout\);

-- Location: LCFF_X83_Y26_N17
\multicicloMIPS0|operativa|breg|breg[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][22]~regout\);

-- Location: LCCOMB_X83_Y26_N16
\multicicloMIPS0|operativa|breg|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux9~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][22]~regout\) # ((!\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|breg|Mux9~12_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[9][22]~regout\ & \multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux9~12_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[11][22]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux9~13_combout\);

-- Location: LCCOMB_X79_Y26_N14
\multicicloMIPS0|operativa|breg|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23)) # (\multicicloMIPS0|operativa|breg|Mux9~13_combout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|Mux9~15_combout\ & (!\multicicloMIPS0|operativa|RI\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux9~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux9~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux9~16_combout\);

-- Location: LCFF_X80_Y22_N3
\multicicloMIPS0|operativa|breg|breg[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector22~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][22]~regout\);

-- Location: LCCOMB_X80_Y22_N2
\multicicloMIPS0|operativa|breg|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[5][22]~regout\) # ((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (((\multicicloMIPS0|operativa|breg|breg[4][22]~regout\ & !\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[5][22]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[4][22]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux9~10_combout\);

-- Location: LCCOMB_X81_Y26_N8
\multicicloMIPS0|operativa|breg|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~11_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux9~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][22]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux9~10_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[6][22]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[6][22]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux9~10_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[7][22]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux9~11_combout\);

-- Location: LCCOMB_X79_Y26_N4
\multicicloMIPS0|operativa|breg|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~19_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux9~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux9~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux9~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux9~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|Mux9~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux9~16_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux9~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux9~19_combout\);

-- Location: LCCOMB_X63_Y26_N6
\multicicloMIPS0|operativa|breg|Mux9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux9~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux9~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|breg|Mux9~9_combout\,
	datac => \multicicloMIPS0|operativa|RI\(25),
	datad => \multicicloMIPS0|operativa|breg|Mux9~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux9~20_combout\);

-- Location: LCFF_X63_Y26_N7
\multicicloMIPS0|operativa|regA[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux9~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(22));

-- Location: LCCOMB_X65_Y26_N20
\multicicloMIPS0|operativa|Selector54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector54~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(22)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(22),
	datac => \multicicloMIPS0|operativa|regA\(22),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector54~0_combout\);

-- Location: LCCOMB_X72_Y24_N16
\multicicloMIPS0|operativa|ula|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux9~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux9~6_combout\ & ((\multicicloMIPS0|operativa|Mux9~0_combout\) # ((\multicicloMIPS0|operativa|Selector54~0_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\)))) 
-- # (!\multicicloMIPS0|operativa|ula|Mux9~6_combout\ & (\multicicloMIPS0|operativa|Mux9~0_combout\ & (\multicicloMIPS0|operativa|Selector54~0_combout\ & \multicicloMIPS0|operativa|ula|Mux29~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux9~6_combout\,
	datab => \multicicloMIPS0|operativa|Mux9~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector54~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux9~7_combout\);

-- Location: LCCOMB_X67_Y22_N30
\multicicloMIPS0|operativa|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux13~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (((\multicicloMIPS0|operativa|RI\(15))))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(18) & 
-- ((!\multicicloMIPS0|controle|orgBALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(18),
	datab => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|controle|orgBALU\(0),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux13~0_combout\);

-- Location: LCCOMB_X68_Y26_N26
\multicicloMIPS0|operativa|ula|RESULT~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~47_combout\ = (\multicicloMIPS0|operativa|Mux13~0_combout\) # ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(18)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- (\multicicloMIPS0|operativa|PC\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(18),
	datab => \multicicloMIPS0|operativa|regA\(18),
	datac => \multicicloMIPS0|operativa|Mux13~0_combout\,
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~47_combout\);

-- Location: LCCOMB_X68_Y26_N4
\multicicloMIPS0|operativa|ula|RESULT~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~46_combout\ = (\multicicloMIPS0|operativa|Mux13~0_combout\ & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(18)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & 
-- (\multicicloMIPS0|operativa|PC\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(18),
	datab => \multicicloMIPS0|operativa|regA\(18),
	datac => \multicicloMIPS0|operativa|Mux13~0_combout\,
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~46_combout\);

-- Location: LCCOMB_X68_Y26_N28
\multicicloMIPS0|operativa|ula|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux13~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector58~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~10_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (((\multicicloMIPS0|operativa|ula|Add0~66_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector58~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~66_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux13~4_combout\);

-- Location: LCCOMB_X68_Y26_N18
\multicicloMIPS0|operativa|ula|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux13~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux13~4_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector58~0_combout\ $ (((\multicicloMIPS0|operativa|Mux13~0_combout\) # (\multicicloMIPS0|operativa|ula|Mux13~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector58~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datac => \multicicloMIPS0|operativa|Mux13~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux13~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux13~5_combout\);

-- Location: LCCOMB_X72_Y24_N22
\multicicloMIPS0|operativa|ula|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux13~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|ula|RESULT~46_combout\) # ((\multicicloMIPS0|operativa|ula|Mux29~8_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & \multicicloMIPS0|operativa|ula|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~46_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux13~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux13~6_combout\);

-- Location: LCCOMB_X72_Y24_N0
\multicicloMIPS0|operativa|ula|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux13~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux13~6_combout\ & ((\multicicloMIPS0|operativa|ula|RESULT~47_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux13~6_combout\ & (\multicicloMIPS0|operativa|ula|Mux13~3_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux13~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~47_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux13~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux13~7_combout\);

-- Location: LCCOMB_X67_Y24_N0
\multicicloMIPS0|operativa|ula|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Equal0~5_combout\ = (!\multicicloMIPS0|operativa|ula|Mux12~7_combout\ & (!\multicicloMIPS0|operativa|ula|Mux14~7_combout\ & (!\multicicloMIPS0|operativa|ula|Mux13~7_combout\ & 
-- !\multicicloMIPS0|operativa|ula|Mux15~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux12~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux14~7_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux13~7_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux15~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Equal0~5_combout\);

-- Location: LCCOMB_X67_Y24_N16
\multicicloMIPS0|operativa|ula|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Equal0~7_combout\ = (!\multicicloMIPS0|operativa|ula|Mux8~11_combout\ & (\multicicloMIPS0|operativa|ula|Equal0~6_combout\ & (!\multicicloMIPS0|operativa|ula|Mux9~7_combout\ & 
-- \multicicloMIPS0|operativa|ula|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux8~11_combout\,
	datab => \multicicloMIPS0|operativa|ula|Equal0~6_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux9~7_combout\,
	datad => \multicicloMIPS0|operativa|ula|Equal0~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Equal0~7_combout\);

-- Location: LCCOMB_X67_Y24_N22
\multicicloMIPS0|operativa|ula|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Equal0~2_combout\ = (!\multicicloMIPS0|operativa|ula|Mux22~7_combout\ & (!\multicicloMIPS0|operativa|ula|Mux20~7_combout\ & (!\multicicloMIPS0|operativa|ula|Mux23~9_combout\ & 
-- !\multicicloMIPS0|operativa|ula|Mux21~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux22~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux20~7_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux23~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux21~7_combout\,
	combout => \multicicloMIPS0|operativa|ula|Equal0~2_combout\);

-- Location: LCCOMB_X67_Y24_N20
\multicicloMIPS0|operativa|ula|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Equal0~3_combout\ = (!\multicicloMIPS0|operativa|ula|Mux16~7_combout\ & (!\multicicloMIPS0|operativa|ula|Mux19~7_combout\ & (!\multicicloMIPS0|operativa|ula|Mux18~7_combout\ & 
-- !\multicicloMIPS0|operativa|ula|Mux17~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux16~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux19~7_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux18~7_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux17~7_combout\,
	combout => \multicicloMIPS0|operativa|ula|Equal0~3_combout\);

-- Location: LCCOMB_X72_Y19_N12
\multicicloMIPS0|operativa|ula|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~6_combout\ = \multicicloMIPS0|operativa|saidaCntrALU\(0) $ (\multicicloMIPS0|operativa|saidaCntrALU\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	combout => \multicicloMIPS0|operativa|ula|Mux31~6_combout\);

-- Location: LCCOMB_X72_Y20_N14
\multicicloMIPS0|operativa|ula|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~13_combout\ = (\multicicloMIPS0|operativa|ula|Mux31~12_combout\) # ((\multicicloMIPS0|operativa|RI\(10) & (\multicicloMIPS0|operativa|ula|Mux31~6_combout\ & \multicicloMIPS0|operativa|ula|ShiftRight0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux31~12_combout\,
	datab => \multicicloMIPS0|operativa|RI\(10),
	datac => \multicicloMIPS0|operativa|ula|Mux31~6_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~29_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux31~13_combout\);

-- Location: LCCOMB_X68_Y21_N14
\multicicloMIPS0|operativa|ula|ShiftRight1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~39_combout\ = (\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|Mux26~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux27~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|Mux26~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|Mux27~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~39_combout\);

-- Location: LCCOMB_X71_Y19_N0
\multicicloMIPS0|operativa|ula|ShiftRight0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~13_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux24~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|Mux25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|Mux25~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux24~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~13_combout\);

-- Location: LCCOMB_X71_Y19_N18
\multicicloMIPS0|operativa|ula|ShiftRight0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~14_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~13_combout\) # ((!\multicicloMIPS0|operativa|RI\(7) & \multicicloMIPS0|operativa|ula|ShiftRight1~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~39_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~13_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~14_combout\);

-- Location: LCCOMB_X69_Y27_N8
\multicicloMIPS0|operativa|ula|ShiftRight1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~40_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux28~4_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|Mux29~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|Mux29~1_combout\,
	datad => \multicicloMIPS0|operativa|Mux28~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~40_combout\);

-- Location: LCCOMB_X69_Y27_N4
\multicicloMIPS0|operativa|ula|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~19_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|ula|ShiftRight1~40_combout\ & (\multicicloMIPS0|operativa|saidaCntrALU\(0) $ (\multicicloMIPS0|operativa|saidaCntrALU\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~40_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	combout => \multicicloMIPS0|operativa|ula|Mux31~19_combout\);

-- Location: LCCOMB_X69_Y27_N2
\multicicloMIPS0|operativa|ula|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~7_combout\ = (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|RI\(0))) # (!\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|regB\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(1),
	datab => \multicicloMIPS0|operativa|RI\(0),
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|regB\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux31~7_combout\);

-- Location: LCCOMB_X69_Y27_N26
\multicicloMIPS0|operativa|ula|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~20_combout\ = (\multicicloMIPS0|operativa|ula|Mux31~7_combout\ & (((!\multicicloMIPS0|operativa|saidaCntrALU\(1)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0))))) # (!\multicicloMIPS0|operativa|ula|Mux31~7_combout\ 
-- & (\multicicloMIPS0|operativa|ula|Mux31~8_combout\ & (\multicicloMIPS0|operativa|saidaCntrALU\(0) $ (\multicicloMIPS0|operativa|saidaCntrALU\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux31~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux31~7_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	combout => \multicicloMIPS0|operativa|ula|Mux31~20_combout\);

-- Location: LCCOMB_X70_Y27_N8
\multicicloMIPS0|operativa|ula|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~9_combout\ = (\multicicloMIPS0|operativa|ula|Mux31~19_combout\) # ((!\multicicloMIPS0|controle|orgBALU\(0) & (!\multicicloMIPS0|operativa|RI\(7) & \multicicloMIPS0|operativa|ula|Mux31~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgBALU\(0),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|ula|Mux31~19_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux31~20_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux31~9_combout\);

-- Location: LCCOMB_X71_Y20_N30
\multicicloMIPS0|operativa|ula|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~10_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|Mux31~6_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~14_combout\))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (((\multicicloMIPS0|operativa|ula|Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|Mux31~6_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~14_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux31~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux31~10_combout\);

-- Location: LCCOMB_X67_Y19_N20
\multicicloMIPS0|operativa|ula|ShiftRight0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~6_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|Mux16~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|Mux17~3_combout\))))) # (!\multicicloMIPS0|operativa|RI\(7) & (((\multicicloMIPS0|operativa|RI\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|Mux16~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|Mux17~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~6_combout\);

-- Location: LCCOMB_X67_Y19_N30
\multicicloMIPS0|operativa|ula|ShiftRight0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~7_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (((\multicicloMIPS0|operativa|ula|ShiftRight0~6_combout\)))) # (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~6_combout\ & 
-- (\multicicloMIPS0|operativa|Mux18~3_combout\)) # (!\multicicloMIPS0|operativa|ula|ShiftRight0~6_combout\ & ((\multicicloMIPS0|operativa|Mux19~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux18~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~6_combout\,
	datad => \multicicloMIPS0|operativa|Mux19~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~7_combout\);

-- Location: LCCOMB_X67_Y23_N18
\multicicloMIPS0|operativa|ula|ShiftRight0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~8_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux22~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|Mux23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|Mux23~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux22~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~8_combout\);

-- Location: LCCOMB_X71_Y23_N24
\multicicloMIPS0|operativa|ula|ShiftRight0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~11_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~10_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~8_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\ & 
-- \multicicloMIPS0|operativa|Mux20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~10_combout\,
	datac => \multicicloMIPS0|operativa|Mux20~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~8_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~11_combout\);

-- Location: LCCOMB_X70_Y20_N28
\multicicloMIPS0|operativa|ula|ShiftRight0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~12_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftRight0~7_combout\)) # (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~7_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~11_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~12_combout\);

-- Location: LCCOMB_X70_Y20_N12
\multicicloMIPS0|operativa|ula|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~18_combout\ = (\multicicloMIPS0|operativa|RI\(9) & (\multicicloMIPS0|operativa|ula|ShiftRight0~12_combout\ & (\multicicloMIPS0|operativa|saidaCntrALU\(0) $ (\multicicloMIPS0|operativa|saidaCntrALU\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~12_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux31~18_combout\);

-- Location: LCCOMB_X71_Y20_N28
\multicicloMIPS0|operativa|ula|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~11_combout\ = (!\multicicloMIPS0|operativa|RI\(10) & ((\multicicloMIPS0|operativa|ula|Mux31~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|operativa|ula|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|ula|Mux31~10_combout\,
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|ula|Mux31~18_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux31~11_combout\);

-- Location: LCCOMB_X71_Y20_N10
\multicicloMIPS0|operativa|ula|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~14_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(2) & (\multicicloMIPS0|operativa|ula|Mux31~17_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & (((\multicicloMIPS0|operativa|ula|Mux31~13_combout\) # 
-- (\multicicloMIPS0|operativa|ula|Mux31~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux31~17_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datac => \multicicloMIPS0|operativa|ula|Mux31~13_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux31~11_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux31~14_combout\);

-- Location: LCFF_X71_Y20_N21
\multicicloMIPS0|operativa|SaidaALU[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux31~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(0));

-- Location: LCCOMB_X66_Y25_N4
\multicicloMIPS0|operativa|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux63~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(0))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux31~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datab => \multicicloMIPS0|operativa|SaidaALU\(0),
	datac => \multicicloMIPS0|operativa|ula|Mux31~17_combout\,
	datad => \multicicloMIPS0|controle|opALU\(0),
	combout => \multicicloMIPS0|operativa|Mux63~0_combout\);

-- Location: LCFF_X66_Y25_N15
\multicicloMIPS0|operativa|PC[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Mux63~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(0));

-- Location: LCFF_X78_Y24_N9
\multicicloMIPS0|operativa|breg|breg[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector44~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][0]~regout\);

-- Location: LCCOMB_X77_Y26_N10
\multicicloMIPS0|operativa|breg|breg[13][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[13][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[13][0]~feeder_combout\);

-- Location: LCFF_X77_Y26_N11
\multicicloMIPS0|operativa|breg|breg[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[13][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][0]~regout\);

-- Location: LCCOMB_X77_Y26_N16
\multicicloMIPS0|operativa|breg|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|RI\(21))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][0]~regout\))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[12][0]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[13][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~17_combout\);

-- Location: LCFF_X77_Y24_N25
\multicicloMIPS0|operativa|breg|breg[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector44~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][0]~regout\);

-- Location: LCFF_X78_Y24_N3
\multicicloMIPS0|operativa|breg|breg[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector44~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][0]~regout\);

-- Location: LCCOMB_X78_Y26_N16
\multicicloMIPS0|operativa|breg|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux31~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][0]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux31~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][0]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux31~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|Mux31~17_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[15][0]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~18_combout\);

-- Location: LCCOMB_X77_Y23_N22
\multicicloMIPS0|operativa|breg|breg[2][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[2][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[2][0]~feeder_combout\);

-- Location: LCFF_X77_Y23_N23
\multicicloMIPS0|operativa|breg|breg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[2][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][0]~regout\);

-- Location: LCFF_X81_Y24_N3
\multicicloMIPS0|operativa|breg|breg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector44~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][0]~regout\);

-- Location: LCFF_X80_Y24_N31
\multicicloMIPS0|operativa|breg|breg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector44~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][0]~regout\);

-- Location: LCCOMB_X78_Y26_N28
\multicicloMIPS0|operativa|breg|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][0]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[3][0]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|breg[1][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~14_combout\);

-- Location: LCCOMB_X78_Y26_N26
\multicicloMIPS0|operativa|breg|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux31~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[2][0]~regout\ & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[2][0]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux31~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~15_combout\);

-- Location: LCCOMB_X83_Y20_N22
\multicicloMIPS0|operativa|breg|breg[11][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[11][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[11][0]~feeder_combout\);

-- Location: LCFF_X83_Y20_N23
\multicicloMIPS0|operativa|breg|breg[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[11][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][0]~regout\);

-- Location: LCFF_X83_Y28_N23
\multicicloMIPS0|operativa|breg|breg[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector44~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][0]~regout\);

-- Location: LCCOMB_X83_Y28_N22
\multicicloMIPS0|operativa|breg|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][0]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[8][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[10][0]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[8][0]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux31~12_combout\);

-- Location: LCCOMB_X83_Y20_N28
\multicicloMIPS0|operativa|breg|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~13_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux31~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][0]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux31~12_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][0]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][0]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[11][0]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|breg|Mux31~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~13_combout\);

-- Location: LCCOMB_X85_Y20_N0
\multicicloMIPS0|operativa|breg|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23)) # (\multicicloMIPS0|operativa|breg|Mux31~13_combout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|Mux31~15_combout\ & (!\multicicloMIPS0|operativa|RI\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|Mux31~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux31~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~16_combout\);

-- Location: LCCOMB_X78_Y26_N6
\multicicloMIPS0|operativa|breg|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~19_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux31~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux31~18_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux31~16_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux31~11_combout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux31~11_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux31~18_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux31~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~19_combout\);

-- Location: LCCOMB_X86_Y20_N26
\multicicloMIPS0|operativa|breg|breg[28][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[28][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[28][0]~feeder_combout\);

-- Location: LCFF_X86_Y20_N27
\multicicloMIPS0|operativa|breg|breg[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[28][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][0]~regout\);

-- Location: LCCOMB_X86_Y20_N20
\multicicloMIPS0|operativa|breg|breg[24][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[24][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[24][0]~feeder_combout\);

-- Location: LCFF_X86_Y20_N21
\multicicloMIPS0|operativa|breg|breg[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[24][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][0]~regout\);

-- Location: LCFF_X86_Y24_N9
\multicicloMIPS0|operativa|breg|breg[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector44~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][0]~regout\);

-- Location: LCCOMB_X86_Y21_N2
\multicicloMIPS0|operativa|breg|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~4_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|breg[20][0]~regout\) # (\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[16][0]~regout\ & ((!\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][0]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[20][0]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux31~4_combout\);

-- Location: LCCOMB_X86_Y20_N8
\multicicloMIPS0|operativa|breg|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~5_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux31~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][0]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux31~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[24][0]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[28][0]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[24][0]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux31~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~5_combout\);

-- Location: LCCOMB_X82_Y20_N4
\multicicloMIPS0|operativa|breg|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|Mux31~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux31~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux31~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux31~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~6_combout\);

-- Location: LCFF_X88_Y24_N19
\multicicloMIPS0|operativa|breg|breg[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector44~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][0]~regout\);

-- Location: LCFF_X88_Y24_N25
\multicicloMIPS0|operativa|breg|breg[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector44~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][0]~regout\);

-- Location: LCCOMB_X88_Y24_N16
\multicicloMIPS0|operativa|breg|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][0]~regout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[19][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[19][0]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][0]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux31~7_combout\);

-- Location: LCCOMB_X83_Y22_N24
\multicicloMIPS0|operativa|breg|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~8_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux31~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][0]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux31~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[23][0]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][0]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux31~7_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[31][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~8_combout\);

-- Location: LCCOMB_X82_Y20_N2
\multicicloMIPS0|operativa|breg|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux31~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux31~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux31~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux31~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux31~1_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux31~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux31~8_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~9_combout\);

-- Location: LCCOMB_X66_Y25_N24
\multicicloMIPS0|operativa|breg|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux31~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux31~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux31~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(25),
	datac => \multicicloMIPS0|operativa|breg|Mux31~19_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux31~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux31~20_combout\);

-- Location: LCFF_X66_Y25_N25
\multicicloMIPS0|operativa|regA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux31~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(0));

-- Location: LCCOMB_X66_Y25_N16
\multicicloMIPS0|operativa|Selector76~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector76~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(0)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|PC\(0),
	datac => \multicicloMIPS0|operativa|regA\(0),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector76~0_combout\);

-- Location: LCCOMB_X71_Y20_N8
\multicicloMIPS0|operativa|ula|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~0_combout\ = \multicicloMIPS0|operativa|Selector76~0_combout\ $ (((\multicicloMIPS0|operativa|Mux31~0_combout\) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|Selector76~0_combout\,
	datad => \multicicloMIPS0|operativa|Mux31~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~0_combout\);

-- Location: LCCOMB_X71_Y20_N14
\multicicloMIPS0|operativa|ula|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~1_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(0) & ((\multicicloMIPS0|operativa|Selector76~0_combout\) # (\multicicloMIPS0|operativa|Mux31~0_combout\))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & 
-- (\multicicloMIPS0|operativa|Selector76~0_combout\ & \multicicloMIPS0|operativa|Mux31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|Selector76~0_combout\,
	datad => \multicicloMIPS0|operativa|Mux31~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~1_combout\);

-- Location: LCCOMB_X71_Y20_N16
\multicicloMIPS0|operativa|ula|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~15_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(2) & (((\multicicloMIPS0|operativa|saidaCntrALU\(1))))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & ((\multicicloMIPS0|operativa|saidaCntrALU\(1) & 
-- (\multicicloMIPS0|operativa|ula|Add0~1_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & ((\multicicloMIPS0|operativa|ula|Add0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datab => \multicicloMIPS0|operativa|ula|Add0~1_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|ula|Add0~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux31~15_combout\);

-- Location: LCCOMB_X68_Y26_N8
\multicicloMIPS0|operativa|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux12~0_combout\ = (\multicicloMIPS0|controle|orgBALU\(1) & (((\multicicloMIPS0|operativa|RI\(15))))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(19) & 
-- ((!\multicicloMIPS0|controle|orgBALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(19),
	datab => \multicicloMIPS0|operativa|RI\(15),
	datac => \multicicloMIPS0|controle|orgBALU\(1),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux12~0_combout\);

-- Location: LCCOMB_X80_Y20_N4
\multicicloMIPS0|operativa|breg|breg[2][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[2][10]~feeder_combout\ = \multicicloMIPS0|operativa|Selector34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector34~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[2][10]~feeder_combout\);

-- Location: LCFF_X80_Y20_N5
\multicicloMIPS0|operativa|breg|breg[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[2][10]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][10]~regout\);

-- Location: LCCOMB_X80_Y20_N0
\multicicloMIPS0|operativa|breg|breg[3][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[3][10]~feeder_combout\ = \multicicloMIPS0|operativa|Selector34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector34~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[3][10]~feeder_combout\);

-- Location: LCFF_X80_Y20_N1
\multicicloMIPS0|operativa|breg|breg[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[3][10]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][10]~regout\);

-- Location: LCCOMB_X80_Y20_N28
\multicicloMIPS0|operativa|breg|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][10]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[1][10]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[3][10]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux21~14_combout\);

-- Location: LCCOMB_X80_Y20_N30
\multicicloMIPS0|operativa|breg|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux21~14_combout\) # ((\multicicloMIPS0|operativa|RI\(22) & (!\multicicloMIPS0|operativa|RI\(21) & \multicicloMIPS0|operativa|breg|breg[2][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[2][10]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux21~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~15_combout\);

-- Location: LCCOMB_X79_Y26_N2
\multicicloMIPS0|operativa|breg|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~16_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|Mux21~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux21~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux21~13_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux21~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux21~16_combout\);

-- Location: LCFF_X77_Y25_N17
\multicicloMIPS0|operativa|breg|breg[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][10]~regout\);

-- Location: LCCOMB_X77_Y25_N22
\multicicloMIPS0|operativa|breg|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~17_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[13][10]~regout\) # ((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (((\multicicloMIPS0|operativa|breg|breg[12][10]~regout\ & !\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[13][10]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[12][10]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux21~17_combout\);

-- Location: LCCOMB_X78_Y27_N14
\multicicloMIPS0|operativa|breg|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux21~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][10]~regout\) # (!\multicicloMIPS0|operativa|RI\(22))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux21~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[14][10]~regout\ & (\multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][10]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux21~17_combout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|breg[15][10]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~18_combout\);

-- Location: LCCOMB_X79_Y26_N0
\multicicloMIPS0|operativa|breg|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux21~16_combout\ & (((\multicicloMIPS0|operativa|breg|Mux21~18_combout\) # (!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux21~16_combout\ 
-- & (\multicicloMIPS0|operativa|breg|Mux21~11_combout\ & (\multicicloMIPS0|operativa|RI\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux21~11_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux21~16_combout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux21~18_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~19_combout\);

-- Location: LCCOMB_X87_Y20_N10
\multicicloMIPS0|operativa|breg|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[25][10]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((!\multicicloMIPS0|operativa|RI\(23) & \multicicloMIPS0|operativa|breg|breg[17][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[25][10]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[17][10]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~0_combout\);

-- Location: LCCOMB_X87_Y20_N0
\multicicloMIPS0|operativa|breg|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~1_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux21~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][10]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux21~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[21][10]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][10]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][10]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux21~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~1_combout\);

-- Location: LCFF_X83_Y22_N15
\multicicloMIPS0|operativa|breg|breg[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector34~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][10]~regout\);

-- Location: LCCOMB_X89_Y22_N8
\multicicloMIPS0|operativa|breg|breg[19][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[19][10]~feeder_combout\ = \multicicloMIPS0|operativa|Selector34~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector34~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[19][10]~feeder_combout\);

-- Location: LCFF_X89_Y22_N9
\multicicloMIPS0|operativa|breg|breg[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[19][10]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][10]~regout\);

-- Location: LCCOMB_X89_Y26_N12
\multicicloMIPS0|operativa|breg|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[27][10]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((!\multicicloMIPS0|operativa|RI\(23) & \multicicloMIPS0|operativa|breg|breg[19][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[27][10]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[19][10]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~7_combout\);

-- Location: LCCOMB_X83_Y22_N14
\multicicloMIPS0|operativa|breg|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~8_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux21~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][10]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux21~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[23][10]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][10]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[31][10]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux21~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~8_combout\);

-- Location: LCCOMB_X82_Y27_N0
\multicicloMIPS0|operativa|breg|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][10]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[18][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[18][10]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[22][10]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux21~2_combout\);

-- Location: LCCOMB_X85_Y20_N14
\multicicloMIPS0|operativa|breg|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux21~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][10]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux21~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[26][10]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][10]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|Mux21~2_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[30][10]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~3_combout\);

-- Location: LCCOMB_X87_Y27_N22
\multicicloMIPS0|operativa|breg|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[20][10]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[16][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[20][10]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[16][10]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux21~4_combout\);

-- Location: LCCOMB_X87_Y27_N2
\multicicloMIPS0|operativa|breg|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~5_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux21~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][10]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux21~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[24][10]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[24][10]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[28][10]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|Mux21~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~5_combout\);

-- Location: LCCOMB_X86_Y20_N4
\multicicloMIPS0|operativa|breg|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|Mux21~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux21~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux21~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux21~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~6_combout\);

-- Location: LCCOMB_X83_Y22_N20
\multicicloMIPS0|operativa|breg|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux21~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux21~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux21~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux21~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux21~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux21~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux21~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~9_combout\);

-- Location: LCCOMB_X72_Y22_N28
\multicicloMIPS0|operativa|breg|Mux21~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux21~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux21~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(25),
	datac => \multicicloMIPS0|operativa|breg|Mux21~19_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux21~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux21~20_combout\);

-- Location: LCFF_X72_Y22_N29
\multicicloMIPS0|operativa|regA[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux21~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(10));

-- Location: LCCOMB_X71_Y24_N30
\multicicloMIPS0|operativa|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux53~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(10))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux21~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datab => \multicicloMIPS0|operativa|SaidaALU\(10),
	datac => \multicicloMIPS0|controle|opALU\(0),
	datad => \multicicloMIPS0|operativa|ula|Mux21~7_combout\,
	combout => \multicicloMIPS0|operativa|Mux53~0_combout\);

-- Location: LCCOMB_X71_Y24_N16
\multicicloMIPS0|operativa|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux53~1_combout\ = (\multicicloMIPS0|operativa|Mux53~0_combout\) # ((\multicicloMIPS0|operativa|RI\(8) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|Mux53~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux53~1_combout\);

-- Location: LCFF_X71_Y24_N5
\multicicloMIPS0|operativa|PC[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Mux53~1_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(10));

-- Location: LCCOMB_X71_Y22_N24
\multicicloMIPS0|operativa|Selector66~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector66~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(10))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regA\(10),
	datac => \multicicloMIPS0|operativa|PC\(10),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector66~0_combout\);

-- Location: LCCOMB_X67_Y26_N0
\multicicloMIPS0|operativa|ula|LessThan8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~1_cout\ = CARRY((\multicicloMIPS0|operativa|Mux31~0_combout\ & !\multicicloMIPS0|operativa|Selector76~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux31~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector76~0_combout\,
	datad => VCC,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~1_cout\);

-- Location: LCCOMB_X67_Y26_N2
\multicicloMIPS0|operativa|ula|LessThan8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~3_cout\ = CARRY((\multicicloMIPS0|operativa|Mux30~0_combout\ & (\multicicloMIPS0|operativa|Selector75~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~1_cout\)) # (!\multicicloMIPS0|operativa|Mux30~0_combout\ 
-- & ((\multicicloMIPS0|operativa|Selector75~0_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux30~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector75~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~1_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~3_cout\);

-- Location: LCCOMB_X67_Y26_N4
\multicicloMIPS0|operativa|ula|LessThan8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~5_cout\ = CARRY((\multicicloMIPS0|operativa|Selector74~0_combout\ & (\multicicloMIPS0|operativa|Mux29~1_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~3_cout\)) # 
-- (!\multicicloMIPS0|operativa|Selector74~0_combout\ & ((\multicicloMIPS0|operativa|Mux29~1_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector74~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux29~1_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~3_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~5_cout\);

-- Location: LCCOMB_X67_Y26_N6
\multicicloMIPS0|operativa|ula|LessThan8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~7_cout\ = CARRY((\multicicloMIPS0|operativa|Mux28~4_combout\ & (\multicicloMIPS0|operativa|Selector73~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~5_cout\)) # (!\multicicloMIPS0|operativa|Mux28~4_combout\ 
-- & ((\multicicloMIPS0|operativa|Selector73~0_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~4_combout\,
	datab => \multicicloMIPS0|operativa|Selector73~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~5_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~7_cout\);

-- Location: LCCOMB_X67_Y26_N8
\multicicloMIPS0|operativa|ula|LessThan8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~9_cout\ = CARRY((\multicicloMIPS0|operativa|Mux27~4_combout\ & ((!\multicicloMIPS0|operativa|ula|LessThan8~7_cout\) # (!\multicicloMIPS0|operativa|Selector72~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|Mux27~4_combout\ & (!\multicicloMIPS0|operativa|Selector72~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux27~4_combout\,
	datab => \multicicloMIPS0|operativa|Selector72~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~7_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~9_cout\);

-- Location: LCCOMB_X67_Y26_N10
\multicicloMIPS0|operativa|ula|LessThan8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~11_cout\ = CARRY((\multicicloMIPS0|operativa|Selector71~0_combout\ & ((!\multicicloMIPS0|operativa|ula|LessThan8~9_cout\) # (!\multicicloMIPS0|operativa|Mux26~3_combout\))) # 
-- (!\multicicloMIPS0|operativa|Selector71~0_combout\ & (!\multicicloMIPS0|operativa|Mux26~3_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector71~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux26~3_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~9_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~11_cout\);

-- Location: LCCOMB_X67_Y26_N12
\multicicloMIPS0|operativa|ula|LessThan8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~13_cout\ = CARRY((\multicicloMIPS0|operativa|Selector70~0_combout\ & (\multicicloMIPS0|operativa|Mux25~3_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~11_cout\)) # 
-- (!\multicicloMIPS0|operativa|Selector70~0_combout\ & ((\multicicloMIPS0|operativa|Mux25~3_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector70~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux25~3_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~11_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~13_cout\);

-- Location: LCCOMB_X67_Y26_N14
\multicicloMIPS0|operativa|ula|LessThan8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~15_cout\ = CARRY((\multicicloMIPS0|operativa|Selector69~0_combout\ & ((!\multicicloMIPS0|operativa|ula|LessThan8~13_cout\) # (!\multicicloMIPS0|operativa|Mux24~3_combout\))) # 
-- (!\multicicloMIPS0|operativa|Selector69~0_combout\ & (!\multicicloMIPS0|operativa|Mux24~3_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector69~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux24~3_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~13_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~15_cout\);

-- Location: LCCOMB_X67_Y26_N16
\multicicloMIPS0|operativa|ula|LessThan8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~17_cout\ = CARRY((\multicicloMIPS0|operativa|Selector68~0_combout\ & (\multicicloMIPS0|operativa|Mux23~3_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~15_cout\)) # 
-- (!\multicicloMIPS0|operativa|Selector68~0_combout\ & ((\multicicloMIPS0|operativa|Mux23~3_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector68~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux23~3_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~15_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~17_cout\);

-- Location: LCCOMB_X67_Y26_N18
\multicicloMIPS0|operativa|ula|LessThan8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~19_cout\ = CARRY((\multicicloMIPS0|operativa|Mux22~3_combout\ & (\multicicloMIPS0|operativa|Selector67~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~17_cout\)) # 
-- (!\multicicloMIPS0|operativa|Mux22~3_combout\ & ((\multicicloMIPS0|operativa|Selector67~0_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux22~3_combout\,
	datab => \multicicloMIPS0|operativa|Selector67~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~17_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~19_cout\);

-- Location: LCCOMB_X67_Y26_N20
\multicicloMIPS0|operativa|ula|LessThan8~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~21_cout\ = CARRY((\multicicloMIPS0|operativa|Mux21~3_combout\ & ((!\multicicloMIPS0|operativa|ula|LessThan8~19_cout\) # (!\multicicloMIPS0|operativa|Selector66~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|Mux21~3_combout\ & (!\multicicloMIPS0|operativa|Selector66~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux21~3_combout\,
	datab => \multicicloMIPS0|operativa|Selector66~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~19_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~21_cout\);

-- Location: LCCOMB_X67_Y26_N22
\multicicloMIPS0|operativa|ula|LessThan8~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~23_cout\ = CARRY((\multicicloMIPS0|operativa|Mux20~3_combout\ & (\multicicloMIPS0|operativa|Selector65~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~21_cout\)) # 
-- (!\multicicloMIPS0|operativa|Mux20~3_combout\ & ((\multicicloMIPS0|operativa|Selector65~0_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux20~3_combout\,
	datab => \multicicloMIPS0|operativa|Selector65~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~21_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~23_cout\);

-- Location: LCCOMB_X67_Y26_N24
\multicicloMIPS0|operativa|ula|LessThan8~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~25_cout\ = CARRY((\multicicloMIPS0|operativa|Selector64~0_combout\ & (\multicicloMIPS0|operativa|Mux19~3_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~23_cout\)) # 
-- (!\multicicloMIPS0|operativa|Selector64~0_combout\ & ((\multicicloMIPS0|operativa|Mux19~3_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector64~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux19~3_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~23_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~25_cout\);

-- Location: LCCOMB_X67_Y26_N26
\multicicloMIPS0|operativa|ula|LessThan8~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~27_cout\ = CARRY((\multicicloMIPS0|operativa|Mux18~3_combout\ & (\multicicloMIPS0|operativa|Selector63~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~25_cout\)) # 
-- (!\multicicloMIPS0|operativa|Mux18~3_combout\ & ((\multicicloMIPS0|operativa|Selector63~0_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux18~3_combout\,
	datab => \multicicloMIPS0|operativa|Selector63~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~25_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~27_cout\);

-- Location: LCCOMB_X67_Y26_N28
\multicicloMIPS0|operativa|ula|LessThan8~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~29_cout\ = CARRY((\multicicloMIPS0|operativa|Mux17~3_combout\ & ((!\multicicloMIPS0|operativa|ula|LessThan8~27_cout\) # (!\multicicloMIPS0|operativa|Selector62~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|Mux17~3_combout\ & (!\multicicloMIPS0|operativa|Selector62~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux17~3_combout\,
	datab => \multicicloMIPS0|operativa|Selector62~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~27_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~29_cout\);

-- Location: LCCOMB_X67_Y26_N30
\multicicloMIPS0|operativa|ula|LessThan8~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~31_cout\ = CARRY((\multicicloMIPS0|operativa|Selector61~0_combout\ & ((!\multicicloMIPS0|operativa|ula|LessThan8~29_cout\) # (!\multicicloMIPS0|operativa|Mux16~3_combout\))) # 
-- (!\multicicloMIPS0|operativa|Selector61~0_combout\ & (!\multicicloMIPS0|operativa|Mux16~3_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector61~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux16~3_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~29_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~31_cout\);

-- Location: LCCOMB_X67_Y25_N0
\multicicloMIPS0|operativa|ula|LessThan8~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~33_cout\ = CARRY((\multicicloMIPS0|operativa|Selector60~0_combout\ & (\multicicloMIPS0|operativa|Mux15~3_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~31_cout\)) # 
-- (!\multicicloMIPS0|operativa|Selector60~0_combout\ & ((\multicicloMIPS0|operativa|Mux15~3_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector60~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux15~3_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~31_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~33_cout\);

-- Location: LCCOMB_X67_Y25_N2
\multicicloMIPS0|operativa|ula|LessThan8~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~35_cout\ = CARRY((\multicicloMIPS0|operativa|Selector59~0_combout\ & ((!\multicicloMIPS0|operativa|ula|LessThan8~33_cout\) # (!\multicicloMIPS0|operativa|Mux14~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|Selector59~0_combout\ & (!\multicicloMIPS0|operativa|Mux14~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector59~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux14~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~33_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~35_cout\);

-- Location: LCCOMB_X67_Y25_N4
\multicicloMIPS0|operativa|ula|LessThan8~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~37_cout\ = CARRY((\multicicloMIPS0|operativa|Selector58~0_combout\ & (\multicicloMIPS0|operativa|Mux13~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~35_cout\)) # 
-- (!\multicicloMIPS0|operativa|Selector58~0_combout\ & ((\multicicloMIPS0|operativa|Mux13~0_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector58~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux13~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~35_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~37_cout\);

-- Location: LCCOMB_X67_Y25_N6
\multicicloMIPS0|operativa|ula|LessThan8~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~39_cout\ = CARRY((\multicicloMIPS0|operativa|Selector57~0_combout\ & ((!\multicicloMIPS0|operativa|ula|LessThan8~37_cout\) # (!\multicicloMIPS0|operativa|Mux12~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|Selector57~0_combout\ & (!\multicicloMIPS0|operativa|Mux12~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector57~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux12~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~37_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~39_cout\);

-- Location: LCCOMB_X67_Y25_N8
\multicicloMIPS0|operativa|ula|LessThan8~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~41_cout\ = CARRY((\multicicloMIPS0|operativa|Mux11~0_combout\ & ((!\multicicloMIPS0|operativa|ula|LessThan8~39_cout\) # (!\multicicloMIPS0|operativa|Selector56~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|Mux11~0_combout\ & (!\multicicloMIPS0|operativa|Selector56~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux11~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector56~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~39_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~41_cout\);

-- Location: LCCOMB_X67_Y25_N10
\multicicloMIPS0|operativa|ula|LessThan8~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~43_cout\ = CARRY((\multicicloMIPS0|operativa|Mux10~0_combout\ & (\multicicloMIPS0|operativa|Selector55~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~41_cout\)) # 
-- (!\multicicloMIPS0|operativa|Mux10~0_combout\ & ((\multicicloMIPS0|operativa|Selector55~0_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux10~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector55~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~41_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~43_cout\);

-- Location: LCCOMB_X67_Y25_N12
\multicicloMIPS0|operativa|ula|LessThan8~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~45_cout\ = CARRY((\multicicloMIPS0|operativa|Mux9~0_combout\ & ((!\multicicloMIPS0|operativa|ula|LessThan8~43_cout\) # (!\multicicloMIPS0|operativa|Selector54~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|Mux9~0_combout\ & (!\multicicloMIPS0|operativa|Selector54~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux9~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector54~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~43_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~45_cout\);

-- Location: LCCOMB_X67_Y25_N14
\multicicloMIPS0|operativa|ula|LessThan8~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~47_cout\ = CARRY((\multicicloMIPS0|operativa|Selector53~0_combout\ & ((!\multicicloMIPS0|operativa|ula|LessThan8~45_cout\) # (!\multicicloMIPS0|operativa|Mux8~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|Selector53~0_combout\ & (!\multicicloMIPS0|operativa|Mux8~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector53~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux8~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~45_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~47_cout\);

-- Location: LCCOMB_X67_Y25_N16
\multicicloMIPS0|operativa|ula|LessThan8~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~49_cout\ = CARRY((\multicicloMIPS0|operativa|Selector52~0_combout\ & (\multicicloMIPS0|operativa|Mux7~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~47_cout\)) # 
-- (!\multicicloMIPS0|operativa|Selector52~0_combout\ & ((\multicicloMIPS0|operativa|Mux7~0_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector52~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux7~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~47_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~49_cout\);

-- Location: LCCOMB_X67_Y25_N18
\multicicloMIPS0|operativa|ula|LessThan8~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~51_cout\ = CARRY((\multicicloMIPS0|operativa|Mux6~0_combout\ & (\multicicloMIPS0|operativa|Selector51~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~49_cout\)) # (!\multicicloMIPS0|operativa|Mux6~0_combout\ 
-- & ((\multicicloMIPS0|operativa|Selector51~0_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux6~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector51~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~49_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~51_cout\);

-- Location: LCCOMB_X67_Y25_N20
\multicicloMIPS0|operativa|ula|LessThan8~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~53_cout\ = CARRY((\multicicloMIPS0|operativa|Mux5~0_combout\ & ((!\multicicloMIPS0|operativa|ula|LessThan8~51_cout\) # (!\multicicloMIPS0|operativa|Selector50~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|Mux5~0_combout\ & (!\multicicloMIPS0|operativa|Selector50~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux5~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector50~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~51_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~53_cout\);

-- Location: LCCOMB_X67_Y25_N22
\multicicloMIPS0|operativa|ula|LessThan8~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~55_cout\ = CARRY((\multicicloMIPS0|operativa|Mux4~0_combout\ & (\multicicloMIPS0|operativa|Selector49~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~53_cout\)) # (!\multicicloMIPS0|operativa|Mux4~0_combout\ 
-- & ((\multicicloMIPS0|operativa|Selector49~0_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux4~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector49~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~53_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~55_cout\);

-- Location: LCCOMB_X67_Y25_N24
\multicicloMIPS0|operativa|ula|LessThan8~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~57_cout\ = CARRY((\multicicloMIPS0|operativa|Selector48~0_combout\ & (\multicicloMIPS0|operativa|Mux3~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~55_cout\)) # 
-- (!\multicicloMIPS0|operativa|Selector48~0_combout\ & ((\multicicloMIPS0|operativa|Mux3~0_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector48~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux3~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~55_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~57_cout\);

-- Location: LCCOMB_X67_Y25_N26
\multicicloMIPS0|operativa|ula|LessThan8~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~59_cout\ = CARRY((\multicicloMIPS0|operativa|Selector47~0_combout\ & ((!\multicicloMIPS0|operativa|ula|LessThan8~57_cout\) # (!\multicicloMIPS0|operativa|Mux2~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|Selector47~0_combout\ & (!\multicicloMIPS0|operativa|Mux2~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector47~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux2~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~57_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~59_cout\);

-- Location: LCCOMB_X67_Y25_N28
\multicicloMIPS0|operativa|ula|LessThan8~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~61_cout\ = CARRY((\multicicloMIPS0|operativa|Selector46~0_combout\ & (\multicicloMIPS0|operativa|Mux1~0_combout\ & !\multicicloMIPS0|operativa|ula|LessThan8~59_cout\)) # 
-- (!\multicicloMIPS0|operativa|Selector46~0_combout\ & ((\multicicloMIPS0|operativa|Mux1~0_combout\) # (!\multicicloMIPS0|operativa|ula|LessThan8~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector46~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux1~0_combout\,
	datad => VCC,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~59_cout\,
	cout => \multicicloMIPS0|operativa|ula|LessThan8~61_cout\);

-- Location: LCCOMB_X67_Y25_N30
\multicicloMIPS0|operativa|ula|LessThan8~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|LessThan8~62_combout\ = (\multicicloMIPS0|operativa|Mux0~0_combout\ & (\multicicloMIPS0|operativa|ula|LessThan8~61_cout\ & \multicicloMIPS0|operativa|Selector45~0_combout\)) # (!\multicicloMIPS0|operativa|Mux0~0_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|LessThan8~61_cout\) # (\multicicloMIPS0|operativa|Selector45~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datad => \multicicloMIPS0|operativa|Selector45~0_combout\,
	cin => \multicicloMIPS0|operativa|ula|LessThan8~61_cout\,
	combout => \multicicloMIPS0|operativa|ula|LessThan8~62_combout\);

-- Location: LCCOMB_X71_Y20_N2
\multicicloMIPS0|operativa|ula|Add0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Add0~7_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(0) & ((\multicicloMIPS0|operativa|ula|LessThan8~62_combout\))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(0) & (\multicicloMIPS0|operativa|Selector76~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|Selector76~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|LessThan8~62_combout\,
	combout => \multicicloMIPS0|operativa|ula|Add0~7_combout\);

-- Location: LCCOMB_X71_Y20_N0
\multicicloMIPS0|operativa|ula|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~16_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(2) & ((\multicicloMIPS0|operativa|ula|Mux31~15_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~7_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux31~15_combout\ 
-- & (\multicicloMIPS0|operativa|ula|Add0~0_combout\)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & (((\multicicloMIPS0|operativa|ula|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datab => \multicicloMIPS0|operativa|ula|Add0~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux31~15_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~7_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux31~16_combout\);

-- Location: LCCOMB_X71_Y20_N20
\multicicloMIPS0|operativa|ula|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux31~17_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(3) & (\multicicloMIPS0|operativa|ula|Mux31~14_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(3) & ((\multicicloMIPS0|operativa|ula|Mux31~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datac => \multicicloMIPS0|operativa|ula|Mux31~14_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux31~16_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux31~17_combout\);

-- Location: LCCOMB_X67_Y24_N12
\multicicloMIPS0|operativa|ula|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Equal0~0_combout\ = (!\multicicloMIPS0|operativa|ula|Mux29~18_combout\ & (!\multicicloMIPS0|operativa|ula|Mux31~17_combout\ & (!\multicicloMIPS0|operativa|ula|Mux28~8_combout\ & 
-- !\multicicloMIPS0|operativa|ula|Mux30~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~18_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux31~17_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux28~8_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux30~8_combout\,
	combout => \multicicloMIPS0|operativa|ula|Equal0~0_combout\);

-- Location: LCCOMB_X67_Y24_N30
\multicicloMIPS0|operativa|ula|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Equal0~4_combout\ = (\multicicloMIPS0|operativa|ula|Equal0~1_combout\ & (\multicicloMIPS0|operativa|ula|Equal0~2_combout\ & (\multicicloMIPS0|operativa|ula|Equal0~3_combout\ & 
-- \multicicloMIPS0|operativa|ula|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Equal0~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|Equal0~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|Equal0~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|Equal0~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Equal0~4_combout\);

-- Location: LCCOMB_X67_Y24_N28
\multicicloMIPS0|operativa|ula|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Equal0~10_combout\ = (\multicicloMIPS0|operativa|ula|Equal0~9_combout\ & (\multicicloMIPS0|operativa|ula|Equal0~8_combout\ & (\multicicloMIPS0|operativa|ula|Equal0~7_combout\ & 
-- \multicicloMIPS0|operativa|ula|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Equal0~9_combout\,
	datab => \multicicloMIPS0|operativa|ula|Equal0~8_combout\,
	datac => \multicicloMIPS0|operativa|ula|Equal0~7_combout\,
	datad => \multicicloMIPS0|operativa|ula|Equal0~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Equal0~10_combout\);

-- Location: LCCOMB_X67_Y24_N18
\multicicloMIPS0|operativa|PC_behavior~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|PC_behavior~0_combout\ = (\multicicloMIPS0|controle|escrevePC~combout\) # ((\multicicloMIPS0|operativa|ula|Equal0~10_combout\ & ((\multicicloMIPS0|controle|escrevePCCond~combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Equal0~10_combout\ & (\multicicloMIPS0|controle|escrevePCCondN~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|escrevePC~combout\,
	datab => \multicicloMIPS0|controle|escrevePCCondN~combout\,
	datac => \multicicloMIPS0|controle|escrevePCCond~combout\,
	datad => \multicicloMIPS0|operativa|ula|Equal0~10_combout\,
	combout => \multicicloMIPS0|operativa|PC_behavior~0_combout\);

-- Location: LCFF_X68_Y24_N31
\multicicloMIPS0|operativa|PC[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Mux48~1_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(15));

-- Location: LCCOMB_X70_Y26_N10
\multicicloMIPS0|operativa|Selector61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector61~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(15))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(15),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|PC\(15),
	combout => \multicicloMIPS0|operativa|Selector61~0_combout\);

-- Location: LCCOMB_X70_Y22_N0
\multicicloMIPS0|operativa|ula|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux16~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector61~0_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~54_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datac => \multicicloMIPS0|operativa|Selector61~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~54_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux16~1_combout\);

-- Location: LCCOMB_X70_Y22_N18
\multicicloMIPS0|operativa|ula|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux16~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux16~1_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector61~0_combout\ $ (((\multicicloMIPS0|operativa|Mux16~3_combout\) # (\multicicloMIPS0|operativa|ula|Mux16~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux16~3_combout\,
	datab => \multicicloMIPS0|operativa|Selector61~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux16~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux16~2_combout\);

-- Location: LCCOMB_X69_Y19_N12
\multicicloMIPS0|operativa|ula|ShiftRight0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~87_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~86_combout\) # ((\multicicloMIPS0|operativa|Mux14~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & 
-- (((\multicicloMIPS0|operativa|ula|ShiftRight1~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~86_combout\,
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|RI\(8),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~79_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~87_combout\);

-- Location: LCCOMB_X69_Y19_N30
\multicicloMIPS0|operativa|ula|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux16~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~87_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~4_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~4_combout\ & (\multicicloMIPS0|operativa|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~5_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~4_combout\,
	datac => \multicicloMIPS0|operativa|Mux0~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~87_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux16~3_combout\);

-- Location: LCCOMB_X70_Y19_N26
\multicicloMIPS0|operativa|ula|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux16~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux16~3_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~94_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux16~3_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~85_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & (((\multicicloMIPS0|operativa|ula|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight0~94_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux16~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~85_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux16~4_combout\);

-- Location: LCCOMB_X70_Y22_N12
\multicicloMIPS0|operativa|ula|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux16~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux23~2_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~84_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux16~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~84_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux23~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux16~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux16~5_combout\);

-- Location: LCCOMB_X70_Y22_N22
\multicicloMIPS0|operativa|ula|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux16~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux16~5_combout\ & (\multicicloMIPS0|operativa|ula|Mux16~7_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux16~5_combout\ 
-- & ((\multicicloMIPS0|operativa|ula|Mux16~2_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux16~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux16~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux16~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux16~6_combout\);

-- Location: LCCOMB_X69_Y24_N8
\multicicloMIPS0|operativa|ula|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux16~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|Selector61~0_combout\ & ((\multicicloMIPS0|operativa|Mux16~3_combout\) # (\multicicloMIPS0|operativa|saidaCntrALU\(0)))) # 
-- (!\multicicloMIPS0|operativa|Selector61~0_combout\ & (\multicicloMIPS0|operativa|Mux16~3_combout\ & \multicicloMIPS0|operativa|saidaCntrALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector61~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux16~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux16~0_combout\);

-- Location: LCCOMB_X71_Y24_N26
\multicicloMIPS0|operativa|ula|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux16~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux16~0_combout\) # ((\multicicloMIPS0|operativa|ula|Mux16~6_combout\ & !\multicicloMIPS0|operativa|ula|Mux29~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|Mux16~6_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux16~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux16~7_combout\);

-- Location: LCFF_X71_Y24_N27
\multicicloMIPS0|operativa|SaidaALU[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux16~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(15));

-- Location: LCCOMB_X77_Y24_N18
\multicicloMIPS0|operativa|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector29~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|MDR\(15))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(15),
	datac => \multicicloMIPS0|operativa|SaidaALU\(15),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector29~0_combout\);

-- Location: LCFF_X85_Y21_N15
\multicicloMIPS0|operativa|breg|breg[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][15]~regout\);

-- Location: LCFF_X85_Y21_N21
\multicicloMIPS0|operativa|breg|breg[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][15]~regout\);

-- Location: LCCOMB_X85_Y21_N20
\multicicloMIPS0|operativa|breg|Mux48~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux48~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][15]~regout\) # ((!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux48~7_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[27][15]~regout\ & \multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux48~7_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][15]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux48~8_combout\);

-- Location: LCFF_X86_Y23_N5
\multicicloMIPS0|operativa|breg|breg[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][15]~regout\);

-- Location: LCCOMB_X86_Y23_N4
\multicicloMIPS0|operativa|breg|Mux48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[24][15]~regout\) # ((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (((\multicicloMIPS0|operativa|breg|breg[16][15]~regout\ & !\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[24][15]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[16][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux48~4_combout\);

-- Location: LCFF_X87_Y23_N27
\multicicloMIPS0|operativa|breg|breg[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][15]~regout\);

-- Location: LCCOMB_X87_Y23_N26
\multicicloMIPS0|operativa|breg|Mux48~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux48~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][15]~regout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux48~4_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[20][15]~regout\ & ((\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[20][15]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux48~4_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux48~5_combout\);

-- Location: LCCOMB_X83_Y24_N30
\multicicloMIPS0|operativa|breg|Mux48~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~6_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|Mux48~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux48~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux48~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux48~5_combout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux48~6_combout\);

-- Location: LCCOMB_X76_Y24_N10
\multicicloMIPS0|operativa|breg|Mux48~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux48~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux48~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux48~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux48~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux48~1_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux48~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux48~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux48~9_combout\);

-- Location: LCCOMB_X81_Y23_N12
\multicicloMIPS0|operativa|breg|breg[2][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[2][15]~feeder_combout\ = \multicicloMIPS0|operativa|Selector29~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector29~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[2][15]~feeder_combout\);

-- Location: LCFF_X81_Y23_N13
\multicicloMIPS0|operativa|breg|breg[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[2][15]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][15]~regout\);

-- Location: LCFF_X80_Y24_N9
\multicicloMIPS0|operativa|breg|breg[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][15]~regout\);

-- Location: LCFF_X80_Y24_N19
\multicicloMIPS0|operativa|breg|breg[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][15]~regout\);

-- Location: LCCOMB_X80_Y24_N8
\multicicloMIPS0|operativa|breg|Mux48~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[3][15]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[1][15]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[3][15]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux48~14_combout\);

-- Location: LCCOMB_X76_Y27_N20
\multicicloMIPS0|operativa|breg|Mux48~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux48~14_combout\) # ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[2][15]~regout\ & !\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[2][15]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux48~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux48~15_combout\);

-- Location: LCCOMB_X76_Y27_N14
\multicicloMIPS0|operativa|breg|Mux48~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|Mux48~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux48~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux48~13_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux48~15_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux48~16_combout\);

-- Location: LCFF_X78_Y27_N17
\multicicloMIPS0|operativa|breg|breg[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][15]~regout\);

-- Location: LCFF_X78_Y27_N31
\multicicloMIPS0|operativa|breg|breg[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][15]~regout\);

-- Location: LCCOMB_X78_Y27_N16
\multicicloMIPS0|operativa|breg|Mux48~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux48~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][15]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17)))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux48~17_combout\ & (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|breg[14][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux48~17_combout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[15][15]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][15]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux48~18_combout\);

-- Location: LCCOMB_X76_Y27_N12
\multicicloMIPS0|operativa|breg|Mux48~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~19_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux48~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux48~18_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux48~16_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux48~11_combout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux48~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux48~11_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux48~16_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux48~18_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux48~19_combout\);

-- Location: LCCOMB_X68_Y24_N0
\multicicloMIPS0|operativa|breg|Mux48~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux48~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux48~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux48~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(20),
	datab => \multicicloMIPS0|operativa|breg|Mux48~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux48~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux48~20_combout\);

-- Location: LCFF_X68_Y24_N1
\multicicloMIPS0|operativa|regB[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux48~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(15));

-- Location: LCFF_X66_Y22_N25
\multicicloMIPS0|operativa|RI[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(20));

-- Location: LCFF_X65_Y23_N25
\multicicloMIPS0|operativa|MDR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(3));

-- Location: LCCOMB_X77_Y24_N0
\multicicloMIPS0|operativa|Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector41~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|MDR\(3)))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(3),
	datab => \multicicloMIPS0|operativa|MDR\(3),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector41~0_combout\);

-- Location: LCFF_X85_Y28_N19
\multicicloMIPS0|operativa|breg|breg[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][3]~regout\);

-- Location: LCFF_X81_Y27_N19
\multicicloMIPS0|operativa|breg|breg[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][3]~regout\);

-- Location: LCFF_X81_Y28_N1
\multicicloMIPS0|operativa|breg|breg[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][3]~regout\);

-- Location: LCCOMB_X81_Y28_N2
\multicicloMIPS0|operativa|breg|Mux60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~2_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18)) # ((\multicicloMIPS0|operativa|breg|breg[26][3]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[18][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[18][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[26][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~2_combout\);

-- Location: LCFF_X85_Y28_N13
\multicicloMIPS0|operativa|breg|breg[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][3]~regout\);

-- Location: LCCOMB_X85_Y28_N8
\multicicloMIPS0|operativa|breg|Mux60~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~3_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux60~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][3]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux60~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][3]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[30][3]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux60~2_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[22][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~3_combout\);

-- Location: LCFF_X86_Y24_N31
\multicicloMIPS0|operativa|breg|breg[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][3]~regout\);

-- Location: LCCOMB_X87_Y28_N0
\multicicloMIPS0|operativa|breg|breg[24][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[24][3]~feeder_combout\ = \multicicloMIPS0|operativa|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector41~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[24][3]~feeder_combout\);

-- Location: LCFF_X87_Y28_N1
\multicicloMIPS0|operativa|breg|breg[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[24][3]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][3]~regout\);

-- Location: LCCOMB_X87_Y28_N18
\multicicloMIPS0|operativa|breg|breg[16][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[16][3]~feeder_combout\ = \multicicloMIPS0|operativa|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector41~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[16][3]~feeder_combout\);

-- Location: LCFF_X87_Y28_N19
\multicicloMIPS0|operativa|breg|breg[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[16][3]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][3]~regout\);

-- Location: LCCOMB_X87_Y28_N24
\multicicloMIPS0|operativa|breg|Mux60~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~4_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[24][3]~regout\) # ((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (((!\multicicloMIPS0|operativa|RI\(18) & \multicicloMIPS0|operativa|breg|breg[16][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[24][3]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|breg[16][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~4_combout\);

-- Location: LCCOMB_X86_Y24_N30
\multicicloMIPS0|operativa|breg|Mux60~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~5_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux60~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][3]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux60~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][3]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[28][3]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[20][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux60~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~5_combout\);

-- Location: LCCOMB_X85_Y27_N12
\multicicloMIPS0|operativa|breg|Mux60~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux60~3_combout\) # ((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (((!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|breg|Mux60~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux60~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux60~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~6_combout\);

-- Location: LCFF_X91_Y22_N13
\multicicloMIPS0|operativa|breg|breg[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][3]~regout\);

-- Location: LCCOMB_X86_Y22_N24
\multicicloMIPS0|operativa|breg|breg[21][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[21][3]~feeder_combout\ = \multicicloMIPS0|operativa|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector41~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[21][3]~feeder_combout\);

-- Location: LCFF_X86_Y22_N25
\multicicloMIPS0|operativa|breg|breg[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[21][3]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][3]~regout\);

-- Location: LCCOMB_X90_Y22_N0
\multicicloMIPS0|operativa|breg|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|RI\(18))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][3]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[17][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[17][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[21][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~0_combout\);

-- Location: LCFF_X88_Y27_N1
\multicicloMIPS0|operativa|breg|breg[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][3]~regout\);

-- Location: LCFF_X91_Y24_N29
\multicicloMIPS0|operativa|breg|breg[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][3]~regout\);

-- Location: LCCOMB_X90_Y22_N22
\multicicloMIPS0|operativa|breg|Mux60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~1_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux60~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][3]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux60~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][3]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|Mux60~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|Mux60~0_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[29][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[25][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~1_combout\);

-- Location: LCCOMB_X89_Y23_N8
\multicicloMIPS0|operativa|breg|Mux60~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux60~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux60~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux60~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux60~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux60~8_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux60~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux60~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~9_combout\);

-- Location: LCFF_X77_Y24_N1
\multicicloMIPS0|operativa|breg|breg[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector41~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][3]~regout\);

-- Location: LCFF_X78_Y24_N7
\multicicloMIPS0|operativa|breg|breg[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[14][3]~regout\);

-- Location: LCCOMB_X76_Y25_N8
\multicicloMIPS0|operativa|breg|Mux60~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux60~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][3]~regout\) # ((!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux60~17_combout\ & (((\multicicloMIPS0|operativa|RI\(17) & \multicicloMIPS0|operativa|breg|breg[14][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux60~17_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[15][3]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|breg[14][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~18_combout\);

-- Location: LCFF_X81_Y24_N27
\multicicloMIPS0|operativa|breg|breg[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][3]~regout\);

-- Location: LCFF_X82_Y22_N5
\multicicloMIPS0|operativa|breg|breg[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][3]~regout\);

-- Location: LCFF_X82_Y22_N19
\multicicloMIPS0|operativa|breg|breg[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][3]~regout\);

-- Location: LCCOMB_X82_Y22_N18
\multicicloMIPS0|operativa|breg|Mux60~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~12_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[5][3]~regout\) # ((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (((\multicicloMIPS0|operativa|breg|breg[4][3]~regout\ & !\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[5][3]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[4][3]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux60~12_combout\);

-- Location: LCCOMB_X80_Y21_N30
\multicicloMIPS0|operativa|breg|breg[6][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[6][3]~feeder_combout\ = \multicicloMIPS0|operativa|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector41~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[6][3]~feeder_combout\);

-- Location: LCFF_X80_Y21_N31
\multicicloMIPS0|operativa|breg|breg[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[6][3]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][3]~regout\);

-- Location: LCCOMB_X81_Y24_N8
\multicicloMIPS0|operativa|breg|Mux60~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~13_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux60~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][3]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux60~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][3]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[7][3]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux60~12_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[6][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~13_combout\);

-- Location: LCCOMB_X78_Y22_N18
\multicicloMIPS0|operativa|breg|Mux60~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|Mux60~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|Mux60~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux60~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux60~13_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux60~16_combout\);

-- Location: LCCOMB_X78_Y22_N16
\multicicloMIPS0|operativa|breg|Mux60~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~19_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux60~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux60~18_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux60~16_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux60~11_combout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux60~11_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux60~18_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux60~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~19_combout\);

-- Location: LCCOMB_X68_Y23_N24
\multicicloMIPS0|operativa|breg|Mux60~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux60~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux60~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux60~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux60~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux60~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux60~20_combout\);

-- Location: LCFF_X68_Y23_N25
\multicicloMIPS0|operativa|regB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux60~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(3));

-- Location: LCFF_X66_Y23_N21
\multicicloMIPS0|operativa|RI[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(11));

-- Location: LCCOMB_X82_Y24_N24
\multicicloMIPS0|operativa|breg|Decoder0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~56_combout\ = (\multicicloMIPS0|operativa|breg|Decoder0~35_combout\ & ((\multicicloMIPS0|controle|regDst~combout\ & ((\multicicloMIPS0|operativa|RI\(11)))) # (!\multicicloMIPS0|controle|regDst~combout\ & 
-- (\multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(11),
	datac => \multicicloMIPS0|operativa|breg|Decoder0~35_combout\,
	datad => \multicicloMIPS0|controle|regDst~combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~56_combout\);

-- Location: LCCOMB_X81_Y24_N2
\multicicloMIPS0|operativa|breg|Decoder0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Decoder0~44_combout\ = (!\multicicloMIPS0|operativa|Selector10~0_combout\ & (\multicicloMIPS0|operativa|breg|Decoder0~56_combout\ & \multicicloMIPS0|operativa|breg|Decoder0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector10~0_combout\,
	datab => \multicicloMIPS0|operativa|breg|Decoder0~56_combout\,
	datad => \multicicloMIPS0|operativa|breg|Decoder0~53_combout\,
	combout => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\);

-- Location: LCFF_X79_Y22_N15
\multicicloMIPS0|operativa|breg|breg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[3][2]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][2]~regout\);

-- Location: LCCOMB_X79_Y22_N4
\multicicloMIPS0|operativa|breg|breg[1][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[1][2]~feeder_combout\ = \multicicloMIPS0|operativa|Selector42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector42~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[1][2]~feeder_combout\);

-- Location: LCFF_X79_Y22_N5
\multicicloMIPS0|operativa|breg|breg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[1][2]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][2]~regout\);

-- Location: LCCOMB_X79_Y22_N6
\multicicloMIPS0|operativa|breg|Mux61~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~14_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[3][2]~regout\)) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[3][2]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[1][2]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux61~14_combout\);

-- Location: LCCOMB_X76_Y22_N4
\multicicloMIPS0|operativa|breg|Mux61~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux61~14_combout\) # ((\multicicloMIPS0|operativa|breg|breg[2][2]~regout\ & (!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|RI\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[2][2]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|RI\(17),
	datad => \multicicloMIPS0|operativa|breg|Mux61~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux61~15_combout\);

-- Location: LCCOMB_X76_Y22_N18
\multicicloMIPS0|operativa|breg|Mux61~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~16_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|Mux61~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux61~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux61~13_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux61~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux61~16_combout\);

-- Location: LCFF_X77_Y24_N31
\multicicloMIPS0|operativa|breg|breg[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Selector42~0_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][2]~regout\);

-- Location: LCFF_X77_Y26_N29
\multicicloMIPS0|operativa|breg|breg[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][2]~regout\);

-- Location: LCFF_X77_Y26_N19
\multicicloMIPS0|operativa|breg|breg[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][2]~regout\);

-- Location: LCCOMB_X77_Y26_N28
\multicicloMIPS0|operativa|breg|Mux61~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~17_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|RI\(16))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][2]~regout\))) # (!\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|breg|breg[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[12][2]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[13][2]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux61~17_combout\);

-- Location: LCCOMB_X76_Y26_N12
\multicicloMIPS0|operativa|breg|Mux61~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~18_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux61~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][2]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux61~17_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[14][2]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][2]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[15][2]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux61~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux61~18_combout\);

-- Location: LCCOMB_X76_Y22_N28
\multicicloMIPS0|operativa|breg|Mux61~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux61~16_combout\ & (((\multicicloMIPS0|operativa|breg|Mux61~18_combout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux61~16_combout\ 
-- & (\multicicloMIPS0|operativa|breg|Mux61~11_combout\ & (\multicicloMIPS0|operativa|RI\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux61~11_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux61~16_combout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux61~18_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux61~19_combout\);

-- Location: LCFF_X85_Y22_N19
\multicicloMIPS0|operativa|breg|breg[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][2]~regout\);

-- Location: LCFF_X89_Y24_N15
\multicicloMIPS0|operativa|breg|breg[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][2]~regout\);

-- Location: LCFF_X89_Y24_N5
\multicicloMIPS0|operativa|breg|breg[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][2]~regout\);

-- Location: LCCOMB_X89_Y24_N4
\multicicloMIPS0|operativa|breg|Mux61~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][2]~regout\))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[19][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[19][2]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[27][2]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux61~7_combout\);

-- Location: LCCOMB_X85_Y22_N4
\multicicloMIPS0|operativa|breg|Mux61~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux61~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][2]~regout\) # (!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux61~7_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[23][2]~regout\ & ((\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][2]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][2]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux61~7_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux61~8_combout\);

-- Location: LCFF_X88_Y26_N19
\multicicloMIPS0|operativa|breg|breg[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][2]~regout\);

-- Location: LCCOMB_X88_Y26_N18
\multicicloMIPS0|operativa|breg|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[25][2]~regout\) # ((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (((\multicicloMIPS0|operativa|breg|breg[17][2]~regout\ & !\multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][2]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[17][2]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux61~0_combout\);

-- Location: LCCOMB_X88_Y27_N24
\multicicloMIPS0|operativa|breg|breg[21][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[21][2]~feeder_combout\ = \multicicloMIPS0|operativa|Selector42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector42~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[21][2]~feeder_combout\);

-- Location: LCFF_X88_Y27_N25
\multicicloMIPS0|operativa|breg|breg[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[21][2]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][2]~regout\);

-- Location: LCCOMB_X88_Y27_N16
\multicicloMIPS0|operativa|breg|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux61~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][2]~regout\) # ((!\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|breg|Mux61~0_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[21][2]~regout\ & \multicicloMIPS0|operativa|RI\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][2]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux61~0_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[21][2]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux61~1_combout\);

-- Location: LCFF_X86_Y20_N29
\multicicloMIPS0|operativa|breg|breg[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][2]~regout\);

-- Location: LCFF_X86_Y20_N3
\multicicloMIPS0|operativa|breg|breg[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][2]~regout\);

-- Location: LCCOMB_X86_Y20_N22
\multicicloMIPS0|operativa|breg|Mux61~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux61~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][2]~regout\) # ((!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux61~4_combout\ 
-- & (((\multicicloMIPS0|operativa|RI\(19) & \multicicloMIPS0|operativa|breg|breg[24][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux61~4_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[28][2]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|breg[24][2]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux61~5_combout\);

-- Location: LCFF_X80_Y27_N27
\multicicloMIPS0|operativa|breg|breg[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][2]~regout\);

-- Location: LCFF_X80_Y27_N25
\multicicloMIPS0|operativa|breg|breg[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][2]~regout\);

-- Location: LCFF_X81_Y27_N1
\multicicloMIPS0|operativa|breg|breg[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][2]~regout\);

-- Location: LCFF_X81_Y27_N31
\multicicloMIPS0|operativa|breg|breg[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][2]~regout\);

-- Location: LCCOMB_X81_Y27_N30
\multicicloMIPS0|operativa|breg|Mux61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~2_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[22][2]~regout\) # ((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & 
-- (((\multicicloMIPS0|operativa|breg|breg[18][2]~regout\ & !\multicicloMIPS0|operativa|RI\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[22][2]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[18][2]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(19),
	combout => \multicicloMIPS0|operativa|breg|Mux61~2_combout\);

-- Location: LCCOMB_X80_Y27_N24
\multicicloMIPS0|operativa|breg|Mux61~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~3_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux61~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][2]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux61~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][2]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[30][2]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[26][2]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux61~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux61~3_combout\);

-- Location: LCCOMB_X85_Y20_N12
\multicicloMIPS0|operativa|breg|Mux61~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16)) # (\multicicloMIPS0|operativa|breg|Mux61~3_combout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|Mux61~5_combout\ & (!\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux61~5_combout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux61~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux61~6_combout\);

-- Location: LCCOMB_X85_Y22_N14
\multicicloMIPS0|operativa|breg|Mux61~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux61~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux61~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux61~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux61~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux61~8_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux61~1_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux61~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux61~9_combout\);

-- Location: LCCOMB_X76_Y22_N26
\multicicloMIPS0|operativa|breg|Mux61~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux61~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux61~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux61~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|breg|Mux61~19_combout\,
	datac => \multicicloMIPS0|operativa|RI\(20),
	datad => \multicicloMIPS0|operativa|breg|Mux61~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux61~20_combout\);

-- Location: LCFF_X68_Y23_N13
\multicicloMIPS0|operativa|regB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|breg|Mux61~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(2));

-- Location: LCFF_X67_Y23_N5
\multicicloMIPS0|operativa|RI[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(17));

-- Location: LCCOMB_X82_Y26_N4
\multicicloMIPS0|operativa|breg|Mux62~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (\multicicloMIPS0|operativa|RI\(17))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][1]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|breg|breg[8][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[10][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux62~10_combout\);

-- Location: LCCOMB_X83_Y20_N4
\multicicloMIPS0|operativa|breg|Mux62~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux62~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][1]~regout\) # ((!\multicicloMIPS0|operativa|RI\(16))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux62~10_combout\ & (((\multicicloMIPS0|operativa|breg|breg[9][1]~regout\ & \multicicloMIPS0|operativa|RI\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[11][1]~regout\,
	datab => \multicicloMIPS0|operativa|breg|Mux62~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][1]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(16),
	combout => \multicicloMIPS0|operativa|breg|Mux62~11_combout\);

-- Location: LCFF_X77_Y26_N5
\multicicloMIPS0|operativa|breg|breg[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][1]~regout\);

-- Location: LCFF_X77_Y26_N9
\multicicloMIPS0|operativa|breg|breg[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][1]~regout\);

-- Location: LCCOMB_X77_Y26_N22
\multicicloMIPS0|operativa|breg|Mux62~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~17_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|breg[13][1]~regout\) # (\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[12][1]~regout\ & ((!\multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[12][1]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[13][1]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux62~17_combout\);

-- Location: LCCOMB_X78_Y24_N16
\multicicloMIPS0|operativa|breg|Mux62~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux62~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][1]~regout\) # ((!\multicicloMIPS0|operativa|RI\(17))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux62~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[14][1]~regout\ & \multicicloMIPS0|operativa|RI\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][1]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[14][1]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux62~17_combout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux62~18_combout\);

-- Location: LCCOMB_X79_Y22_N26
\multicicloMIPS0|operativa|breg|Mux62~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux62~16_combout\ & (((\multicicloMIPS0|operativa|breg|Mux62~18_combout\) # (!\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|breg|Mux62~16_combout\ 
-- & (\multicicloMIPS0|operativa|breg|Mux62~11_combout\ & (\multicicloMIPS0|operativa|RI\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux62~16_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux62~11_combout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux62~18_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux62~19_combout\);

-- Location: LCFF_X88_Y24_N13
\multicicloMIPS0|operativa|breg|breg[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][1]~regout\);

-- Location: LCCOMB_X85_Y22_N24
\multicicloMIPS0|operativa|breg|breg[31][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[31][1]~feeder_combout\ = \multicicloMIPS0|operativa|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[31][1]~feeder_combout\);

-- Location: LCFF_X85_Y22_N25
\multicicloMIPS0|operativa|breg|breg[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[31][1]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][1]~regout\);

-- Location: LCCOMB_X89_Y22_N0
\multicicloMIPS0|operativa|breg|breg[19][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[19][1]~feeder_combout\ = \multicicloMIPS0|operativa|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[19][1]~feeder_combout\);

-- Location: LCFF_X89_Y22_N1
\multicicloMIPS0|operativa|breg|breg[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[19][1]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][1]~regout\);

-- Location: LCCOMB_X88_Y22_N4
\multicicloMIPS0|operativa|breg|breg[23][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[23][1]~feeder_combout\ = \multicicloMIPS0|operativa|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[23][1]~feeder_combout\);

-- Location: LCFF_X88_Y22_N5
\multicicloMIPS0|operativa|breg|breg[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[23][1]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][1]~regout\);

-- Location: LCCOMB_X89_Y22_N30
\multicicloMIPS0|operativa|breg|Mux62~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~7_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|breg[23][1]~regout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[19][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[19][1]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[23][1]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux62~7_combout\);

-- Location: LCCOMB_X85_Y22_N22
\multicicloMIPS0|operativa|breg|Mux62~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~8_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux62~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][1]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux62~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[27][1]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|breg[27][1]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux62~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux62~8_combout\);

-- Location: LCFF_X86_Y21_N31
\multicicloMIPS0|operativa|breg|breg[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][1]~regout\);

-- Location: LCCOMB_X91_Y24_N10
\multicicloMIPS0|operativa|breg|breg[30][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[30][1]~feeder_combout\ = \multicicloMIPS0|operativa|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[30][1]~feeder_combout\);

-- Location: LCFF_X91_Y24_N11
\multicicloMIPS0|operativa|breg|breg[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[30][1]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][1]~regout\);

-- Location: LCCOMB_X85_Y20_N26
\multicicloMIPS0|operativa|breg|Mux62~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~3_combout\ = (\multicicloMIPS0|operativa|breg|Mux62~2_combout\ & (((\multicicloMIPS0|operativa|breg|breg[30][1]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18)))) # (!\multicicloMIPS0|operativa|breg|Mux62~2_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|breg[22][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux62~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[22][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[30][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux62~3_combout\);

-- Location: LCFF_X86_Y24_N21
\multicicloMIPS0|operativa|breg|breg[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][1]~regout\);

-- Location: LCFF_X86_Y24_N11
\multicicloMIPS0|operativa|breg|breg[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector43~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][1]~regout\);

-- Location: LCCOMB_X86_Y24_N20
\multicicloMIPS0|operativa|breg|Mux62~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux62~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][1]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18)))) # (!\multicicloMIPS0|operativa|breg|Mux62~4_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[20][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux62~4_combout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|breg|breg[28][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[20][1]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux62~5_combout\);

-- Location: LCCOMB_X85_Y20_N28
\multicicloMIPS0|operativa|breg|Mux62~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux62~3_combout\) # ((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (((!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|breg|Mux62~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|Mux62~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux62~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux62~6_combout\);

-- Location: LCCOMB_X91_Y24_N24
\multicicloMIPS0|operativa|breg|breg[25][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[25][1]~feeder_combout\ = \multicicloMIPS0|operativa|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[25][1]~feeder_combout\);

-- Location: LCFF_X91_Y24_N25
\multicicloMIPS0|operativa|breg|breg[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[25][1]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][1]~regout\);

-- Location: LCCOMB_X92_Y24_N0
\multicicloMIPS0|operativa|breg|breg[17][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[17][1]~feeder_combout\ = \multicicloMIPS0|operativa|Selector43~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector43~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[17][1]~feeder_combout\);

-- Location: LCFF_X92_Y24_N1
\multicicloMIPS0|operativa|breg|breg[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[17][1]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][1]~regout\);

-- Location: LCCOMB_X91_Y26_N12
\multicicloMIPS0|operativa|breg|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~0_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[21][1]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[17][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][1]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[17][1]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux62~0_combout\);

-- Location: LCCOMB_X91_Y26_N2
\multicicloMIPS0|operativa|breg|Mux62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~1_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux62~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][1]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux62~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][1]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][1]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[25][1]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux62~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux62~1_combout\);

-- Location: LCCOMB_X85_Y22_N20
\multicicloMIPS0|operativa|breg|Mux62~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux62~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux62~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux62~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux62~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|Mux62~8_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux62~6_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux62~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux62~9_combout\);

-- Location: LCCOMB_X79_Y22_N24
\multicicloMIPS0|operativa|breg|Mux62~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux62~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux62~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux62~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(20),
	datab => \multicicloMIPS0|operativa|breg|Mux62~19_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux62~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux62~20_combout\);

-- Location: LCFF_X70_Y23_N5
\multicicloMIPS0|operativa|regB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|breg|Mux62~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(1));

-- Location: LCFF_X67_Y23_N1
\multicicloMIPS0|operativa|RI[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(10));

-- Location: LCCOMB_X69_Y18_N14
\multicicloMIPS0|operativa|ula|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~19_combout\ = (\multicicloMIPS0|operativa|RI\(10)) # (\multicicloMIPS0|operativa|saidaCntrALU\(1) $ (!\multicicloMIPS0|operativa|saidaCntrALU\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(10),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux29~19_combout\);

-- Location: LCCOMB_X69_Y18_N16
\multicicloMIPS0|operativa|ula|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux23~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (((\multicicloMIPS0|operativa|saidaCntrALU\(3))))) # (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & (\multicicloMIPS0|operativa|RI\(9) & 
-- ((!\multicicloMIPS0|operativa|ula|Mux29~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datac => \multicicloMIPS0|operativa|ula|Mux29~19_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux23~2_combout\);

-- Location: LCCOMB_X66_Y24_N26
\multicicloMIPS0|operativa|ula|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux23~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector68~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~10_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (((\multicicloMIPS0|operativa|ula|Add0~33_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector68~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datad => \multicicloMIPS0|operativa|ula|Add0~33_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux23~3_combout\);

-- Location: LCCOMB_X66_Y24_N8
\multicicloMIPS0|operativa|ula|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux23~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux23~3_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector68~0_combout\ $ (((\multicicloMIPS0|operativa|Mux23~3_combout\) # (\multicicloMIPS0|operativa|ula|Mux23~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector68~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datac => \multicicloMIPS0|operativa|Mux23~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux23~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux23~4_combout\);

-- Location: LCCOMB_X70_Y19_N16
\multicicloMIPS0|operativa|ula|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~0_combout\ = (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & (\multicicloMIPS0|operativa|RI\(10) $ (!\multicicloMIPS0|operativa|saidaCntrALU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(10),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux29~0_combout\);

-- Location: LCCOMB_X71_Y23_N20
\multicicloMIPS0|operativa|ula|ShiftLeft0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~49_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~30_combout\) # (\multicicloMIPS0|operativa|ula|ShiftLeft0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~30_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~31_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X70_Y24_N24
\multicicloMIPS0|operativa|ula|ShiftLeft0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~53_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~48_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~49_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & 
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~48_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~49_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~52_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X70_Y20_N22
\multicicloMIPS0|operativa|ula|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux23~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~12_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~4_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~101_combout\ & (\multicicloMIPS0|operativa|ula|Mux29~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~101_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~5_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~4_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~12_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux23~5_combout\);

-- Location: LCCOMB_X66_Y24_N22
\multicicloMIPS0|operativa|ula|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux23~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux23~5_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~97_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux23~5_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~53_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & (((\multicicloMIPS0|operativa|ula|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~97_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~53_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux23~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux23~6_combout\);

-- Location: LCCOMB_X66_Y24_N0
\multicicloMIPS0|operativa|ula|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux23~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & (\multicicloMIPS0|operativa|ula|Mux23~1_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux23~1_combout\ 
-- & (\multicicloMIPS0|operativa|ula|Mux23~4_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux23~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux23~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux23~2_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux23~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux23~4_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux23~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux23~7_combout\);

-- Location: LCCOMB_X66_Y24_N30
\multicicloMIPS0|operativa|ula|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux23~8_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux23~7_combout\ & ((\multicicloMIPS0|operativa|ula|Mux23~9_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux23~7_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight0~21_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux23~2_combout\ & (((\multicicloMIPS0|operativa|ula|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~21_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux23~9_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux23~2_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux23~7_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux23~8_combout\);

-- Location: LCFF_X88_Y26_N7
\multicicloMIPS0|operativa|breg|breg[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][8]~regout\);

-- Location: LCCOMB_X88_Y26_N6
\multicicloMIPS0|operativa|breg|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[25][8]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((\multicicloMIPS0|operativa|breg|breg[17][8]~regout\ & !\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[25][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[17][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux23~0_combout\);

-- Location: LCCOMB_X76_Y23_N8
\multicicloMIPS0|operativa|breg|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~1_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux23~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][8]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux23~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][8]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][8]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[21][8]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux23~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux23~1_combout\);

-- Location: LCFF_X83_Y22_N7
\multicicloMIPS0|operativa|breg|breg[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][8]~regout\);

-- Location: LCCOMB_X83_Y22_N0
\multicicloMIPS0|operativa|breg|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux23~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][8]~regout\) # (!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux23~7_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[23][8]~regout\ & (\multicicloMIPS0|operativa|RI\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux23~7_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[23][8]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[31][8]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux23~8_combout\);

-- Location: LCFF_X81_Y27_N25
\multicicloMIPS0|operativa|breg|breg[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][8]~regout\);

-- Location: LCCOMB_X81_Y27_N24
\multicicloMIPS0|operativa|breg|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~2_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|breg[22][8]~regout\) # (\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[18][8]~regout\ & ((!\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][8]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[22][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux23~2_combout\);

-- Location: LCCOMB_X80_Y27_N0
\multicicloMIPS0|operativa|breg|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux23~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][8]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux23~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][8]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[30][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[26][8]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux23~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux23~3_combout\);

-- Location: LCFF_X86_Y20_N19
\multicicloMIPS0|operativa|breg|breg[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][8]~regout\);

-- Location: LCFF_X86_Y20_N25
\multicicloMIPS0|operativa|breg|breg[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][8]~regout\);

-- Location: LCFF_X86_Y24_N13
\multicicloMIPS0|operativa|breg|breg[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][8]~regout\);

-- Location: LCFF_X86_Y26_N21
\multicicloMIPS0|operativa|breg|breg[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[16][8]~regout\);

-- Location: LCCOMB_X87_Y22_N28
\multicicloMIPS0|operativa|breg|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[20][8]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[16][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[20][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[16][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux23~4_combout\);

-- Location: LCCOMB_X86_Y20_N30
\multicicloMIPS0|operativa|breg|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~5_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux23~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][8]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux23~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[24][8]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[24][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][8]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux23~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux23~5_combout\);

-- Location: LCCOMB_X76_Y23_N26
\multicicloMIPS0|operativa|breg|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|Mux23~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux23~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux23~3_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux23~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux23~6_combout\);

-- Location: LCCOMB_X76_Y23_N12
\multicicloMIPS0|operativa|breg|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux23~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux23~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux23~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux23~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux23~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux23~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux23~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux23~9_combout\);

-- Location: LCFF_X83_Y20_N31
\multicicloMIPS0|operativa|breg|breg[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][8]~regout\);

-- Location: LCFF_X83_Y20_N1
\multicicloMIPS0|operativa|breg|breg[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][8]~regout\);

-- Location: LCFF_X82_Y20_N15
\multicicloMIPS0|operativa|breg|breg[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][8]~regout\);

-- Location: LCCOMB_X82_Y20_N14
\multicicloMIPS0|operativa|breg|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~12_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][8]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[8][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[8][8]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[10][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux23~12_combout\);

-- Location: LCCOMB_X83_Y20_N0
\multicicloMIPS0|operativa|breg|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~13_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux23~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[11][8]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux23~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[9][8]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[11][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][8]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux23~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux23~13_combout\);

-- Location: LCCOMB_X76_Y22_N16
\multicicloMIPS0|operativa|breg|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~16_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|Mux23~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux23~15_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux23~13_combout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux23~16_combout\);

-- Location: LCFF_X77_Y28_N23
\multicicloMIPS0|operativa|breg|breg[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][8]~regout\);

-- Location: LCFF_X77_Y27_N1
\multicicloMIPS0|operativa|breg|breg[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][8]~regout\);

-- Location: LCFF_X77_Y27_N3
\multicicloMIPS0|operativa|breg|breg[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][8]~regout\);

-- Location: LCCOMB_X77_Y27_N2
\multicicloMIPS0|operativa|breg|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][8]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[12][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[13][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[12][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux23~17_combout\);

-- Location: LCCOMB_X77_Y28_N4
\multicicloMIPS0|operativa|breg|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux23~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][8]~regout\) # (!\multicicloMIPS0|operativa|RI\(22))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux23~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[14][8]~regout\ & ((\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][8]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[15][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux23~17_combout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux23~18_combout\);

-- Location: LCFF_X79_Y25_N21
\multicicloMIPS0|operativa|breg|breg[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][8]~regout\);

-- Location: LCFF_X81_Y25_N1
\multicicloMIPS0|operativa|breg|breg[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector36~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][8]~regout\);

-- Location: LCCOMB_X81_Y25_N0
\multicicloMIPS0|operativa|breg|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~10_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- ((\multicicloMIPS0|operativa|breg|breg[5][8]~regout\))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[4][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[4][8]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[5][8]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux23~10_combout\);

-- Location: LCCOMB_X80_Y25_N24
\multicicloMIPS0|operativa|breg|breg[7][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[7][8]~feeder_combout\ = \multicicloMIPS0|operativa|Selector36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector36~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[7][8]~feeder_combout\);

-- Location: LCFF_X80_Y25_N25
\multicicloMIPS0|operativa|breg|breg[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[7][8]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][8]~regout\);

-- Location: LCCOMB_X79_Y25_N18
\multicicloMIPS0|operativa|breg|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~11_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux23~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][8]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux23~10_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[6][8]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[6][8]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux23~10_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[7][8]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux23~11_combout\);

-- Location: LCCOMB_X75_Y24_N14
\multicicloMIPS0|operativa|breg|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~19_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux23~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux23~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux23~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux23~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|Mux23~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|Mux23~16_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux23~18_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux23~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux23~19_combout\);

-- Location: LCCOMB_X65_Y24_N0
\multicicloMIPS0|operativa|breg|Mux23~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux23~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux23~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(25),
	datac => \multicicloMIPS0|operativa|breg|Mux23~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux23~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux23~20_combout\);

-- Location: LCFF_X65_Y24_N1
\multicicloMIPS0|operativa|regA[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux23~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(8));

-- Location: LCCOMB_X66_Y24_N12
\multicicloMIPS0|operativa|Selector68~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector68~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(8)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(8),
	datac => \multicicloMIPS0|operativa|regA\(8),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector68~0_combout\);

-- Location: LCCOMB_X66_Y24_N28
\multicicloMIPS0|operativa|ula|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux23~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|Mux23~3_combout\ & ((\multicicloMIPS0|operativa|Selector68~0_combout\) # (\multicicloMIPS0|operativa|saidaCntrALU\(0)))) # 
-- (!\multicicloMIPS0|operativa|Mux23~3_combout\ & (\multicicloMIPS0|operativa|Selector68~0_combout\ & \multicicloMIPS0|operativa|saidaCntrALU\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux23~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datac => \multicicloMIPS0|operativa|Selector68~0_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \multicicloMIPS0|operativa|ula|Mux23~0_combout\);

-- Location: LCCOMB_X66_Y24_N4
\multicicloMIPS0|operativa|ula|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux23~9_combout\ = (\multicicloMIPS0|operativa|ula|Mux23~0_combout\) # ((\multicicloMIPS0|operativa|ula|Mux23~8_combout\ & !\multicicloMIPS0|operativa|ula|Mux29~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|Mux23~8_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux23~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux23~9_combout\);

-- Location: LCCOMB_X65_Y24_N18
\multicicloMIPS0|operativa|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux55~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(8))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux23~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(8),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|operativa|ula|Mux23~9_combout\,
	datad => \multicicloMIPS0|controle|opALU\(0),
	combout => \multicicloMIPS0|operativa|Mux55~0_combout\);

-- Location: LCCOMB_X65_Y24_N26
\multicicloMIPS0|operativa|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux55~1_combout\ = (\multicicloMIPS0|operativa|Mux55~0_combout\) # ((\multicicloMIPS0|operativa|RI\(6) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|Mux55~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux55~1_combout\);

-- Location: LCFF_X65_Y24_N3
\multicicloMIPS0|operativa|PC[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Mux55~1_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(8));

-- Location: LCFF_X66_Y24_N25
\multicicloMIPS0|operativa|SaidaALU[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|ula|Mux23~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(8));

-- Location: LCCOMB_X65_Y24_N16
\multicicloMIPS0|operativa|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector1~0_combout\ = (\multicicloMIPS0|controle|iorD~combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(8)))) # (!\multicicloMIPS0|controle|iorD~combout\ & (\multicicloMIPS0|operativa|PC\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|iorD~combout\,
	datab => \multicicloMIPS0|operativa|PC\(8),
	datad => \multicicloMIPS0|operativa|SaidaALU\(8),
	combout => \multicicloMIPS0|operativa|Selector1~0_combout\);

-- Location: LCFF_X68_Y23_N9
\multicicloMIPS0|operativa|RI[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(1));

-- Location: LCCOMB_X69_Y23_N2
\multicicloMIPS0|operativa|Mux64~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux64~0_combout\ = (\multicicloMIPS0|controle|opALU\(1) & ((\multicicloMIPS0|operativa|RI\(0) & (\multicicloMIPS0|operativa|RI\(2) & !\multicicloMIPS0|operativa|RI\(1))) # (!\multicicloMIPS0|operativa|RI\(0) & 
-- ((\multicicloMIPS0|operativa|RI\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(2),
	datab => \multicicloMIPS0|controle|opALU\(1),
	datac => \multicicloMIPS0|operativa|RI\(0),
	datad => \multicicloMIPS0|operativa|RI\(1),
	combout => \multicicloMIPS0|operativa|Mux64~0_combout\);

-- Location: LCCOMB_X69_Y23_N0
\multicicloMIPS0|operativa|Mux64~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux64~1_combout\ = (\multicicloMIPS0|controle|opALU\(0)) # (\multicicloMIPS0|operativa|Mux64~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|controle|opALU\(0),
	datad => \multicicloMIPS0|operativa|Mux64~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux64~1_combout\);

-- Location: LCCOMB_X69_Y23_N8
\multicicloMIPS0|operativa|saidaCntrALU[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|saidaCntrALU\(0) = (GLOBAL(\multicicloMIPS0|operativa|Mux73~0clkctrl_outclk\) & ((\multicicloMIPS0|operativa|Mux64~1_combout\))) # (!GLOBAL(\multicicloMIPS0|operativa|Mux73~0clkctrl_outclk\) & 
-- (\multicicloMIPS0|operativa|saidaCntrALU\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|Mux73~0clkctrl_outclk\,
	datad => \multicicloMIPS0|operativa|Mux64~1_combout\,
	combout => \multicicloMIPS0|operativa|saidaCntrALU\(0));

-- Location: LCCOMB_X72_Y21_N20
\multicicloMIPS0|operativa|ula|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux26~4_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(2)) # ((\multicicloMIPS0|operativa|saidaCntrALU\(0) & ((\multicicloMIPS0|operativa|RI\(10)) # (\multicicloMIPS0|operativa|saidaCntrALU\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	combout => \multicicloMIPS0|operativa|ula|Mux26~4_combout\);

-- Location: LCCOMB_X72_Y19_N10
\multicicloMIPS0|operativa|ula|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux26~1_combout\ = (!\multicicloMIPS0|operativa|RI\(10) & (\multicicloMIPS0|operativa|ula|Mux31~6_combout\ & ((\multicicloMIPS0|operativa|RI\(8)) # (\multicicloMIPS0|operativa|RI\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(10),
	datab => \multicicloMIPS0|operativa|RI\(8),
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|ula|Mux31~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux26~1_combout\);

-- Location: LCCOMB_X72_Y19_N4
\multicicloMIPS0|operativa|ula|ShiftRight1~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~99_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~81_combout\) # (\multicicloMIPS0|operativa|ula|ShiftRight1~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~81_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~80_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~99_combout\);

-- Location: LCCOMB_X68_Y19_N4
\multicicloMIPS0|operativa|ula|ShiftRight1~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~74_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|Mux23~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|Mux24~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|Mux23~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|Mux24~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~74_combout\);

-- Location: LCCOMB_X68_Y19_N2
\multicicloMIPS0|operativa|ula|ShiftRight1~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~75_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~74_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~113_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\ & 
-- \multicicloMIPS0|operativa|Mux21~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~74_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~113_combout\,
	datad => \multicicloMIPS0|operativa|Mux21~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~75_combout\);

-- Location: LCCOMB_X72_Y19_N18
\multicicloMIPS0|operativa|ula|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux24~0_combout\ = (\multicicloMIPS0|operativa|ula|Mux26~2_combout\ & (\multicicloMIPS0|operativa|ula|Mux26~1_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux26~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux26~1_combout\ 
-- & (\multicicloMIPS0|operativa|ula|ShiftRight1~99_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux26~1_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight1~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux26~2_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux26~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~99_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~75_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux24~0_combout\);

-- Location: LCCOMB_X72_Y19_N24
\multicicloMIPS0|operativa|ula|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux24~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux26~2_combout\ & ((\multicicloMIPS0|operativa|ula|Mux24~0_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~87_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux24~0_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~98_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux26~2_combout\ & (((\multicicloMIPS0|operativa|ula|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux26~2_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~98_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~87_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux24~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux24~1_combout\);

-- Location: LCCOMB_X72_Y21_N22
\multicicloMIPS0|operativa|ula|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux26~3_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(2)) # ((\multicicloMIPS0|operativa|saidaCntrALU\(1)) # ((\multicicloMIPS0|operativa|saidaCntrALU\(0) & !\multicicloMIPS0|operativa|RI\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datac => \multicicloMIPS0|operativa|RI\(10),
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	combout => \multicicloMIPS0|operativa|ula|Mux26~3_combout\);

-- Location: LCCOMB_X72_Y19_N30
\multicicloMIPS0|operativa|ula|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux24~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux26~4_combout\ & ((\multicicloMIPS0|operativa|ula|Mux24~7_combout\) # ((!\multicicloMIPS0|operativa|ula|Mux26~3_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux26~4_combout\ & (((\multicicloMIPS0|operativa|ula|Mux24~1_combout\ & \multicicloMIPS0|operativa|ula|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux24~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux26~4_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux24~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux26~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux24~2_combout\);

-- Location: LCCOMB_X71_Y19_N26
\multicicloMIPS0|operativa|ula|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux24~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux24~2_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~85_combout\) # (!\multicicloMIPS0|operativa|ula|Mux26~0_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux24~2_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~47_combout\ & (\multicicloMIPS0|operativa|ula|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~47_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux24~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux26~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~85_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux24~3_combout\);

-- Location: LCCOMB_X65_Y26_N12
\multicicloMIPS0|operativa|ula|RESULT~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~43_combout\ = (\multicicloMIPS0|operativa|Mux24~2_combout\) # ((\multicicloMIPS0|operativa|Selector69~0_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux24~2_combout\,
	datab => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datac => \multicicloMIPS0|operativa|Selector69~0_combout\,
	datad => \multicicloMIPS0|operativa|RI\(5),
	combout => \multicicloMIPS0|operativa|ula|RESULT~43_combout\);

-- Location: LCCOMB_X65_Y26_N18
\multicicloMIPS0|operativa|ula|RESULT~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~42_combout\ = (\multicicloMIPS0|operativa|Selector69~0_combout\ & ((\multicicloMIPS0|operativa|Mux24~2_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux24~2_combout\,
	datab => \multicicloMIPS0|operativa|Selector69~0_combout\,
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \multicicloMIPS0|operativa|RI\(5),
	combout => \multicicloMIPS0|operativa|ula|RESULT~42_combout\);

-- Location: LCCOMB_X66_Y26_N16
\multicicloMIPS0|operativa|ula|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux24~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector69~0_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~30_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector69~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datac => \multicicloMIPS0|operativa|ula|Add0~30_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux24~4_combout\);

-- Location: LCCOMB_X66_Y26_N6
\multicicloMIPS0|operativa|ula|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux24~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux24~4_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector69~0_combout\ $ (((\multicicloMIPS0|operativa|Mux24~3_combout\) # (\multicicloMIPS0|operativa|ula|Mux24~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux24~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux24~4_combout\,
	datad => \multicicloMIPS0|operativa|Selector69~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux24~5_combout\);

-- Location: LCCOMB_X66_Y26_N28
\multicicloMIPS0|operativa|ula|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux24~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~9_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~42_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux24~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~42_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux24~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux24~6_combout\);

-- Location: LCCOMB_X65_Y23_N14
\multicicloMIPS0|operativa|ula|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux24~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux24~6_combout\ & ((\multicicloMIPS0|operativa|ula|RESULT~43_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux24~6_combout\ & (\multicicloMIPS0|operativa|ula|Mux24~3_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux24~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|RESULT~43_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux24~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux24~7_combout\);

-- Location: LCFF_X65_Y23_N15
\multicicloMIPS0|operativa|SaidaALU[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux24~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(7));

-- Location: LCCOMB_X65_Y23_N26
\multicicloMIPS0|operativa|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector2~0_combout\ = (\multicicloMIPS0|controle|iorD~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(7))) # (!\multicicloMIPS0|controle|iorD~combout\ & ((\multicicloMIPS0|operativa|PC\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|iorD~combout\,
	datab => \multicicloMIPS0|operativa|SaidaALU\(7),
	datad => \multicicloMIPS0|operativa|PC\(7),
	combout => \multicicloMIPS0|operativa|Selector2~0_combout\);

-- Location: LCFF_X68_Y23_N27
\multicicloMIPS0|operativa|RI[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(4));

-- Location: LCFF_X80_Y27_N9
\multicicloMIPS0|operativa|breg|breg[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][6]~regout\);

-- Location: LCFF_X81_Y27_N17
\multicicloMIPS0|operativa|breg|breg[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][6]~regout\);

-- Location: LCCOMB_X79_Y27_N18
\multicicloMIPS0|operativa|breg|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[22][6]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[18][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[22][6]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[18][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~2_combout\);

-- Location: LCCOMB_X80_Y27_N2
\multicicloMIPS0|operativa|breg|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux25~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][6]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux25~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[26][6]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][6]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[30][6]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|Mux25~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~3_combout\);

-- Location: LCCOMB_X86_Y24_N4
\multicicloMIPS0|operativa|breg|breg[20][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[20][6]~feeder_combout\ = \multicicloMIPS0|operativa|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector38~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[20][6]~feeder_combout\);

-- Location: LCFF_X86_Y24_N5
\multicicloMIPS0|operativa|breg|breg[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[20][6]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][6]~regout\);

-- Location: LCCOMB_X86_Y26_N30
\multicicloMIPS0|operativa|breg|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][6]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[16][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][6]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[20][6]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux25~4_combout\);

-- Location: LCFF_X86_Y24_N19
\multicicloMIPS0|operativa|breg|breg[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][6]~regout\);

-- Location: LCCOMB_X87_Y21_N28
\multicicloMIPS0|operativa|breg|breg[24][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[24][6]~feeder_combout\ = \multicicloMIPS0|operativa|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector38~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[24][6]~feeder_combout\);

-- Location: LCFF_X87_Y21_N29
\multicicloMIPS0|operativa|breg|breg[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[24][6]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][6]~regout\);

-- Location: LCCOMB_X86_Y26_N24
\multicicloMIPS0|operativa|breg|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~5_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux25~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][6]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux25~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[24][6]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|Mux25~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|Mux25~4_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][6]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[24][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~5_combout\);

-- Location: LCCOMB_X88_Y25_N22
\multicicloMIPS0|operativa|breg|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|Mux25~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux25~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux25~3_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux25~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~6_combout\);

-- Location: LCCOMB_X90_Y21_N24
\multicicloMIPS0|operativa|breg|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~0_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[25][6]~regout\)) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[17][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][6]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[17][6]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux25~0_combout\);

-- Location: LCCOMB_X91_Y25_N24
\multicicloMIPS0|operativa|breg|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~1_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux25~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][6]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux25~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[21][6]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|Mux25~0_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[21][6]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[29][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~1_combout\);

-- Location: LCCOMB_X85_Y21_N8
\multicicloMIPS0|operativa|breg|breg[27][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[27][6]~feeder_combout\ = \multicicloMIPS0|operativa|Selector38~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector38~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[27][6]~feeder_combout\);

-- Location: LCFF_X85_Y21_N9
\multicicloMIPS0|operativa|breg|breg[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[27][6]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][6]~regout\);

-- Location: LCCOMB_X89_Y22_N10
\multicicloMIPS0|operativa|breg|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23)) # (\multicicloMIPS0|operativa|breg|breg[27][6]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[19][6]~regout\ & (!\multicicloMIPS0|operativa|RI\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[19][6]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[27][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~7_combout\);

-- Location: LCCOMB_X89_Y22_N4
\multicicloMIPS0|operativa|breg|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~8_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux25~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][6]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux25~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[23][6]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][6]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][6]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux25~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~8_combout\);

-- Location: LCCOMB_X88_Y25_N28
\multicicloMIPS0|operativa|breg|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux25~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux25~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux25~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux25~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|Mux25~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux25~6_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux25~1_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux25~8_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~9_combout\);

-- Location: LCCOMB_X78_Y23_N26
\multicicloMIPS0|operativa|breg|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- ((\multicicloMIPS0|operativa|breg|breg[13][6]~regout\))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[12][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[12][6]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|breg|breg[13][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~17_combout\);

-- Location: LCCOMB_X78_Y24_N0
\multicicloMIPS0|operativa|breg|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux25~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][6]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux25~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][6]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[15][6]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux25~17_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[14][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~18_combout\);

-- Location: LCCOMB_X82_Y25_N4
\multicicloMIPS0|operativa|breg|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~11_combout\ = (\multicicloMIPS0|operativa|breg|Mux25~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][6]~regout\) # ((!\multicicloMIPS0|operativa|RI\(22))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux25~10_combout\ & (((\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|operativa|breg|breg[6][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux25~10_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][6]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|breg[6][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~11_combout\);

-- Location: LCCOMB_X83_Y28_N4
\multicicloMIPS0|operativa|breg|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~12_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21)) # ((\multicicloMIPS0|operativa|breg|breg[10][6]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[10][6]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[8][6]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~12_combout\);

-- Location: LCCOMB_X82_Y28_N2
\multicicloMIPS0|operativa|breg|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~13_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux25~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[11][6]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux25~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[9][6]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[11][6]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[9][6]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux25~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~13_combout\);

-- Location: LCFF_X77_Y23_N13
\multicicloMIPS0|operativa|breg|breg[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[2][6]~regout\);

-- Location: LCFF_X80_Y24_N11
\multicicloMIPS0|operativa|breg|breg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][6]~regout\);

-- Location: LCFF_X77_Y23_N11
\multicicloMIPS0|operativa|breg|breg[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector38~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][6]~regout\);

-- Location: LCCOMB_X77_Y23_N10
\multicicloMIPS0|operativa|breg|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][6]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[1][6]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[3][6]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux25~14_combout\);

-- Location: LCCOMB_X77_Y23_N12
\multicicloMIPS0|operativa|breg|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux25~14_combout\) # ((\multicicloMIPS0|operativa|RI\(22) & (!\multicicloMIPS0|operativa|RI\(21) & \multicicloMIPS0|operativa|breg|breg[2][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[2][6]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux25~14_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~15_combout\);

-- Location: LCCOMB_X74_Y25_N6
\multicicloMIPS0|operativa|breg|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~16_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|Mux25~13_combout\)) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux25~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|Mux25~13_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux25~15_combout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux25~16_combout\);

-- Location: LCCOMB_X74_Y25_N4
\multicicloMIPS0|operativa|breg|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~19_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux25~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux25~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux25~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux25~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|Mux25~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux25~11_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux25~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~19_combout\);

-- Location: LCCOMB_X66_Y25_N30
\multicicloMIPS0|operativa|breg|Mux25~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux25~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux25~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux25~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(25),
	datab => \multicicloMIPS0|operativa|breg|Mux25~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux25~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux25~20_combout\);

-- Location: LCFF_X66_Y25_N31
\multicicloMIPS0|operativa|regA[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(6));

-- Location: LCCOMB_X66_Y25_N2
\multicicloMIPS0|operativa|Selector70~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector70~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(6)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(6),
	datab => \multicicloMIPS0|operativa|regA\(6),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \multicicloMIPS0|operativa|Selector70~0_combout\);

-- Location: LCCOMB_X65_Y25_N26
\multicicloMIPS0|operativa|ula|RESULT~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~41_combout\ = (\multicicloMIPS0|operativa|Mux25~2_combout\) # ((\multicicloMIPS0|operativa|Selector70~0_combout\) # ((\multicicloMIPS0|operativa|RI\(4) & \multicicloMIPS0|operativa|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux25~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(4),
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \multicicloMIPS0|operativa|Selector70~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~41_combout\);

-- Location: LCCOMB_X65_Y25_N28
\multicicloMIPS0|operativa|ula|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux25~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector70~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~10_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (((\multicicloMIPS0|operativa|ula|Add0~27_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector70~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datac => \multicicloMIPS0|operativa|ula|Add0~27_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux25~4_combout\);

-- Location: LCCOMB_X65_Y25_N30
\multicicloMIPS0|operativa|ula|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux25~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux25~4_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector70~0_combout\ $ (((\multicicloMIPS0|operativa|Mux25~3_combout\) # (\multicicloMIPS0|operativa|ula|Mux25~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector70~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux25~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux25~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux25~5_combout\);

-- Location: LCCOMB_X65_Y25_N20
\multicicloMIPS0|operativa|ula|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux25~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|ula|RESULT~40_combout\) # ((\multicicloMIPS0|operativa|ula|Mux29~8_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (((\multicicloMIPS0|operativa|ula|Mux25~5_combout\ & !\multicicloMIPS0|operativa|ula|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|RESULT~40_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux25~5_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux25~6_combout\);

-- Location: LCCOMB_X65_Y25_N24
\multicicloMIPS0|operativa|ula|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux25~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux25~6_combout\ & (((\multicicloMIPS0|operativa|ula|RESULT~41_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux25~6_combout\ & (\multicicloMIPS0|operativa|ula|Mux25~3_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux25~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~41_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux25~6_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux25~7_combout\);

-- Location: LCFF_X65_Y25_N15
\multicicloMIPS0|operativa|SaidaALU[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|ula|Mux25~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(6));

-- Location: LCCOMB_X65_Y25_N0
\multicicloMIPS0|operativa|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux57~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(6))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux25~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datab => \multicicloMIPS0|operativa|SaidaALU\(6),
	datac => \multicicloMIPS0|operativa|ula|Mux25~7_combout\,
	datad => \multicicloMIPS0|controle|opALU\(0),
	combout => \multicicloMIPS0|operativa|Mux57~0_combout\);

-- Location: LCCOMB_X65_Y25_N6
\multicicloMIPS0|operativa|Mux57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux57~1_combout\ = (\multicicloMIPS0|operativa|Mux57~0_combout\) # ((\multicicloMIPS0|controle|orgPC\(1) & \multicicloMIPS0|operativa|RI\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datab => \multicicloMIPS0|operativa|RI\(4),
	datad => \multicicloMIPS0|operativa|Mux57~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux57~1_combout\);

-- Location: LCCOMB_X65_Y25_N12
\multicicloMIPS0|operativa|PC[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|PC[6]~feeder_combout\ = \multicicloMIPS0|operativa|Mux57~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Mux57~1_combout\,
	combout => \multicicloMIPS0|operativa|PC[6]~feeder_combout\);

-- Location: LCFF_X65_Y25_N13
\multicicloMIPS0|operativa|PC[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|PC[6]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(6));

-- Location: LCCOMB_X65_Y25_N18
\multicicloMIPS0|operativa|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector3~0_combout\ = (\multicicloMIPS0|controle|iorD~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(6))) # (!\multicicloMIPS0|controle|iorD~combout\ & ((\multicicloMIPS0|operativa|PC\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|iorD~combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(6),
	datad => \multicicloMIPS0|operativa|PC\(6),
	combout => \multicicloMIPS0|operativa|Selector3~0_combout\);

-- Location: LCFF_X68_Y23_N29
\multicicloMIPS0|operativa|RI[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(3));

-- Location: LCCOMB_X68_Y23_N22
\multicicloMIPS0|operativa|Mux67~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux67~0_combout\ = (\multicicloMIPS0|operativa|RI\(3)) # ((\multicicloMIPS0|operativa|RI\(0)) # ((!\multicicloMIPS0|operativa|RI\(1) & \multicicloMIPS0|operativa|RI\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(1),
	datab => \multicicloMIPS0|operativa|RI\(3),
	datac => \multicicloMIPS0|operativa|RI\(2),
	datad => \multicicloMIPS0|operativa|RI\(0),
	combout => \multicicloMIPS0|operativa|Mux67~0_combout\);

-- Location: LCCOMB_X68_Y23_N10
\multicicloMIPS0|operativa|Mux66~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux66~0_combout\ = (\multicicloMIPS0|controle|opALU\(1) & \multicicloMIPS0|operativa|Mux67~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|opALU\(1),
	datad => \multicicloMIPS0|operativa|Mux67~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux66~0_combout\);

-- Location: LCCOMB_X68_Y23_N30
\multicicloMIPS0|operativa|saidaCntrALU[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|saidaCntrALU\(1) = (GLOBAL(\multicicloMIPS0|operativa|Mux73~0clkctrl_outclk\) & ((\multicicloMIPS0|operativa|Mux66~0_combout\))) # (!GLOBAL(\multicicloMIPS0|operativa|Mux73~0clkctrl_outclk\) & 
-- (\multicicloMIPS0|operativa|saidaCntrALU\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datab => \multicicloMIPS0|operativa|Mux73~0clkctrl_outclk\,
	datad => \multicicloMIPS0|operativa|Mux66~0_combout\,
	combout => \multicicloMIPS0|operativa|saidaCntrALU\(1));

-- Location: LCCOMB_X70_Y19_N4
\multicicloMIPS0|operativa|ula|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux26~0_combout\ = (!\multicicloMIPS0|operativa|saidaCntrALU\(1) & (!\multicicloMIPS0|operativa|saidaCntrALU\(2) & (\multicicloMIPS0|operativa|saidaCntrALU\(0) $ (!\multicicloMIPS0|operativa|RI\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(1),
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(2),
	datad => \multicicloMIPS0|operativa|RI\(10),
	combout => \multicicloMIPS0|operativa|ula|Mux26~0_combout\);

-- Location: LCCOMB_X70_Y20_N20
\multicicloMIPS0|operativa|ula|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux26~8_combout\ = (\multicicloMIPS0|operativa|ula|Mux26~7_combout\ & (((\multicicloMIPS0|operativa|ula|ShiftRight0~74_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux26~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux26~7_combout\ & (\multicicloMIPS0|operativa|ula|Mux26~0_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux26~7_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux26~0_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~38_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~74_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux26~8_combout\);

-- Location: LCCOMB_X66_Y27_N10
\multicicloMIPS0|operativa|ula|RESULT~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~39_combout\ = (\multicicloMIPS0|operativa|Mux26~2_combout\) # ((\multicicloMIPS0|operativa|Selector71~0_combout\) # ((\multicicloMIPS0|operativa|RI\(3) & \multicicloMIPS0|operativa|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux26~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(3),
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \multicicloMIPS0|operativa|Selector71~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~39_combout\);

-- Location: LCCOMB_X66_Y27_N14
\multicicloMIPS0|operativa|ula|RESULT~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~38_combout\ = (\multicicloMIPS0|operativa|Selector71~0_combout\ & ((\multicicloMIPS0|operativa|Mux26~2_combout\) # ((\multicicloMIPS0|operativa|RI\(3) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux26~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(3),
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \multicicloMIPS0|operativa|Selector71~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~38_combout\);

-- Location: LCCOMB_X66_Y27_N0
\multicicloMIPS0|operativa|ula|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux26~9_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector71~0_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & ((\multicicloMIPS0|operativa|ula|Add0~24_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector71~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datac => \multicicloMIPS0|operativa|ula|Add0~24_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux26~9_combout\);

-- Location: LCCOMB_X66_Y27_N18
\multicicloMIPS0|operativa|ula|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux26~10_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux26~9_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector71~0_combout\ $ (((\multicicloMIPS0|operativa|Mux26~3_combout\) # (\multicicloMIPS0|operativa|ula|Mux26~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector71~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux26~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux26~9_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux26~10_combout\);

-- Location: LCCOMB_X66_Y27_N20
\multicicloMIPS0|operativa|ula|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux26~11_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~9_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~38_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux26~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~38_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux26~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux26~11_combout\);

-- Location: LCCOMB_X65_Y23_N6
\multicicloMIPS0|operativa|ula|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux26~12_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux26~11_combout\ & ((\multicicloMIPS0|operativa|ula|RESULT~39_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux26~11_combout\ & (\multicicloMIPS0|operativa|ula|Mux26~8_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux26~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux26~8_combout\,
	datac => \multicicloMIPS0|operativa|ula|RESULT~39_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux26~11_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux26~12_combout\);

-- Location: LCFF_X65_Y23_N11
\multicicloMIPS0|operativa|SaidaALU[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|ula|Mux26~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(5));

-- Location: LCCOMB_X65_Y23_N10
\multicicloMIPS0|operativa|Mux58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux58~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(5))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux26~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|opALU\(0),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|operativa|SaidaALU\(5),
	datad => \multicicloMIPS0|operativa|ula|Mux26~12_combout\,
	combout => \multicicloMIPS0|operativa|Mux58~0_combout\);

-- Location: LCCOMB_X65_Y23_N20
\multicicloMIPS0|operativa|Mux58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux58~1_combout\ = (\multicicloMIPS0|operativa|Mux58~0_combout\) # ((\multicicloMIPS0|operativa|RI\(3) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(3),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|Mux58~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux58~1_combout\);

-- Location: LCFF_X65_Y23_N29
\multicicloMIPS0|operativa|PC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Mux58~1_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(5));

-- Location: LCCOMB_X65_Y23_N18
\multicicloMIPS0|operativa|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector4~0_combout\ = (\multicicloMIPS0|controle|iorD~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(5))) # (!\multicicloMIPS0|controle|iorD~combout\ & ((\multicicloMIPS0|operativa|PC\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(5),
	datab => \multicicloMIPS0|controle|iorD~combout\,
	datad => \multicicloMIPS0|operativa|PC\(5),
	combout => \multicicloMIPS0|operativa|Selector4~0_combout\);

-- Location: LCFF_X63_Y22_N29
\multicicloMIPS0|operativa|RI[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(28));

-- Location: LCCOMB_X63_Y22_N12
\multicicloMIPS0|operativa|RI[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|RI[26]~feeder_combout\ = \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(26),
	combout => \multicicloMIPS0|operativa|RI[26]~feeder_combout\);

-- Location: LCFF_X63_Y22_N13
\multicicloMIPS0|operativa|RI[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|RI[26]~feeder_combout\,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(26));

-- Location: LCCOMB_X63_Y22_N24
\multicicloMIPS0|controle|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux2~2_combout\ = (\multicicloMIPS0|operativa|RI\(26)) # ((!\multicicloMIPS0|operativa|RI\(27) & !\multicicloMIPS0|operativa|RI\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(27),
	datab => \multicicloMIPS0|operativa|RI\(28),
	datad => \multicicloMIPS0|operativa|RI\(26),
	combout => \multicicloMIPS0|controle|Mux2~2_combout\);

-- Location: LCCOMB_X63_Y20_N4
\multicicloMIPS0|controle|cntrEnd_signal[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|cntrEnd_signal\(0) = (GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & ((\multicicloMIPS0|controle|cntrEnd_signal\(0)))) # (!GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & 
-- (!\multicicloMIPS0|controle|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|Mux10~0_combout\,
	datac => \multicicloMIPS0|controle|cntrEnd_signal\(0),
	datad => \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|cntrEnd_signal\(0));

-- Location: LCCOMB_X63_Y20_N2
\multicicloMIPS0|controle|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux2~0_combout\ = (\multicicloMIPS0|controle|cntrEnd_signal\(0) & (\multicicloMIPS0|controle|estado\(1) $ (\multicicloMIPS0|controle|estado\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(1),
	datab => \multicicloMIPS0|controle|cntrEnd_signal\(0),
	datad => \multicicloMIPS0|controle|estado\(0),
	combout => \multicicloMIPS0|controle|Mux2~0_combout\);

-- Location: LCCOMB_X63_Y20_N28
\multicicloMIPS0|controle|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux2~1_combout\ = (\multicicloMIPS0|controle|Mux2~0_combout\) # ((!\multicicloMIPS0|controle|cntrEnd_signal\(0) & ((!\multicicloMIPS0|operativa|RI\(31)) # (!\multicicloMIPS0|operativa|RI\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(29),
	datab => \multicicloMIPS0|operativa|RI\(31),
	datac => \multicicloMIPS0|controle|cntrEnd_signal\(0),
	datad => \multicicloMIPS0|controle|Mux2~0_combout\,
	combout => \multicicloMIPS0|controle|Mux2~1_combout\);

-- Location: LCCOMB_X62_Y20_N2
\multicicloMIPS0|controle|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux2~3_combout\ = (\multicicloMIPS0|controle|cntrEnd_signal\(1) & (((\multicicloMIPS0|controle|Mux2~1_combout\)))) # (!\multicicloMIPS0|controle|cntrEnd_signal\(1) & (\multicicloMIPS0|controle|cntrEnd_signal\(0) & 
-- (\multicicloMIPS0|controle|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|cntrEnd_signal\(0),
	datab => \multicicloMIPS0|controle|Mux2~2_combout\,
	datac => \multicicloMIPS0|controle|cntrEnd_signal\(1),
	datad => \multicicloMIPS0|controle|Mux2~1_combout\,
	combout => \multicicloMIPS0|controle|Mux2~3_combout\);

-- Location: LCFF_X62_Y20_N3
\multicicloMIPS0|controle|estado[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|controle|Mux2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|controle|estado\(1));

-- Location: LCCOMB_X63_Y20_N12
\multicicloMIPS0|controle|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux26~0_combout\ = (\multicicloMIPS0|controle|estado\(2)) # (\multicicloMIPS0|controle|estado\(0) $ (!\multicicloMIPS0|controle|estado\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(2),
	datac => \multicicloMIPS0|controle|estado\(0),
	datad => \multicicloMIPS0|controle|estado\(1),
	combout => \multicicloMIPS0|controle|Mux26~0_combout\);

-- Location: LCCOMB_X68_Y23_N0
\multicicloMIPS0|controle|orgBALU[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|orgBALU\(1) = (GLOBAL(\multicicloMIPS0|controle|Mux28~0clkctrl_outclk\) & (\multicicloMIPS0|controle|orgBALU\(1))) # (!GLOBAL(\multicicloMIPS0|controle|Mux28~0clkctrl_outclk\) & ((!\multicicloMIPS0|controle|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|controle|Mux26~0_combout\,
	datad => \multicicloMIPS0|controle|Mux28~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|orgBALU\(1));

-- Location: LCCOMB_X68_Y23_N26
\multicicloMIPS0|operativa|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux27~2_combout\ = (!\multicicloMIPS0|controle|orgBALU\(0) & ((\multicicloMIPS0|controle|orgBALU\(1) & ((\multicicloMIPS0|operativa|RI\(4)))) # (!\multicicloMIPS0|controle|orgBALU\(1) & (\multicicloMIPS0|operativa|regB\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(4),
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|operativa|RI\(4),
	datad => \multicicloMIPS0|controle|orgBALU\(0),
	combout => \multicicloMIPS0|operativa|Mux27~2_combout\);

-- Location: LCCOMB_X69_Y24_N26
\multicicloMIPS0|operativa|ula|RESULT~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~37_combout\ = (\multicicloMIPS0|operativa|Mux27~2_combout\) # ((\multicicloMIPS0|operativa|Selector72~0_combout\) # ((\multicicloMIPS0|operativa|RI\(2) & \multicicloMIPS0|operativa|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(2),
	datab => \multicicloMIPS0|operativa|Mux27~2_combout\,
	datac => \multicicloMIPS0|operativa|Selector72~0_combout\,
	datad => \multicicloMIPS0|operativa|Mux28~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~37_combout\);

-- Location: LCCOMB_X69_Y24_N4
\multicicloMIPS0|operativa|ula|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux27~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|Selector72~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~10_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (((\multicicloMIPS0|operativa|ula|Add0~21_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector72~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	datac => \multicicloMIPS0|operativa|ula|Add0~21_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux27~4_combout\);

-- Location: LCCOMB_X69_Y24_N12
\multicicloMIPS0|operativa|ula|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux27~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux27~4_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector72~0_combout\ $ (((\multicicloMIPS0|operativa|ula|Mux27~4_combout\) # (\multicicloMIPS0|operativa|Mux27~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector72~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux27~4_combout\,
	datad => \multicicloMIPS0|operativa|Mux27~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux27~5_combout\);

-- Location: LCCOMB_X69_Y24_N16
\multicicloMIPS0|operativa|ula|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux27~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|ula|RESULT~36_combout\) # ((\multicicloMIPS0|operativa|ula|Mux29~8_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & \multicicloMIPS0|operativa|ula|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|RESULT~36_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux27~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux27~6_combout\);

-- Location: LCCOMB_X65_Y23_N4
\multicicloMIPS0|operativa|ula|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux27~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux27~6_combout\ & (((\multicicloMIPS0|operativa|ula|RESULT~37_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux27~6_combout\ & (\multicicloMIPS0|operativa|ula|Mux27~3_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux27~3_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~37_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux27~6_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux27~7_combout\);

-- Location: LCFF_X65_Y23_N9
\multicicloMIPS0|operativa|SaidaALU[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|ula|Mux27~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(4));

-- Location: LCCOMB_X65_Y23_N16
\multicicloMIPS0|operativa|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector5~0_combout\ = (\multicicloMIPS0|controle|iorD~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(4))) # (!\multicicloMIPS0|controle|iorD~combout\ & ((\multicicloMIPS0|operativa|PC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|iorD~combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(4),
	datad => \multicicloMIPS0|operativa|PC\(4),
	combout => \multicicloMIPS0|operativa|Selector5~0_combout\);

-- Location: LCFF_X67_Y22_N23
\multicicloMIPS0|operativa|RI[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(15),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(15));

-- Location: LCCOMB_X68_Y22_N16
\multicicloMIPS0|operativa|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux14~1_combout\ = (\multicicloMIPS0|operativa|RI\(15) & \multicicloMIPS0|controle|orgBALU\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(15),
	datad => \multicicloMIPS0|controle|orgBALU\(1),
	combout => \multicicloMIPS0|operativa|Mux14~1_combout\);

-- Location: LCCOMB_X70_Y22_N26
\multicicloMIPS0|operativa|ula|ShiftRight1~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~112_combout\ = (\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|RI\(9) & (\multicicloMIPS0|operativa|regB\(31))) # (!\multicicloMIPS0|operativa|RI\(9) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight1~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|regB\(31),
	datac => \multicicloMIPS0|operativa|RI\(8),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~69_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~112_combout\);

-- Location: LCCOMB_X66_Y22_N30
\multicicloMIPS0|operativa|ula|ShiftRight1~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~71_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~19_combout\,
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|RI\(9),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~71_combout\);

-- Location: LCCOMB_X69_Y19_N18
\multicicloMIPS0|operativa|ula|ShiftRight1~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~72_combout\ = (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~71_combout\) # ((\multicicloMIPS0|operativa|RI\(9) & \multicicloMIPS0|operativa|ula|ShiftRight1~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~68_combout\,
	datac => \multicicloMIPS0|operativa|RI\(8),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~71_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~72_combout\);

-- Location: LCCOMB_X69_Y19_N0
\multicicloMIPS0|operativa|ula|ShiftRight1~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~73_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight1~112_combout\) # 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~112_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~72_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~73_combout\);

-- Location: LCCOMB_X66_Y19_N2
\multicicloMIPS0|operativa|ula|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~1_combout\ = (\multicicloMIPS0|operativa|RI\(9)) # ((!\multicicloMIPS0|operativa|RI\(8) & \multicicloMIPS0|operativa|RI\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|RI\(8),
	datad => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|ula|Mux29~1_combout\);

-- Location: LCCOMB_X68_Y19_N8
\multicicloMIPS0|operativa|ula|ShiftRight1~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~76_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux27~4_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|Mux28~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|Mux28~4_combout\,
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|Mux27~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~76_combout\);

-- Location: LCCOMB_X68_Y19_N18
\multicicloMIPS0|operativa|ula|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux28~0_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & (!\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~76_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~76_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~75_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux28~0_combout\);

-- Location: LCCOMB_X69_Y19_N14
\multicicloMIPS0|operativa|ula|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux28~1_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux28~0_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~66_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux28~0_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~41_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~41_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~66_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux28~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux28~1_combout\);

-- Location: LCCOMB_X69_Y19_N24
\multicicloMIPS0|operativa|ula|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux28~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (((\multicicloMIPS0|operativa|ula|Mux28~1_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~4_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~73_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~5_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~73_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux28~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux28~2_combout\);

-- Location: LCCOMB_X69_Y19_N4
\multicicloMIPS0|operativa|ula|ShiftLeft0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~29_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~28_combout\) # ((\multicicloMIPS0|operativa|RI\(7) & 
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~28_combout\,
	datab => \multicicloMIPS0|operativa|RI\(7),
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~24_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X69_Y18_N8
\multicicloMIPS0|operativa|ula|ShiftRight0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~65_combout\ = (\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~62_combout\))) # (!\multicicloMIPS0|operativa|RI\(9) & (\multicicloMIPS0|operativa|ula|ShiftRight0~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~64_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~62_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~65_combout\);

-- Location: LCCOMB_X70_Y19_N18
\multicicloMIPS0|operativa|ula|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux28~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux28~2_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~65_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux28~2_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~29_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & (\multicicloMIPS0|operativa|ula|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux28~2_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~29_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~65_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux28~3_combout\);

-- Location: LCCOMB_X70_Y19_N8
\multicicloMIPS0|operativa|ula|RESULT~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~35_combout\ = (\multicicloMIPS0|operativa|Mux28~2_combout\) # ((\multicicloMIPS0|operativa|Selector73~0_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datab => \multicicloMIPS0|operativa|Mux28~2_combout\,
	datac => \multicicloMIPS0|operativa|RI\(1),
	datad => \multicicloMIPS0|operativa|Selector73~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~35_combout\);

-- Location: LCCOMB_X70_Y19_N28
\multicicloMIPS0|operativa|ula|RESULT~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~34_combout\ = (\multicicloMIPS0|operativa|Selector73~0_combout\ & ((\multicicloMIPS0|operativa|Mux28~2_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datab => \multicicloMIPS0|operativa|Mux28~2_combout\,
	datac => \multicicloMIPS0|operativa|RI\(1),
	datad => \multicicloMIPS0|operativa|Selector73~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~34_combout\);

-- Location: LCCOMB_X70_Y19_N2
\multicicloMIPS0|operativa|ula|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux28~4_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & ((\multicicloMIPS0|operativa|Selector73~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|ula|Add0~18_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~18_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datac => \multicicloMIPS0|operativa|Selector73~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux28~4_combout\);

-- Location: LCCOMB_X70_Y19_N0
\multicicloMIPS0|operativa|ula|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux28~5_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux28~4_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector73~0_combout\ $ (((\multicicloMIPS0|operativa|Mux28~4_combout\) # (\multicicloMIPS0|operativa|ula|Mux28~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datab => \multicicloMIPS0|operativa|Mux28~4_combout\,
	datac => \multicicloMIPS0|operativa|Selector73~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux28~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux28~5_combout\);

-- Location: LCCOMB_X70_Y19_N6
\multicicloMIPS0|operativa|ula|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux28~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~9_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~34_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux28~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~34_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux28~5_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux28~6_combout\);

-- Location: LCCOMB_X70_Y19_N22
\multicicloMIPS0|operativa|ula|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux28~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux28~6_combout\ & ((\multicicloMIPS0|operativa|ula|RESULT~35_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux28~6_combout\ & (\multicicloMIPS0|operativa|ula|Mux28~3_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux28~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|RESULT~35_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux28~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux28~7_combout\);

-- Location: LCCOMB_X65_Y22_N14
\multicicloMIPS0|operativa|ula|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux28~8_combout\ = (\multicicloMIPS0|operativa|saidaCntrALU\(3) & ((\multicicloMIPS0|operativa|ula|Mux29~17_combout\ & ((\multicicloMIPS0|operativa|ula|Mux28~7_combout\))) # (!\multicicloMIPS0|operativa|ula|Mux29~17_combout\ 
-- & (\multicicloMIPS0|operativa|ula|Mux28~8_combout\)))) # (!\multicicloMIPS0|operativa|saidaCntrALU\(3) & (((\multicicloMIPS0|operativa|ula|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux28~8_combout\,
	datab => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datac => \multicicloMIPS0|operativa|ula|Mux28~7_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~17_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux28~8_combout\);

-- Location: LCFF_X65_Y22_N23
\multicicloMIPS0|operativa|SaidaALU[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|ula|Mux28~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(3));

-- Location: LCCOMB_X65_Y22_N26
\multicicloMIPS0|operativa|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector6~0_combout\ = (\multicicloMIPS0|controle|iorD~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(3))) # (!\multicicloMIPS0|controle|iorD~combout\ & ((\multicicloMIPS0|operativa|PC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|iorD~combout\,
	datab => \multicicloMIPS0|operativa|SaidaALU\(3),
	datad => \multicicloMIPS0|operativa|PC\(3),
	combout => \multicicloMIPS0|operativa|Selector6~0_combout\);

-- Location: LCFF_X63_Y20_N1
\multicicloMIPS0|operativa|RI[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(31),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(31));

-- Location: LCCOMB_X63_Y20_N30
\multicicloMIPS0|controle|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux1~0_combout\ = (\multicicloMIPS0|operativa|RI\(29) & (\multicicloMIPS0|operativa|RI\(31) & (\multicicloMIPS0|controle|cntrEnd_signal\(1) & !\multicicloMIPS0|controle|cntrEnd_signal\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(29),
	datab => \multicicloMIPS0|operativa|RI\(31),
	datac => \multicicloMIPS0|controle|cntrEnd_signal\(1),
	datad => \multicicloMIPS0|controle|cntrEnd_signal\(0),
	combout => \multicicloMIPS0|controle|Mux1~0_combout\);

-- Location: LCCOMB_X62_Y20_N12
\multicicloMIPS0|controle|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux1~1_combout\ = (\multicicloMIPS0|controle|cntrEnd_signal\(1) & (\multicicloMIPS0|controle|estado\(2) $ (((\multicicloMIPS0|controle|estado\(0) & \multicicloMIPS0|controle|estado\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(0),
	datab => \multicicloMIPS0|controle|estado\(1),
	datac => \multicicloMIPS0|controle|cntrEnd_signal\(1),
	datad => \multicicloMIPS0|controle|estado\(2),
	combout => \multicicloMIPS0|controle|Mux1~1_combout\);

-- Location: LCCOMB_X63_Y22_N16
\multicicloMIPS0|controle|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux1~2_combout\ = (!\multicicloMIPS0|operativa|RI\(29) & (!\multicicloMIPS0|operativa|RI\(28) & (!\multicicloMIPS0|operativa|RI\(27) & !\multicicloMIPS0|controle|cntrEnd_signal\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(29),
	datab => \multicicloMIPS0|operativa|RI\(28),
	datac => \multicicloMIPS0|operativa|RI\(27),
	datad => \multicicloMIPS0|controle|cntrEnd_signal\(1),
	combout => \multicicloMIPS0|controle|Mux1~2_combout\);

-- Location: LCCOMB_X62_Y20_N8
\multicicloMIPS0|controle|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux1~3_combout\ = (\multicicloMIPS0|controle|Mux1~0_combout\) # ((\multicicloMIPS0|controle|cntrEnd_signal\(0) & ((\multicicloMIPS0|controle|Mux1~1_combout\) # (\multicicloMIPS0|controle|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|cntrEnd_signal\(0),
	datab => \multicicloMIPS0|controle|Mux1~0_combout\,
	datac => \multicicloMIPS0|controle|Mux1~1_combout\,
	datad => \multicicloMIPS0|controle|Mux1~2_combout\,
	combout => \multicicloMIPS0|controle|Mux1~3_combout\);

-- Location: LCFF_X62_Y20_N9
\multicicloMIPS0|controle|estado[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|controle|Mux1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|controle|estado\(2));

-- Location: LCCOMB_X62_Y20_N24
\multicicloMIPS0|controle|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux31~0_combout\ = (\multicicloMIPS0|controle|estado\(3) & \multicicloMIPS0|controle|estado\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|controle|estado\(3),
	datad => \multicicloMIPS0|controle|estado\(2),
	combout => \multicicloMIPS0|controle|Mux31~0_combout\);

-- Location: LCCOMB_X62_Y20_N22
\multicicloMIPS0|controle|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux30~0_combout\ = (!\multicicloMIPS0|controle|estado\(0) & (\multicicloMIPS0|controle|estado\(2) & \multicicloMIPS0|controle|estado\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|estado\(0),
	datac => \multicicloMIPS0|controle|estado\(2),
	datad => \multicicloMIPS0|controle|estado\(1),
	combout => \multicicloMIPS0|controle|Mux30~0_combout\);

-- Location: LCCOMB_X62_Y20_N18
\multicicloMIPS0|controle|opALU[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|opALU\(1) = (\multicicloMIPS0|controle|Mux31~0_combout\ & (\multicicloMIPS0|controle|opALU\(1))) # (!\multicicloMIPS0|controle|Mux31~0_combout\ & ((\multicicloMIPS0|controle|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|opALU\(1),
	datac => \multicicloMIPS0|controle|Mux31~0_combout\,
	datad => \multicicloMIPS0|controle|Mux30~0_combout\,
	combout => \multicicloMIPS0|controle|opALU\(1));

-- Location: LCCOMB_X69_Y24_N14
\multicicloMIPS0|operativa|Mux73~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux73~1_combout\ = (\multicicloMIPS0|operativa|RI\(5) & ((\multicicloMIPS0|operativa|RI\(1) & (!\multicicloMIPS0|operativa|RI\(0))) # (!\multicicloMIPS0|operativa|RI\(1) & ((\multicicloMIPS0|operativa|RI\(2)))))) # 
-- (!\multicicloMIPS0|operativa|RI\(5) & (\multicicloMIPS0|operativa|RI\(1) & (\multicicloMIPS0|operativa|RI\(0) & !\multicicloMIPS0|operativa|RI\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(5),
	datab => \multicicloMIPS0|operativa|RI\(1),
	datac => \multicicloMIPS0|operativa|RI\(0),
	datad => \multicicloMIPS0|operativa|RI\(2),
	combout => \multicicloMIPS0|operativa|Mux73~1_combout\);

-- Location: LCCOMB_X69_Y24_N20
\multicicloMIPS0|operativa|Mux73~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux73~2_combout\ = (\multicicloMIPS0|operativa|RI\(3) & (!\multicicloMIPS0|operativa|RI\(0) & (\multicicloMIPS0|operativa|Mux73~1_combout\ & !\multicicloMIPS0|operativa|RI\(2)))) # (!\multicicloMIPS0|operativa|RI\(3) & 
-- ((\multicicloMIPS0|operativa|Mux73~1_combout\) # ((!\multicicloMIPS0|operativa|RI\(0) & !\multicicloMIPS0|operativa|RI\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(3),
	datab => \multicicloMIPS0|operativa|RI\(0),
	datac => \multicicloMIPS0|operativa|Mux73~1_combout\,
	datad => \multicicloMIPS0|operativa|RI\(2),
	combout => \multicicloMIPS0|operativa|Mux73~2_combout\);

-- Location: LCCOMB_X69_Y24_N10
\multicicloMIPS0|operativa|Mux73~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux73~0_combout\ = ((!\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|Mux73~2_combout\ & !\multicicloMIPS0|operativa|RI\(4)))) # (!\multicicloMIPS0|controle|opALU\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|opALU\(0),
	datab => \multicicloMIPS0|controle|opALU\(1),
	datac => \multicicloMIPS0|operativa|Mux73~2_combout\,
	datad => \multicicloMIPS0|operativa|RI\(4),
	combout => \multicicloMIPS0|operativa|Mux73~0_combout\);

-- Location: CLKCTRL_G7
\multicicloMIPS0|operativa|Mux73~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \multicicloMIPS0|operativa|Mux73~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \multicicloMIPS0|operativa|Mux73~0clkctrl_outclk\);

-- Location: LCCOMB_X69_Y20_N30
\multicicloMIPS0|operativa|Mux70~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux70~0_combout\ = (\multicicloMIPS0|controle|opALU\(1) & (!\multicicloMIPS0|operativa|RI\(5) & ((\multicicloMIPS0|operativa|RI\(1)) # (!\multicicloMIPS0|operativa|RI\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|opALU\(1),
	datab => \multicicloMIPS0|operativa|RI\(0),
	datac => \multicicloMIPS0|operativa|RI\(1),
	datad => \multicicloMIPS0|operativa|RI\(5),
	combout => \multicicloMIPS0|operativa|Mux70~0_combout\);

-- Location: LCCOMB_X69_Y20_N10
\multicicloMIPS0|operativa|saidaCntrALU[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|saidaCntrALU\(3) = (GLOBAL(\multicicloMIPS0|operativa|Mux73~0clkctrl_outclk\) & ((\multicicloMIPS0|operativa|Mux70~0_combout\))) # (!GLOBAL(\multicicloMIPS0|operativa|Mux73~0clkctrl_outclk\) & 
-- (\multicicloMIPS0|operativa|saidaCntrALU\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datac => \multicicloMIPS0|operativa|Mux73~0clkctrl_outclk\,
	datad => \multicicloMIPS0|operativa|Mux70~0_combout\,
	combout => \multicicloMIPS0|operativa|saidaCntrALU\(3));

-- Location: LCCOMB_X88_Y22_N10
\multicicloMIPS0|operativa|breg|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[27][2]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[19][2]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[19][2]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[27][2]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux29~7_combout\);

-- Location: LCCOMB_X85_Y22_N0
\multicicloMIPS0|operativa|breg|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~8_combout\ = (\multicicloMIPS0|operativa|breg|Mux29~7_combout\ & (((\multicicloMIPS0|operativa|breg|breg[31][2]~regout\) # (!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux29~7_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[23][2]~regout\ & ((\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][2]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][2]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux29~7_combout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux29~8_combout\);

-- Location: LCFF_X88_Y26_N29
\multicicloMIPS0|operativa|breg|breg[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][2]~regout\);

-- Location: LCCOMB_X88_Y26_N28
\multicicloMIPS0|operativa|breg|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[25][2]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[17][2]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[17][2]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[25][2]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux29~0_combout\);

-- Location: LCCOMB_X88_Y27_N10
\multicicloMIPS0|operativa|breg|breg[29][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[29][2]~feeder_combout\ = \multicicloMIPS0|operativa|Selector42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector42~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[29][2]~feeder_combout\);

-- Location: LCFF_X88_Y27_N11
\multicicloMIPS0|operativa|breg|breg[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[29][2]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][2]~regout\);

-- Location: LCCOMB_X88_Y27_N18
\multicicloMIPS0|operativa|breg|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~1_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux29~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][2]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux29~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[21][2]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[21][2]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux29~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[29][2]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux29~1_combout\);

-- Location: LCFF_X86_Y24_N25
\multicicloMIPS0|operativa|breg|breg[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][2]~regout\);

-- Location: LCCOMB_X86_Y26_N2
\multicicloMIPS0|operativa|breg|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~4_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][2]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[16][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[16][2]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[20][2]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux29~4_combout\);

-- Location: LCCOMB_X86_Y20_N28
\multicicloMIPS0|operativa|breg|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~5_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux29~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][2]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux29~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[24][2]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[24][2]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][2]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux29~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux29~5_combout\);

-- Location: LCCOMB_X81_Y27_N28
\multicicloMIPS0|operativa|breg|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][2]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[18][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[18][2]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|breg[22][2]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux29~2_combout\);

-- Location: LCCOMB_X80_Y27_N28
\multicicloMIPS0|operativa|breg|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux29~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][2]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux29~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[26][2]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][2]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[30][2]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|Mux29~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux29~3_combout\);

-- Location: LCCOMB_X80_Y27_N22
\multicicloMIPS0|operativa|breg|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|Mux29~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux29~5_combout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux29~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux29~6_combout\);

-- Location: LCCOMB_X80_Y27_N12
\multicicloMIPS0|operativa|breg|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux29~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux29~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux29~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux29~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux29~8_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux29~1_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux29~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux29~9_combout\);

-- Location: LCFF_X83_Y20_N25
\multicicloMIPS0|operativa|breg|breg[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][2]~regout\);

-- Location: LCFF_X83_Y20_N7
\multicicloMIPS0|operativa|breg|breg[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][2]~regout\);

-- Location: LCCOMB_X83_Y20_N26
\multicicloMIPS0|operativa|breg|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux29~12_combout\ & (((\multicicloMIPS0|operativa|breg|breg[11][2]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21)))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux29~12_combout\ & (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[9][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux29~12_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[9][2]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[11][2]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux29~13_combout\);

-- Location: LCCOMB_X77_Y26_N14
\multicicloMIPS0|operativa|breg|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux29~13_combout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|Mux29~15_combout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux29~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|Mux29~13_combout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux29~16_combout\);

-- Location: LCCOMB_X80_Y21_N12
\multicicloMIPS0|operativa|breg|breg[6][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[6][2]~feeder_combout\ = \multicicloMIPS0|operativa|Selector42~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector42~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[6][2]~feeder_combout\);

-- Location: LCFF_X80_Y21_N13
\multicicloMIPS0|operativa|breg|breg[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[6][2]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][2]~regout\);

-- Location: LCFF_X82_Y22_N3
\multicicloMIPS0|operativa|breg|breg[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][2]~regout\);

-- Location: LCFF_X82_Y22_N25
\multicicloMIPS0|operativa|breg|breg[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector42~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][2]~regout\);

-- Location: LCCOMB_X82_Y22_N24
\multicicloMIPS0|operativa|breg|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|breg[5][2]~regout\) # (\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[4][2]~regout\ & ((!\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[4][2]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[5][2]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux29~10_combout\);

-- Location: LCCOMB_X79_Y21_N26
\multicicloMIPS0|operativa|breg|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~11_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux29~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][2]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux29~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][2]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[7][2]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[6][2]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux29~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux29~11_combout\);

-- Location: LCCOMB_X77_Y26_N20
\multicicloMIPS0|operativa|breg|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~19_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux29~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux29~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux29~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux29~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux29~18_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux29~16_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux29~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux29~19_combout\);

-- Location: LCCOMB_X65_Y24_N8
\multicicloMIPS0|operativa|breg|Mux29~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux29~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux29~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux29~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(25),
	datac => \multicicloMIPS0|operativa|breg|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux29~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux29~20_combout\);

-- Location: LCFF_X65_Y24_N9
\multicicloMIPS0|operativa|regA[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux29~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(2));

-- Location: LCCOMB_X65_Y22_N18
\multicicloMIPS0|operativa|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux61~1_combout\ = (\multicicloMIPS0|operativa|Mux61~0_combout\) # ((\multicicloMIPS0|operativa|RI\(0) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux61~0_combout\,
	datab => \multicicloMIPS0|operativa|RI\(0),
	datad => \multicicloMIPS0|controle|orgPC\(1),
	combout => \multicicloMIPS0|operativa|Mux61~1_combout\);

-- Location: LCCOMB_X65_Y22_N30
\multicicloMIPS0|operativa|PC[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|PC[2]~feeder_combout\ = \multicicloMIPS0|operativa|Mux61~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Mux61~1_combout\,
	combout => \multicicloMIPS0|operativa|PC[2]~feeder_combout\);

-- Location: LCFF_X65_Y22_N31
\multicicloMIPS0|operativa|PC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|PC[2]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(2));

-- Location: LCCOMB_X66_Y23_N22
\multicicloMIPS0|operativa|Selector74~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector74~0_combout\ = (\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(2))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|regA\(2),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|PC\(2),
	combout => \multicicloMIPS0|operativa|Selector74~0_combout\);

-- Location: LCCOMB_X70_Y23_N22
\multicicloMIPS0|operativa|ula|RESULT~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~33_combout\ = (\multicicloMIPS0|operativa|Mux29~2_combout\) # ((\multicicloMIPS0|operativa|Selector74~0_combout\) # (\multicicloMIPS0|operativa|Mux29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux29~2_combout\,
	datac => \multicicloMIPS0|operativa|Selector74~0_combout\,
	datad => \multicicloMIPS0|operativa|Mux29~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~33_combout\);

-- Location: LCCOMB_X70_Y19_N14
\multicicloMIPS0|operativa|ula|RESULT~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|RESULT~32_combout\ = (\multicicloMIPS0|operativa|Selector74~0_combout\ & ((\multicicloMIPS0|operativa|Mux29~2_combout\) # (\multicicloMIPS0|operativa|Mux29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux29~2_combout\,
	datab => \multicicloMIPS0|operativa|Selector74~0_combout\,
	datad => \multicicloMIPS0|operativa|Mux29~0_combout\,
	combout => \multicicloMIPS0|operativa|ula|RESULT~32_combout\);

-- Location: LCCOMB_X70_Y19_N12
\multicicloMIPS0|operativa|ula|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~12_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & ((\multicicloMIPS0|operativa|Selector74~0_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~11_combout\ & (\multicicloMIPS0|operativa|ula|Add0~15_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~10_combout\ & (((!\multicicloMIPS0|operativa|ula|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Add0~15_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~10_combout\,
	datac => \multicicloMIPS0|operativa|Selector74~0_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~11_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux29~12_combout\);

-- Location: LCCOMB_X70_Y19_N10
\multicicloMIPS0|operativa|ula|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~14_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~12_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~13_combout\ & 
-- (\multicicloMIPS0|operativa|Selector74~0_combout\ $ (((\multicicloMIPS0|operativa|Mux29~1_combout\) # (\multicicloMIPS0|operativa|ula|Mux29~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~13_combout\,
	datab => \multicicloMIPS0|operativa|Selector74~0_combout\,
	datac => \multicicloMIPS0|operativa|Mux29~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~12_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux29~14_combout\);

-- Location: LCCOMB_X70_Y19_N24
\multicicloMIPS0|operativa|ula|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~15_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~9_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~32_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~9_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~32_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~9_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~14_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux29~15_combout\);

-- Location: LCCOMB_X70_Y23_N26
\multicicloMIPS0|operativa|ula|ShiftLeft0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~27_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftLeft0~25_combout\) # ((\multicicloMIPS0|operativa|Mux29~1_combout\ & 
-- \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~25_combout\,
	datab => \multicicloMIPS0|operativa|Mux29~1_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~26_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X66_Y22_N4
\multicicloMIPS0|operativa|ula|ShiftRight1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~53_combout\ = (\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~52_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|ula|ShiftRight1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~44_combout\,
	datab => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~52_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~53_combout\);

-- Location: LCCOMB_X65_Y19_N28
\multicicloMIPS0|operativa|ula|ShiftRight0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~57_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\ & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|ula|ShiftRight1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~47_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~51_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~47_combout\,
	datad => \multicicloMIPS0|operativa|RI\(6),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~57_combout\);

-- Location: LCCOMB_X65_Y19_N30
\multicicloMIPS0|operativa|ula|ShiftRight0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~58_combout\ = (\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~57_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\ & 
-- \multicicloMIPS0|operativa|ula|ShiftRight1~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight0~49_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~53_combout\,
	datac => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~57_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~58_combout\);

-- Location: LCCOMB_X65_Y19_N8
\multicicloMIPS0|operativa|ula|ShiftRight0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~59_combout\ = (\multicicloMIPS0|operativa|RI\(9) & (\multicicloMIPS0|operativa|ula|ShiftRight0~56_combout\)) # (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|ula|ShiftRight0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~56_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight0~58_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~59_combout\);

-- Location: LCCOMB_X65_Y19_N20
\multicicloMIPS0|operativa|ula|ShiftRight1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~55_combout\ = (!\multicicloMIPS0|operativa|RI\(9) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~54_combout\) # ((\multicicloMIPS0|operativa|RI\(8) & \multicicloMIPS0|operativa|ula|ShiftRight1~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~54_combout\,
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|RI\(8),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~53_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~55_combout\);

-- Location: LCCOMB_X63_Y19_N20
\multicicloMIPS0|operativa|ula|ShiftRight1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~56_combout\ = (\multicicloMIPS0|operativa|RI\(7) & (\multicicloMIPS0|operativa|regB\(31))) # (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|regB\(31))) # 
-- (!\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|regB\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|regB\(31),
	datac => \multicicloMIPS0|operativa|RI\(6),
	datad => \multicicloMIPS0|operativa|regB\(30),
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~56_combout\);

-- Location: LCCOMB_X65_Y19_N2
\multicicloMIPS0|operativa|ula|ShiftRight1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~57_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (\multicicloMIPS0|operativa|ula|ShiftRight1~56_combout\)) # (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~56_combout\,
	datac => \multicicloMIPS0|operativa|RI\(8),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~49_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~57_combout\);

-- Location: LCCOMB_X65_Y19_N12
\multicicloMIPS0|operativa|ula|ShiftRight1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~58_combout\ = (\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight1~55_combout\) # ((\multicicloMIPS0|operativa|RI\(9) & 
-- \multicicloMIPS0|operativa|ula|ShiftRight1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|RI\(9),
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~55_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~57_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~58_combout\);

-- Location: LCCOMB_X65_Y19_N26
\multicicloMIPS0|operativa|ula|ShiftRight1~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~110_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~58_combout\) # ((\multicicloMIPS0|controle|orgBALU\(1) & \multicicloMIPS0|operativa|RI\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|orgBALU\(1),
	datac => \multicicloMIPS0|operativa|RI\(15),
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~58_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~110_combout\);

-- Location: LCCOMB_X67_Y21_N22
\multicicloMIPS0|operativa|ula|ShiftRight1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~64_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux20~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|Mux21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux21~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|Mux20~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~64_combout\);

-- Location: LCCOMB_X67_Y19_N14
\multicicloMIPS0|operativa|ula|ShiftRight1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~65_combout\ = (\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & ((\multicicloMIPS0|operativa|Mux18~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- (\multicicloMIPS0|operativa|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(6),
	datab => \multicicloMIPS0|operativa|Mux19~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(7),
	datad => \multicicloMIPS0|operativa|Mux18~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~65_combout\);

-- Location: LCCOMB_X67_Y21_N16
\multicicloMIPS0|operativa|ula|ShiftRight0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight0~60_combout\ = (\multicicloMIPS0|operativa|RI\(8) & (((\multicicloMIPS0|operativa|ula|ShiftRight1~63_combout\)))) # (!\multicicloMIPS0|operativa|RI\(8) & ((\multicicloMIPS0|operativa|ula|ShiftRight1~64_combout\) # 
-- ((\multicicloMIPS0|operativa|ula|ShiftRight1~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(8),
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~64_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~65_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~63_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight0~60_combout\);

-- Location: LCCOMB_X67_Y21_N26
\multicicloMIPS0|operativa|ula|ShiftRight1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~59_combout\ = (!\multicicloMIPS0|operativa|RI\(7) & ((\multicicloMIPS0|operativa|RI\(6) & (\multicicloMIPS0|operativa|Mux24~3_combout\)) # (!\multicicloMIPS0|operativa|RI\(6) & 
-- ((\multicicloMIPS0|operativa|Mux25~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|RI\(6),
	datac => \multicicloMIPS0|operativa|Mux24~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux25~3_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~59_combout\);

-- Location: LCCOMB_X67_Y21_N8
\multicicloMIPS0|operativa|ula|ShiftRight1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|ShiftRight1~60_combout\ = (\multicicloMIPS0|operativa|ula|ShiftRight1~111_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftRight1~59_combout\) # ((\multicicloMIPS0|operativa|Mux22~3_combout\ & 
-- \multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftRight1~111_combout\,
	datab => \multicicloMIPS0|operativa|Mux22~3_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~38_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~59_combout\,
	combout => \multicicloMIPS0|operativa|ula|ShiftRight1~60_combout\);

-- Location: LCCOMB_X67_Y21_N18
\multicicloMIPS0|operativa|ula|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~2_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & (!\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\)) # (!\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & 
-- ((\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight1~40_combout\))) # (!\multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~21_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight1~60_combout\,
	datad => \multicicloMIPS0|operativa|ula|ShiftRight1~40_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux29~2_combout\);

-- Location: LCCOMB_X67_Y21_N2
\multicicloMIPS0|operativa|ula|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~3_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~2_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~60_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~2_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~39_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~1_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~39_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~60_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~2_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux29~3_combout\);

-- Location: LCCOMB_X65_Y19_N22
\multicicloMIPS0|operativa|ula|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~6_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~3_combout\) # (!\multicicloMIPS0|operativa|ula|Mux29~4_combout\)))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~5_combout\ & (\multicicloMIPS0|operativa|ula|ShiftRight1~110_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~5_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftRight1~110_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~3_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~4_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux29~6_combout\);

-- Location: LCCOMB_X65_Y19_N16
\multicicloMIPS0|operativa|ula|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~7_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~6_combout\ & ((\multicicloMIPS0|operativa|ula|ShiftRight0~59_combout\))) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~6_combout\ & (\multicicloMIPS0|operativa|ula|ShiftLeft0~27_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~0_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~0_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~27_combout\,
	datac => \multicicloMIPS0|operativa|ula|ShiftRight0~59_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~6_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux29~7_combout\);

-- Location: LCCOMB_X66_Y22_N20
\multicicloMIPS0|operativa|ula|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~16_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~15_combout\ & (\multicicloMIPS0|operativa|ula|RESULT~33_combout\)) # 
-- (!\multicicloMIPS0|operativa|ula|Mux29~15_combout\ & ((\multicicloMIPS0|operativa|ula|Mux29~7_combout\))))) # (!\multicicloMIPS0|operativa|ula|Mux29~8_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~8_combout\,
	datab => \multicicloMIPS0|operativa|ula|RESULT~33_combout\,
	datac => \multicicloMIPS0|operativa|ula|Mux29~15_combout\,
	datad => \multicicloMIPS0|operativa|ula|Mux29~7_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux29~16_combout\);

-- Location: LCCOMB_X65_Y22_N4
\multicicloMIPS0|operativa|ula|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|ula|Mux29~18_combout\ = (\multicicloMIPS0|operativa|ula|Mux29~17_combout\ & (((\multicicloMIPS0|operativa|ula|Mux29~16_combout\)))) # (!\multicicloMIPS0|operativa|ula|Mux29~17_combout\ & 
-- ((\multicicloMIPS0|operativa|saidaCntrALU\(3) & (\multicicloMIPS0|operativa|ula|Mux29~18_combout\)) # (!\multicicloMIPS0|operativa|saidaCntrALU\(3) & ((\multicicloMIPS0|operativa|ula|Mux29~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|Mux29~17_combout\,
	datab => \multicicloMIPS0|operativa|ula|Mux29~18_combout\,
	datac => \multicicloMIPS0|operativa|saidaCntrALU\(3),
	datad => \multicicloMIPS0|operativa|ula|Mux29~16_combout\,
	combout => \multicicloMIPS0|operativa|ula|Mux29~18_combout\);

-- Location: LCFF_X65_Y22_N29
\multicicloMIPS0|operativa|SaidaALU[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|ula|Mux29~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(2));

-- Location: LCCOMB_X65_Y22_N0
\multicicloMIPS0|operativa|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector7~0_combout\ = (\multicicloMIPS0|controle|iorD~combout\ & (\multicicloMIPS0|operativa|SaidaALU\(2))) # (!\multicicloMIPS0|controle|iorD~combout\ & ((\multicicloMIPS0|operativa|PC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|iorD~combout\,
	datab => \multicicloMIPS0|operativa|SaidaALU\(2),
	datad => \multicicloMIPS0|operativa|PC\(2),
	combout => \multicicloMIPS0|operativa|Selector7~0_combout\);

-- Location: LCFF_X65_Y23_N3
\multicicloMIPS0|operativa|MDR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(0));

-- Location: LCCOMB_X77_Y24_N24
\multicicloMIPS0|operativa|Selector44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Selector44~0_combout\ = (\multicicloMIPS0|controle|Mem2Reg~combout\ & (\multicicloMIPS0|operativa|MDR\(0))) # (!\multicicloMIPS0|controle|Mem2Reg~combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|MDR\(0),
	datac => \multicicloMIPS0|operativa|SaidaALU\(0),
	datad => \multicicloMIPS0|controle|Mem2Reg~combout\,
	combout => \multicicloMIPS0|operativa|Selector44~0_combout\);

-- Location: LCCOMB_X83_Y22_N22
\multicicloMIPS0|operativa|breg|breg[31][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[31][0]~feeder_combout\ = \multicicloMIPS0|operativa|Selector44~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector44~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[31][0]~feeder_combout\);

-- Location: LCFF_X83_Y22_N23
\multicicloMIPS0|operativa|breg|breg[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[31][0]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][0]~regout\);

-- Location: LCCOMB_X88_Y24_N30
\multicicloMIPS0|operativa|breg|Mux63~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~7_combout\ = (\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|RI\(19))))) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|RI\(19) & 
-- (\multicicloMIPS0|operativa|breg|breg[27][0]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[19][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[27][0]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(18),
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|breg[19][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux63~7_combout\);

-- Location: LCCOMB_X83_Y22_N2
\multicicloMIPS0|operativa|breg|Mux63~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~8_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux63~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][0]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux63~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[23][0]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux63~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][0]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][0]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|Mux63~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux63~8_combout\);

-- Location: LCCOMB_X86_Y20_N6
\multicicloMIPS0|operativa|breg|Mux63~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux63~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][0]~regout\)) # (!\multicicloMIPS0|operativa|RI\(19)))) # (!\multicicloMIPS0|operativa|breg|Mux63~4_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|breg[24][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux63~4_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|breg[24][0]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[28][0]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux63~5_combout\);

-- Location: LCCOMB_X82_Y20_N0
\multicicloMIPS0|operativa|breg|Mux63~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux63~3_combout\) # ((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (((!\multicicloMIPS0|operativa|RI\(16) & \multicicloMIPS0|operativa|breg|Mux63~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux63~3_combout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux63~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux63~6_combout\);

-- Location: LCCOMB_X89_Y27_N20
\multicicloMIPS0|operativa|breg|Mux63~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux63~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux63~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux63~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux63~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux63~1_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux63~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux63~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux63~9_combout\);

-- Location: LCCOMB_X70_Y23_N28
\multicicloMIPS0|operativa|breg|Mux63~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux63~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux63~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux63~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux63~19_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux63~9_combout\,
	datad => \multicicloMIPS0|operativa|RI\(20),
	combout => \multicicloMIPS0|operativa|breg|Mux63~20_combout\);

-- Location: LCFF_X70_Y23_N29
\multicicloMIPS0|operativa|regB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux63~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(0));

-- Location: LCCOMB_X63_Y21_N12
\multicicloMIPS0|operativa|RI[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|RI[16]~feeder_combout\ = \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \multicicloMIPS0|operativa|RI[16]~feeder_combout\);

-- Location: LCFF_X63_Y21_N13
\multicicloMIPS0|operativa|RI[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|RI[16]~feeder_combout\,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(16));

-- Location: LCFF_X83_Y28_N9
\multicicloMIPS0|operativa|breg|breg[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][5]~regout\);

-- Location: LCCOMB_X83_Y28_N8
\multicicloMIPS0|operativa|breg|Mux58~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~10_combout\ = (\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|RI\(17))))) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|RI\(17) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][5]~regout\))) # (!\multicicloMIPS0|operativa|RI\(17) & (\multicicloMIPS0|operativa|breg|breg[8][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(16),
	datab => \multicicloMIPS0|operativa|breg|breg[8][5]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][5]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(17),
	combout => \multicicloMIPS0|operativa|breg|Mux58~10_combout\);

-- Location: LCCOMB_X82_Y28_N18
\multicicloMIPS0|operativa|breg|Mux58~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~11_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux58~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][5]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux58~10_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[9][5]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux58~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[9][5]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|breg[11][5]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux58~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~11_combout\);

-- Location: LCFF_X80_Y21_N15
\multicicloMIPS0|operativa|breg|breg[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[5][5]~regout\);

-- Location: LCCOMB_X81_Y22_N2
\multicicloMIPS0|operativa|breg|breg[4][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[4][5]~feeder_combout\ = \multicicloMIPS0|operativa|Selector39~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector39~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[4][5]~feeder_combout\);

-- Location: LCFF_X81_Y22_N3
\multicicloMIPS0|operativa|breg|breg[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[4][5]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[4][5]~regout\);

-- Location: LCCOMB_X80_Y21_N22
\multicicloMIPS0|operativa|breg|Mux58~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~12_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16))))) # (!\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|RI\(16) & 
-- (\multicicloMIPS0|operativa|breg|breg[5][5]~regout\)) # (!\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|breg[4][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[5][5]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|breg[4][5]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~12_combout\);

-- Location: LCCOMB_X79_Y25_N4
\multicicloMIPS0|operativa|breg|Mux58~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~13_combout\ = (\multicicloMIPS0|operativa|RI\(17) & ((\multicicloMIPS0|operativa|breg|Mux58~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[7][5]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux58~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[6][5]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|breg|Mux58~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(17),
	datab => \multicicloMIPS0|operativa|breg|breg[7][5]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[6][5]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux58~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~13_combout\);

-- Location: LCCOMB_X82_Y28_N26
\multicicloMIPS0|operativa|breg|Mux58~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~16_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- ((\multicicloMIPS0|operativa|breg|Mux58~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(18) & (\multicicloMIPS0|operativa|breg|Mux58~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux58~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|breg|Mux58~13_combout\,
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux58~16_combout\);

-- Location: LCCOMB_X82_Y28_N8
\multicicloMIPS0|operativa|breg|Mux58~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~19_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux58~16_combout\ & (\multicicloMIPS0|operativa|breg|Mux58~18_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux58~16_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux58~11_combout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|breg|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux58~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux58~11_combout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|breg|Mux58~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~19_combout\);

-- Location: LCCOMB_X85_Y22_N28
\multicicloMIPS0|operativa|breg|Mux58~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~7_combout\ = (\multicicloMIPS0|operativa|RI\(19) & (((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|RI\(18) & 
-- (\multicicloMIPS0|operativa|breg|breg[23][5]~regout\)) # (!\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|breg[19][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][5]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[19][5]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(19),
	datad => \multicicloMIPS0|operativa|RI\(18),
	combout => \multicicloMIPS0|operativa|breg|Mux58~7_combout\);

-- Location: LCFF_X85_Y22_N27
\multicicloMIPS0|operativa|breg|breg[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector39~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][5]~regout\);

-- Location: LCCOMB_X85_Y22_N26
\multicicloMIPS0|operativa|breg|Mux58~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~8_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|Mux58~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][5]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux58~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][5]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(19) & (\multicicloMIPS0|operativa|breg|Mux58~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(19),
	datab => \multicicloMIPS0|operativa|breg|Mux58~7_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[31][5]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[27][5]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~8_combout\);

-- Location: LCCOMB_X85_Y27_N0
\multicicloMIPS0|operativa|breg|Mux58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~2_combout\ = (\multicicloMIPS0|operativa|RI\(19) & ((\multicicloMIPS0|operativa|breg|breg[26][5]~regout\) # ((\multicicloMIPS0|operativa|RI\(18))))) # (!\multicicloMIPS0|operativa|RI\(19) & 
-- (((!\multicicloMIPS0|operativa|RI\(18) & \multicicloMIPS0|operativa|breg|breg[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][5]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(19),
	datac => \multicicloMIPS0|operativa|RI\(18),
	datad => \multicicloMIPS0|operativa|breg|breg[18][5]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~2_combout\);

-- Location: LCCOMB_X85_Y28_N10
\multicicloMIPS0|operativa|breg|Mux58~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~3_combout\ = (\multicicloMIPS0|operativa|RI\(18) & ((\multicicloMIPS0|operativa|breg|Mux58~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][5]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux58~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][5]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(18) & (((\multicicloMIPS0|operativa|breg|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(18),
	datab => \multicicloMIPS0|operativa|breg|breg[30][5]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux58~2_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[22][5]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~3_combout\);

-- Location: LCCOMB_X83_Y24_N6
\multicicloMIPS0|operativa|breg|Mux58~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~6_combout\ = (\multicicloMIPS0|operativa|RI\(17) & (((\multicicloMIPS0|operativa|RI\(16)) # (\multicicloMIPS0|operativa|breg|Mux58~3_combout\)))) # (!\multicicloMIPS0|operativa|RI\(17) & 
-- (\multicicloMIPS0|operativa|breg|Mux58~5_combout\ & (!\multicicloMIPS0|operativa|RI\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux58~5_combout\,
	datab => \multicicloMIPS0|operativa|RI\(17),
	datac => \multicicloMIPS0|operativa|RI\(16),
	datad => \multicicloMIPS0|operativa|breg|Mux58~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~6_combout\);

-- Location: LCCOMB_X83_Y24_N12
\multicicloMIPS0|operativa|breg|Mux58~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~9_combout\ = (\multicicloMIPS0|operativa|RI\(16) & ((\multicicloMIPS0|operativa|breg|Mux58~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux58~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux58~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux58~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(16) & (((\multicicloMIPS0|operativa|breg|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux58~1_combout\,
	datab => \multicicloMIPS0|operativa|RI\(16),
	datac => \multicicloMIPS0|operativa|breg|Mux58~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux58~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~9_combout\);

-- Location: LCCOMB_X68_Y24_N16
\multicicloMIPS0|operativa|breg|Mux58~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux58~20_combout\ = (\multicicloMIPS0|operativa|RI\(20) & ((\multicicloMIPS0|operativa|breg|Mux58~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(20) & (\multicicloMIPS0|operativa|breg|Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(20),
	datac => \multicicloMIPS0|operativa|breg|Mux58~19_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux58~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux58~20_combout\);

-- Location: LCFF_X68_Y24_N17
\multicicloMIPS0|operativa|regB[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux58~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regB\(5));

-- Location: LCFF_X63_Y22_N17
\multicicloMIPS0|operativa|RI[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(27),
	sload => VCC,
	ena => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|RI\(27));

-- Location: LCCOMB_X63_Y20_N20
\multicicloMIPS0|controle|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux3~0_combout\ = (\multicicloMIPS0|controle|cntrEnd_signal\(1) & ((\multicicloMIPS0|controle|cntrEnd_signal\(0) & (!\multicicloMIPS0|controle|estado\(0))) # (!\multicicloMIPS0|controle|cntrEnd_signal\(0) & 
-- ((\multicicloMIPS0|operativa|RI\(31)))))) # (!\multicicloMIPS0|controle|cntrEnd_signal\(1) & (((\multicicloMIPS0|controle|cntrEnd_signal\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(0),
	datab => \multicicloMIPS0|operativa|RI\(31),
	datac => \multicicloMIPS0|controle|cntrEnd_signal\(1),
	datad => \multicicloMIPS0|controle|cntrEnd_signal\(0),
	combout => \multicicloMIPS0|controle|Mux3~0_combout\);

-- Location: LCCOMB_X62_Y20_N14
\multicicloMIPS0|controle|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux3~1_combout\ = (\multicicloMIPS0|controle|Mux3~0_combout\ & ((\multicicloMIPS0|controle|cntrEnd_signal\(1)) # (\multicicloMIPS0|operativa|RI\(26) $ (\multicicloMIPS0|operativa|RI\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(26),
	datab => \multicicloMIPS0|operativa|RI\(27),
	datac => \multicicloMIPS0|controle|cntrEnd_signal\(1),
	datad => \multicicloMIPS0|controle|Mux3~0_combout\,
	combout => \multicicloMIPS0|controle|Mux3~1_combout\);

-- Location: LCFF_X62_Y20_N15
\multicicloMIPS0|controle|estado[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|controle|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|controle|estado\(0));

-- Location: LCCOMB_X63_Y20_N18
\multicicloMIPS0|controle|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux11~0_combout\ = (\multicicloMIPS0|controle|estado\(3)) # ((\multicicloMIPS0|controle|estado\(1) & (\multicicloMIPS0|controle|estado\(0) & \multicicloMIPS0|controle|estado\(2))) # (!\multicicloMIPS0|controle|estado\(1) & 
-- ((\multicicloMIPS0|controle|estado\(0)) # (\multicicloMIPS0|controle|estado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(1),
	datab => \multicicloMIPS0|controle|estado\(3),
	datac => \multicicloMIPS0|controle|estado\(0),
	datad => \multicicloMIPS0|controle|estado\(2),
	combout => \multicicloMIPS0|controle|Mux11~0_combout\);

-- Location: LCCOMB_X63_Y20_N14
\multicicloMIPS0|controle|cntrEnd_signal[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|cntrEnd_signal\(1) = (GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & ((\multicicloMIPS0|controle|cntrEnd_signal\(1)))) # (!GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & 
-- (!\multicicloMIPS0|controle|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|Mux11~0_combout\,
	datac => \multicicloMIPS0|controle|cntrEnd_signal\(1),
	datad => \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|cntrEnd_signal\(1));

-- Location: LCCOMB_X62_Y20_N16
\multicicloMIPS0|controle|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux0~0_combout\ = (\multicicloMIPS0|controle|cntrEnd_signal\(0) & ((\multicicloMIPS0|controle|Mux22~0_combout\ $ (\multicicloMIPS0|controle|estado\(3))))) # (!\multicicloMIPS0|controle|cntrEnd_signal\(0) & 
-- (!\multicicloMIPS0|operativa|RI\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(31),
	datab => \multicicloMIPS0|controle|Mux22~0_combout\,
	datac => \multicicloMIPS0|controle|estado\(3),
	datad => \multicicloMIPS0|controle|cntrEnd_signal\(0),
	combout => \multicicloMIPS0|controle|Mux0~0_combout\);

-- Location: LCCOMB_X63_Y22_N22
\multicicloMIPS0|controle|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux0~1_combout\ = (\multicicloMIPS0|operativa|RI\(28)) # ((\multicicloMIPS0|operativa|RI\(27) & !\multicicloMIPS0|operativa|RI\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(27),
	datab => \multicicloMIPS0|operativa|RI\(28),
	datad => \multicicloMIPS0|operativa|RI\(31),
	combout => \multicicloMIPS0|controle|Mux0~1_combout\);

-- Location: LCCOMB_X62_Y20_N4
\multicicloMIPS0|controle|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux0~2_combout\ = (\multicicloMIPS0|controle|cntrEnd_signal\(1) & (((\multicicloMIPS0|controle|Mux0~0_combout\)))) # (!\multicicloMIPS0|controle|cntrEnd_signal\(1) & (\multicicloMIPS0|controle|cntrEnd_signal\(0) & 
-- ((\multicicloMIPS0|controle|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|cntrEnd_signal\(0),
	datab => \multicicloMIPS0|controle|cntrEnd_signal\(1),
	datac => \multicicloMIPS0|controle|Mux0~0_combout\,
	datad => \multicicloMIPS0|controle|Mux0~1_combout\,
	combout => \multicicloMIPS0|controle|Mux0~2_combout\);

-- Location: LCFF_X62_Y20_N5
\multicicloMIPS0|controle|estado[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|controle|Mux0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|controle|estado\(3));

-- Location: LCCOMB_X63_Y20_N0
\multicicloMIPS0|controle|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux29~0_combout\ = (\multicicloMIPS0|controle|estado\(3) & (\multicicloMIPS0|controle|estado\(0) $ (!\multicicloMIPS0|controle|estado\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(0),
	datab => \multicicloMIPS0|controle|estado\(3),
	datad => \multicicloMIPS0|controle|estado\(1),
	combout => \multicicloMIPS0|controle|Mux29~0_combout\);

-- Location: LCCOMB_X70_Y20_N8
\multicicloMIPS0|controle|opALU[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|opALU\(0) = (GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & ((\multicicloMIPS0|controle|opALU\(0)))) # (!GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & (\multicicloMIPS0|controle|Mux29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|Mux29~0_combout\,
	datac => \multicicloMIPS0|controle|opALU\(0),
	datad => \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|opALU\(0));

-- Location: LCCOMB_X63_Y20_N8
\multicicloMIPS0|controle|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux19~0_combout\ = (\multicicloMIPS0|controle|estado\(0) & (\multicicloMIPS0|controle|estado\(2) & !\multicicloMIPS0|controle|estado\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(0),
	datac => \multicicloMIPS0|controle|estado\(2),
	datad => \multicicloMIPS0|controle|estado\(1),
	combout => \multicicloMIPS0|controle|Mux19~0_combout\);

-- Location: LCCOMB_X63_Y22_N14
\multicicloMIPS0|controle|writeMem\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|writeMem~combout\ = (GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & ((\multicicloMIPS0|controle|writeMem~combout\))) # (!GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & 
-- (\multicicloMIPS0|controle|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|Mux19~0_combout\,
	datab => \multicicloMIPS0|controle|writeMem~combout\,
	datad => \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|writeMem~combout\);

-- Location: LCCOMB_X63_Y20_N24
\multicicloMIPS0|controle|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|Mux14~0_combout\ = (\multicicloMIPS0|controle|estado\(2)) # ((\multicicloMIPS0|controle|estado\(1)) # (\multicicloMIPS0|controle|estado\(0) $ (\multicicloMIPS0|controle|estado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|estado\(0),
	datab => \multicicloMIPS0|controle|estado\(3),
	datac => \multicicloMIPS0|controle|estado\(2),
	datad => \multicicloMIPS0|controle|estado\(1),
	combout => \multicicloMIPS0|controle|Mux14~0_combout\);

-- Location: LCCOMB_X67_Y24_N24
\multicicloMIPS0|controle|escrevePC\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|controle|escrevePC~combout\ = (GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & ((\multicicloMIPS0|controle|escrevePC~combout\))) # (!GLOBAL(\multicicloMIPS0|controle|Mux31~0clkctrl_outclk\) & 
-- (!\multicicloMIPS0|controle|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|Mux14~0_combout\,
	datac => \multicicloMIPS0|controle|escrevePC~combout\,
	datad => \multicicloMIPS0|controle|Mux31~0clkctrl_outclk\,
	combout => \multicicloMIPS0|controle|escrevePC~combout\);

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(2),
	combout => \iSW~combout\(2));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(1),
	combout => \iSW~combout\(1));

-- Location: LCCOMB_X70_Y23_N4
\Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~10_combout\ = (\Mux30~9_combout\ & (((\multicicloMIPS0|operativa|regB\(1)) # (!\iSW~combout\(1))))) # (!\Mux30~9_combout\ & (\multicicloMIPS0|operativa|regA\(1) & ((\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~9_combout\,
	datab => \multicicloMIPS0|operativa|regA\(1),
	datac => \multicicloMIPS0|operativa|regB\(1),
	datad => \iSW~combout\(1),
	combout => \Mux30~10_combout\);

-- Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(3),
	combout => \iSW~combout\(3));

-- Location: LCCOMB_X63_Y19_N12
\Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux30~11_combout\ = (\iSW~combout\(2) & ((\iSW~combout\(3) & (\Mux30~8_combout\)) # (!\iSW~combout\(3) & ((\Mux30~10_combout\))))) # (!\iSW~combout\(2) & (\Mux30~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~8_combout\,
	datab => \iSW~combout\(2),
	datac => \Mux30~10_combout\,
	datad => \iSW~combout\(3),
	combout => \Mux30~11_combout\);

-- Location: LCCOMB_X78_Y20_N4
\Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux28~6_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Selector41~0_combout\) # ((\iSW~combout\(1))))) # (!\iSW~combout\(0) & (((!\iSW~combout\(1) & \multicicloMIPS0|operativa|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \multicicloMIPS0|operativa|Selector41~0_combout\,
	datac => \iSW~combout\(1),
	datad => \multicicloMIPS0|operativa|Selector9~0_combout\,
	combout => \Mux28~6_combout\);

-- Location: LCCOMB_X76_Y25_N22
\multicicloMIPS0|operativa|breg|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux28~17_combout\ & ((\multicicloMIPS0|operativa|breg|breg[15][3]~regout\) # ((!\multicicloMIPS0|operativa|RI\(22))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux28~17_combout\ & (((\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|operativa|breg|breg[14][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux28~17_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[15][3]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|breg[14][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~18_combout\);

-- Location: LCCOMB_X79_Y22_N16
\multicicloMIPS0|operativa|breg|breg[1][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[1][3]~feeder_combout\ = \multicicloMIPS0|operativa|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector41~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[1][3]~feeder_combout\);

-- Location: LCFF_X79_Y22_N17
\multicicloMIPS0|operativa|breg|breg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[1][3]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][3]~regout\);

-- Location: LCCOMB_X79_Y22_N10
\multicicloMIPS0|operativa|breg|breg[3][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[3][3]~feeder_combout\ = \multicicloMIPS0|operativa|Selector41~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector41~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[3][3]~feeder_combout\);

-- Location: LCFF_X79_Y22_N11
\multicicloMIPS0|operativa|breg|breg[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[3][3]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][3]~regout\);

-- Location: LCCOMB_X79_Y22_N30
\multicicloMIPS0|operativa|breg|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[3][3]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[1][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[3][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~14_combout\);

-- Location: LCCOMB_X79_Y22_N28
\multicicloMIPS0|operativa|breg|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux28~14_combout\) # ((\multicicloMIPS0|operativa|breg|breg[2][3]~regout\ & (!\multicicloMIPS0|operativa|RI\(21) & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[2][3]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux28~14_combout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux28~15_combout\);

-- Location: LCCOMB_X81_Y24_N18
\multicicloMIPS0|operativa|breg|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux28~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][3]~regout\) # ((!\multicicloMIPS0|operativa|RI\(22))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux28~12_combout\ & (((\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|operativa|breg|breg[6][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux28~12_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][3]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|breg[6][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~13_combout\);

-- Location: LCCOMB_X78_Y22_N26
\multicicloMIPS0|operativa|breg|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|Mux28~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|Mux28~15_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux28~13_combout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux28~16_combout\);

-- Location: LCCOMB_X76_Y22_N8
\multicicloMIPS0|operativa|breg|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux28~16_combout\ & (((\multicicloMIPS0|operativa|breg|Mux28~18_combout\) # (!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux28~16_combout\ 
-- & (\multicicloMIPS0|operativa|breg|Mux28~11_combout\ & ((\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux28~11_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux28~18_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux28~16_combout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux28~19_combout\);

-- Location: LCCOMB_X81_Y28_N24
\multicicloMIPS0|operativa|breg|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~2_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|RI\(24))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|breg[26][3]~regout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|breg[18][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[18][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[26][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~2_combout\);

-- Location: LCCOMB_X85_Y28_N2
\multicicloMIPS0|operativa|breg|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~3_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux28~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][3]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux28~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][3]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[30][3]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux28~2_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[22][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~3_combout\);

-- Location: LCFF_X86_Y24_N17
\multicicloMIPS0|operativa|breg|breg[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector41~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][3]~regout\);

-- Location: LCCOMB_X87_Y28_N26
\multicicloMIPS0|operativa|breg|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~4_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[24][3]~regout\)) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[16][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[24][3]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|breg[16][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~4_combout\);

-- Location: LCCOMB_X87_Y28_N12
\multicicloMIPS0|operativa|breg|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~5_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux28~4_combout\ & (\multicicloMIPS0|operativa|breg|breg[28][3]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux28~4_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[20][3]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[28][3]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[20][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux28~4_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~5_combout\);

-- Location: LCCOMB_X87_Y28_N2
\multicicloMIPS0|operativa|breg|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~6_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux28~3_combout\) # ((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (((!\multicicloMIPS0|operativa|RI\(21) & \multicicloMIPS0|operativa|breg|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|Mux28~3_combout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|breg|Mux28~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~6_combout\);

-- Location: LCCOMB_X90_Y22_N6
\multicicloMIPS0|operativa|breg|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~1_combout\ = (\multicicloMIPS0|operativa|breg|Mux28~0_combout\ & (((\multicicloMIPS0|operativa|breg|breg[29][3]~regout\)) # (!\multicicloMIPS0|operativa|RI\(24)))) # (!\multicicloMIPS0|operativa|breg|Mux28~0_combout\ 
-- & (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[25][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux28~0_combout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[29][3]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[25][3]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~1_combout\);

-- Location: LCCOMB_X89_Y22_N22
\multicicloMIPS0|operativa|breg|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~9_combout\ = (\multicicloMIPS0|operativa|breg|Mux28~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux28~8_combout\) # ((!\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|breg|Mux28~6_combout\ & 
-- (((\multicicloMIPS0|operativa|RI\(21) & \multicicloMIPS0|operativa|breg|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux28~8_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux28~6_combout\,
	datac => \multicicloMIPS0|operativa|RI\(21),
	datad => \multicicloMIPS0|operativa|breg|Mux28~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~9_combout\);

-- Location: LCCOMB_X65_Y22_N20
\multicicloMIPS0|operativa|breg|Mux28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux28~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux28~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux28~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(25),
	datac => \multicicloMIPS0|operativa|breg|Mux28~19_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux28~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux28~20_combout\);

-- Location: LCFF_X65_Y22_N21
\multicicloMIPS0|operativa|regA[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux28~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(3));

-- Location: LCCOMB_X65_Y18_N12
\Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux28~7_combout\ = (\iSW~combout\(1) & ((\Mux28~6_combout\ & (\multicicloMIPS0|operativa|regB\(3))) # (!\Mux28~6_combout\ & ((\multicicloMIPS0|operativa|regA\(3)))))) # (!\iSW~combout\(1) & (((\Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \multicicloMIPS0|operativa|regB\(3),
	datac => \Mux28~6_combout\,
	datad => \multicicloMIPS0|operativa|regA\(3),
	combout => \Mux28~7_combout\);

-- Location: LCCOMB_X63_Y19_N24
\Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux28~8_combout\ = (\iSW~combout\(2) & ((\iSW~combout\(3) & (\Mux28~5_combout\)) # (!\iSW~combout\(3) & ((\Mux28~7_combout\))))) # (!\iSW~combout\(2) & (\Mux28~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux28~5_combout\,
	datab => \iSW~combout\(2),
	datac => \Mux28~7_combout\,
	datad => \iSW~combout\(3),
	combout => \Mux28~8_combout\);

-- Location: LCCOMB_X74_Y25_N8
\Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~7_combout\ = (!\iSW~combout\(1) & ((\iSW~combout\(3) & (\multicicloMIPS0|operativa|SaidaALU\(0))) # (!\iSW~combout\(3) & ((\multicicloMIPS0|operativa|Selector44~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(0),
	datab => \multicicloMIPS0|operativa|Selector44~0_combout\,
	datac => \iSW~combout\(3),
	datad => \iSW~combout\(1),
	combout => \Mux31~7_combout\);

-- Location: LCCOMB_X66_Y25_N18
\Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~8_combout\ = (\Mux31~7_combout\) # ((!\iSW~combout\(3) & (\iSW~combout\(1) & \multicicloMIPS0|operativa|regB\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(3),
	datab => \iSW~combout\(1),
	datac => \multicicloMIPS0|operativa|regB\(0),
	datad => \Mux31~7_combout\,
	combout => \Mux31~8_combout\);

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(0),
	combout => \iSW~combout\(0));

-- Location: LCCOMB_X66_Y25_N20
\Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~4_combout\ = (\iSW~combout\(1) & ((\multicicloMIPS0|operativa|RI\(0)) # ((\iSW~combout\(3))))) # (!\iSW~combout\(1) & (((\multicicloMIPS0|operativa|PC\(0) & !\iSW~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(0),
	datab => \iSW~combout\(1),
	datac => \multicicloMIPS0|operativa|PC\(0),
	datad => \iSW~combout\(3),
	combout => \Mux31~4_combout\);

-- Location: LCCOMB_X66_Y25_N10
\Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~5_combout\ = (\iSW~combout\(3) & ((\Mux31~4_combout\ & (\multicicloMIPS0|operativa|Mux31~0_combout\)) # (!\Mux31~4_combout\ & ((\multicicloMIPS0|operativa|saidaCntrALU\(0)))))) # (!\iSW~combout\(3) & (\Mux31~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(3),
	datab => \Mux31~4_combout\,
	datac => \multicicloMIPS0|operativa|Mux31~0_combout\,
	datad => \multicicloMIPS0|operativa|saidaCntrALU\(0),
	combout => \Mux31~5_combout\);

-- Location: LCCOMB_X66_Y25_N8
\Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~6_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & (\Mux31~3_combout\)) # (!\iSW~combout\(0) & ((\Mux31~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~3_combout\,
	datab => \iSW~combout\(2),
	datac => \iSW~combout\(0),
	datad => \Mux31~5_combout\,
	combout => \Mux31~6_combout\);

-- Location: LCCOMB_X66_Y25_N12
\Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux31~9_combout\ = (\Mux31~6_combout\ & (((\Mux31~8_combout\) # (!\iSW~combout\(2))))) # (!\Mux31~6_combout\ & (\Mux31~1_combout\ & ((\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux31~1_combout\,
	datab => \Mux31~8_combout\,
	datac => \Mux31~6_combout\,
	datad => \iSW~combout\(2),
	combout => \Mux31~9_combout\);

-- Location: LCCOMB_X65_Y21_N28
\Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux29~7_combout\ = (\Mux29~6_combout\ & ((\multicicloMIPS0|operativa|regB\(2)) # ((!\iSW~combout\(1))))) # (!\Mux29~6_combout\ & (((\multicicloMIPS0|operativa|regA\(2) & \iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~6_combout\,
	datab => \multicicloMIPS0|operativa|regB\(2),
	datac => \multicicloMIPS0|operativa|regA\(2),
	datad => \iSW~combout\(1),
	combout => \Mux29~7_combout\);

-- Location: LCCOMB_X63_Y19_N10
\Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux29~8_combout\ = (\iSW~combout\(2) & ((\iSW~combout\(3) & (\Mux29~5_combout\)) # (!\iSW~combout\(3) & ((\Mux29~7_combout\))))) # (!\iSW~combout\(2) & (\Mux29~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux29~5_combout\,
	datab => \iSW~combout\(2),
	datac => \Mux29~7_combout\,
	datad => \iSW~combout\(3),
	combout => \Mux29~8_combout\);

-- Location: LCCOMB_X63_Y19_N26
\seteSegm0|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm0|Mux6~0_combout\ = (\Mux28~8_combout\ & (\Mux31~9_combout\ & (\Mux30~11_combout\ $ (\Mux29~8_combout\)))) # (!\Mux28~8_combout\ & (!\Mux30~11_combout\ & (\Mux31~9_combout\ $ (\Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~11_combout\,
	datab => \Mux28~8_combout\,
	datac => \Mux31~9_combout\,
	datad => \Mux29~8_combout\,
	combout => \seteSegm0|Mux6~0_combout\);

-- Location: LCCOMB_X63_Y19_N16
\seteSegm0|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm0|Mux5~0_combout\ = (\Mux30~11_combout\ & ((\Mux31~9_combout\ & (\Mux28~8_combout\)) # (!\Mux31~9_combout\ & ((\Mux29~8_combout\))))) # (!\Mux30~11_combout\ & (\Mux29~8_combout\ & (\Mux28~8_combout\ $ (\Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~11_combout\,
	datab => \Mux28~8_combout\,
	datac => \Mux31~9_combout\,
	datad => \Mux29~8_combout\,
	combout => \seteSegm0|Mux5~0_combout\);

-- Location: LCCOMB_X63_Y19_N30
\seteSegm0|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm0|Mux4~0_combout\ = (\Mux28~8_combout\ & (\Mux29~8_combout\ & ((\Mux30~11_combout\) # (!\Mux31~9_combout\)))) # (!\Mux28~8_combout\ & (\Mux30~11_combout\ & (!\Mux31~9_combout\ & !\Mux29~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~11_combout\,
	datab => \Mux28~8_combout\,
	datac => \Mux31~9_combout\,
	datad => \Mux29~8_combout\,
	combout => \seteSegm0|Mux4~0_combout\);

-- Location: LCCOMB_X63_Y19_N4
\seteSegm0|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm0|Mux3~0_combout\ = (\Mux31~9_combout\ & (\Mux30~11_combout\ $ (((!\Mux29~8_combout\))))) # (!\Mux31~9_combout\ & ((\Mux30~11_combout\ & (\Mux28~8_combout\ & !\Mux29~8_combout\)) # (!\Mux30~11_combout\ & (!\Mux28~8_combout\ & 
-- \Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~11_combout\,
	datab => \Mux28~8_combout\,
	datac => \Mux31~9_combout\,
	datad => \Mux29~8_combout\,
	combout => \seteSegm0|Mux3~0_combout\);

-- Location: LCCOMB_X63_Y19_N22
\seteSegm0|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm0|Mux2~0_combout\ = (\Mux30~11_combout\ & (!\Mux28~8_combout\ & (\Mux31~9_combout\))) # (!\Mux30~11_combout\ & ((\Mux29~8_combout\ & (!\Mux28~8_combout\)) # (!\Mux29~8_combout\ & ((\Mux31~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~11_combout\,
	datab => \Mux28~8_combout\,
	datac => \Mux31~9_combout\,
	datad => \Mux29~8_combout\,
	combout => \seteSegm0|Mux2~0_combout\);

-- Location: LCCOMB_X63_Y19_N28
\seteSegm0|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm0|Mux1~0_combout\ = (\Mux30~11_combout\ & (!\Mux28~8_combout\ & ((\Mux31~9_combout\) # (!\Mux29~8_combout\)))) # (!\Mux30~11_combout\ & (\Mux31~9_combout\ & (\Mux28~8_combout\ $ (!\Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~11_combout\,
	datab => \Mux28~8_combout\,
	datac => \Mux31~9_combout\,
	datad => \Mux29~8_combout\,
	combout => \seteSegm0|Mux1~0_combout\);

-- Location: LCCOMB_X63_Y19_N18
\seteSegm0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm0|Mux0~0_combout\ = (\Mux31~9_combout\ & ((\Mux28~8_combout\) # (\Mux30~11_combout\ $ (\Mux29~8_combout\)))) # (!\Mux31~9_combout\ & ((\Mux30~11_combout\) # (\Mux28~8_combout\ $ (\Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux30~11_combout\,
	datab => \Mux28~8_combout\,
	datac => \Mux31~9_combout\,
	datad => \Mux29~8_combout\,
	combout => \seteSegm0|Mux0~0_combout\);

-- Location: LCCOMB_X62_Y25_N26
\Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~5_combout\ = (\iSW~combout\(2) & \iSW~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iSW~combout\(2),
	datad => \iSW~combout\(1),
	combout => \Mux26~5_combout\);

-- Location: LCCOMB_X71_Y26_N0
\Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~9_combout\ = (\iSW~combout\(2) & ((\iSW~combout\(0)) # (!\iSW~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \iSW~combout\(1),
	datac => \iSW~combout\(2),
	combout => \Mux26~9_combout\);

-- Location: LCCOMB_X71_Y26_N30
\Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~8_combout\ = ((\iSW~combout\(0) & !\iSW~combout\(1))) # (!\iSW~combout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \iSW~combout\(1),
	datac => \iSW~combout\(2),
	combout => \Mux26~8_combout\);

-- Location: LCCOMB_X71_Y26_N18
\Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~6_combout\ = (\Mux26~9_combout\ & (((\multicicloMIPS0|operativa|Selector38~0_combout\ & \Mux26~8_combout\)))) # (!\Mux26~9_combout\ & ((\Mux25~5_combout\) # ((!\Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~5_combout\,
	datab => \Mux26~9_combout\,
	datac => \multicicloMIPS0|operativa|Selector38~0_combout\,
	datad => \Mux26~8_combout\,
	combout => \Mux25~6_combout\);

-- Location: LCCOMB_X63_Y25_N8
\Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~7_combout\ = (\Mux26~5_combout\ & ((\Mux25~6_combout\ & ((\multicicloMIPS0|operativa|regA\(6)))) # (!\Mux25~6_combout\ & (\multicicloMIPS0|operativa|regB\(6))))) # (!\Mux26~5_combout\ & (((\Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(6),
	datab => \Mux26~5_combout\,
	datac => \multicicloMIPS0|operativa|regA\(6),
	datad => \Mux25~6_combout\,
	combout => \Mux25~7_combout\);

-- Location: LCCOMB_X66_Y25_N0
\Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(6))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \multicicloMIPS0|operativa|regA\(6),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|PC\(6),
	combout => \Mux25~0_combout\);

-- Location: LCCOMB_X65_Y25_N4
\Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~1_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux25~2_combout\) # ((\multicicloMIPS0|operativa|RI\(4) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux25~2_combout\,
	datab => \multicicloMIPS0|operativa|RI\(4),
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \iSW~combout\(0),
	combout => \Mux25~1_combout\);

-- Location: LCCOMB_X65_Y25_N22
\Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~2_combout\ = (\iSW~combout\(1) & (((\Mux25~1_combout\) # (\iSW~combout\(2))))) # (!\iSW~combout\(1) & (\Mux25~0_combout\ & ((!\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \Mux25~0_combout\,
	datac => \Mux25~1_combout\,
	datad => \iSW~combout\(2),
	combout => \Mux25~2_combout\);

-- Location: LCCOMB_X65_Y25_N14
\Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~3_combout\ = (\Mux26~0_combout\ & ((\Mux25~2_combout\ & ((\multicicloMIPS0|operativa|Mux57~1_combout\))) # (!\Mux25~2_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(6))))) # (!\Mux26~0_combout\ & (\Mux25~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~0_combout\,
	datab => \Mux25~2_combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(6),
	datad => \multicicloMIPS0|operativa|Mux57~1_combout\,
	combout => \Mux25~3_combout\);

-- Location: LCCOMB_X63_Y25_N22
\Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux25~8_combout\ = (\iSW~combout\(3) & ((\Mux25~3_combout\))) # (!\iSW~combout\(3) & (\Mux25~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux25~7_combout\,
	datac => \Mux25~3_combout\,
	datad => \iSW~combout\(3),
	combout => \Mux25~8_combout\);

-- Location: LCCOMB_X66_Y27_N4
\Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux26~2_combout\) # ((\multicicloMIPS0|operativa|RI\(3) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(3),
	datab => \multicicloMIPS0|operativa|Mux26~2_combout\,
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \iSW~combout\(0),
	combout => \Mux26~2_combout\);

-- Location: LCCOMB_X62_Y25_N8
\Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(5)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(5),
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|regA\(5),
	combout => \Mux26~1_combout\);

-- Location: LCCOMB_X62_Y25_N22
\Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~3_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & (\Mux26~2_combout\)) # (!\iSW~combout\(1) & ((\Mux26~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \Mux26~2_combout\,
	datac => \Mux26~1_combout\,
	datad => \iSW~combout\(1),
	combout => \Mux26~3_combout\);

-- Location: LCCOMB_X62_Y25_N16
\Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~4_combout\ = (\Mux26~0_combout\ & ((\Mux26~3_combout\ & ((\multicicloMIPS0|operativa|Mux58~1_combout\))) # (!\Mux26~3_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(5))))) # (!\Mux26~0_combout\ & (((\Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~0_combout\,
	datab => \multicicloMIPS0|operativa|SaidaALU\(5),
	datac => \multicicloMIPS0|operativa|Mux58~1_combout\,
	datad => \Mux26~3_combout\,
	combout => \Mux26~4_combout\);

-- Location: LCCOMB_X63_Y25_N24
\Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~11_combout\ = (\Mux26~10_combout\ & ((\multicicloMIPS0|operativa|regA\(5)) # ((!\Mux26~5_combout\)))) # (!\Mux26~10_combout\ & (((\multicicloMIPS0|operativa|regB\(5) & \Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~10_combout\,
	datab => \multicicloMIPS0|operativa|regA\(5),
	datac => \multicicloMIPS0|operativa|regB\(5),
	datad => \Mux26~5_combout\,
	combout => \Mux26~11_combout\);

-- Location: LCCOMB_X63_Y25_N2
\Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~12_combout\ = (\iSW~combout\(3) & (\Mux26~4_combout\)) # (!\iSW~combout\(3) & ((\Mux26~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux26~4_combout\,
	datac => \Mux26~11_combout\,
	datad => \iSW~combout\(3),
	combout => \Mux26~12_combout\);

-- Location: LCFF_X63_Y23_N23
\multicicloMIPS0|operativa|MDR[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(7));

-- Location: LCCOMB_X62_Y25_N0
\Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~4_combout\ = (\iSW~combout\(1) & (((\iSW~combout\(0))))) # (!\iSW~combout\(1) & ((\iSW~combout\(0) & ((\multicicloMIPS0|controle|iorD~combout\))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|PC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(7),
	datab => \iSW~combout\(1),
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|controle|iorD~combout\,
	combout => \Mux24~4_combout\);

-- Location: LCCOMB_X71_Y26_N20
\Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~5_combout\ = (\iSW~combout\(1) & ((\Mux24~4_combout\ & ((\multicicloMIPS0|operativa|MDR\(7)))) # (!\Mux24~4_combout\ & (\multicicloMIPS0|operativa|RI\(7))))) # (!\iSW~combout\(1) & (((\Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(7),
	datab => \multicicloMIPS0|operativa|MDR\(7),
	datac => \iSW~combout\(1),
	datad => \Mux24~4_combout\,
	combout => \Mux24~5_combout\);

-- Location: LCCOMB_X71_Y26_N6
\Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~6_combout\ = (\Mux26~9_combout\ & (\multicicloMIPS0|operativa|Selector37~0_combout\ & ((\Mux26~8_combout\)))) # (!\Mux26~9_combout\ & (((\Mux24~5_combout\) # (!\Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector37~0_combout\,
	datab => \Mux26~9_combout\,
	datac => \Mux24~5_combout\,
	datad => \Mux26~8_combout\,
	combout => \Mux24~6_combout\);

-- Location: LCCOMB_X63_Y25_N26
\Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~7_combout\ = (\Mux24~6_combout\ & (((\multicicloMIPS0|operativa|regA\(7)) # (!\Mux26~5_combout\)))) # (!\Mux24~6_combout\ & (\multicicloMIPS0|operativa|regB\(7) & ((\Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(7),
	datab => \Mux24~6_combout\,
	datac => \multicicloMIPS0|operativa|regA\(7),
	datad => \Mux26~5_combout\,
	combout => \Mux24~7_combout\);

-- Location: LCCOMB_X72_Y22_N24
\Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = (\iSW~combout\(2) & ((\iSW~combout\(1)) # (\iSW~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datac => \iSW~combout\(1),
	datad => \iSW~combout\(0),
	combout => \Mux26~0_combout\);

-- Location: LCCOMB_X63_Y24_N22
\Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~3_combout\ = (\Mux24~2_combout\ & (((\multicicloMIPS0|operativa|Mux56~1_combout\)) # (!\Mux26~0_combout\))) # (!\Mux24~2_combout\ & (\Mux26~0_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux24~2_combout\,
	datab => \Mux26~0_combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(7),
	datad => \multicicloMIPS0|operativa|Mux56~1_combout\,
	combout => \Mux24~3_combout\);

-- Location: LCCOMB_X63_Y25_N12
\Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux24~8_combout\ = (\iSW~combout\(3) & ((\Mux24~3_combout\))) # (!\iSW~combout\(3) & (\Mux24~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mux24~7_combout\,
	datac => \Mux24~3_combout\,
	datad => \iSW~combout\(3),
	combout => \Mux24~8_combout\);

-- Location: LCCOMB_X66_Y27_N24
\Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = (\iSW~combout\(1) & (((\iSW~combout\(2))))) # (!\iSW~combout\(1) & ((\iSW~combout\(2) & (\multicicloMIPS0|operativa|SaidaALU\(4))) # (!\iSW~combout\(2) & ((\multicicloMIPS0|operativa|Selector72~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \multicicloMIPS0|operativa|SaidaALU\(4),
	datac => \iSW~combout\(2),
	datad => \multicicloMIPS0|operativa|Selector72~0_combout\,
	combout => \Mux27~0_combout\);

-- Location: LCCOMB_X66_Y27_N30
\Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~1_combout\ = (\Mux27~0_combout\ & (((\iSW~combout\(0))))) # (!\Mux27~0_combout\ & ((\iSW~combout\(0) & (\multicicloMIPS0|operativa|RI\(10))) # (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux27~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(10),
	datab => \multicicloMIPS0|operativa|Mux27~4_combout\,
	datac => \Mux27~0_combout\,
	datad => \iSW~combout\(0),
	combout => \Mux27~1_combout\);

-- Location: LCCOMB_X66_Y27_N28
\Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~2_combout\ = (\Mux27~1_combout\ & ((\Mux27~0_combout\ $ (\iSW~combout\(1))))) # (!\Mux27~1_combout\ & (\multicicloMIPS0|operativa|Mux59~1_combout\ & (\Mux27~0_combout\ & \iSW~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux59~1_combout\,
	datab => \Mux27~1_combout\,
	datac => \Mux27~0_combout\,
	datad => \iSW~combout\(1),
	combout => \Mux27~2_combout\);

-- Location: LCCOMB_X86_Y21_N22
\multicicloMIPS0|operativa|breg|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux27~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][4]~regout\) # (!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux27~4_combout\ 
-- & (\multicicloMIPS0|operativa|breg|breg[24][4]~regout\ & ((\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux27~4_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[24][4]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[28][4]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux27~5_combout\);

-- Location: LCCOMB_X80_Y27_N4
\multicicloMIPS0|operativa|breg|breg[30][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[30][4]~feeder_combout\ = \multicicloMIPS0|operativa|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector40~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[30][4]~feeder_combout\);

-- Location: LCFF_X80_Y27_N5
\multicicloMIPS0|operativa|breg|breg[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[30][4]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][4]~regout\);

-- Location: LCFF_X81_Y27_N21
\multicicloMIPS0|operativa|breg|breg[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][4]~regout\);

-- Location: LCCOMB_X81_Y27_N20
\multicicloMIPS0|operativa|breg|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][4]~regout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[18][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][4]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[22][4]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux27~2_combout\);

-- Location: LCCOMB_X80_Y27_N14
\multicicloMIPS0|operativa|breg|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~3_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux27~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][4]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux27~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[26][4]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][4]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[30][4]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux27~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux27~3_combout\);

-- Location: LCCOMB_X83_Y21_N16
\multicicloMIPS0|operativa|breg|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|Mux27~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux27~5_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux27~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux27~6_combout\);

-- Location: LCCOMB_X85_Y22_N16
\multicicloMIPS0|operativa|breg|breg[31][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[31][4]~feeder_combout\ = \multicicloMIPS0|operativa|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector40~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[31][4]~feeder_combout\);

-- Location: LCFF_X85_Y22_N17
\multicicloMIPS0|operativa|breg|breg[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[31][4]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[31][4]~regout\);

-- Location: LCFF_X88_Y24_N9
\multicicloMIPS0|operativa|breg|breg[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[27][4]~regout\);

-- Location: LCFF_X88_Y24_N23
\multicicloMIPS0|operativa|breg|breg[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][4]~regout\);

-- Location: LCCOMB_X88_Y24_N22
\multicicloMIPS0|operativa|breg|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[27][4]~regout\)) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[19][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[27][4]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[19][4]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux27~7_combout\);

-- Location: LCCOMB_X85_Y20_N30
\multicicloMIPS0|operativa|breg|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~8_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux27~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][4]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux27~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[23][4]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][4]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[31][4]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux27~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux27~8_combout\);

-- Location: LCCOMB_X88_Y26_N30
\multicicloMIPS0|operativa|breg|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~0_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23)) # ((\multicicloMIPS0|operativa|breg|breg[25][4]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[17][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[17][4]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[25][4]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux27~0_combout\);

-- Location: LCCOMB_X88_Y27_N2
\multicicloMIPS0|operativa|breg|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~1_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux27~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][4]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux27~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[21][4]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[29][4]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux27~0_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[21][4]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux27~1_combout\);

-- Location: LCCOMB_X86_Y20_N16
\multicicloMIPS0|operativa|breg|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux27~6_combout\ & (\multicicloMIPS0|operativa|breg|Mux27~8_combout\)) # (!\multicicloMIPS0|operativa|breg|Mux27~6_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|Mux27~1_combout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|Mux27~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux27~6_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux27~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux27~1_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux27~9_combout\);

-- Location: LCCOMB_X76_Y24_N28
\multicicloMIPS0|operativa|breg|breg[15][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[15][4]~feeder_combout\ = \multicicloMIPS0|operativa|Selector40~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector40~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[15][4]~feeder_combout\);

-- Location: LCFF_X76_Y24_N29
\multicicloMIPS0|operativa|breg|breg[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[15][4]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[15][4]~regout\);

-- Location: LCFF_X77_Y27_N5
\multicicloMIPS0|operativa|breg|breg[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][4]~regout\);

-- Location: LCFF_X77_Y27_N11
\multicicloMIPS0|operativa|breg|breg[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][4]~regout\);

-- Location: LCCOMB_X77_Y27_N10
\multicicloMIPS0|operativa|breg|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][4]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[12][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[13][4]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[12][4]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux27~17_combout\);

-- Location: LCCOMB_X76_Y27_N0
\multicicloMIPS0|operativa|breg|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~18_combout\ = (\multicicloMIPS0|operativa|breg|Mux27~17_combout\ & (((\multicicloMIPS0|operativa|breg|breg[15][4]~regout\) # (!\multicicloMIPS0|operativa|RI\(22))))) # 
-- (!\multicicloMIPS0|operativa|breg|Mux27~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[14][4]~regout\ & ((\multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[14][4]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[15][4]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux27~17_combout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux27~18_combout\);

-- Location: LCFF_X79_Y22_N19
\multicicloMIPS0|operativa|breg|breg[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[3][4]~regout\);

-- Location: LCFF_X79_Y22_N1
\multicicloMIPS0|operativa|breg|breg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector40~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[1][4]~regout\);

-- Location: LCCOMB_X79_Y22_N18
\multicicloMIPS0|operativa|breg|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~14_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[3][4]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[1][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[3][4]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[1][4]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux27~14_combout\);

-- Location: LCCOMB_X81_Y23_N8
\multicicloMIPS0|operativa|breg|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux27~14_combout\) # ((\multicicloMIPS0|operativa|breg|breg[2][4]~regout\ & (!\multicicloMIPS0|operativa|RI\(21) & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[2][4]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux27~14_combout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux27~15_combout\);

-- Location: LCCOMB_X81_Y28_N26
\multicicloMIPS0|operativa|breg|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux27~13_combout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((\multicicloMIPS0|operativa|breg|Mux27~15_combout\ & !\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux27~13_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux27~15_combout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux27~16_combout\);

-- Location: LCCOMB_X81_Y28_N28
\multicicloMIPS0|operativa|breg|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~19_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux27~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux27~18_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux27~16_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux27~11_combout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux27~11_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux27~18_combout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|breg|Mux27~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux27~19_combout\);

-- Location: LCCOMB_X66_Y26_N12
\multicicloMIPS0|operativa|breg|Mux27~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux27~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux27~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux27~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(25),
	datac => \multicicloMIPS0|operativa|breg|Mux27~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux27~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux27~20_combout\);

-- Location: LCFF_X66_Y26_N13
\multicicloMIPS0|operativa|regA[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux27~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(4));

-- Location: LCCOMB_X65_Y26_N0
\Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~3_combout\ = (\iSW~combout\(2) & (\multicicloMIPS0|operativa|regA\(4))) # (!\iSW~combout\(2) & ((\multicicloMIPS0|operativa|RI\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iSW~combout\(2),
	datac => \multicicloMIPS0|operativa|regA\(4),
	datad => \multicicloMIPS0|operativa|RI\(4),
	combout => \Mux27~3_combout\);

-- Location: LCFF_X65_Y23_N21
\multicicloMIPS0|operativa|MDR[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(4));

-- Location: LCCOMB_X63_Y23_N20
\Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~8_combout\ = (\iSW~combout\(2) & (\multicicloMIPS0|operativa|regB\(4))) # (!\iSW~combout\(2) & ((\multicicloMIPS0|operativa|MDR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(4),
	datab => \iSW~combout\(2),
	datad => \multicicloMIPS0|operativa|MDR\(4),
	combout => \Mux27~8_combout\);

-- Location: LCCOMB_X76_Y24_N12
\Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~4_combout\ = (\iSW~combout\(2) & ((\multicicloMIPS0|operativa|Selector40~0_combout\))) # (!\iSW~combout\(2) & (\multicicloMIPS0|operativa|Selector3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector3~0_combout\,
	datab => \iSW~combout\(2),
	datad => \multicicloMIPS0|operativa|Selector40~0_combout\,
	combout => \Mux27~4_combout\);

-- Location: LCCOMB_X66_Y23_N18
\Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~5_combout\ = (\iSW~combout\(2) & ((\multicicloMIPS0|controle|regDst~combout\ & ((\multicicloMIPS0|operativa|RI\(15)))) # (!\multicicloMIPS0|controle|regDst~combout\ & (\multicicloMIPS0|operativa|RI\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(20),
	datab => \multicicloMIPS0|controle|regDst~combout\,
	datac => \iSW~combout\(2),
	datad => \multicicloMIPS0|operativa|RI\(15),
	combout => \Mux27~5_combout\);

-- Location: LCCOMB_X66_Y23_N12
\Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~6_combout\ = (\Mux27~5_combout\) # ((!\iSW~combout\(2) & \multicicloMIPS0|operativa|PC\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \Mux27~5_combout\,
	datad => \multicicloMIPS0|operativa|PC\(4),
	combout => \Mux27~6_combout\);

-- Location: LCCOMB_X66_Y27_N22
\Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~7_combout\ = (\iSW~combout\(1) & (\iSW~combout\(0))) # (!\iSW~combout\(1) & ((\iSW~combout\(0) & (\Mux27~4_combout\)) # (!\iSW~combout\(0) & ((\Mux27~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \iSW~combout\(0),
	datac => \Mux27~4_combout\,
	datad => \Mux27~6_combout\,
	combout => \Mux27~7_combout\);

-- Location: LCCOMB_X66_Y27_N12
\Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~9_combout\ = (\iSW~combout\(1) & ((\Mux27~7_combout\ & ((\Mux27~8_combout\))) # (!\Mux27~7_combout\ & (\Mux27~3_combout\)))) # (!\iSW~combout\(1) & (((\Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \Mux27~3_combout\,
	datac => \Mux27~8_combout\,
	datad => \Mux27~7_combout\,
	combout => \Mux27~9_combout\);

-- Location: LCCOMB_X66_Y27_N2
\Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~10_combout\ = (\iSW~combout\(3) & (\Mux27~2_combout\)) # (!\iSW~combout\(3) & ((\Mux27~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(3),
	datab => \Mux27~2_combout\,
	datad => \Mux27~9_combout\,
	combout => \Mux27~10_combout\);

-- Location: LCCOMB_X59_Y4_N0
\seteSegm1|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm1|Mux6~0_combout\ = (\Mux25~8_combout\ & (!\Mux26~12_combout\ & (\Mux24~8_combout\ $ (!\Mux27~10_combout\)))) # (!\Mux25~8_combout\ & (\Mux27~10_combout\ & (\Mux26~12_combout\ $ (!\Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~8_combout\,
	datab => \Mux26~12_combout\,
	datac => \Mux24~8_combout\,
	datad => \Mux27~10_combout\,
	combout => \seteSegm1|Mux6~0_combout\);

-- Location: LCCOMB_X59_Y4_N6
\seteSegm1|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm1|Mux5~0_combout\ = (\Mux26~12_combout\ & ((\Mux27~10_combout\ & ((\Mux24~8_combout\))) # (!\Mux27~10_combout\ & (\Mux25~8_combout\)))) # (!\Mux26~12_combout\ & (\Mux25~8_combout\ & (\Mux24~8_combout\ $ (\Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~8_combout\,
	datab => \Mux26~12_combout\,
	datac => \Mux24~8_combout\,
	datad => \Mux27~10_combout\,
	combout => \seteSegm1|Mux5~0_combout\);

-- Location: LCCOMB_X59_Y4_N28
\seteSegm1|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm1|Mux4~0_combout\ = (\Mux25~8_combout\ & (\Mux24~8_combout\ & ((\Mux26~12_combout\) # (!\Mux27~10_combout\)))) # (!\Mux25~8_combout\ & (\Mux26~12_combout\ & (!\Mux24~8_combout\ & !\Mux27~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~8_combout\,
	datab => \Mux26~12_combout\,
	datac => \Mux24~8_combout\,
	datad => \Mux27~10_combout\,
	combout => \seteSegm1|Mux4~0_combout\);

-- Location: LCCOMB_X59_Y4_N26
\seteSegm1|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm1|Mux3~0_combout\ = (\Mux27~10_combout\ & (\Mux25~8_combout\ $ ((!\Mux26~12_combout\)))) # (!\Mux27~10_combout\ & ((\Mux25~8_combout\ & (!\Mux26~12_combout\ & !\Mux24~8_combout\)) # (!\Mux25~8_combout\ & (\Mux26~12_combout\ & 
-- \Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~8_combout\,
	datab => \Mux26~12_combout\,
	datac => \Mux24~8_combout\,
	datad => \Mux27~10_combout\,
	combout => \seteSegm1|Mux3~0_combout\);

-- Location: LCCOMB_X59_Y4_N16
\seteSegm1|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm1|Mux2~0_combout\ = (\Mux26~12_combout\ & (((!\Mux24~8_combout\ & \Mux27~10_combout\)))) # (!\Mux26~12_combout\ & ((\Mux25~8_combout\ & (!\Mux24~8_combout\)) # (!\Mux25~8_combout\ & ((\Mux27~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~8_combout\,
	datab => \Mux26~12_combout\,
	datac => \Mux24~8_combout\,
	datad => \Mux27~10_combout\,
	combout => \seteSegm1|Mux2~0_combout\);

-- Location: LCCOMB_X59_Y4_N18
\seteSegm1|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm1|Mux1~0_combout\ = (\Mux25~8_combout\ & (\Mux27~10_combout\ & (\Mux26~12_combout\ $ (\Mux24~8_combout\)))) # (!\Mux25~8_combout\ & (!\Mux24~8_combout\ & ((\Mux26~12_combout\) # (\Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~8_combout\,
	datab => \Mux26~12_combout\,
	datac => \Mux24~8_combout\,
	datad => \Mux27~10_combout\,
	combout => \seteSegm1|Mux1~0_combout\);

-- Location: LCCOMB_X59_Y4_N8
\seteSegm1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm1|Mux0~0_combout\ = (\Mux27~10_combout\ & ((\Mux24~8_combout\) # (\Mux25~8_combout\ $ (\Mux26~12_combout\)))) # (!\Mux27~10_combout\ & ((\Mux26~12_combout\) # (\Mux25~8_combout\ $ (\Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux25~8_combout\,
	datab => \Mux26~12_combout\,
	datac => \Mux24~8_combout\,
	datad => \Mux27~10_combout\,
	combout => \seteSegm1|Mux0~0_combout\);

-- Location: LCCOMB_X72_Y26_N8
\Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (!\iSW~combout\(1) & (!\iSW~combout\(3) & ((\iSW~combout\(0)) # (!\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \iSW~combout\(3),
	datac => \iSW~combout\(0),
	datad => \iSW~combout\(2),
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X69_Y26_N28
\Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~5_combout\ = (\iSW~combout\(0) & (((\iSW~combout\(2)) # (\multicicloMIPS0|operativa|MDR\(11))))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|RI\(11) & (!\iSW~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \multicicloMIPS0|operativa|RI\(11),
	datac => \iSW~combout\(2),
	datad => \multicicloMIPS0|operativa|MDR\(11),
	combout => \Mux20~5_combout\);

-- Location: LCCOMB_X69_Y26_N14
\Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~6_combout\ = (\iSW~combout\(2) & ((\Mux20~5_combout\ & ((\multicicloMIPS0|operativa|regB\(11)))) # (!\Mux20~5_combout\ & (\multicicloMIPS0|operativa|regA\(11))))) # (!\iSW~combout\(2) & (((\Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \multicicloMIPS0|operativa|regA\(11),
	datac => \multicicloMIPS0|operativa|regB\(11),
	datad => \Mux20~5_combout\,
	combout => \Mux20~6_combout\);

-- Location: LCCOMB_X63_Y22_N28
\Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~2_combout\ = (\iSW~combout\(3)) # ((!\iSW~combout\(1) & \iSW~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \iSW~combout\(2),
	datad => \iSW~combout\(3),
	combout => \Mux3~2_combout\);

-- Location: LCCOMB_X69_Y26_N16
\Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(11)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(11),
	datab => \multicicloMIPS0|controle|orgAALU~combout\,
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|regA\(11),
	combout => \Mux20~1_combout\);

-- Location: LCCOMB_X69_Y26_N6
\Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux20~2_combout\) # ((\multicicloMIPS0|operativa|Mux28~3_combout\ & \multicicloMIPS0|operativa|RI\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datab => \multicicloMIPS0|operativa|Mux20~2_combout\,
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|RI\(9),
	combout => \Mux20~2_combout\);

-- Location: LCCOMB_X70_Y26_N4
\Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~3_combout\ = (\iSW~combout\(1) & (((\Mux20~2_combout\) # (\iSW~combout\(2))))) # (!\iSW~combout\(1) & (\Mux20~1_combout\ & ((!\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \Mux20~1_combout\,
	datac => \Mux20~2_combout\,
	datad => \iSW~combout\(2),
	combout => \Mux20~3_combout\);

-- Location: LCCOMB_X70_Y26_N30
\Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~4_combout\ = (\Mux20~3_combout\ & (((\multicicloMIPS0|operativa|Mux52~1_combout\) # (!\Mux26~0_combout\)))) # (!\Mux20~3_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(11) & ((\Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(11),
	datab => \Mux20~3_combout\,
	datac => \multicicloMIPS0|operativa|Mux52~1_combout\,
	datad => \Mux26~0_combout\,
	combout => \Mux20~4_combout\);

-- Location: LCCOMB_X69_Y26_N24
\Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~7_combout\ = (\Mux3~1_combout\ & ((\Mux3~2_combout\ & ((\Mux20~4_combout\))) # (!\Mux3~2_combout\ & (\Mux20~6_combout\)))) # (!\Mux3~1_combout\ & (((!\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux20~6_combout\,
	datac => \Mux3~2_combout\,
	datad => \Mux20~4_combout\,
	combout => \Mux20~7_combout\);

-- Location: LCCOMB_X69_Y26_N22
Mux20 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux20~combout\ = (\Mux3~0_combout\ & ((\Mux20~7_combout\ & (\Mux20~0_combout\)) # (!\Mux20~7_combout\ & ((\multicicloMIPS0|operativa|Selector33~0_combout\))))) # (!\Mux3~0_combout\ & (((\Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~0_combout\,
	datab => \Mux3~0_combout\,
	datac => \Mux20~7_combout\,
	datad => \multicicloMIPS0|operativa|Selector33~0_combout\,
	combout => \Mux20~combout\);

-- Location: LCCOMB_X74_Y23_N2
\Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux21~1_combout\ = (\iSW~combout\(2) & ((\multicicloMIPS0|operativa|SaidaALU\(10)) # ((\iSW~combout\(1))))) # (!\iSW~combout\(2) & (((\multicicloMIPS0|operativa|Selector66~0_combout\ & !\iSW~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(10),
	datab => \multicicloMIPS0|operativa|Selector66~0_combout\,
	datac => \iSW~combout\(2),
	datad => \iSW~combout\(1),
	combout => \Mux21~1_combout\);

-- Location: LCCOMB_X74_Y23_N12
\Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux21~2_combout\ = (\iSW~combout\(1) & ((\Mux21~1_combout\ & ((\multicicloMIPS0|operativa|Mux53~1_combout\))) # (!\Mux21~1_combout\ & (\multicicloMIPS0|operativa|Mux21~3_combout\)))) # (!\iSW~combout\(1) & (\Mux21~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \Mux21~1_combout\,
	datac => \multicicloMIPS0|operativa|Mux21~3_combout\,
	datad => \multicicloMIPS0|operativa|Mux53~1_combout\,
	combout => \Mux21~2_combout\);

-- Location: LCFF_X65_Y24_N29
\multicicloMIPS0|operativa|MDR[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(10));

-- Location: LCCOMB_X63_Y22_N10
\Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~14_combout\ = (\iSW~combout\(2) & (\multicicloMIPS0|operativa|regB\(10))) # (!\iSW~combout\(2) & ((\multicicloMIPS0|operativa|MDR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \multicicloMIPS0|operativa|regB\(10),
	datad => \multicicloMIPS0|operativa|MDR\(10),
	combout => \Mux27~14_combout\);

-- Location: LCCOMB_X72_Y22_N18
\Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux27~11_combout\ = (\iSW~combout\(2) & (\multicicloMIPS0|operativa|regA\(10))) # (!\iSW~combout\(2) & ((\multicicloMIPS0|operativa|RI\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \multicicloMIPS0|operativa|regA\(10),
	datac => \multicicloMIPS0|operativa|RI\(10),
	combout => \Mux27~11_combout\);

-- Location: LCCOMB_X63_Y22_N8
\Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux21~4_combout\ = (\Mux21~3_combout\ & ((\Mux27~14_combout\) # ((!\iSW~combout\(1))))) # (!\Mux21~3_combout\ & (((\iSW~combout\(1) & \Mux27~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~3_combout\,
	datab => \Mux27~14_combout\,
	datac => \iSW~combout\(1),
	datad => \Mux27~11_combout\,
	combout => \Mux21~4_combout\);

-- Location: LCCOMB_X63_Y19_N8
\Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux21~5_combout\ = (\iSW~combout\(3) & (\Mux21~0_combout\ & (\Mux21~2_combout\))) # (!\iSW~combout\(3) & (((\Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux21~0_combout\,
	datab => \Mux21~2_combout\,
	datac => \Mux21~4_combout\,
	datad => \iSW~combout\(3),
	combout => \Mux21~5_combout\);

-- Location: LCCOMB_X72_Y26_N6
\Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = (\iSW~combout\(1)) # (\iSW~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datad => \iSW~combout\(3),
	combout => \Mux3~1_combout\);

-- Location: LCCOMB_X65_Y24_N20
\Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~5_combout\ = (\iSW~combout\(2) & (\iSW~combout\(0))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & ((\multicicloMIPS0|operativa|MDR\(8)))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|RI\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|RI\(8),
	datad => \multicicloMIPS0|operativa|MDR\(8),
	combout => \Mux23~5_combout\);

-- Location: LCCOMB_X65_Y24_N10
\Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~6_combout\ = (\iSW~combout\(2) & ((\Mux23~5_combout\ & ((\multicicloMIPS0|operativa|regB\(8)))) # (!\Mux23~5_combout\ & (\multicicloMIPS0|operativa|regA\(8))))) # (!\iSW~combout\(2) & (((\Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \multicicloMIPS0|operativa|regA\(8),
	datac => \Mux23~5_combout\,
	datad => \multicicloMIPS0|operativa|regB\(8),
	combout => \Mux23~6_combout\);

-- Location: LCCOMB_X66_Y24_N16
\Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~7_combout\ = (\Mux3~2_combout\ & (\Mux23~4_combout\ & (\Mux3~1_combout\))) # (!\Mux3~2_combout\ & (((\Mux23~6_combout\) # (!\Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~4_combout\,
	datab => \Mux3~2_combout\,
	datac => \Mux3~1_combout\,
	datad => \Mux23~6_combout\,
	combout => \Mux23~7_combout\);

-- Location: LCCOMB_X74_Y23_N16
Mux23 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux23~combout\ = (\Mux23~7_combout\ & ((\Mux23~0_combout\) # ((!\Mux3~0_combout\)))) # (!\Mux23~7_combout\ & (((\multicicloMIPS0|operativa|Selector36~0_combout\ & \Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux23~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector36~0_combout\,
	datac => \Mux23~7_combout\,
	datad => \Mux3~0_combout\,
	combout => \Mux23~combout\);

-- Location: LCCOMB_X66_Y20_N8
\multicicloMIPS0|operativa|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux54~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(9))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux22~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(9),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|operativa|ula|Mux22~7_combout\,
	datad => \multicicloMIPS0|controle|opALU\(0),
	combout => \multicicloMIPS0|operativa|Mux54~0_combout\);

-- Location: LCCOMB_X70_Y24_N14
\multicicloMIPS0|operativa|Mux54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux54~1_combout\ = (\multicicloMIPS0|operativa|Mux54~0_combout\) # ((\multicicloMIPS0|controle|orgPC\(1) & \multicicloMIPS0|operativa|RI\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|operativa|Mux54~0_combout\,
	datad => \multicicloMIPS0|operativa|RI\(7),
	combout => \multicicloMIPS0|operativa|Mux54~1_combout\);

-- Location: LCFF_X70_Y24_N5
\multicicloMIPS0|operativa|PC[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Mux54~1_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(9));

-- Location: LCCOMB_X72_Y22_N4
\Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(9))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(9),
	datab => \multicicloMIPS0|operativa|PC\(9),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \iSW~combout\(0),
	combout => \Mux22~1_combout\);

-- Location: LCCOMB_X72_Y22_N26
\Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~3_combout\ = (\iSW~combout\(1) & ((\Mux22~2_combout\) # ((\iSW~combout\(2))))) # (!\iSW~combout\(1) & (((\Mux22~1_combout\ & !\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux22~2_combout\,
	datab => \Mux22~1_combout\,
	datac => \iSW~combout\(1),
	datad => \iSW~combout\(2),
	combout => \Mux22~3_combout\);

-- Location: LCCOMB_X72_Y22_N16
\Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~4_combout\ = (\Mux22~3_combout\ & (((\multicicloMIPS0|operativa|Mux54~1_combout\) # (!\Mux26~0_combout\)))) # (!\Mux22~3_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(9) & (\Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(9),
	datab => \Mux22~3_combout\,
	datac => \Mux26~0_combout\,
	datad => \multicicloMIPS0|operativa|Mux54~1_combout\,
	combout => \Mux22~4_combout\);

-- Location: LCCOMB_X72_Y25_N28
\Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~5_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & ((\multicicloMIPS0|operativa|MDR\(9)))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|RI\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(9),
	datab => \iSW~combout\(2),
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|MDR\(9),
	combout => \Mux22~5_combout\);

-- Location: LCCOMB_X72_Y22_N2
\Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~6_combout\ = (\Mux22~5_combout\ & (((\multicicloMIPS0|operativa|regB\(9)) # (!\iSW~combout\(2))))) # (!\Mux22~5_combout\ & (\multicicloMIPS0|operativa|regA\(9) & ((\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(9),
	datab => \Mux22~5_combout\,
	datac => \multicicloMIPS0|operativa|regB\(9),
	datad => \iSW~combout\(2),
	combout => \Mux22~6_combout\);

-- Location: LCCOMB_X72_Y22_N20
\Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~7_combout\ = (\Mux3~2_combout\ & (\Mux3~1_combout\ & (\Mux22~4_combout\))) # (!\Mux3~2_combout\ & (((\Mux22~6_combout\)) # (!\Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~2_combout\,
	datab => \Mux3~1_combout\,
	datac => \Mux22~4_combout\,
	datad => \Mux22~6_combout\,
	combout => \Mux22~7_combout\);

-- Location: LCCOMB_X72_Y22_N6
\Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = (\multicicloMIPS0|operativa|PC\(9) & !\iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|PC\(9),
	datad => \iSW~combout\(0),
	combout => \Mux22~0_combout\);

-- Location: LCCOMB_X72_Y22_N10
Mux22 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux22~combout\ = (\Mux3~0_combout\ & ((\Mux22~7_combout\ & ((\Mux22~0_combout\))) # (!\Mux22~7_combout\ & (\multicicloMIPS0|operativa|Selector35~0_combout\)))) # (!\Mux3~0_combout\ & (((\Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector35~0_combout\,
	datac => \Mux22~7_combout\,
	datad => \Mux22~0_combout\,
	combout => \Mux22~combout\);

-- Location: LCCOMB_X67_Y4_N12
\seteSegm2|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm2|Mux6~0_combout\ = (\Mux20~combout\ & (\Mux23~combout\ & (\Mux21~5_combout\ $ (\Mux22~combout\)))) # (!\Mux20~combout\ & (!\Mux22~combout\ & (\Mux21~5_combout\ $ (\Mux23~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~combout\,
	datab => \Mux21~5_combout\,
	datac => \Mux23~combout\,
	datad => \Mux22~combout\,
	combout => \seteSegm2|Mux6~0_combout\);

-- Location: LCCOMB_X67_Y4_N22
\seteSegm2|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm2|Mux5~0_combout\ = (\Mux20~combout\ & ((\Mux23~combout\ & ((\Mux22~combout\))) # (!\Mux23~combout\ & (\Mux21~5_combout\)))) # (!\Mux20~combout\ & (\Mux21~5_combout\ & (\Mux23~combout\ $ (\Mux22~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~combout\,
	datab => \Mux21~5_combout\,
	datac => \Mux23~combout\,
	datad => \Mux22~combout\,
	combout => \seteSegm2|Mux5~0_combout\);

-- Location: LCCOMB_X67_Y4_N0
\seteSegm2|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm2|Mux4~0_combout\ = (\Mux20~combout\ & (\Mux21~5_combout\ & ((\Mux22~combout\) # (!\Mux23~combout\)))) # (!\Mux20~combout\ & (!\Mux21~5_combout\ & (!\Mux23~combout\ & \Mux22~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~combout\,
	datab => \Mux21~5_combout\,
	datac => \Mux23~combout\,
	datad => \Mux22~combout\,
	combout => \seteSegm2|Mux4~0_combout\);

-- Location: LCCOMB_X67_Y4_N10
\seteSegm2|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm2|Mux3~0_combout\ = (\Mux23~combout\ & ((\Mux21~5_combout\ $ (!\Mux22~combout\)))) # (!\Mux23~combout\ & ((\Mux20~combout\ & (!\Mux21~5_combout\ & \Mux22~combout\)) # (!\Mux20~combout\ & (\Mux21~5_combout\ & !\Mux22~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~combout\,
	datab => \Mux21~5_combout\,
	datac => \Mux23~combout\,
	datad => \Mux22~combout\,
	combout => \seteSegm2|Mux3~0_combout\);

-- Location: LCCOMB_X67_Y4_N20
\seteSegm2|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm2|Mux2~0_combout\ = (\Mux22~combout\ & (!\Mux20~combout\ & ((\Mux23~combout\)))) # (!\Mux22~combout\ & ((\Mux21~5_combout\ & (!\Mux20~combout\)) # (!\Mux21~5_combout\ & ((\Mux23~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~combout\,
	datab => \Mux21~5_combout\,
	datac => \Mux23~combout\,
	datad => \Mux22~combout\,
	combout => \seteSegm2|Mux2~0_combout\);

-- Location: LCCOMB_X67_Y4_N18
\seteSegm2|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm2|Mux1~0_combout\ = (\Mux21~5_combout\ & (\Mux23~combout\ & (\Mux20~combout\ $ (\Mux22~combout\)))) # (!\Mux21~5_combout\ & (!\Mux20~combout\ & ((\Mux23~combout\) # (\Mux22~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~combout\,
	datab => \Mux21~5_combout\,
	datac => \Mux23~combout\,
	datad => \Mux22~combout\,
	combout => \seteSegm2|Mux1~0_combout\);

-- Location: LCCOMB_X67_Y4_N28
\seteSegm2|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm2|Mux0~0_combout\ = (\Mux23~combout\ & ((\Mux20~combout\) # (\Mux21~5_combout\ $ (\Mux22~combout\)))) # (!\Mux23~combout\ & ((\Mux22~combout\) # (\Mux20~combout\ $ (\Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux20~combout\,
	datab => \Mux21~5_combout\,
	datac => \Mux23~combout\,
	datad => \Mux22~combout\,
	combout => \seteSegm2|Mux0~0_combout\);

-- Location: LCCOMB_X72_Y27_N4
\Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~4_combout\ = (\Mux16~3_combout\ & (((\multicicloMIPS0|operativa|Mux48~1_combout\)) # (!\Mux26~0_combout\))) # (!\Mux16~3_combout\ & (\Mux26~0_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~3_combout\,
	datab => \Mux26~0_combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(15),
	datad => \multicicloMIPS0|operativa|Mux48~1_combout\,
	combout => \Mux16~4_combout\);

-- Location: LCFF_X83_Y27_N15
\multicicloMIPS0|operativa|breg|breg[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][15]~regout\);

-- Location: LCFF_X83_Y27_N21
\multicicloMIPS0|operativa|breg|breg[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][15]~regout\);

-- Location: LCFF_X82_Y23_N9
\multicicloMIPS0|operativa|breg|breg[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][15]~regout\);

-- Location: LCFF_X82_Y24_N31
\multicicloMIPS0|operativa|breg|breg[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][15]~regout\);

-- Location: LCCOMB_X82_Y23_N8
\multicicloMIPS0|operativa|breg|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|RI\(22))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|breg[10][15]~regout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|breg[8][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[8][15]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[10][15]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux16~10_combout\);

-- Location: LCCOMB_X83_Y27_N20
\multicicloMIPS0|operativa|breg|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~11_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux16~10_combout\ & (\multicicloMIPS0|operativa|breg|breg[11][15]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux16~10_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[9][15]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|breg[11][15]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][15]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux16~10_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux16~11_combout\);

-- Location: LCFF_X77_Y27_N9
\multicicloMIPS0|operativa|breg|breg[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[13][15]~regout\);

-- Location: LCFF_X77_Y27_N15
\multicicloMIPS0|operativa|breg|breg[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[12][15]~regout\);

-- Location: LCCOMB_X77_Y27_N14
\multicicloMIPS0|operativa|breg|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~17_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21) & 
-- (\multicicloMIPS0|operativa|breg|breg[13][15]~regout\)) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|breg[12][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[13][15]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[12][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux16~17_combout\);

-- Location: LCCOMB_X78_Y27_N30
\multicicloMIPS0|operativa|breg|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~18_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux16~17_combout\ & (\multicicloMIPS0|operativa|breg|breg[15][15]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux16~17_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[14][15]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[15][15]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[14][15]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux16~17_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux16~18_combout\);

-- Location: LCCOMB_X76_Y27_N6
\multicicloMIPS0|operativa|breg|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~15_combout\ = (\multicicloMIPS0|operativa|breg|Mux16~14_combout\) # ((!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|breg[2][15]~regout\ & \multicicloMIPS0|operativa|RI\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux16~14_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[2][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux16~15_combout\);

-- Location: LCCOMB_X83_Y23_N18
\multicicloMIPS0|operativa|breg|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~16_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux16~13_combout\) # ((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (((\multicicloMIPS0|operativa|breg|Mux16~15_combout\ & !\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux16~13_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|Mux16~15_combout\,
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux16~16_combout\);

-- Location: LCCOMB_X83_Y23_N12
\multicicloMIPS0|operativa|breg|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~19_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux16~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux16~18_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux16~16_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux16~11_combout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|Mux16~11_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux16~18_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux16~16_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux16~19_combout\);

-- Location: LCFF_X82_Y21_N21
\multicicloMIPS0|operativa|breg|breg[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[23][15]~regout\);

-- Location: LCFF_X90_Y24_N11
\multicicloMIPS0|operativa|breg|breg[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[19][15]~regout\);

-- Location: LCCOMB_X90_Y21_N0
\multicicloMIPS0|operativa|breg|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~7_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- (\multicicloMIPS0|operativa|breg|breg[23][15]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[19][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[23][15]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[19][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux16~7_combout\);

-- Location: LCCOMB_X85_Y21_N14
\multicicloMIPS0|operativa|breg|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~8_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux16~7_combout\ & ((\multicicloMIPS0|operativa|breg|breg[31][15]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux16~7_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[27][15]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[27][15]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[31][15]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux16~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux16~8_combout\);

-- Location: LCCOMB_X85_Y28_N26
\multicicloMIPS0|operativa|breg|breg[30][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[30][15]~feeder_combout\ = \multicicloMIPS0|operativa|Selector29~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector29~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[30][15]~feeder_combout\);

-- Location: LCFF_X85_Y28_N27
\multicicloMIPS0|operativa|breg|breg[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[30][15]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[30][15]~regout\);

-- Location: LCCOMB_X85_Y28_N20
\multicicloMIPS0|operativa|breg|breg[22][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[22][15]~feeder_combout\ = \multicicloMIPS0|operativa|Selector29~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector29~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[22][15]~feeder_combout\);

-- Location: LCFF_X85_Y28_N21
\multicicloMIPS0|operativa|breg|breg[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[22][15]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[22][15]~regout\);

-- Location: LCFF_X82_Y25_N15
\multicicloMIPS0|operativa|breg|breg[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][15]~regout\);

-- Location: LCFF_X82_Y25_N1
\multicicloMIPS0|operativa|breg|breg[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][15]~regout\);

-- Location: LCCOMB_X82_Y25_N0
\multicicloMIPS0|operativa|breg|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[26][15]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((\multicicloMIPS0|operativa|breg|breg[18][15]~regout\ & !\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(24),
	datab => \multicicloMIPS0|operativa|breg|breg[26][15]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[18][15]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux16~2_combout\);

-- Location: LCCOMB_X85_Y28_N16
\multicicloMIPS0|operativa|breg|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~3_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux16~2_combout\ & (\multicicloMIPS0|operativa|breg|breg[30][15]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux16~2_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[22][15]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[30][15]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[22][15]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux16~2_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux16~3_combout\);

-- Location: LCFF_X87_Y21_N3
\multicicloMIPS0|operativa|breg|breg[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[24][15]~regout\);

-- Location: LCCOMB_X87_Y21_N2
\multicicloMIPS0|operativa|breg|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~4_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|RI\(24))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[24][15]~regout\)) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[16][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[24][15]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[16][15]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux16~4_combout\);

-- Location: LCFF_X87_Y23_N21
\multicicloMIPS0|operativa|breg|breg[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector29~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][15]~regout\);

-- Location: LCCOMB_X87_Y23_N20
\multicicloMIPS0|operativa|breg|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~5_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux16~4_combout\ & ((\multicicloMIPS0|operativa|breg|breg[28][15]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux16~4_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[20][15]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|Mux16~4_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[20][15]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[28][15]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux16~5_combout\);

-- Location: LCCOMB_X91_Y23_N0
\multicicloMIPS0|operativa|breg|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~6_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21)) # ((\multicicloMIPS0|operativa|breg|Mux16~3_combout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux16~3_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux16~5_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux16~6_combout\);

-- Location: LCCOMB_X91_Y23_N26
\multicicloMIPS0|operativa|breg|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux16~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux16~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux16~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux16~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux16~1_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux16~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux16~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux16~9_combout\);

-- Location: LCCOMB_X75_Y26_N10
\multicicloMIPS0|operativa|breg|Mux16~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux16~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux16~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux16~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(25),
	datab => \multicicloMIPS0|operativa|breg|Mux16~19_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux16~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux16~20_combout\);

-- Location: LCFF_X75_Y26_N11
\multicicloMIPS0|operativa|regA[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux16~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(15));

-- Location: LCCOMB_X72_Y27_N0
\Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~6_combout\ = (\Mux16~5_combout\ & (((\multicicloMIPS0|operativa|regB\(15)) # (!\iSW~combout\(2))))) # (!\Mux16~5_combout\ & (\multicicloMIPS0|operativa|regA\(15) & (\iSW~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~5_combout\,
	datab => \multicicloMIPS0|operativa|regA\(15),
	datac => \iSW~combout\(2),
	datad => \multicicloMIPS0|operativa|regB\(15),
	combout => \Mux16~6_combout\);

-- Location: LCCOMB_X72_Y27_N18
\Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~7_combout\ = (\Mux3~1_combout\ & ((\Mux3~2_combout\ & (\Mux16~4_combout\)) # (!\Mux3~2_combout\ & ((\Mux16~6_combout\))))) # (!\Mux3~1_combout\ & (((!\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux16~4_combout\,
	datac => \Mux3~2_combout\,
	datad => \Mux16~6_combout\,
	combout => \Mux16~7_combout\);

-- Location: LCCOMB_X72_Y27_N10
\Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = (\multicicloMIPS0|operativa|PC\(15) & !\iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|PC\(15),
	datad => \iSW~combout\(0),
	combout => \Mux16~0_combout\);

-- Location: LCCOMB_X72_Y27_N12
Mux16 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux16~combout\ = (\Mux3~0_combout\ & ((\Mux16~7_combout\ & ((\Mux16~0_combout\))) # (!\Mux16~7_combout\ & (\multicicloMIPS0|operativa|Selector29~0_combout\)))) # (!\Mux3~0_combout\ & (\Mux16~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~0_combout\,
	datab => \Mux16~7_combout\,
	datac => \multicicloMIPS0|operativa|Selector29~0_combout\,
	datad => \Mux16~0_combout\,
	combout => \Mux16~combout\);

-- Location: LCCOMB_X70_Y26_N8
\Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~4_combout\ = (\Mux18~3_combout\ & (((\multicicloMIPS0|operativa|Mux50~1_combout\) # (!\Mux26~0_combout\)))) # (!\Mux18~3_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(13) & ((\Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~3_combout\,
	datab => \multicicloMIPS0|operativa|SaidaALU\(13),
	datac => \multicicloMIPS0|operativa|Mux50~1_combout\,
	datad => \Mux26~0_combout\,
	combout => \Mux18~4_combout\);

-- Location: LCCOMB_X70_Y26_N26
\Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~5_combout\ = (\iSW~combout\(0) & (((\multicicloMIPS0|operativa|MDR\(13)) # (\iSW~combout\(2))))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|RI\(13) & ((!\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(13),
	datab => \multicicloMIPS0|operativa|MDR\(13),
	datac => \iSW~combout\(0),
	datad => \iSW~combout\(2),
	combout => \Mux18~5_combout\);

-- Location: LCCOMB_X70_Y26_N24
\Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~6_combout\ = (\Mux18~5_combout\ & (((\multicicloMIPS0|operativa|regB\(13)) # (!\iSW~combout\(2))))) # (!\Mux18~5_combout\ & (\multicicloMIPS0|operativa|regA\(13) & ((\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(13),
	datab => \Mux18~5_combout\,
	datac => \multicicloMIPS0|operativa|regB\(13),
	datad => \iSW~combout\(2),
	combout => \Mux18~6_combout\);

-- Location: LCCOMB_X69_Y26_N18
\Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~7_combout\ = (\Mux3~1_combout\ & ((\Mux3~2_combout\ & (\Mux18~4_combout\)) # (!\Mux3~2_combout\ & ((\Mux18~6_combout\))))) # (!\Mux3~1_combout\ & (((!\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux18~4_combout\,
	datac => \Mux3~2_combout\,
	datad => \Mux18~6_combout\,
	combout => \Mux18~7_combout\);

-- Location: LCCOMB_X69_Y26_N8
Mux18 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux18~combout\ = (\Mux18~7_combout\ & ((\Mux18~0_combout\) # ((!\Mux3~0_combout\)))) # (!\Mux18~7_combout\ & (((\Mux3~0_combout\ & \multicicloMIPS0|operativa|Selector31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux18~0_combout\,
	datab => \Mux18~7_combout\,
	datac => \Mux3~0_combout\,
	datad => \multicicloMIPS0|operativa|Selector31~0_combout\,
	combout => \Mux18~combout\);

-- Location: LCCOMB_X67_Y27_N6
\Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = (\multicicloMIPS0|operativa|PC\(12) & !\iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|PC\(12),
	datad => \iSW~combout\(0),
	combout => \Mux19~0_combout\);

-- Location: LCCOMB_X71_Y23_N4
\Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~5_combout\ = (\iSW~combout\(2) & (\iSW~combout\(0))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & (\multicicloMIPS0|operativa|MDR\(12))) # (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|RI\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|MDR\(12),
	datad => \multicicloMIPS0|operativa|RI\(12),
	combout => \Mux19~5_combout\);

-- Location: LCCOMB_X67_Y27_N26
\Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~6_combout\ = (\iSW~combout\(2) & ((\Mux19~5_combout\ & ((\multicicloMIPS0|operativa|regB\(12)))) # (!\Mux19~5_combout\ & (\multicicloMIPS0|operativa|regA\(12))))) # (!\iSW~combout\(2) & (((\Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(12),
	datab => \multicicloMIPS0|operativa|regB\(12),
	datac => \iSW~combout\(2),
	datad => \Mux19~5_combout\,
	combout => \Mux19~6_combout\);

-- Location: LCCOMB_X67_Y27_N30
\Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(12))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(12),
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|PC\(12),
	combout => \Mux19~1_combout\);

-- Location: LCCOMB_X66_Y27_N6
\Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux19~2_combout\) # ((\multicicloMIPS0|operativa|RI\(10) & \multicicloMIPS0|operativa|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(10),
	datab => \multicicloMIPS0|operativa|Mux19~2_combout\,
	datac => \multicicloMIPS0|operativa|Mux28~3_combout\,
	datad => \iSW~combout\(0),
	combout => \Mux19~2_combout\);

-- Location: LCCOMB_X66_Y27_N16
\Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~3_combout\ = (\iSW~combout\(1) & (((\iSW~combout\(2)) # (\Mux19~2_combout\)))) # (!\iSW~combout\(1) & (\Mux19~1_combout\ & (!\iSW~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \Mux19~1_combout\,
	datac => \iSW~combout\(2),
	datad => \Mux19~2_combout\,
	combout => \Mux19~3_combout\);

-- Location: LCCOMB_X67_Y27_N28
\Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~4_combout\ = (\Mux26~0_combout\ & ((\Mux19~3_combout\ & (\multicicloMIPS0|operativa|Mux51~1_combout\)) # (!\Mux19~3_combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(12)))))) # (!\Mux26~0_combout\ & (((\Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux51~1_combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(12),
	datad => \Mux19~3_combout\,
	combout => \Mux19~4_combout\);

-- Location: LCCOMB_X67_Y27_N8
\Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~7_combout\ = (\Mux3~1_combout\ & ((\Mux3~2_combout\ & ((\Mux19~4_combout\))) # (!\Mux3~2_combout\ & (\Mux19~6_combout\)))) # (!\Mux3~1_combout\ & (((!\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux19~6_combout\,
	datac => \Mux3~2_combout\,
	datad => \Mux19~4_combout\,
	combout => \Mux19~7_combout\);

-- Location: LCCOMB_X67_Y27_N22
Mux19 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux19~combout\ = (\Mux3~0_combout\ & ((\Mux19~7_combout\ & (\Mux19~0_combout\)) # (!\Mux19~7_combout\ & ((\multicicloMIPS0|operativa|Selector32~0_combout\))))) # (!\Mux3~0_combout\ & (((\Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~0_combout\,
	datab => \Mux19~0_combout\,
	datac => \Mux19~7_combout\,
	datad => \multicicloMIPS0|operativa|Selector32~0_combout\,
	combout => \Mux19~combout\);

-- Location: LCCOMB_X75_Y23_N24
\Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = (!\iSW~combout\(0) & \multicicloMIPS0|operativa|PC\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|PC\(14),
	combout => \Mux17~0_combout\);

-- Location: LCCOMB_X75_Y23_N22
\Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~4_combout\ = (\Mux17~3_combout\ & ((\multicicloMIPS0|operativa|Mux49~1_combout\) # ((!\Mux26~0_combout\)))) # (!\Mux17~3_combout\ & (((\multicicloMIPS0|operativa|SaidaALU\(14) & \Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux17~3_combout\,
	datab => \multicicloMIPS0|operativa|Mux49~1_combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(14),
	datad => \Mux26~0_combout\,
	combout => \Mux17~4_combout\);

-- Location: LCCOMB_X75_Y23_N12
\Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~5_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & (\multicicloMIPS0|operativa|MDR\(14))) # (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|RI\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(14),
	datab => \iSW~combout\(2),
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|RI\(14),
	combout => \Mux17~5_combout\);

-- Location: LCCOMB_X75_Y23_N14
\Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~6_combout\ = (\iSW~combout\(2) & ((\Mux17~5_combout\ & (\multicicloMIPS0|operativa|regB\(14))) # (!\Mux17~5_combout\ & ((\multicicloMIPS0|operativa|regA\(14)))))) # (!\iSW~combout\(2) & (((\Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(14),
	datab => \multicicloMIPS0|operativa|regA\(14),
	datac => \iSW~combout\(2),
	datad => \Mux17~5_combout\,
	combout => \Mux17~6_combout\);

-- Location: LCCOMB_X75_Y23_N0
\Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~7_combout\ = (\Mux3~1_combout\ & ((\Mux3~2_combout\ & (\Mux17~4_combout\)) # (!\Mux3~2_combout\ & ((\Mux17~6_combout\))))) # (!\Mux3~1_combout\ & (((!\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux17~4_combout\,
	datac => \Mux17~6_combout\,
	datad => \Mux3~2_combout\,
	combout => \Mux17~7_combout\);

-- Location: LCCOMB_X75_Y23_N18
Mux17 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux17~combout\ = (\Mux3~0_combout\ & ((\Mux17~7_combout\ & ((\Mux17~0_combout\))) # (!\Mux17~7_combout\ & (\multicicloMIPS0|operativa|Selector30~0_combout\)))) # (!\Mux3~0_combout\ & (((\Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector30~0_combout\,
	datab => \Mux3~0_combout\,
	datac => \Mux17~0_combout\,
	datad => \Mux17~7_combout\,
	combout => \Mux17~combout\);

-- Location: LCCOMB_X1_Y31_N20
\seteSegm3|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm3|Mux6~0_combout\ = (\Mux16~combout\ & (\Mux19~combout\ & (\Mux18~combout\ $ (\Mux17~combout\)))) # (!\Mux16~combout\ & (!\Mux18~combout\ & (\Mux19~combout\ $ (\Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~combout\,
	datab => \Mux18~combout\,
	datac => \Mux19~combout\,
	datad => \Mux17~combout\,
	combout => \seteSegm3|Mux6~0_combout\);

-- Location: LCCOMB_X1_Y31_N10
\seteSegm3|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm3|Mux5~0_combout\ = (\Mux16~combout\ & ((\Mux19~combout\ & (\Mux18~combout\)) # (!\Mux19~combout\ & ((\Mux17~combout\))))) # (!\Mux16~combout\ & (\Mux17~combout\ & (\Mux18~combout\ $ (\Mux19~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~combout\,
	datab => \Mux18~combout\,
	datac => \Mux19~combout\,
	datad => \Mux17~combout\,
	combout => \seteSegm3|Mux5~0_combout\);

-- Location: LCCOMB_X1_Y31_N0
\seteSegm3|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm3|Mux4~0_combout\ = (\Mux16~combout\ & (\Mux17~combout\ & ((\Mux18~combout\) # (!\Mux19~combout\)))) # (!\Mux16~combout\ & (\Mux18~combout\ & (!\Mux19~combout\ & !\Mux17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~combout\,
	datab => \Mux18~combout\,
	datac => \Mux19~combout\,
	datad => \Mux17~combout\,
	combout => \seteSegm3|Mux4~0_combout\);

-- Location: LCCOMB_X1_Y31_N2
\seteSegm3|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm3|Mux3~0_combout\ = (\Mux19~combout\ & ((\Mux18~combout\ $ (!\Mux17~combout\)))) # (!\Mux19~combout\ & ((\Mux16~combout\ & (\Mux18~combout\ & !\Mux17~combout\)) # (!\Mux16~combout\ & (!\Mux18~combout\ & \Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~combout\,
	datab => \Mux18~combout\,
	datac => \Mux19~combout\,
	datad => \Mux17~combout\,
	combout => \seteSegm3|Mux3~0_combout\);

-- Location: LCCOMB_X1_Y31_N12
\seteSegm3|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm3|Mux2~0_combout\ = (\Mux18~combout\ & (!\Mux16~combout\ & (\Mux19~combout\))) # (!\Mux18~combout\ & ((\Mux17~combout\ & (!\Mux16~combout\)) # (!\Mux17~combout\ & ((\Mux19~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~combout\,
	datab => \Mux18~combout\,
	datac => \Mux19~combout\,
	datad => \Mux17~combout\,
	combout => \seteSegm3|Mux2~0_combout\);

-- Location: LCCOMB_X1_Y31_N22
\seteSegm3|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm3|Mux1~0_combout\ = (\Mux18~combout\ & (!\Mux16~combout\ & ((\Mux19~combout\) # (!\Mux17~combout\)))) # (!\Mux18~combout\ & (\Mux19~combout\ & (\Mux16~combout\ $ (!\Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~combout\,
	datab => \Mux18~combout\,
	datac => \Mux19~combout\,
	datad => \Mux17~combout\,
	combout => \seteSegm3|Mux1~0_combout\);

-- Location: LCCOMB_X1_Y31_N4
\seteSegm3|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm3|Mux0~0_combout\ = (\Mux19~combout\ & ((\Mux16~combout\) # (\Mux18~combout\ $ (\Mux17~combout\)))) # (!\Mux19~combout\ & ((\Mux18~combout\) # (\Mux16~combout\ $ (\Mux17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux16~combout\,
	datab => \Mux18~combout\,
	datac => \Mux19~combout\,
	datad => \Mux17~combout\,
	combout => \seteSegm3|Mux0~0_combout\);

-- Location: LCCOMB_X72_Y26_N16
\Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~6_combout\ = (\Mux14~5_combout\ & ((\multicicloMIPS0|operativa|regB\(17)) # ((!\iSW~combout\(2))))) # (!\Mux14~5_combout\ & (((\multicicloMIPS0|operativa|regA\(17) & \iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~5_combout\,
	datab => \multicicloMIPS0|operativa|regB\(17),
	datac => \multicicloMIPS0|operativa|regA\(17),
	datad => \iSW~combout\(2),
	combout => \Mux14~6_combout\);

-- Location: LCCOMB_X72_Y26_N30
\Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~7_combout\ = (\Mux3~2_combout\ & (\Mux14~4_combout\ & ((\Mux3~1_combout\)))) # (!\Mux3~2_combout\ & (((\Mux14~6_combout\) # (!\Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~4_combout\,
	datab => \Mux3~2_combout\,
	datac => \Mux14~6_combout\,
	datad => \Mux3~1_combout\,
	combout => \Mux14~7_combout\);

-- Location: LCCOMB_X72_Y26_N26
\Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = (!\iSW~combout\(0) & \multicicloMIPS0|operativa|PC\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|PC\(17),
	combout => \Mux14~0_combout\);

-- Location: LCCOMB_X72_Y26_N12
Mux14 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux14~combout\ = (\Mux14~7_combout\ & (((\Mux14~0_combout\) # (!\Mux3~0_combout\)))) # (!\Mux14~7_combout\ & (\multicicloMIPS0|operativa|Selector27~0_combout\ & (\Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector27~0_combout\,
	datab => \Mux14~7_combout\,
	datac => \Mux3~0_combout\,
	datad => \Mux14~0_combout\,
	combout => \Mux14~combout\);

-- Location: LCCOMB_X72_Y23_N0
\Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~6_combout\ = (\Mux15~5_combout\ & (((\multicicloMIPS0|operativa|regB\(16))) # (!\iSW~combout\(2)))) # (!\Mux15~5_combout\ & (\iSW~combout\(2) & (\multicicloMIPS0|operativa|regA\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~5_combout\,
	datab => \iSW~combout\(2),
	datac => \multicicloMIPS0|operativa|regA\(16),
	datad => \multicicloMIPS0|operativa|regB\(16),
	combout => \Mux15~6_combout\);

-- Location: LCCOMB_X72_Y23_N30
\Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(16)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(16),
	datab => \multicicloMIPS0|operativa|regA\(16),
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|controle|orgAALU~combout\,
	combout => \Mux15~1_combout\);

-- Location: LCCOMB_X72_Y23_N18
\Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~3_combout\ = (\iSW~combout\(1) & ((\Mux15~2_combout\) # ((\iSW~combout\(2))))) # (!\iSW~combout\(1) & (((\Mux15~1_combout\ & !\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux15~2_combout\,
	datab => \Mux15~1_combout\,
	datac => \iSW~combout\(1),
	datad => \iSW~combout\(2),
	combout => \Mux15~3_combout\);

-- Location: LCCOMB_X72_Y23_N24
\Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~4_combout\ = (\Mux26~0_combout\ & ((\Mux15~3_combout\ & ((\multicicloMIPS0|operativa|Mux47~1_combout\))) # (!\Mux15~3_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(16))))) # (!\Mux26~0_combout\ & (((\Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(16),
	datab => \Mux26~0_combout\,
	datac => \multicicloMIPS0|operativa|Mux47~1_combout\,
	datad => \Mux15~3_combout\,
	combout => \Mux15~4_combout\);

-- Location: LCCOMB_X72_Y23_N26
\Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~7_combout\ = (\Mux3~2_combout\ & (((\Mux15~4_combout\ & \Mux3~1_combout\)))) # (!\Mux3~2_combout\ & ((\Mux15~6_combout\) # ((!\Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~2_combout\,
	datab => \Mux15~6_combout\,
	datac => \Mux15~4_combout\,
	datad => \Mux3~1_combout\,
	combout => \Mux15~7_combout\);

-- Location: LCCOMB_X72_Y23_N10
\Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = (!\iSW~combout\(0) & \multicicloMIPS0|operativa|PC\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|PC\(16),
	combout => \Mux15~0_combout\);

-- Location: LCCOMB_X72_Y23_N28
Mux15 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux15~combout\ = (\Mux15~7_combout\ & (((\Mux15~0_combout\) # (!\Mux3~0_combout\)))) # (!\Mux15~7_combout\ & (\multicicloMIPS0|operativa|Selector28~0_combout\ & (\Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector28~0_combout\,
	datab => \Mux15~7_combout\,
	datac => \Mux3~0_combout\,
	datad => \Mux15~0_combout\,
	combout => \Mux15~combout\);

-- Location: LCCOMB_X63_Y24_N18
\Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~4_combout\ = (\Mux12~3_combout\ & (((\multicicloMIPS0|operativa|Mux44~1_combout\)) # (!\Mux26~0_combout\))) # (!\Mux12~3_combout\ & (\Mux26~0_combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~3_combout\,
	datab => \Mux26~0_combout\,
	datac => \multicicloMIPS0|operativa|Mux44~1_combout\,
	datad => \multicicloMIPS0|operativa|SaidaALU\(19),
	combout => \Mux12~4_combout\);

-- Location: LCCOMB_X63_Y24_N6
\Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~7_combout\ = (\Mux3~1_combout\ & ((\Mux3~2_combout\ & ((\Mux12~4_combout\))) # (!\Mux3~2_combout\ & (\Mux12~6_combout\)))) # (!\Mux3~1_combout\ & (((!\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~6_combout\,
	datab => \Mux12~4_combout\,
	datac => \Mux3~1_combout\,
	datad => \Mux3~2_combout\,
	combout => \Mux12~7_combout\);

-- Location: LCCOMB_X63_Y24_N8
Mux12 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux12~combout\ = (\Mux3~0_combout\ & ((\Mux12~7_combout\ & (\Mux12~0_combout\)) # (!\Mux12~7_combout\ & ((\multicicloMIPS0|operativa|Selector25~0_combout\))))) # (!\Mux3~0_combout\ & (((\Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux12~0_combout\,
	datab => \Mux3~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector25~0_combout\,
	datad => \Mux12~7_combout\,
	combout => \Mux12~combout\);

-- Location: LCCOMB_X68_Y26_N0
\Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = (!\iSW~combout\(0) & \multicicloMIPS0|operativa|PC\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|PC\(18),
	combout => \Mux13~0_combout\);

-- Location: LCCOMB_X74_Y26_N22
Mux13 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux13~combout\ = (\Mux13~7_combout\ & (((\Mux13~0_combout\) # (!\Mux3~0_combout\)))) # (!\Mux13~7_combout\ & (\multicicloMIPS0|operativa|Selector26~0_combout\ & ((\Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux13~7_combout\,
	datab => \multicicloMIPS0|operativa|Selector26~0_combout\,
	datac => \Mux13~0_combout\,
	datad => \Mux3~0_combout\,
	combout => \Mux13~combout\);

-- Location: LCCOMB_X1_Y30_N28
\seteSegm4|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm4|Mux6~0_combout\ = (\Mux12~combout\ & (\Mux15~combout\ & (\Mux14~combout\ $ (\Mux13~combout\)))) # (!\Mux12~combout\ & (!\Mux14~combout\ & (\Mux15~combout\ $ (\Mux13~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~combout\,
	datab => \Mux15~combout\,
	datac => \Mux12~combout\,
	datad => \Mux13~combout\,
	combout => \seteSegm4|Mux6~0_combout\);

-- Location: LCCOMB_X1_Y30_N18
\seteSegm4|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm4|Mux5~0_combout\ = (\Mux14~combout\ & ((\Mux15~combout\ & (\Mux12~combout\)) # (!\Mux15~combout\ & ((\Mux13~combout\))))) # (!\Mux14~combout\ & (\Mux13~combout\ & (\Mux15~combout\ $ (\Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~combout\,
	datab => \Mux15~combout\,
	datac => \Mux12~combout\,
	datad => \Mux13~combout\,
	combout => \seteSegm4|Mux5~0_combout\);

-- Location: LCCOMB_X1_Y30_N8
\seteSegm4|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm4|Mux4~0_combout\ = (\Mux12~combout\ & (\Mux13~combout\ & ((\Mux14~combout\) # (!\Mux15~combout\)))) # (!\Mux12~combout\ & (\Mux14~combout\ & (!\Mux15~combout\ & !\Mux13~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~combout\,
	datab => \Mux15~combout\,
	datac => \Mux12~combout\,
	datad => \Mux13~combout\,
	combout => \seteSegm4|Mux4~0_combout\);

-- Location: LCCOMB_X1_Y30_N22
\seteSegm4|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm4|Mux3~0_combout\ = (\Mux15~combout\ & (\Mux14~combout\ $ (((!\Mux13~combout\))))) # (!\Mux15~combout\ & ((\Mux14~combout\ & (\Mux12~combout\ & !\Mux13~combout\)) # (!\Mux14~combout\ & (!\Mux12~combout\ & \Mux13~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~combout\,
	datab => \Mux15~combout\,
	datac => \Mux12~combout\,
	datad => \Mux13~combout\,
	combout => \seteSegm4|Mux3~0_combout\);

-- Location: LCCOMB_X1_Y30_N0
\seteSegm4|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm4|Mux2~0_combout\ = (\Mux14~combout\ & (\Mux15~combout\ & (!\Mux12~combout\))) # (!\Mux14~combout\ & ((\Mux13~combout\ & ((!\Mux12~combout\))) # (!\Mux13~combout\ & (\Mux15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~combout\,
	datab => \Mux15~combout\,
	datac => \Mux12~combout\,
	datad => \Mux13~combout\,
	combout => \seteSegm4|Mux2~0_combout\);

-- Location: LCCOMB_X1_Y30_N10
\seteSegm4|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm4|Mux1~0_combout\ = (\Mux14~combout\ & (!\Mux12~combout\ & ((\Mux15~combout\) # (!\Mux13~combout\)))) # (!\Mux14~combout\ & (\Mux15~combout\ & (\Mux12~combout\ $ (!\Mux13~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~combout\,
	datab => \Mux15~combout\,
	datac => \Mux12~combout\,
	datad => \Mux13~combout\,
	combout => \seteSegm4|Mux1~0_combout\);

-- Location: LCCOMB_X1_Y30_N12
\seteSegm4|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm4|Mux0~0_combout\ = (\Mux15~combout\ & ((\Mux12~combout\) # (\Mux14~combout\ $ (\Mux13~combout\)))) # (!\Mux15~combout\ & ((\Mux14~combout\) # (\Mux12~combout\ $ (\Mux13~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux14~combout\,
	datab => \Mux15~combout\,
	datac => \Mux12~combout\,
	datad => \Mux13~combout\,
	combout => \seteSegm4|Mux0~0_combout\);

-- Location: LCCOMB_X71_Y25_N0
\multicicloMIPS0|operativa|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux40~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(23))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux8~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|controle|orgPC\(1),
	datab => \multicicloMIPS0|operativa|SaidaALU\(23),
	datac => \multicicloMIPS0|operativa|ula|Mux8~11_combout\,
	datad => \multicicloMIPS0|controle|opALU\(0),
	combout => \multicicloMIPS0|operativa|Mux40~0_combout\);

-- Location: LCCOMB_X71_Y25_N14
\multicicloMIPS0|operativa|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux40~1_combout\ = (\multicicloMIPS0|operativa|Mux40~0_combout\) # ((\multicicloMIPS0|operativa|RI\(21) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|controle|orgPC\(1),
	datad => \multicicloMIPS0|operativa|Mux40~0_combout\,
	combout => \multicicloMIPS0|operativa|Mux40~1_combout\);

-- Location: LCCOMB_X71_Y26_N26
\Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~4_combout\ = (\Mux8~3_combout\ & (((\multicicloMIPS0|operativa|Mux40~1_combout\)) # (!\Mux26~0_combout\))) # (!\Mux8~3_combout\ & (\Mux26~0_combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~3_combout\,
	datab => \Mux26~0_combout\,
	datac => \multicicloMIPS0|operativa|Mux40~1_combout\,
	datad => \multicicloMIPS0|operativa|SaidaALU\(23),
	combout => \Mux8~4_combout\);

-- Location: LCCOMB_X71_Y25_N26
\Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~5_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|operativa|MDR\(23)) # ((\iSW~combout\(2))))) # (!\iSW~combout\(0) & (((\multicicloMIPS0|operativa|RI\(23) & !\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(23),
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \iSW~combout\(2),
	combout => \Mux8~5_combout\);

-- Location: LCCOMB_X71_Y25_N24
\Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~6_combout\ = (\Mux8~5_combout\ & ((\multicicloMIPS0|operativa|regB\(23)) # ((!\iSW~combout\(2))))) # (!\Mux8~5_combout\ & (((\multicicloMIPS0|operativa|regA\(23) & \iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(23),
	datab => \Mux8~5_combout\,
	datac => \multicicloMIPS0|operativa|regA\(23),
	datad => \iSW~combout\(2),
	combout => \Mux8~6_combout\);

-- Location: LCCOMB_X72_Y26_N18
\Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~7_combout\ = (\Mux3~1_combout\ & ((\Mux3~2_combout\ & (\Mux8~4_combout\)) # (!\Mux3~2_combout\ & ((\Mux8~6_combout\))))) # (!\Mux3~1_combout\ & (((!\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux8~4_combout\,
	datac => \Mux3~2_combout\,
	datad => \Mux8~6_combout\,
	combout => \Mux8~7_combout\);

-- Location: LCCOMB_X74_Y26_N6
Mux8 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux8~combout\ = (\Mux8~7_combout\ & ((\Mux8~0_combout\) # ((!\Mux3~0_combout\)))) # (!\Mux8~7_combout\ & (((\multicicloMIPS0|operativa|Selector21~0_combout\ & \Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~0_combout\,
	datab => \Mux8~7_combout\,
	datac => \multicicloMIPS0|operativa|Selector21~0_combout\,
	datad => \Mux3~0_combout\,
	combout => \Mux8~combout\);

-- Location: LCCOMB_X65_Y26_N14
\Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~5_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & (\multicicloMIPS0|operativa|MDR\(22))) # (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|RI\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(22),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \iSW~combout\(2),
	datad => \iSW~combout\(0),
	combout => \Mux9~5_combout\);

-- Location: LCCOMB_X63_Y26_N12
\Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~6_combout\ = (\Mux9~5_combout\ & (((\multicicloMIPS0|operativa|regB\(22)) # (!\iSW~combout\(2))))) # (!\Mux9~5_combout\ & (\multicicloMIPS0|operativa|regA\(22) & ((\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(22),
	datab => \Mux9~5_combout\,
	datac => \multicicloMIPS0|operativa|regB\(22),
	datad => \iSW~combout\(2),
	combout => \Mux9~6_combout\);

-- Location: LCCOMB_X63_Y26_N0
\Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(22) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|regB\(22),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \Mux9~2_combout\);

-- Location: LCCOMB_X65_Y26_N28
\Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|regA\(22)))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|PC\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|PC\(22),
	datab => \multicicloMIPS0|operativa|regA\(22),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \iSW~combout\(0),
	combout => \Mux9~1_combout\);

-- Location: LCCOMB_X63_Y26_N26
\Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~3_combout\ = (\iSW~combout\(1) & ((\Mux9~2_combout\) # ((\iSW~combout\(2))))) # (!\iSW~combout\(1) & (((\Mux9~1_combout\ & !\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(1),
	datab => \Mux9~2_combout\,
	datac => \Mux9~1_combout\,
	datad => \iSW~combout\(2),
	combout => \Mux9~3_combout\);

-- Location: LCFF_X72_Y24_N17
\multicicloMIPS0|operativa|SaidaALU[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux9~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(22));

-- Location: LCCOMB_X71_Y26_N28
\Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~4_combout\ = (\Mux26~0_combout\ & ((\Mux9~3_combout\ & (\multicicloMIPS0|operativa|Mux41~1_combout\)) # (!\Mux9~3_combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(22)))))) # (!\Mux26~0_combout\ & (((\Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux41~1_combout\,
	datab => \Mux26~0_combout\,
	datac => \Mux9~3_combout\,
	datad => \multicicloMIPS0|operativa|SaidaALU\(22),
	combout => \Mux9~4_combout\);

-- Location: LCCOMB_X74_Y26_N16
\Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~7_combout\ = (\Mux3~2_combout\ & (((\Mux3~1_combout\ & \Mux9~4_combout\)))) # (!\Mux3~2_combout\ & ((\Mux9~6_combout\) # ((!\Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~2_combout\,
	datab => \Mux9~6_combout\,
	datac => \Mux3~1_combout\,
	datad => \Mux9~4_combout\,
	combout => \Mux9~7_combout\);

-- Location: LCCOMB_X74_Y26_N14
Mux9 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux9~combout\ = (\Mux9~7_combout\ & ((\Mux9~0_combout\) # ((!\Mux3~0_combout\)))) # (!\Mux9~7_combout\ & (((\multicicloMIPS0|operativa|Selector22~0_combout\ & \Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~0_combout\,
	datab => \multicicloMIPS0|operativa|Selector22~0_combout\,
	datac => \Mux9~7_combout\,
	datad => \Mux3~0_combout\,
	combout => \Mux9~combout\);

-- Location: LCCOMB_X75_Y22_N2
\Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = (!\iSW~combout\(0) & \multicicloMIPS0|operativa|PC\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|PC\(20),
	combout => \Mux11~0_combout\);

-- Location: LCCOMB_X75_Y22_N12
Mux11 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux11~combout\ = (\Mux11~7_combout\ & (((\Mux11~0_combout\)) # (!\Mux3~0_combout\))) # (!\Mux11~7_combout\ & (\Mux3~0_combout\ & (\multicicloMIPS0|operativa|Selector24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux11~7_combout\,
	datab => \Mux3~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector24~0_combout\,
	datad => \Mux11~0_combout\,
	combout => \Mux11~combout\);

-- Location: LCCOMB_X74_Y26_N28
\Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (!\iSW~combout\(0) & \multicicloMIPS0|operativa|PC\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|PC\(21),
	combout => \Mux10~0_combout\);

-- Location: LCCOMB_X67_Y27_N18
\Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~5_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & (\multicicloMIPS0|operativa|MDR\(21))) # (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|RI\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|MDR\(21),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \iSW~combout\(2),
	datad => \iSW~combout\(0),
	combout => \Mux10~5_combout\);

-- Location: LCCOMB_X65_Y26_N24
\Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~6_combout\ = (\Mux10~5_combout\ & ((\multicicloMIPS0|operativa|regB\(21)) # ((!\iSW~combout\(2))))) # (!\Mux10~5_combout\ & (((\iSW~combout\(2) & \multicicloMIPS0|operativa|regA\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(21),
	datab => \Mux10~5_combout\,
	datac => \iSW~combout\(2),
	datad => \multicicloMIPS0|operativa|regA\(21),
	combout => \Mux10~6_combout\);

-- Location: LCCOMB_X65_Y26_N22
\Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~4_combout\ = (\Mux10~3_combout\ & (((\multicicloMIPS0|operativa|Mux42~1_combout\)) # (!\Mux26~0_combout\))) # (!\Mux10~3_combout\ & (\Mux26~0_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux10~3_combout\,
	datab => \Mux26~0_combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(21),
	datad => \multicicloMIPS0|operativa|Mux42~1_combout\,
	combout => \Mux10~4_combout\);

-- Location: LCCOMB_X65_Y26_N6
\Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~7_combout\ = (\Mux3~1_combout\ & ((\Mux3~2_combout\ & ((\Mux10~4_combout\))) # (!\Mux3~2_combout\ & (\Mux10~6_combout\)))) # (!\Mux3~1_combout\ & (!\Mux3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~1_combout\,
	datab => \Mux3~2_combout\,
	datac => \Mux10~6_combout\,
	datad => \Mux10~4_combout\,
	combout => \Mux10~7_combout\);

-- Location: LCCOMB_X74_Y26_N10
Mux10 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux10~combout\ = (\Mux10~7_combout\ & (((\Mux10~0_combout\) # (!\Mux3~0_combout\)))) # (!\Mux10~7_combout\ & (\multicicloMIPS0|operativa|Selector23~0_combout\ & ((\Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector23~0_combout\,
	datab => \Mux10~0_combout\,
	datac => \Mux10~7_combout\,
	datad => \Mux3~0_combout\,
	combout => \Mux10~combout\);

-- Location: LCCOMB_X74_Y26_N8
\seteSegm5|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm5|Mux6~0_combout\ = (\Mux8~combout\ & (\Mux11~combout\ & (\Mux9~combout\ $ (\Mux10~combout\)))) # (!\Mux8~combout\ & (!\Mux10~combout\ & (\Mux9~combout\ $ (\Mux11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~combout\,
	datab => \Mux9~combout\,
	datac => \Mux11~combout\,
	datad => \Mux10~combout\,
	combout => \seteSegm5|Mux6~0_combout\);

-- Location: LCCOMB_X74_Y26_N2
\seteSegm5|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm5|Mux5~0_combout\ = (\Mux8~combout\ & ((\Mux11~combout\ & ((\Mux10~combout\))) # (!\Mux11~combout\ & (\Mux9~combout\)))) # (!\Mux8~combout\ & (\Mux9~combout\ & (\Mux11~combout\ $ (\Mux10~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~combout\,
	datab => \Mux9~combout\,
	datac => \Mux11~combout\,
	datad => \Mux10~combout\,
	combout => \seteSegm5|Mux5~0_combout\);

-- Location: LCCOMB_X74_Y26_N24
\seteSegm5|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm5|Mux4~0_combout\ = (\Mux8~combout\ & (\Mux9~combout\ & ((\Mux10~combout\) # (!\Mux11~combout\)))) # (!\Mux8~combout\ & (!\Mux9~combout\ & (!\Mux11~combout\ & \Mux10~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~combout\,
	datab => \Mux9~combout\,
	datac => \Mux11~combout\,
	datad => \Mux10~combout\,
	combout => \seteSegm5|Mux4~0_combout\);

-- Location: LCCOMB_X74_Y26_N26
\seteSegm5|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm5|Mux3~0_combout\ = (\Mux11~combout\ & ((\Mux9~combout\ $ (!\Mux10~combout\)))) # (!\Mux11~combout\ & ((\Mux8~combout\ & (!\Mux9~combout\ & \Mux10~combout\)) # (!\Mux8~combout\ & (\Mux9~combout\ & !\Mux10~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~combout\,
	datab => \Mux9~combout\,
	datac => \Mux11~combout\,
	datad => \Mux10~combout\,
	combout => \seteSegm5|Mux3~0_combout\);

-- Location: LCCOMB_X74_Y26_N0
\seteSegm5|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm5|Mux2~0_combout\ = (\Mux10~combout\ & (!\Mux8~combout\ & ((\Mux11~combout\)))) # (!\Mux10~combout\ & ((\Mux9~combout\ & (!\Mux8~combout\)) # (!\Mux9~combout\ & ((\Mux11~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~combout\,
	datab => \Mux9~combout\,
	datac => \Mux11~combout\,
	datad => \Mux10~combout\,
	combout => \seteSegm5|Mux2~0_combout\);

-- Location: LCCOMB_X74_Y26_N30
\seteSegm5|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm5|Mux1~0_combout\ = (\Mux9~combout\ & (\Mux11~combout\ & (\Mux8~combout\ $ (\Mux10~combout\)))) # (!\Mux9~combout\ & (!\Mux8~combout\ & ((\Mux11~combout\) # (\Mux10~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~combout\,
	datab => \Mux9~combout\,
	datac => \Mux11~combout\,
	datad => \Mux10~combout\,
	combout => \seteSegm5|Mux1~0_combout\);

-- Location: LCCOMB_X74_Y26_N4
\seteSegm5|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm5|Mux0~0_combout\ = (\Mux11~combout\ & ((\Mux8~combout\) # (\Mux9~combout\ $ (\Mux10~combout\)))) # (!\Mux11~combout\ & ((\Mux10~combout\) # (\Mux8~combout\ $ (\Mux9~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux8~combout\,
	datab => \Mux9~combout\,
	datac => \Mux11~combout\,
	datad => \Mux10~combout\,
	combout => \seteSegm5|Mux0~0_combout\);

-- Location: LCCOMB_X74_Y24_N14
\Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(25) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \iSW~combout\(0),
	datac => \multicicloMIPS0|operativa|regB\(25),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \Mux6~2_combout\);

-- Location: LCCOMB_X72_Y22_N14
\Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(25))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regA\(25),
	datab => \multicicloMIPS0|controle|orgAALU~combout\,
	datac => \multicicloMIPS0|operativa|PC\(25),
	datad => \iSW~combout\(0),
	combout => \Mux6~1_combout\);

-- Location: LCCOMB_X74_Y24_N0
\Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~3_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & (\Mux6~2_combout\)) # (!\iSW~combout\(1) & ((\Mux6~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \Mux6~2_combout\,
	datac => \Mux6~1_combout\,
	datad => \iSW~combout\(1),
	combout => \Mux6~3_combout\);

-- Location: LCCOMB_X74_Y24_N2
\Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~4_combout\ = (\Mux6~3_combout\ & ((\multicicloMIPS0|operativa|Mux38~1_combout\) # ((!\Mux26~0_combout\)))) # (!\Mux6~3_combout\ & (((\multicicloMIPS0|operativa|SaidaALU\(25) & \Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux38~1_combout\,
	datab => \Mux6~3_combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(25),
	datad => \Mux26~0_combout\,
	combout => \Mux6~4_combout\);

-- Location: LCCOMB_X74_Y24_N4
\Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~7_combout\ = (\Mux3~1_combout\ & ((\Mux3~2_combout\ & ((\Mux6~4_combout\))) # (!\Mux3~2_combout\ & (\Mux6~6_combout\)))) # (!\Mux3~1_combout\ & (((!\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~6_combout\,
	datab => \Mux3~1_combout\,
	datac => \Mux3~2_combout\,
	datad => \Mux6~4_combout\,
	combout => \Mux6~7_combout\);

-- Location: LCCOMB_X74_Y24_N12
\Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (\multicicloMIPS0|operativa|PC\(25) & !\iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|PC\(25),
	datad => \iSW~combout\(0),
	combout => \Mux6~0_combout\);

-- Location: LCCOMB_X74_Y24_N10
Mux6 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux6~combout\ = (\Mux3~0_combout\ & ((\Mux6~7_combout\ & ((\Mux6~0_combout\))) # (!\Mux6~7_combout\ & (\multicicloMIPS0|operativa|Selector19~0_combout\)))) # (!\Mux3~0_combout\ & (((\Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector19~0_combout\,
	datab => \Mux3~0_combout\,
	datac => \Mux6~7_combout\,
	datad => \Mux6~0_combout\,
	combout => \Mux6~combout\);

-- Location: LCCOMB_X70_Y24_N16
\multicicloMIPS0|operativa|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux39~0_combout\ = (!\multicicloMIPS0|controle|orgPC\(1) & ((\multicicloMIPS0|controle|opALU\(0) & (\multicicloMIPS0|operativa|SaidaALU\(24))) # (!\multicicloMIPS0|controle|opALU\(0) & 
-- ((\multicicloMIPS0|operativa|ula|Mux7~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(24),
	datab => \multicicloMIPS0|controle|orgPC\(1),
	datac => \multicicloMIPS0|operativa|ula|Mux7~13_combout\,
	datad => \multicicloMIPS0|controle|opALU\(0),
	combout => \multicicloMIPS0|operativa|Mux39~0_combout\);

-- Location: LCCOMB_X70_Y24_N6
\multicicloMIPS0|operativa|Mux39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux39~1_combout\ = (\multicicloMIPS0|operativa|Mux39~0_combout\) # ((\multicicloMIPS0|operativa|RI\(22) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|Mux39~0_combout\,
	datad => \multicicloMIPS0|controle|orgPC\(1),
	combout => \multicicloMIPS0|operativa|Mux39~1_combout\);

-- Location: LCFF_X70_Y24_N7
\multicicloMIPS0|operativa|PC[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Mux39~1_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(24));

-- Location: LCCOMB_X74_Y24_N8
\Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = (\multicicloMIPS0|operativa|PC\(24) & !\iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|PC\(24),
	datad => \iSW~combout\(0),
	combout => \Mux7~0_combout\);

-- Location: LCCOMB_X74_Y24_N26
Mux7 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux7~combout\ = (\Mux7~7_combout\ & ((\Mux7~0_combout\) # ((!\Mux3~0_combout\)))) # (!\Mux7~7_combout\ & (((\multicicloMIPS0|operativa|Selector20~0_combout\ & \Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~7_combout\,
	datab => \Mux7~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector20~0_combout\,
	datad => \Mux3~0_combout\,
	combout => \Mux7~combout\);

-- Location: LCCOMB_X65_Y21_N24
\Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (!\iSW~combout\(0) & \multicicloMIPS0|operativa|PC\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|PC\(26),
	combout => \Mux5~0_combout\);

-- Location: LCCOMB_X65_Y21_N16
\Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|regB\(26) & \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(26),
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	combout => \Mux5~2_combout\);

-- Location: LCCOMB_X65_Y21_N2
\Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~3_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & ((\Mux5~2_combout\))) # (!\iSW~combout\(1) & (\Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux5~1_combout\,
	datab => \iSW~combout\(2),
	datac => \Mux5~2_combout\,
	datad => \iSW~combout\(1),
	combout => \Mux5~3_combout\);

-- Location: LCCOMB_X65_Y21_N4
\Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~4_combout\ = (\Mux5~3_combout\ & (((\multicicloMIPS0|operativa|Mux37~1_combout\) # (!\Mux26~0_combout\)))) # (!\Mux5~3_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(26) & ((\Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(26),
	datab => \Mux5~3_combout\,
	datac => \multicicloMIPS0|operativa|Mux37~1_combout\,
	datad => \Mux26~0_combout\,
	combout => \Mux5~4_combout\);

-- Location: LCCOMB_X65_Y21_N14
\Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~5_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & ((\multicicloMIPS0|operativa|MDR\(26)))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|RI\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(26),
	datab => \iSW~combout\(2),
	datac => \iSW~combout\(0),
	datad => \multicicloMIPS0|operativa|MDR\(26),
	combout => \Mux5~5_combout\);

-- Location: LCFF_X83_Y26_N9
\multicicloMIPS0|operativa|breg|breg[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][26]~regout\);

-- Location: LCFF_X82_Y26_N19
\multicicloMIPS0|operativa|breg|breg[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][26]~regout\);

-- Location: LCFF_X82_Y26_N17
\multicicloMIPS0|operativa|breg|breg[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector18~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[10][26]~regout\);

-- Location: LCCOMB_X82_Y26_N16
\multicicloMIPS0|operativa|breg|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~12_combout\ = (\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|breg[10][26]~regout\) # (\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[8][26]~regout\ & ((!\multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|breg|breg[8][26]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[10][26]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux5~12_combout\);

-- Location: LCCOMB_X83_Y26_N8
\multicicloMIPS0|operativa|breg|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~13_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux5~12_combout\ & (\multicicloMIPS0|operativa|breg|breg[11][26]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux5~12_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[9][26]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[11][26]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[9][26]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux5~12_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux5~13_combout\);

-- Location: LCCOMB_X75_Y26_N6
\multicicloMIPS0|operativa|breg|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~16_combout\ = (\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24) & 
-- ((\multicicloMIPS0|operativa|breg|Mux5~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(24) & (\multicicloMIPS0|operativa|breg|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux5~15_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|Mux5~13_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux5~16_combout\);

-- Location: LCCOMB_X81_Y22_N0
\multicicloMIPS0|operativa|breg|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22)) # ((\multicicloMIPS0|operativa|breg|breg[5][26]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & 
-- (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[4][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|breg[5][26]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[4][26]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux5~10_combout\);

-- Location: LCCOMB_X79_Y25_N8
\multicicloMIPS0|operativa|breg|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~11_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|Mux5~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][26]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux5~10_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[6][26]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & (((\multicicloMIPS0|operativa|breg|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[6][26]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(22),
	datac => \multicicloMIPS0|operativa|breg|Mux5~10_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[7][26]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux5~11_combout\);

-- Location: LCCOMB_X74_Y25_N12
\multicicloMIPS0|operativa|breg|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux5~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux5~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|breg|Mux5~16_combout\ & 
-- (((\multicicloMIPS0|operativa|breg|Mux5~11_combout\ & \multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux5~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux5~16_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux5~11_combout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux5~19_combout\);

-- Location: LCCOMB_X65_Y21_N6
\multicicloMIPS0|operativa|breg|Mux5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux5~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux5~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux5~9_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux5~19_combout\,
	datac => \multicicloMIPS0|operativa|RI\(25),
	combout => \multicicloMIPS0|operativa|breg|Mux5~20_combout\);

-- Location: LCFF_X65_Y21_N7
\multicicloMIPS0|operativa|regA[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux5~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(26));

-- Location: LCCOMB_X65_Y21_N8
\Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~6_combout\ = (\iSW~combout\(2) & ((\Mux5~5_combout\ & (\multicicloMIPS0|operativa|regB\(26))) # (!\Mux5~5_combout\ & ((\multicicloMIPS0|operativa|regA\(26)))))) # (!\iSW~combout\(2) & (((\Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(26),
	datab => \iSW~combout\(2),
	datac => \Mux5~5_combout\,
	datad => \multicicloMIPS0|operativa|regA\(26),
	combout => \Mux5~6_combout\);

-- Location: LCCOMB_X65_Y21_N18
\Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~7_combout\ = (\Mux3~2_combout\ & (\Mux5~4_combout\ & ((\Mux3~1_combout\)))) # (!\Mux3~2_combout\ & (((\Mux5~6_combout\) # (!\Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~2_combout\,
	datab => \Mux5~4_combout\,
	datac => \Mux5~6_combout\,
	datad => \Mux3~1_combout\,
	combout => \Mux5~7_combout\);

-- Location: LCCOMB_X65_Y21_N0
Mux5 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux5~combout\ = (\Mux3~0_combout\ & ((\Mux5~7_combout\ & ((\Mux5~0_combout\))) # (!\Mux5~7_combout\ & (\multicicloMIPS0|operativa|Selector18~0_combout\)))) # (!\Mux3~0_combout\ & (((\Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Selector18~0_combout\,
	datab => \Mux3~0_combout\,
	datac => \Mux5~0_combout\,
	datad => \Mux5~7_combout\,
	combout => \Mux5~combout\);

-- Location: LCFF_X88_Y21_N11
\multicicloMIPS0|operativa|breg|breg[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[29][27]~regout\);

-- Location: LCFF_X86_Y22_N3
\multicicloMIPS0|operativa|breg|breg[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[21][27]~regout\);

-- Location: LCFF_X88_Y21_N21
\multicicloMIPS0|operativa|breg|breg[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[17][27]~regout\);

-- Location: LCCOMB_X87_Y21_N4
\multicicloMIPS0|operativa|breg|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~0_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24)) # ((\multicicloMIPS0|operativa|breg|breg[21][27]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[17][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[21][27]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[17][27]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux4~0_combout\);

-- Location: LCCOMB_X87_Y21_N30
\multicicloMIPS0|operativa|breg|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~1_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux4~0_combout\ & ((\multicicloMIPS0|operativa|breg|breg[29][27]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux4~0_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[25][27]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[25][27]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[29][27]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|Mux4~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux4~1_combout\);

-- Location: LCFF_X85_Y23_N17
\multicicloMIPS0|operativa|breg|breg[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[20][27]~regout\);

-- Location: LCFF_X85_Y23_N23
\multicicloMIPS0|operativa|breg|breg[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[28][27]~regout\);

-- Location: LCCOMB_X85_Y23_N16
\multicicloMIPS0|operativa|breg|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~5_combout\ = (\multicicloMIPS0|operativa|breg|Mux4~4_combout\ & (((\multicicloMIPS0|operativa|breg|breg[28][27]~regout\)) # (!\multicicloMIPS0|operativa|RI\(23)))) # (!\multicicloMIPS0|operativa|breg|Mux4~4_combout\ & 
-- (\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|breg[20][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux4~4_combout\,
	datab => \multicicloMIPS0|operativa|RI\(23),
	datac => \multicicloMIPS0|operativa|breg|breg[20][27]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[28][27]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux4~5_combout\);

-- Location: LCFF_X86_Y25_N13
\multicicloMIPS0|operativa|breg|breg[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector17~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[26][27]~regout\);

-- Location: LCCOMB_X86_Y25_N12
\multicicloMIPS0|operativa|breg|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|breg[26][27]~regout\) # (\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (\multicicloMIPS0|operativa|breg|breg[18][27]~regout\ & ((!\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[18][27]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[26][27]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux4~2_combout\);

-- Location: LCCOMB_X89_Y23_N28
\multicicloMIPS0|operativa|breg|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~3_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux4~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][27]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux4~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[22][27]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[22][27]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux4~2_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[30][27]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux4~3_combout\);

-- Location: LCCOMB_X89_Y23_N26
\multicicloMIPS0|operativa|breg|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~6_combout\ = (\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|RI\(21)) # ((\multicicloMIPS0|operativa|breg|Mux4~3_combout\)))) # (!\multicicloMIPS0|operativa|RI\(22) & 
-- (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|Mux4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(22),
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|Mux4~5_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux4~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux4~6_combout\);

-- Location: LCCOMB_X86_Y21_N18
\multicicloMIPS0|operativa|breg|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~9_combout\ = (\multicicloMIPS0|operativa|breg|Mux4~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux4~8_combout\) # ((!\multicicloMIPS0|operativa|RI\(21))))) # (!\multicicloMIPS0|operativa|breg|Mux4~6_combout\ & 
-- (((\multicicloMIPS0|operativa|breg|Mux4~1_combout\ & \multicicloMIPS0|operativa|RI\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux4~8_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux4~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux4~6_combout\,
	datad => \multicicloMIPS0|operativa|RI\(21),
	combout => \multicicloMIPS0|operativa|breg|Mux4~9_combout\);

-- Location: LCCOMB_X76_Y21_N4
\multicicloMIPS0|operativa|breg|Mux4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux4~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux4~9_combout\))) # (!\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux4~19_combout\,
	datab => \multicicloMIPS0|operativa|RI\(25),
	datad => \multicicloMIPS0|operativa|breg|Mux4~9_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux4~20_combout\);

-- Location: LCFF_X76_Y21_N5
\multicicloMIPS0|operativa|regA[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux4~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(27));

-- Location: LCCOMB_X76_Y24_N26
\Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~5_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & ((\multicicloMIPS0|operativa|MDR\(27)))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|RI\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(27),
	datab => \iSW~combout\(2),
	datac => \multicicloMIPS0|operativa|MDR\(27),
	datad => \iSW~combout\(0),
	combout => \Mux4~5_combout\);

-- Location: LCCOMB_X76_Y24_N4
\Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~6_combout\ = (\iSW~combout\(2) & ((\Mux4~5_combout\ & (\multicicloMIPS0|operativa|regB\(27))) # (!\Mux4~5_combout\ & ((\multicicloMIPS0|operativa|regA\(27)))))) # (!\iSW~combout\(2) & (((\Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(27),
	datab => \multicicloMIPS0|operativa|regA\(27),
	datac => \iSW~combout\(2),
	datad => \Mux4~5_combout\,
	combout => \Mux4~6_combout\);

-- Location: LCFF_X71_Y24_N23
\multicicloMIPS0|operativa|SaidaALU[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|ula|Mux4~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|SaidaALU\(27));

-- Location: LCCOMB_X74_Y24_N28
\Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & \multicicloMIPS0|operativa|regB\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datab => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datac => \multicicloMIPS0|operativa|regB\(27),
	datad => \iSW~combout\(0),
	combout => \Mux4~2_combout\);

-- Location: LCCOMB_X76_Y24_N30
\Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~3_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & ((\Mux4~2_combout\))) # (!\iSW~combout\(1) & (\Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~1_combout\,
	datab => \Mux4~2_combout\,
	datac => \iSW~combout\(2),
	datad => \iSW~combout\(1),
	combout => \Mux4~3_combout\);

-- Location: LCCOMB_X76_Y24_N0
\Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~4_combout\ = (\Mux26~0_combout\ & ((\Mux4~3_combout\ & (\multicicloMIPS0|operativa|Mux36~1_combout\)) # (!\Mux4~3_combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(27)))))) # (!\Mux26~0_combout\ & (((\Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux36~1_combout\,
	datab => \Mux26~0_combout\,
	datac => \multicicloMIPS0|operativa|SaidaALU\(27),
	datad => \Mux4~3_combout\,
	combout => \Mux4~4_combout\);

-- Location: LCCOMB_X76_Y24_N18
\Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~7_combout\ = (\Mux3~2_combout\ & (\Mux3~1_combout\ & ((\Mux4~4_combout\)))) # (!\Mux3~2_combout\ & (((\Mux4~6_combout\)) # (!\Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~2_combout\,
	datab => \Mux3~1_combout\,
	datac => \Mux4~6_combout\,
	datad => \Mux4~4_combout\,
	combout => \Mux4~7_combout\);

-- Location: LCCOMB_X76_Y24_N8
Mux4 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux4~combout\ = (\Mux3~0_combout\ & ((\Mux4~7_combout\ & (\Mux4~0_combout\)) # (!\Mux4~7_combout\ & ((\multicicloMIPS0|operativa|Selector17~0_combout\))))) # (!\Mux3~0_combout\ & (((\Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~0_combout\,
	datab => \Mux3~0_combout\,
	datac => \multicicloMIPS0|operativa|Selector17~0_combout\,
	datad => \Mux4~7_combout\,
	combout => \Mux4~combout\);

-- Location: LCCOMB_X8_Y44_N4
\seteSegm6|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm6|Mux6~0_combout\ = (\Mux5~combout\ & (!\Mux6~combout\ & (\Mux7~combout\ $ (!\Mux4~combout\)))) # (!\Mux5~combout\ & (\Mux7~combout\ & (\Mux6~combout\ $ (!\Mux4~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~combout\,
	datab => \Mux7~combout\,
	datac => \Mux5~combout\,
	datad => \Mux4~combout\,
	combout => \seteSegm6|Mux6~0_combout\);

-- Location: LCCOMB_X8_Y44_N18
\seteSegm6|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm6|Mux5~0_combout\ = (\Mux6~combout\ & ((\Mux7~combout\ & ((\Mux4~combout\))) # (!\Mux7~combout\ & (\Mux5~combout\)))) # (!\Mux6~combout\ & (\Mux5~combout\ & (\Mux7~combout\ $ (\Mux4~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~combout\,
	datab => \Mux7~combout\,
	datac => \Mux5~combout\,
	datad => \Mux4~combout\,
	combout => \seteSegm6|Mux5~0_combout\);

-- Location: LCCOMB_X8_Y44_N0
\seteSegm6|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm6|Mux4~0_combout\ = (\Mux5~combout\ & (\Mux4~combout\ & ((\Mux6~combout\) # (!\Mux7~combout\)))) # (!\Mux5~combout\ & (\Mux6~combout\ & (!\Mux7~combout\ & !\Mux4~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~combout\,
	datab => \Mux7~combout\,
	datac => \Mux5~combout\,
	datad => \Mux4~combout\,
	combout => \seteSegm6|Mux4~0_combout\);

-- Location: LCCOMB_X8_Y44_N6
\seteSegm6|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm6|Mux3~0_combout\ = (\Mux7~combout\ & (\Mux6~combout\ $ ((!\Mux5~combout\)))) # (!\Mux7~combout\ & ((\Mux6~combout\ & (!\Mux5~combout\ & \Mux4~combout\)) # (!\Mux6~combout\ & (\Mux5~combout\ & !\Mux4~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~combout\,
	datab => \Mux7~combout\,
	datac => \Mux5~combout\,
	datad => \Mux4~combout\,
	combout => \seteSegm6|Mux3~0_combout\);

-- Location: LCCOMB_X8_Y44_N16
\seteSegm6|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm6|Mux2~0_combout\ = (\Mux6~combout\ & (\Mux7~combout\ & ((!\Mux4~combout\)))) # (!\Mux6~combout\ & ((\Mux5~combout\ & ((!\Mux4~combout\))) # (!\Mux5~combout\ & (\Mux7~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~combout\,
	datab => \Mux7~combout\,
	datac => \Mux5~combout\,
	datad => \Mux4~combout\,
	combout => \seteSegm6|Mux2~0_combout\);

-- Location: LCCOMB_X8_Y44_N10
\seteSegm6|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm6|Mux1~0_combout\ = (\Mux6~combout\ & (!\Mux4~combout\ & ((\Mux7~combout\) # (!\Mux5~combout\)))) # (!\Mux6~combout\ & (\Mux7~combout\ & (\Mux5~combout\ $ (!\Mux4~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~combout\,
	datab => \Mux7~combout\,
	datac => \Mux5~combout\,
	datad => \Mux4~combout\,
	combout => \seteSegm6|Mux1~0_combout\);

-- Location: LCCOMB_X8_Y44_N12
\seteSegm6|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm6|Mux0~0_combout\ = (\Mux7~combout\ & ((\Mux4~combout\) # (\Mux6~combout\ $ (\Mux5~combout\)))) # (!\Mux7~combout\ & ((\Mux6~combout\) # (\Mux5~combout\ $ (\Mux4~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~combout\,
	datab => \Mux7~combout\,
	datac => \Mux5~combout\,
	datad => \Mux4~combout\,
	combout => \seteSegm6|Mux0~0_combout\);

-- Location: LCFF_X63_Y22_N31
\multicicloMIPS0|operativa|MDR[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(28));

-- Location: LCCOMB_X63_Y22_N30
\Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~8_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & ((\multicicloMIPS0|operativa|MDR\(28)))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|RI\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \multicicloMIPS0|operativa|RI\(28),
	datac => \multicicloMIPS0|operativa|MDR\(28),
	datad => \iSW~combout\(0),
	combout => \Mux3~8_combout\);

-- Location: LCCOMB_X63_Y25_N10
\Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~9_combout\ = (\Mux3~8_combout\ & ((\multicicloMIPS0|operativa|regB\(28)) # ((!\iSW~combout\(2))))) # (!\Mux3~8_combout\ & (((\multicicloMIPS0|operativa|regA\(28) & \iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|regB\(28),
	datab => \multicicloMIPS0|operativa|regA\(28),
	datac => \Mux3~8_combout\,
	datad => \iSW~combout\(2),
	combout => \Mux3~9_combout\);

-- Location: LCCOMB_X62_Y25_N14
\Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~10_combout\ = (\Mux3~2_combout\ & (\Mux3~7_combout\ & ((\Mux3~1_combout\)))) # (!\Mux3~2_combout\ & (((\Mux3~9_combout\) # (!\Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~7_combout\,
	datab => \Mux3~9_combout\,
	datac => \Mux3~2_combout\,
	datad => \Mux3~1_combout\,
	combout => \Mux3~10_combout\);

-- Location: LCCOMB_X63_Y25_N28
Mux3 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~combout\ = (\Mux3~0_combout\ & ((\Mux3~10_combout\ & (\Mux3~3_combout\)) # (!\Mux3~10_combout\ & ((\multicicloMIPS0|operativa|Selector16~0_combout\))))) # (!\Mux3~0_combout\ & (((\Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~3_combout\,
	datab => \multicicloMIPS0|operativa|Selector16~0_combout\,
	datac => \Mux3~0_combout\,
	datad => \Mux3~10_combout\,
	combout => \Mux3~combout\);

-- Location: LCCOMB_X62_Y22_N0
\Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\multicicloMIPS0|operativa|PC\(31) & !\iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|PC\(31),
	datad => \iSW~combout\(0),
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X65_Y22_N6
\multicicloMIPS0|operativa|MDR[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|MDR[31]~feeder_combout\ = \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|mem|altsyncram_component|auto_generated|q_a\(31),
	combout => \multicicloMIPS0|operativa|MDR[31]~feeder_combout\);

-- Location: LCFF_X65_Y22_N7
\multicicloMIPS0|operativa|MDR[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|MDR[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|MDR\(31));

-- Location: LCCOMB_X62_Y22_N4
\Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~5_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(0))))) # (!\iSW~combout\(2) & ((\iSW~combout\(0) & ((\multicicloMIPS0|operativa|MDR\(31)))) # (!\iSW~combout\(0) & (\multicicloMIPS0|operativa|RI\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \multicicloMIPS0|operativa|RI\(31),
	datac => \multicicloMIPS0|operativa|MDR\(31),
	datad => \iSW~combout\(0),
	combout => \Mux0~5_combout\);

-- Location: LCCOMB_X62_Y22_N26
\Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~6_combout\ = (\iSW~combout\(2) & ((\Mux0~5_combout\ & ((\multicicloMIPS0|operativa|regB\(31)))) # (!\Mux0~5_combout\ & (\multicicloMIPS0|operativa|regA\(31))))) # (!\iSW~combout\(2) & (((\Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(2),
	datab => \multicicloMIPS0|operativa|regA\(31),
	datac => \Mux0~5_combout\,
	datad => \multicicloMIPS0|operativa|regB\(31),
	combout => \Mux0~6_combout\);

-- Location: LCCOMB_X62_Y22_N12
\Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~7_combout\ = (\Mux3~2_combout\ & (\Mux0~4_combout\ & ((\Mux3~1_combout\)))) # (!\Mux3~2_combout\ & (((\Mux0~6_combout\) # (!\Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~4_combout\,
	datab => \Mux0~6_combout\,
	datac => \Mux3~2_combout\,
	datad => \Mux3~1_combout\,
	combout => \Mux0~7_combout\);

-- Location: LCCOMB_X72_Y22_N8
Mux0 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~combout\ = (\Mux3~0_combout\ & ((\Mux0~7_combout\ & (\Mux0~0_combout\)) # (!\Mux0~7_combout\ & ((\multicicloMIPS0|operativa|Selector13~0_combout\))))) # (!\Mux3~0_combout\ & (((\Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~0_combout\,
	datab => \Mux0~0_combout\,
	datac => \Mux0~7_combout\,
	datad => \multicicloMIPS0|operativa|Selector13~0_combout\,
	combout => \Mux0~combout\);

-- Location: LCCOMB_X63_Y21_N22
\Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~6_combout\ = (\Mux1~5_combout\ & (((\multicicloMIPS0|operativa|regB\(30)) # (!\iSW~combout\(2))))) # (!\Mux1~5_combout\ & (\multicicloMIPS0|operativa|regA\(30) & ((\iSW~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~5_combout\,
	datab => \multicicloMIPS0|operativa|regA\(30),
	datac => \multicicloMIPS0|operativa|regB\(30),
	datad => \iSW~combout\(2),
	combout => \Mux1~6_combout\);

-- Location: LCCOMB_X63_Y21_N10
\Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~2_combout\ = (!\iSW~combout\(0) & ((\multicicloMIPS0|operativa|Mux14~1_combout\) # ((\multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\ & \multicicloMIPS0|operativa|regB\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|ula|ShiftLeft0~20_combout\,
	datab => \multicicloMIPS0|operativa|Mux14~1_combout\,
	datac => \multicicloMIPS0|operativa|regB\(30),
	datad => \iSW~combout\(0),
	combout => \Mux1~2_combout\);

-- Location: LCCOMB_X63_Y21_N16
\Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~3_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & ((\Mux1~2_combout\))) # (!\iSW~combout\(1) & (\Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~1_combout\,
	datab => \iSW~combout\(2),
	datac => \iSW~combout\(1),
	datad => \Mux1~2_combout\,
	combout => \Mux1~3_combout\);

-- Location: LCCOMB_X62_Y24_N24
\Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~4_combout\ = (\Mux1~3_combout\ & (((\multicicloMIPS0|operativa|Mux33~1_combout\) # (!\Mux26~0_combout\)))) # (!\Mux1~3_combout\ & (\multicicloMIPS0|operativa|SaidaALU\(30) & ((\Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|SaidaALU\(30),
	datab => \Mux1~3_combout\,
	datac => \multicicloMIPS0|operativa|Mux33~1_combout\,
	datad => \Mux26~0_combout\,
	combout => \Mux1~4_combout\);

-- Location: LCCOMB_X63_Y21_N8
\Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~7_combout\ = (\Mux3~2_combout\ & (((\Mux1~4_combout\ & \Mux3~1_combout\)))) # (!\Mux3~2_combout\ & ((\Mux1~6_combout\) # ((!\Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~2_combout\,
	datab => \Mux1~6_combout\,
	datac => \Mux1~4_combout\,
	datad => \Mux3~1_combout\,
	combout => \Mux1~7_combout\);

-- Location: LCCOMB_X63_Y21_N4
\Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (\multicicloMIPS0|operativa|PC\(30) & !\iSW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \multicicloMIPS0|operativa|PC\(30),
	datad => \iSW~combout\(0),
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X63_Y21_N26
Mux1 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~combout\ = (\Mux3~0_combout\ & ((\Mux1~7_combout\ & (\Mux1~0_combout\)) # (!\Mux1~7_combout\ & ((\multicicloMIPS0|operativa|Selector14~0_combout\))))) # (!\Mux3~0_combout\ & (\Mux1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~0_combout\,
	datab => \Mux1~7_combout\,
	datac => \Mux1~0_combout\,
	datad => \multicicloMIPS0|operativa|Selector14~0_combout\,
	combout => \Mux1~combout\);

-- Location: LCFF_X62_Y24_N3
\multicicloMIPS0|operativa|PC[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|Mux34~1_combout\,
	ena => \multicicloMIPS0|operativa|PC_behavior~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|PC\(29));

-- Location: LCCOMB_X62_Y24_N2
\multicicloMIPS0|operativa|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|Mux34~1_combout\ = (\multicicloMIPS0|operativa|Mux34~0_combout\) # ((\multicicloMIPS0|operativa|PC\(29) & \multicicloMIPS0|controle|orgPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|Mux34~0_combout\,
	datac => \multicicloMIPS0|operativa|PC\(29),
	datad => \multicicloMIPS0|controle|orgPC\(1),
	combout => \multicicloMIPS0|operativa|Mux34~1_combout\);

-- Location: LCCOMB_X91_Y24_N14
\multicicloMIPS0|operativa|breg|breg[25][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|breg[25][29]~feeder_combout\ = \multicicloMIPS0|operativa|Selector15~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \multicicloMIPS0|operativa|Selector15~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|breg[25][29]~feeder_combout\);

-- Location: LCFF_X91_Y24_N15
\multicicloMIPS0|operativa|breg|breg[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|breg[25][29]~feeder_combout\,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[25][29]~regout\);

-- Location: LCCOMB_X86_Y22_N26
\multicicloMIPS0|operativa|breg|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~0_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|RI\(24)) # ((\multicicloMIPS0|operativa|breg|breg[21][29]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[17][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[21][29]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[17][29]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux2~0_combout\);

-- Location: LCCOMB_X86_Y22_N4
\multicicloMIPS0|operativa|breg|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~1_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux2~0_combout\ & (\multicicloMIPS0|operativa|breg|breg[29][29]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux2~0_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[25][29]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[29][29]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[25][29]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux2~0_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux2~1_combout\);

-- Location: LCCOMB_X90_Y24_N24
\multicicloMIPS0|operativa|breg|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~7_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|breg[23][29]~regout\) # ((\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|RI\(23) & 
-- (((\multicicloMIPS0|operativa|breg|breg[19][29]~regout\ & !\multicicloMIPS0|operativa|RI\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[23][29]~regout\,
	datab => \multicicloMIPS0|operativa|breg|breg[19][29]~regout\,
	datac => \multicicloMIPS0|operativa|RI\(23),
	datad => \multicicloMIPS0|operativa|RI\(24),
	combout => \multicicloMIPS0|operativa|breg|Mux2~7_combout\);

-- Location: LCCOMB_X85_Y24_N26
\multicicloMIPS0|operativa|breg|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~8_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|Mux2~7_combout\ & (\multicicloMIPS0|operativa|breg|breg[31][29]~regout\)) # (!\multicicloMIPS0|operativa|breg|Mux2~7_combout\ & 
-- ((\multicicloMIPS0|operativa|breg|breg[27][29]~regout\))))) # (!\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|breg|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[31][29]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[27][29]~regout\,
	datad => \multicicloMIPS0|operativa|breg|Mux2~7_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux2~8_combout\);

-- Location: LCFF_X86_Y25_N21
\multicicloMIPS0|operativa|breg|breg[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[18][29]~regout\);

-- Location: LCCOMB_X86_Y25_N20
\multicicloMIPS0|operativa|breg|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~2_combout\ = (\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|breg|breg[26][29]~regout\) # ((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & 
-- (((\multicicloMIPS0|operativa|breg|breg[18][29]~regout\ & !\multicicloMIPS0|operativa|RI\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[26][29]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(24),
	datac => \multicicloMIPS0|operativa|breg|breg[18][29]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux2~2_combout\);

-- Location: LCCOMB_X89_Y25_N14
\multicicloMIPS0|operativa|breg|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~3_combout\ = (\multicicloMIPS0|operativa|RI\(23) & ((\multicicloMIPS0|operativa|breg|Mux2~2_combout\ & ((\multicicloMIPS0|operativa|breg|breg[30][29]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux2~2_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[22][29]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(23) & (((\multicicloMIPS0|operativa|breg|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(23),
	datab => \multicicloMIPS0|operativa|breg|breg[22][29]~regout\,
	datac => \multicicloMIPS0|operativa|breg|Mux2~2_combout\,
	datad => \multicicloMIPS0|operativa|breg|breg[30][29]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux2~3_combout\);

-- Location: LCCOMB_X86_Y25_N22
\multicicloMIPS0|operativa|breg|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~6_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- ((\multicicloMIPS0|operativa|breg|Mux2~3_combout\))) # (!\multicicloMIPS0|operativa|RI\(22) & (\multicicloMIPS0|operativa|breg|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux2~5_combout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|RI\(22),
	datad => \multicicloMIPS0|operativa|breg|Mux2~3_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux2~6_combout\);

-- Location: LCCOMB_X79_Y24_N24
\multicicloMIPS0|operativa|breg|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~9_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux2~6_combout\ & ((\multicicloMIPS0|operativa|breg|Mux2~8_combout\))) # (!\multicicloMIPS0|operativa|breg|Mux2~6_combout\ & 
-- (\multicicloMIPS0|operativa|breg|Mux2~1_combout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|breg|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux2~1_combout\,
	datac => \multicicloMIPS0|operativa|breg|Mux2~8_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux2~6_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux2~9_combout\);

-- Location: LCFF_X79_Y25_N29
\multicicloMIPS0|operativa|breg|breg[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[7][29]~regout\);

-- Location: LCFF_X79_Y25_N7
\multicicloMIPS0|operativa|breg|breg[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[6][29]~regout\);

-- Location: LCCOMB_X79_Y25_N6
\multicicloMIPS0|operativa|breg|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~13_combout\ = (\multicicloMIPS0|operativa|breg|Mux2~12_combout\ & ((\multicicloMIPS0|operativa|breg|breg[7][29]~regout\) # ((!\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|breg|Mux2~12_combout\ 
-- & (((\multicicloMIPS0|operativa|breg|breg[6][29]~regout\ & \multicicloMIPS0|operativa|RI\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux2~12_combout\,
	datab => \multicicloMIPS0|operativa|breg|breg[7][29]~regout\,
	datac => \multicicloMIPS0|operativa|breg|breg[6][29]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux2~13_combout\);

-- Location: LCCOMB_X82_Y27_N8
\multicicloMIPS0|operativa|breg|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~16_combout\ = (\multicicloMIPS0|operativa|RI\(24) & (((\multicicloMIPS0|operativa|RI\(23))))) # (!\multicicloMIPS0|operativa|RI\(24) & ((\multicicloMIPS0|operativa|RI\(23) & 
-- ((\multicicloMIPS0|operativa|breg|Mux2~13_combout\))) # (!\multicicloMIPS0|operativa|RI\(23) & (\multicicloMIPS0|operativa|breg|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux2~15_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux2~13_combout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|RI\(23),
	combout => \multicicloMIPS0|operativa|breg|Mux2~16_combout\);

-- Location: LCFF_X82_Y26_N3
\multicicloMIPS0|operativa|breg|breg[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[8][29]~regout\);

-- Location: LCCOMB_X82_Y26_N2
\multicicloMIPS0|operativa|breg|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~10_combout\ = (\multicicloMIPS0|operativa|RI\(21) & (((\multicicloMIPS0|operativa|RI\(22))))) # (!\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|RI\(22) & 
-- (\multicicloMIPS0|operativa|breg|breg[10][29]~regout\)) # (!\multicicloMIPS0|operativa|RI\(22) & ((\multicicloMIPS0|operativa|breg|breg[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|breg[10][29]~regout\,
	datab => \multicicloMIPS0|operativa|RI\(21),
	datac => \multicicloMIPS0|operativa|breg|breg[8][29]~regout\,
	datad => \multicicloMIPS0|operativa|RI\(22),
	combout => \multicicloMIPS0|operativa|breg|Mux2~10_combout\);

-- Location: LCFF_X91_Y26_N23
\multicicloMIPS0|operativa|breg|breg[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[9][29]~regout\);

-- Location: LCFF_X81_Y26_N29
\multicicloMIPS0|operativa|breg|breg[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	sdata => \multicicloMIPS0|operativa|Selector15~0_combout\,
	sload => VCC,
	ena => \multicicloMIPS0|operativa|breg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|breg|breg[11][29]~regout\);

-- Location: LCCOMB_X86_Y26_N0
\multicicloMIPS0|operativa|breg|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~11_combout\ = (\multicicloMIPS0|operativa|RI\(21) & ((\multicicloMIPS0|operativa|breg|Mux2~10_combout\ & ((\multicicloMIPS0|operativa|breg|breg[11][29]~regout\))) # (!\multicicloMIPS0|operativa|breg|Mux2~10_combout\ & 
-- (\multicicloMIPS0|operativa|breg|breg[9][29]~regout\)))) # (!\multicicloMIPS0|operativa|RI\(21) & (\multicicloMIPS0|operativa|breg|Mux2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(21),
	datab => \multicicloMIPS0|operativa|breg|Mux2~10_combout\,
	datac => \multicicloMIPS0|operativa|breg|breg[9][29]~regout\,
	datad => \multicicloMIPS0|operativa|breg|breg[11][29]~regout\,
	combout => \multicicloMIPS0|operativa|breg|Mux2~11_combout\);

-- Location: LCCOMB_X82_Y27_N18
\multicicloMIPS0|operativa|breg|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~19_combout\ = (\multicicloMIPS0|operativa|breg|Mux2~16_combout\ & ((\multicicloMIPS0|operativa|breg|Mux2~18_combout\) # ((!\multicicloMIPS0|operativa|RI\(24))))) # (!\multicicloMIPS0|operativa|breg|Mux2~16_combout\ & 
-- (((\multicicloMIPS0|operativa|RI\(24) & \multicicloMIPS0|operativa|breg|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|breg|Mux2~18_combout\,
	datab => \multicicloMIPS0|operativa|breg|Mux2~16_combout\,
	datac => \multicicloMIPS0|operativa|RI\(24),
	datad => \multicicloMIPS0|operativa|breg|Mux2~11_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux2~19_combout\);

-- Location: LCCOMB_X72_Y25_N30
\multicicloMIPS0|operativa|breg|Mux2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \multicicloMIPS0|operativa|breg|Mux2~20_combout\ = (\multicicloMIPS0|operativa|RI\(25) & (\multicicloMIPS0|operativa|breg|Mux2~9_combout\)) # (!\multicicloMIPS0|operativa|RI\(25) & ((\multicicloMIPS0|operativa|breg|Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \multicicloMIPS0|operativa|RI\(25),
	datac => \multicicloMIPS0|operativa|breg|Mux2~9_combout\,
	datad => \multicicloMIPS0|operativa|breg|Mux2~19_combout\,
	combout => \multicicloMIPS0|operativa|breg|Mux2~20_combout\);

-- Location: LCFF_X72_Y25_N31
\multicicloMIPS0|operativa|regA[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \iKEY~combout\(0),
	datain => \multicicloMIPS0|operativa|breg|Mux2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \multicicloMIPS0|operativa|regA\(29));

-- Location: LCCOMB_X72_Y25_N8
\Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = (\iSW~combout\(0) & ((\multicicloMIPS0|controle|orgAALU~combout\ & (\multicicloMIPS0|operativa|regA\(29))) # (!\multicicloMIPS0|controle|orgAALU~combout\ & ((\multicicloMIPS0|operativa|PC\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \iSW~combout\(0),
	datab => \multicicloMIPS0|operativa|regA\(29),
	datac => \multicicloMIPS0|controle|orgAALU~combout\,
	datad => \multicicloMIPS0|operativa|PC\(29),
	combout => \Mux2~1_combout\);

-- Location: LCCOMB_X72_Y25_N20
\Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~3_combout\ = (\iSW~combout\(2) & (((\iSW~combout\(1))))) # (!\iSW~combout\(2) & ((\iSW~combout\(1) & (\Mux2~2_combout\)) # (!\iSW~combout\(1) & ((\Mux2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~2_combout\,
	datab => \Mux2~1_combout\,
	datac => \iSW~combout\(2),
	datad => \iSW~combout\(1),
	combout => \Mux2~3_combout\);

-- Location: LCCOMB_X72_Y25_N18
\Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~4_combout\ = (\Mux26~0_combout\ & ((\Mux2~3_combout\ & (\multicicloMIPS0|operativa|Mux34~1_combout\)) # (!\Mux2~3_combout\ & ((\multicicloMIPS0|operativa|SaidaALU\(29)))))) # (!\Mux26~0_combout\ & (((\Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux26~0_combout\,
	datab => \multicicloMIPS0|operativa|Mux34~1_combout\,
	datac => \Mux2~3_combout\,
	datad => \multicicloMIPS0|operativa|SaidaALU\(29),
	combout => \Mux2~4_combout\);

-- Location: LCCOMB_X72_Y25_N2
\Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~7_combout\ = (\Mux3~2_combout\ & (((\Mux2~4_combout\ & \Mux3~1_combout\)))) # (!\Mux3~2_combout\ & ((\Mux2~6_combout\) # ((!\Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~6_combout\,
	datab => \Mux2~4_combout\,
	datac => \Mux3~2_combout\,
	datad => \Mux3~1_combout\,
	combout => \Mux2~7_combout\);

-- Location: LCCOMB_X72_Y25_N0
Mux2 : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~combout\ = (\Mux2~7_combout\ & ((\Mux2~0_combout\) # ((!\Mux3~0_combout\)))) # (!\Mux2~7_combout\ & (((\multicicloMIPS0|operativa|Selector15~0_combout\ & \Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~0_combout\,
	datab => \Mux2~7_combout\,
	datac => \multicicloMIPS0|operativa|Selector15~0_combout\,
	datad => \Mux3~0_combout\,
	combout => \Mux2~combout\);

-- Location: LCCOMB_X1_Y38_N0
\seteSegm7|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm7|Mux6~0_combout\ = (\Mux0~combout\ & (\Mux3~combout\ & (\Mux1~combout\ $ (\Mux2~combout\)))) # (!\Mux0~combout\ & (!\Mux2~combout\ & (\Mux3~combout\ $ (\Mux1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~combout\,
	datab => \Mux0~combout\,
	datac => \Mux1~combout\,
	datad => \Mux2~combout\,
	combout => \seteSegm7|Mux6~0_combout\);

-- Location: LCCOMB_X1_Y38_N26
\seteSegm7|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm7|Mux5~0_combout\ = (\Mux0~combout\ & ((\Mux3~combout\ & ((\Mux2~combout\))) # (!\Mux3~combout\ & (\Mux1~combout\)))) # (!\Mux0~combout\ & (\Mux1~combout\ & (\Mux3~combout\ $ (\Mux2~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~combout\,
	datab => \Mux0~combout\,
	datac => \Mux1~combout\,
	datad => \Mux2~combout\,
	combout => \seteSegm7|Mux5~0_combout\);

-- Location: LCCOMB_X1_Y38_N24
\seteSegm7|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm7|Mux4~0_combout\ = (\Mux0~combout\ & (\Mux1~combout\ & ((\Mux2~combout\) # (!\Mux3~combout\)))) # (!\Mux0~combout\ & (!\Mux3~combout\ & (!\Mux1~combout\ & \Mux2~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~combout\,
	datab => \Mux0~combout\,
	datac => \Mux1~combout\,
	datad => \Mux2~combout\,
	combout => \seteSegm7|Mux4~0_combout\);

-- Location: LCCOMB_X1_Y38_N10
\seteSegm7|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm7|Mux3~0_combout\ = (\Mux3~combout\ & ((\Mux1~combout\ $ (!\Mux2~combout\)))) # (!\Mux3~combout\ & ((\Mux0~combout\ & (!\Mux1~combout\ & \Mux2~combout\)) # (!\Mux0~combout\ & (\Mux1~combout\ & !\Mux2~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~combout\,
	datab => \Mux0~combout\,
	datac => \Mux1~combout\,
	datad => \Mux2~combout\,
	combout => \seteSegm7|Mux3~0_combout\);

-- Location: LCCOMB_X1_Y38_N20
\seteSegm7|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm7|Mux2~0_combout\ = (\Mux2~combout\ & (\Mux3~combout\ & (!\Mux0~combout\))) # (!\Mux2~combout\ & ((\Mux1~combout\ & ((!\Mux0~combout\))) # (!\Mux1~combout\ & (\Mux3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~combout\,
	datab => \Mux0~combout\,
	datac => \Mux1~combout\,
	datad => \Mux2~combout\,
	combout => \seteSegm7|Mux2~0_combout\);

-- Location: LCCOMB_X1_Y38_N22
\seteSegm7|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm7|Mux1~0_combout\ = (\Mux3~combout\ & (\Mux0~combout\ $ (((\Mux2~combout\) # (!\Mux1~combout\))))) # (!\Mux3~combout\ & (!\Mux0~combout\ & (!\Mux1~combout\ & \Mux2~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~combout\,
	datab => \Mux0~combout\,
	datac => \Mux1~combout\,
	datad => \Mux2~combout\,
	combout => \seteSegm7|Mux1~0_combout\);

-- Location: LCCOMB_X1_Y38_N12
\seteSegm7|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seteSegm7|Mux0~0_combout\ = (\Mux3~combout\ & ((\Mux0~combout\) # (\Mux1~combout\ $ (\Mux2~combout\)))) # (!\Mux3~combout\ & ((\Mux2~combout\) # (\Mux0~combout\ $ (\Mux1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~combout\,
	datab => \Mux0~combout\,
	datac => \Mux1~combout\,
	datad => \Mux2~combout\,
	combout => \seteSegm7|Mux0~0_combout\);

-- Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iKEY[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iKEY(1));

-- Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iKEY[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iKEY(2));

-- Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iKEY[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iKEY(3));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(4));

-- Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(5));

-- Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(6));

-- Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(7));

-- Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(8));

-- Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(9));

-- Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(10));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(11));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(12));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(13));

-- Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(14));

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(15));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(16));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\iSW[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_iSW(17));

-- Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|opALU\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(0));

-- Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|opALU\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(1));

-- Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|orgAALU~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(2));

-- Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|orgBALU\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(3));

-- Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|orgBALU\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(4));

-- Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|writeBREG~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(5));

-- Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|regDst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(6));

-- Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|Mem2Reg~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(7));

-- Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|writeMem~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(8));

-- Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|iorD~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(9));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|escreveIR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(10));

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|opALU\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(11));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|orgPC\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(12));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|escrevePC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(13));

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|escrevePCCond~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(14));

-- Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|escrevePCCondN~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(15));

-- Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|cntrEnd_signal\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(16));

-- Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|cntrEnd_signal\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDR(17));

-- Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|estado\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(0));

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|estado\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(1));

-- Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|estado\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(2));

-- Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \multicicloMIPS0|controle|estado\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(3));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(4));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(5));

-- Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(6));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oLEDG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oLEDG(7));

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm0|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(0));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm0|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(1));

-- Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm0|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(2));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm0|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(3));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm0|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(4));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm0|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(5));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX0_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm0|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX0_D(6));

-- Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm1|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(0));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm1|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(1));

-- Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm1|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(2));

-- Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm1|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(3));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm1|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(4));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm1|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(5));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX1_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm1|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX1_D(6));

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm2|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(0));

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm2|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(1));

-- Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm2|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(2));

-- Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm2|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(3));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm2|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(4));

-- Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm2|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(5));

-- Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX2_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm2|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX2_D(6));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm3|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm3|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(1));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm3|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(2));

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm3|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(3));

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm3|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(4));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm3|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(5));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX3_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm3|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX3_D(6));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm4|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(0));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm4|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm4|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(2));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm4|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(3));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm4|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(4));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm4|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(5));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX4_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm4|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX4_D(6));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm5|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(0));

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm5|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(1));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm5|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(2));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm5|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(3));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm5|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(4));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm5|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(5));

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX5_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm5|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX5_D(6));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm6|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(0));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm6|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(1));

-- Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm6|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(2));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm6|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(3));

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm6|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(4));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm6|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(5));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX6_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm6|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX6_D(6));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm7|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(0));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm7|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(1));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm7|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(2));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm7|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(3));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm7|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(4));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm7|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(5));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\oHEX7_D[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seteSegm7|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_oHEX7_D(6));
END structure;


