##################################
# ZicsrF.py
#
# Unprivileged floating-point fcsr tests
# David_Harris@hmc.edu 19 Feb 2026
# SPDX-License-Identifier: Apache-2.0
##################################

"""Unprivileged floating-point fcsr tests generator."""

from testgen.asm.csr import csr_access_test, csr_walk_test, gen_csr_read_sigupd, gen_csr_write_sigupd
from testgen.asm.helpers import comment_banner, load_float_reg, write_sigupd
from testgen.constants import INDENT
from testgen.data.state import TestData
from testgen.data.test_chunk import TestChunk
from testgen.priv.registry import add_priv_test_generator


def _generate_fcsr_access(test_data: TestData) -> list[str]:
    """All types of accesses to all fcsrs."""
    ######################################
    covergroup = "ZicsrF_cg"
    coverpoint = "cp_fcsr_access"
    ######################################

    lines = [
        comment_banner(
            "cp_fcsr_access",
            "All types of accesses to all fcsrs",
        )
    ]

    csrf = [("fcsr", None), ("fflags", None), ("frm", None)]

    for csr in csrf:
        lines.extend(csr_access_test(test_data, csr, covergroup, coverpoint))

    return lines


def _generate_fcsr_walk(test_data: TestData) -> list[str]:
    """Walking ones in each fp CSR."""
    ######################################
    covergroup = "ZicsrF_cg"
    coverpoint = "cp_fcsr_walk"
    ######################################

    lines = [
        comment_banner(
            "cp_fcsr_walk",
            "Walking ones in each fp CSR",
        )
    ]

    csrf = [("fcsr", None), ("fflags", None), ("frm", None)]

    for csr in csrf:
        lines.extend(csr_walk_test(test_data, csr, covergroup, coverpoint))

    return lines


def _generate_fcsr_write(test_data: TestData) -> list[str]:
    """Writing to each fp CSR field."""
    ######################################
    covergroup = "ZicsrF_cg"
    coverpoint = "cp_fcsr_frm_write"
    ######################################

    r1 = test_data.int_regs.get_register()

    lines = [
        comment_banner(
            "cp_fcsr_frm_write",
            "Writing to fcsr.FRM and reading back frm",
        )
    ]

    for i in range(8):
        lines.extend(
            [
                "",
                f"# Testcase: write {i:03b} to fcsr.FRM",
                f"LI(x{r1}, {i << 5})           # write value {i << 5}",
                test_data.add_testcase(f"b_{i}", coverpoint, covergroup),
                gen_csr_write_sigupd(r1, "fcsr", test_data),
                gen_csr_read_sigupd(r1, ("frm", None), test_data),
            ]
        )

    ######################################
    coverpoint = "cp_fcsr_fflags_write"
    ######################################

    lines.append(
        comment_banner(
            "cp_fcsr_fflags_write",
            "Writing to fcsr.FFLAGS and reading back fflags",
        )
    )

    for i in range(32):
        lines.extend(
            [
                "",
                f"# Testcase: write {i:05b} to fcsr.FFLAGS",
                f"LI(x{r1}, {i})           # write value {i}",
                test_data.add_testcase(f"b_{i}", coverpoint, covergroup),
                gen_csr_write_sigupd(r1, "fcsr", test_data),
                gen_csr_read_sigupd(r1, ("fflags", None), test_data),
            ]
        )

    ######################################
    coverpoint = "cp_frm_write"
    ######################################

    lines.append(
        comment_banner(
            "cp_frm_write",
            "Writing to frm and reading back fcsr",
        )
    )

    for i in range(8):
        lines.extend(
            [
                "",
                f"# Testcase: write {i:03b} to frm",
                f"LI(x{r1}, {i})           # write value {i}",
                test_data.add_testcase(f"b_{i}", coverpoint, covergroup),
                gen_csr_write_sigupd(r1, "frm", test_data),
                gen_csr_read_sigupd(r1, ("fcsr", None), test_data),
            ]
        )
    ######################################
    coverpoint = "cp_fflags_write"
    ######################################

    lines.append(
        comment_banner(
            "cp_fflags_write",
            "Writing to fflags and reading back fcsr",
        )
    )

    for i in range(32):
        lines.extend(
            [
                "",
                f"# Testcase: write {i:05b} to fflags",
                f"LI(x{r1}, {i})           # write value {i}",
                test_data.add_testcase(f"b_{i}", coverpoint, covergroup),
                gen_csr_write_sigupd(r1, "fflags", test_data),
                gen_csr_read_sigupd(r1, ("fcsr", None), test_data),
            ]
        )

    test_data.int_regs.return_registers([r1])

    return lines


def make_op(
    mnemonic: str,
    fs1: int,
    fs2: int,
    test_data: TestData,
    coverpoint: str,
    covergroup: str,
    coverbin: str,
    comment: str,
) -> list[str]:
    """Helper to generate a fp instruction with a comment and check flags."""
    lines = [
        "",
        "csrwi fflags, 0 # reset flags",
        test_data.add_testcase(coverbin, coverpoint, covergroup),
        f"{mnemonic} f7, f{fs1}, f{fs2}           # {comment}",
        write_sigupd(7, test_data, "float"),
    ]
    return lines


def _generate_instr_tests(test_data: TestData) -> list[str]:
    """Operations to set each flag."""
    ######################################
    covergroup = "ZicsrF_cg"
    coverpoint = "cp_fflags_set_m"
    ######################################

    r1 = test_data.int_regs.get_register()

    lines = [
        comment_banner(
            "cp_fflags_set_m",
            "Set each flag with different operations",
        )
    ]
    lines.extend(
        [
            "csrw fcsr, zero    # clear all flags and rounding mode before starting",
            load_float_reg("0.0", 10, 0x00000000, test_data, "single"),
            load_float_reg("1.0", 11, 0x3F800000, test_data, "single"),
            load_float_reg("3.0", 12, 0x40400000, test_data, "single"),
            load_float_reg("inf", 13, 0x7F800000, test_data, "single"),
            load_float_reg("tiny", 14, 0x00800000, test_data, "single"),
            load_float_reg("max", 15, 0x7F7FFFFF, test_data, "single"),
        ]
    )
    lines.extend(make_op("fsub.s", 13, 13, test_data, coverpoint, covergroup, "NV", "inf - inf sets invalid flag"))
    lines.extend(make_op("fdiv.s", 11, 10, test_data, coverpoint, covergroup, "DZ", "1 / 0  sets divide by zero"))
    lines.extend(make_op("fadd.s", 15, 15, test_data, coverpoint, covergroup, "OF", "big + big sets overflow flag"))
    lines.extend(make_op("fmul.s", 14, 14, test_data, coverpoint, covergroup, "UF", "tiny * tiny sets underflow flag"))
    lines.extend(make_op("fdiv.s", 11, 12, test_data, coverpoint, covergroup, "NX", "1 / 3 sets inexact flag"))

    ######################################
    coverpoint = "cp_underflow_after_rounding"
    ######################################

    lines.append(
        comment_banner(
            coverpoint,
            "Check underflow flag is determined after rounding",
        )
    )

    lines.extend(
        [
            "",
            "csrwi fflags, 0 # reset flags",
            load_float_reg("a", 10, 0x3F00FBFF, test_data, "single"),
            load_float_reg("b", 11, 0x80000001, test_data, "single"),
            load_float_reg("c", 12, 0x807FFFFF, test_data, "single"),
            test_data.add_testcase("fmadd", "cp_underflow_after_rounding_fma_s_rdn", covergroup),
            "fmadd.s f13, f10, f11, f12, rdn",
            write_sigupd(13, test_data, "float"),
            "",
            "csrwi fflags, 0 # reset flags",
            load_float_reg("a", 10, 0x00800001, test_data, "single"),
            load_float_reg("b", 11, 0x3F7FFFFE, test_data, "single"),
            test_data.add_testcase("fmul", "cp_underflow_after_rounding_fmul_s_rup", covergroup),
            "fmul.s f13, f10, f11, rup",
            write_sigupd(13, test_data, "float"),
            "\n#ifdef D_SUPPORTED",
            "csrwi fflags, 0 # reset flags",
            load_float_reg("a", 10, 0x802FFFFFFFBFFEFF, test_data, "double"),
            load_float_reg("b", 11, 0x000FFFFFFFFFFFFE, test_data, "double"),
            load_float_reg("c", 12, 0x0010000000000000, test_data, "double"),
            test_data.add_testcase("fmadd", "cp_underflow_after_rounding_fma_d_rup", covergroup),
            "fmadd.d f13, f10, f11, f12, rup",
            write_sigupd(13, test_data, "float"),
            "",
            "csrwi fflags, 0 # reset flags",
            load_float_reg("a", 10, 0x0010000000000001, test_data, "double"),
            load_float_reg("b", 11, 0xBFEFFFFFFFFFFFFE, test_data, "double"),
            test_data.add_testcase("fmul", "cp_underflow_after_rounding_fmul_d_rdn", covergroup),
            "fmul.d f13, f10, f11, rdn",
            write_sigupd(13, test_data, "float"),
            "",
            "csrwi fflags, 0 # reset flags",
            load_float_reg("a", 10, 0xB80FFFFFFFFDFEFF, test_data, "double"),
            test_data.add_testcase("fcvt", "cp_underflow_after_rounding_fcvt_s_d_rne", covergroup),
            "fcvt.s.d f13, f10, rne",
            write_sigupd(13, test_data, "float"),
            "#else",
            f"{INDENT}# increment data pointer to skip over these tests",
            f"addi x{test_data.int_regs.data_reg}, x{test_data.int_regs.data_reg}, {6 * test_data.flen // 8}",
            "#endif",
            # Quads are not yet supported by Sail.  load_float_reg is only writing out 8 bytes
            # (without Q supported).  Comment out until support is ready.
            # f"\n#ifdef Q_SUPPORTED",
            # f"csrwi fflags, 0 # reset flags",
            # load_float_reg("a", 10, 0x3F9800000000000001FFFFFFFF7FFFFE, test_data, "quad"),
            # load_float_reg("b", 11, 0x00000000000000000000000000000001, test_data, "quad"),
            # load_float_reg("c", 12, 0x80010000000000000000000000000000, test_data, "quad"),
            # test_data.add_testcase("fmadd", "cp_underflow_after_rounding_fma_q_rdn", covergroup),
            # f"\tfmadd.q f13, f10, f11, f12, rdn",
            # write_sigupd(13, test_data, "float"),
            # "",
            # f"csrwi fflags, 0 # reset flags",
            # load_float_reg("a", 10, 0x0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF, test_data, "quad"),
            # load_float_reg("b", 11, 0x3FFF0000000000000000000000000001, test_data, "quad"),
            # test_data.add_testcase("fmul", "cp_underflow_after_rounding_fmul_q_rne", covergroup),
            # f"\tfmul.q f13, f10, f11, rne",
            # write_sigupd(13, test_data, "float"),
            # "",
            # f"csrwi fflags, 0 # reset flags",
            # load_float_reg("a", 10, 0x3F80FFFFFFFE0000000000FFFFFFFFFF, test_data, "quad"),
            # test_data.add_testcase("fcvt", "cp_underflow_after_rounding_fcvt_s_q_rup", covergroup),
            # f"\tfcvt.s.q f13, f10, rup",
            # write_sigupd(13, test_data, "float"),
            # f"#else",
            # f"{INDENT}# increment data pointer to skip over these tests",
            # f"addi x{test_data.int_regs.data_reg}, x{test_data.int_regs.data_reg}, {6 * test_data.flen // 8}",
            # f"#endif",
            "\n#ifdef ZFH_SUPPORTED",
            "csrwi fflags, 0 # reset flags",
            load_float_reg("a", 10, 0x0BC7, test_data, "half"),
            load_float_reg("b", 11, 0x03FF, test_data, "half"),
            load_float_reg("c", 12, 0x8400, test_data, "half"),
            test_data.add_testcase("fmadd", "cp_underflow_after_rounding_fma_h_rne", covergroup),
            "fmadd.h f13, f10, f11, f12, rne",
            write_sigupd(13, test_data, "float"),
            "",
            "csrwi fflags, 0 # reset flags",
            load_float_reg("a", 10, 0x0401, test_data, "half"),
            load_float_reg("b", 11, 0x3BF8, test_data, "half"),
            test_data.add_testcase("fmul", "cp_underflow_after_rounding_fmul_h_rup", covergroup),
            "fmul.h f13, f10, f11, rup",
            write_sigupd(13, test_data, "float"),
            "#else",
            f"{INDENT}# increment data pointer to skip over these tests",
            f"addi x{test_data.int_regs.data_reg}, x{test_data.int_regs.data_reg}, {5 * test_data.flen // 8}",
            "#endif",
            "\n#if defined(ZFHMIN_SUPPORTED) || defined(ZFH_SUPPORTED)",
            "csrwi fflags, 0 # reset flags",
            load_float_reg("a", 10, 0x387FF000, test_data, "single"),
            test_data.add_testcase("fcvt", "cp_underflow_after_rounding_fcvt_h_s_rne", covergroup),
            "\tfcvt.h.s f13, f10, rne",
            write_sigupd(13, test_data, "float"),
            "#else",
            f"{INDENT}# increment data pointer to skip over these tests",
            f"addi x{test_data.int_regs.data_reg}, x{test_data.int_regs.data_reg}, {1 * test_data.flen // 8}",
            "#endif",
        ]
    )

    test_data.int_regs.return_registers([r1])

    return lines


@add_priv_test_generator(
    "ZicsrF",
    required_extensions=["Zicsr", "F"],
    march_extensions=["F", "D", "Zfh"],
    # TODO: Remove BOOT_TO_MMODE when converting this test to T-SBI.
    extra_defines=["#define BOOT_TO_MMODE"],
)
def make_zicsrf(test_data: TestData) -> list[TestChunk]:
    """Generate tests for ZicsrF unprivileged floating-point fcsr extension."""
    test_chunks: list[TestChunk] = []
    tc = test_data.begin_test_chunk()

    tc.code.extend(_generate_fcsr_access(test_data))
    tc.code.extend(_generate_fcsr_walk(test_data))
    tc.code.extend(_generate_fcsr_write(test_data))
    tc.code.extend(_generate_instr_tests(test_data))

    test_chunks.append(test_data.end_test_chunk())
    return test_chunks
