# Verilog
My Name is Usman Khan, I have created this repository to showcase my verilog work. I mostly use Vivado for the Simulation and Synthesis of RTL Codes.
The testbenches I have created incorporate both Functional and Code coverage. 
