

================================================================
== Vitis HLS Report for 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket'
================================================================
* Date:           Mon Apr 17 18:12:17 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.496 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   500002|   500002|  5.000 ms|  5.000 ms|  500002|  500002|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- output_bucket  |   500000|   500000|         2|          1|          1|  500000|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       42|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       41|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       41|       78|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln50_fu_75_p2   |         +|   0|  0|  26|          19|           1|
    |icmp_ln50_fu_69_p2  |      icmp|   0|  0|  14|          19|          16|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  42|          39|          19|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_2     |   9|          2|   19|         38|
    |k_fu_30                  |   9|          2|   19|         38|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |k_cast_reg_101           |  19|   0|   64|         45|
    |k_fu_30                  |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   86|         45|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_output_bucket|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_output_bucket|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_output_bucket|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_output_bucket|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_output_bucket|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_output_bucket|  return value|
|bucket_address0       |  out|   19|   ap_memory|                                                bucket|         array|
|bucket_ce0            |  out|    1|   ap_memory|                                                bucket|         array|
|bucket_q0             |   in|   32|   ap_memory|                                                bucket|         array|
|sorted_data_address0  |  out|   19|   ap_memory|                                           sorted_data|         array|
|sorted_data_ce0       |  out|    1|   ap_memory|                                           sorted_data|         array|
|sorted_data_we0       |  out|    1|   ap_memory|                                           sorted_data|         array|
|sorted_data_d0        |  out|   32|   ap_memory|                                           sorted_data|         array|
+----------------------+-----+-----+------------+------------------------------------------------------+--------------+

