TimeQuest Timing Analyzer report for lab11step3
Thu Nov 16 13:53:09 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst|inst10'
 14. Slow 1200mV 85C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'
 15. Slow 1200mV 85C Model Setup: 'Manual'
 16. Slow 1200mV 85C Model Setup: 'lab11step2:inst2|inst2'
 17. Slow 1200mV 85C Model Setup: 'lab11step1:inst1|inst'
 18. Slow 1200mV 85C Model Setup: 'lab11step1:inst|inst'
 19. Slow 1200mV 85C Model Hold: 'CLK'
 20. Slow 1200mV 85C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst|inst10'
 21. Slow 1200mV 85C Model Hold: 'lab11step1:inst1|inst'
 22. Slow 1200mV 85C Model Hold: 'lab11step1:inst|inst'
 23. Slow 1200mV 85C Model Hold: 'lab11step2:inst2|inst2'
 24. Slow 1200mV 85C Model Hold: 'Manual'
 25. Slow 1200mV 85C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'CLK'
 34. Slow 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst|inst10'
 35. Slow 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'
 36. Slow 1200mV 0C Model Setup: 'Manual'
 37. Slow 1200mV 0C Model Setup: 'lab11step2:inst2|inst2'
 38. Slow 1200mV 0C Model Setup: 'lab11step1:inst1|inst'
 39. Slow 1200mV 0C Model Setup: 'lab11step1:inst|inst'
 40. Slow 1200mV 0C Model Hold: 'CLK'
 41. Slow 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst|inst10'
 42. Slow 1200mV 0C Model Hold: 'lab11step1:inst1|inst'
 43. Slow 1200mV 0C Model Hold: 'lab11step1:inst|inst'
 44. Slow 1200mV 0C Model Hold: 'Manual'
 45. Slow 1200mV 0C Model Hold: 'lab11step2:inst2|inst2'
 46. Slow 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'CLK'
 54. Fast 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst|inst10'
 55. Fast 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'
 56. Fast 1200mV 0C Model Setup: 'Manual'
 57. Fast 1200mV 0C Model Setup: 'lab11step2:inst2|inst2'
 58. Fast 1200mV 0C Model Setup: 'lab11step1:inst1|inst'
 59. Fast 1200mV 0C Model Setup: 'lab11step1:inst|inst'
 60. Fast 1200mV 0C Model Hold: 'CLK'
 61. Fast 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst|inst10'
 62. Fast 1200mV 0C Model Hold: 'lab11step1:inst1|inst'
 63. Fast 1200mV 0C Model Hold: 'lab11step1:inst|inst'
 64. Fast 1200mV 0C Model Hold: 'Manual'
 65. Fast 1200mV 0C Model Hold: 'lab11step2:inst2|inst2'
 66. Fast 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths Summary
 79. Clock Status Summary
 80. Unconstrained Input Ports
 81. Unconstrained Output Ports
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; lab11step3                                              ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-4         ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; Clock Name                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                              ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; CLK                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                              ;
; lab11step1:inst1|inst                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step1:inst1|inst }                            ;
; lab11step1:inst|inst                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step1:inst|inst }                             ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step2:inst2|clock_divider_1024:inst1|inst10 } ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step2:inst2|clock_divider_1024:inst|inst10 }  ;
; lab11step2:inst2|inst2                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step2:inst2|inst2 }                           ;
; Manual                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Manual }                                           ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                              ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 302.57 MHz  ; 250.0 MHz       ; CLK                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 308.26 MHz  ; 308.26 MHz      ; lab11step2:inst2|clock_divider_1024:inst|inst10 ;                                                               ;
; 1265.82 MHz ; 437.64 MHz      ; lab11step1:inst1|inst                           ; limit due to minimum period restriction (tmin)                ;
; 1265.82 MHz ; 437.64 MHz      ; lab11step1:inst|inst                            ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLK                                              ; -2.305 ; -6.857        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; -2.244 ; -7.003        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.966 ; -0.966        ;
; Manual                                           ; -0.504 ; -0.504        ;
; lab11step2:inst2|inst2                           ; -0.408 ; -0.408        ;
; lab11step1:inst1|inst                            ; 0.210  ; 0.000         ;
; lab11step1:inst|inst                             ; 0.210  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLK                                              ; 0.402 ; 0.000         ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; 0.404 ; 0.000         ;
; lab11step1:inst1|inst                            ; 0.445 ; 0.000         ;
; lab11step1:inst|inst                             ; 0.445 ; 0.000         ;
; lab11step2:inst2|inst2                           ; 0.554 ; 0.000         ;
; Manual                                           ; 0.556 ; 0.000         ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.977 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLK                                              ; -3.000 ; -15.850       ;
; Manual                                           ; -3.000 ; -4.285        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; lab11step1:inst1|inst                            ; -1.285 ; -1.285        ;
; lab11step1:inst|inst                             ; -1.285 ; -1.285        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -1.285 ; -1.285        ;
; lab11step2:inst2|inst2                           ; -1.285 ; -1.285        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                  ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.305 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 3.222      ;
; -2.290 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 3.207      ;
; -2.163 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 3.080      ;
; -2.024 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 2.941      ;
; -1.904 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 2.821      ;
; -1.882 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 2.799      ;
; -1.801 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 2.718      ;
; -1.528 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 2.445      ;
; -1.517 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 2.434      ;
; -1.464 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 0.500        ; 2.986      ; 5.170      ;
; -1.032 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 1.000        ; 2.986      ; 5.238      ;
; -0.946 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.863      ;
; -0.931 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.848      ;
; -0.916 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.833      ;
; -0.901 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.818      ;
; -0.804 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.721      ;
; -0.774 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.691      ;
; -0.665 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.582      ;
; -0.635 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.552      ;
; -0.585 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.502      ;
; -0.580 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.497      ;
; -0.580 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.497      ;
; -0.570 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.487      ;
; -0.565 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.482      ;
; -0.565 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.482      ;
; -0.545 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.462      ;
; -0.536 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.453      ;
; -0.523 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.440      ;
; -0.523 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.440      ;
; -0.443 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.360      ;
; -0.442 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.359      ;
; -0.438 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.355      ;
; -0.438 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.355      ;
; -0.395 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.312      ;
; -0.349 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.266      ;
; -0.349 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.266      ;
; -0.304 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.221      ;
; -0.299 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.216      ;
; -0.299 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.216      ;
; -0.268 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.185      ;
; -0.235 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.152      ;
; -0.198 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.115      ;
; -0.196 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.113      ;
; -0.182 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 1.099      ;
; -0.073 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.990      ;
; -0.059 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.976      ;
; -0.058 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.975      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                             ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.244 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.163      ;
; -2.242 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.161      ;
; -2.104 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.023      ;
; -1.964 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.883      ;
; -1.849 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.768      ;
; -1.839 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.758      ;
; -1.744 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.663      ;
; -1.457 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.376      ;
; -1.311 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.230      ;
; -1.232 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.500        ; 2.694      ; 4.666      ;
; -0.937 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.856      ;
; -0.935 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.854      ;
; -0.797 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.716      ;
; -0.794 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.713      ;
; -0.767 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; 2.694      ; 4.701      ;
; -0.662 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.581      ;
; -0.657 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.576      ;
; -0.578 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.497      ;
; -0.578 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.497      ;
; -0.577 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.496      ;
; -0.576 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.495      ;
; -0.576 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.495      ;
; -0.576 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.495      ;
; -0.575 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.494      ;
; -0.574 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.493      ;
; -0.552 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.471      ;
; -0.542 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.461      ;
; -0.541 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.460      ;
; -0.532 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.451      ;
; -0.438 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.357      ;
; -0.438 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.357      ;
; -0.437 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.356      ;
; -0.437 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.356      ;
; -0.436 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.355      ;
; -0.399 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.318      ;
; -0.344 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.263      ;
; -0.318 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.237      ;
; -0.298 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.217      ;
; -0.298 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.217      ;
; -0.297 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.216      ;
; -0.296 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.215      ;
; -0.196 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.115      ;
; -0.196 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.115      ;
; -0.195 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.114      ;
; -0.191 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.110      ;
; -0.131 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.050      ;
; -0.044 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.963      ;
; 0.154  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'                                                                        ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.966 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.500        ; 0.861      ; 2.325      ;
; -0.399 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 1.000        ; 0.861      ; 2.258      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Manual'                                                                                              ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; -0.504 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 0.500        ; 2.149      ; 3.383      ;
; 0.000  ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 1.000        ; 2.149      ; 3.379      ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step2:inst2|inst2'                                                                                            ;
+--------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; -0.408 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 0.500        ; 1.001      ; 2.159      ;
; 0.115  ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 1.000        ; 1.001      ; 2.136      ;
+--------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step1:inst1|inst'                                                                                             ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.210 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; 1.000        ; -0.043     ; 0.765      ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step1:inst|inst'                                                                                          ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.210 ; lab11step1:inst|inst1 ; lab11step1:inst|inst1 ; lab11step1:inst|inst ; lab11step1:inst|inst ; 1.000        ; -0.043     ; 0.765      ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                  ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.674      ;
; 0.611 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.878      ;
; 0.611 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.878      ;
; 0.622 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.889      ;
; 0.652 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.919      ;
; 0.662 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.929      ;
; 0.664 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.931      ;
; 0.700 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 0.967      ;
; 0.774 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.041      ;
; 0.815 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.082      ;
; 0.815 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.082      ;
; 0.819 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.086      ;
; 0.840 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.107      ;
; 0.840 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.107      ;
; 0.907 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.174      ;
; 0.917 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.184      ;
; 0.917 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.184      ;
; 0.917 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.184      ;
; 0.921 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.188      ;
; 0.991 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.258      ;
; 0.996 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.263      ;
; 1.014 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.281      ;
; 1.026 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.293      ;
; 1.026 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.293      ;
; 1.026 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.293      ;
; 1.026 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.293      ;
; 1.030 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.297      ;
; 1.030 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.297      ;
; 1.042 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.309      ;
; 1.095 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.362      ;
; 1.170 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.437      ;
; 1.197 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.464      ;
; 1.272 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.539      ;
; 1.306 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.573      ;
; 1.306 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.573      ;
; 1.365 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 0.000        ; 3.099      ; 4.912      ;
; 1.381 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.648      ;
; 1.381 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 1.648      ;
; 1.835 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; -0.500       ; 3.099      ; 4.882      ;
; 1.889 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.156      ;
; 1.895 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.162      ;
; 2.119 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.386      ;
; 2.193 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.460      ;
; 2.198 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.465      ;
; 2.372 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.639      ;
; 2.474 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.741      ;
; 2.583 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.850      ;
; 2.583 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.081      ; 2.850      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                             ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.404 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.674      ;
; 0.605 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.870      ;
; 0.664 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.929      ;
; 0.666 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.931      ;
; 0.666 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.931      ;
; 0.671 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.936      ;
; 0.766 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.031      ;
; 0.818 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.083      ;
; 0.819 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.084      ;
; 0.819 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.084      ;
; 0.820 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.085      ;
; 0.826 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.091      ;
; 0.835 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.100      ;
; 0.836 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.101      ;
; 0.917 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.182      ;
; 0.920 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.185      ;
; 0.921 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.186      ;
; 0.921 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.186      ;
; 0.922 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.187      ;
; 0.990 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.255      ;
; 1.015 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.280      ;
; 1.026 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.291      ;
; 1.027 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.292      ;
; 1.027 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.292      ;
; 1.028 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.293      ;
; 1.037 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.302      ;
; 1.038 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.303      ;
; 1.038 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.303      ;
; 1.039 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.304      ;
; 1.061 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.326      ;
; 1.077 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.342      ;
; 1.098 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 2.826      ; 4.352      ;
; 1.168 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.433      ;
; 1.181 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.446      ;
; 1.270 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.535      ;
; 1.275 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.540      ;
; 1.376 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.641      ;
; 1.387 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.652      ;
; 1.517 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; -0.500       ; 2.826      ; 4.271      ;
; 1.673 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.938      ;
; 1.807 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.072      ;
; 2.040 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.305      ;
; 2.113 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.378      ;
; 2.138 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.403      ;
; 2.291 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.556      ;
; 2.393 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.658      ;
; 2.499 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.764      ;
; 2.510 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.775      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step1:inst1|inst'                                                                                              ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.445 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; 0.000        ; 0.043      ; 0.674      ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step1:inst|inst'                                                                                           ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.445 ; lab11step1:inst|inst1 ; lab11step1:inst|inst1 ; lab11step1:inst|inst ; lab11step1:inst|inst ; 0.000        ; 0.043      ; 0.674      ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step2:inst2|inst2'                                                                                            ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; 0.554 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 0.000        ; 1.062      ; 2.034      ;
; 1.085 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; -0.500       ; 1.062      ; 2.065      ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Manual'                                                                                              ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; 0.556 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 0.000        ; 2.235      ; 3.229      ;
; 1.068 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; -0.500       ; 2.235      ; 3.241      ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'                                                                        ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.977 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.917      ; 2.100      ;
; 1.517 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.500       ; 0.917      ; 2.140      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                               ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 327.65 MHz  ; 250.0 MHz       ; CLK                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 336.36 MHz  ; 336.36 MHz      ; lab11step2:inst2|clock_divider_1024:inst|inst10 ;                                                               ;
; 1422.48 MHz ; 437.64 MHz      ; lab11step1:inst1|inst                           ; limit due to minimum period restriction (tmin)                ;
; 1422.48 MHz ; 437.64 MHz      ; lab11step1:inst|inst                            ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLK                                              ; -2.052 ; -5.400        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; -1.973 ; -5.481        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.823 ; -0.823        ;
; Manual                                           ; -0.352 ; -0.352        ;
; lab11step2:inst2|inst2                           ; -0.330 ; -0.330        ;
; lab11step1:inst1|inst                            ; 0.297  ; 0.000         ;
; lab11step1:inst|inst                             ; 0.297  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLK                                              ; 0.353 ; 0.000         ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; 0.355 ; 0.000         ;
; lab11step1:inst1|inst                            ; 0.398 ; 0.000         ;
; lab11step1:inst|inst                             ; 0.398 ; 0.000         ;
; Manual                                           ; 0.444 ; 0.000         ;
; lab11step2:inst2|inst2                           ; 0.492 ; 0.000         ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.963 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLK                                              ; -3.000 ; -15.850       ;
; Manual                                           ; -3.000 ; -4.285        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; lab11step1:inst1|inst                            ; -1.285 ; -1.285        ;
; lab11step1:inst|inst                             ; -1.285 ; -1.285        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -1.285 ; -1.285        ;
; lab11step2:inst2|inst2                           ; -1.285 ; -1.285        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                   ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.052 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 2.978      ;
; -2.037 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 2.963      ;
; -1.930 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 2.856      ;
; -1.802 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 2.728      ;
; -1.693 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 2.619      ;
; -1.671 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 2.597      ;
; -1.604 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 2.530      ;
; -1.355 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 2.281      ;
; -1.344 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 2.270      ;
; -1.321 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 0.500        ; 2.714      ; 4.737      ;
; -0.995 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 1.000        ; 2.714      ; 4.911      ;
; -0.752 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.678      ;
; -0.737 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.663      ;
; -0.718 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.644      ;
; -0.703 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.629      ;
; -0.630 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.556      ;
; -0.596 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.522      ;
; -0.502 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.428      ;
; -0.468 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.394      ;
; -0.428 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.354      ;
; -0.424 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.350      ;
; -0.423 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.349      ;
; -0.413 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.339      ;
; -0.409 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.335      ;
; -0.408 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.334      ;
; -0.393 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.319      ;
; -0.393 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.319      ;
; -0.392 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.318      ;
; -0.371 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.297      ;
; -0.306 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.232      ;
; -0.304 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.230      ;
; -0.302 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.228      ;
; -0.301 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.227      ;
; -0.272 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.198      ;
; -0.210 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.136      ;
; -0.210 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.136      ;
; -0.178 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.104      ;
; -0.174 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.100      ;
; -0.173 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.099      ;
; -0.157 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.083      ;
; -0.108 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.034      ;
; -0.078 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.004      ;
; -0.076 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 1.002      ;
; -0.066 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 0.992      ;
; 0.034  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 0.892      ;
; 0.045  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 0.881      ;
; 0.046  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 0.880      ;
; 0.243  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 1.000        ; -0.073     ; 0.683      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.973 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.901      ;
; -1.973 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.901      ;
; -1.854 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.782      ;
; -1.727 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.655      ;
; -1.619 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.547      ;
; -1.612 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.540      ;
; -1.529 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.457      ;
; -1.268 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.196      ;
; -1.143 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.071      ;
; -1.110 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.500        ; 2.404      ; 4.236      ;
; -0.761 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; 2.404      ; 4.387      ;
; -0.742 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.670      ;
; -0.742 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.670      ;
; -0.623 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.551      ;
; -0.618 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.546      ;
; -0.505 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.433      ;
; -0.496 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.424      ;
; -0.431 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.359      ;
; -0.420 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.348      ;
; -0.420 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.348      ;
; -0.420 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.348      ;
; -0.420 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.348      ;
; -0.419 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.347      ;
; -0.419 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.347      ;
; -0.418 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.346      ;
; -0.418 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.346      ;
; -0.393 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.321      ;
; -0.388 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.316      ;
; -0.381 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.309      ;
; -0.301 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.229      ;
; -0.301 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.229      ;
; -0.300 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.228      ;
; -0.299 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.227      ;
; -0.298 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.226      ;
; -0.251 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.179      ;
; -0.207 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.135      ;
; -0.183 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.111      ;
; -0.174 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.102      ;
; -0.174 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.102      ;
; -0.173 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.101      ;
; -0.172 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.100      ;
; -0.093 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.021      ;
; -0.077 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.005      ;
; -0.076 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.004      ;
; -0.076 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.004      ;
; -0.020 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.948      ;
; 0.060  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.868      ;
; 0.245  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'                                                                         ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.823 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.500        ; 0.788      ; 2.110      ;
; -0.354 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 1.000        ; 0.788      ; 2.141      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Manual'                                                                                               ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; -0.352 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 0.500        ; 2.028      ; 3.092      ;
; 0.149  ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 1.000        ; 2.028      ; 3.091      ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step2:inst2|inst2'                                                                                             ;
+--------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; -0.330 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 0.500        ; 0.925      ; 1.987      ;
; 0.206  ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 1.000        ; 0.925      ; 1.951      ;
+--------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step1:inst1|inst'                                                                                              ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.297 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; 1.000        ; -0.039     ; 0.683      ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step1:inst|inst'                                                                                           ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.297 ; lab11step1:inst|inst1 ; lab11step1:inst|inst1 ; lab11step1:inst|inst ; lab11step1:inst|inst ; 1.000        ; -0.039     ; 0.683      ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                   ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.353 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.608      ;
; 0.566 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.810      ;
; 0.567 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.811      ;
; 0.573 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.817      ;
; 0.596 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.840      ;
; 0.604 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.848      ;
; 0.606 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.850      ;
; 0.638 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.882      ;
; 0.699 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.943      ;
; 0.744 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.988      ;
; 0.744 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.988      ;
; 0.748 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 0.992      ;
; 0.776 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.020      ;
; 0.776 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.020      ;
; 0.817 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.061      ;
; 0.835 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.079      ;
; 0.835 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.079      ;
; 0.836 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.080      ;
; 0.839 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.083      ;
; 0.902 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.146      ;
; 0.905 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.149      ;
; 0.921 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.165      ;
; 0.932 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.176      ;
; 0.932 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.176      ;
; 0.933 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.177      ;
; 0.933 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.177      ;
; 0.936 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.180      ;
; 0.937 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.181      ;
; 0.969 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.213      ;
; 1.003 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.247      ;
; 1.073 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.317      ;
; 1.094 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.338      ;
; 1.164 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.408      ;
; 1.191 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.435      ;
; 1.192 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.436      ;
; 1.261 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.505      ;
; 1.262 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.506      ;
; 1.283 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 0.000        ; 2.815      ; 4.512      ;
; 1.648 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; -0.500       ; 2.815      ; 4.377      ;
; 1.691 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.935      ;
; 1.696 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 1.940      ;
; 1.903 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 2.147      ;
; 1.969 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 2.213      ;
; 1.972 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 2.216      ;
; 2.140 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 2.384      ;
; 2.231 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 2.475      ;
; 2.328 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 2.572      ;
; 2.329 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.073      ; 2.573      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.355 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.608      ;
; 0.558 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.800      ;
; 0.608 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.850      ;
; 0.608 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.850      ;
; 0.608 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.850      ;
; 0.614 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.856      ;
; 0.691 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.933      ;
; 0.747 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.989      ;
; 0.748 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.990      ;
; 0.749 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.991      ;
; 0.749 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.991      ;
; 0.766 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.008      ;
; 0.776 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.018      ;
; 0.777 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.019      ;
; 0.835 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.077      ;
; 0.838 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.080      ;
; 0.839 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.081      ;
; 0.840 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.082      ;
; 0.840 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.082      ;
; 0.900 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.142      ;
; 0.923 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.165      ;
; 0.932 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.174      ;
; 0.933 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.175      ;
; 0.934 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.176      ;
; 0.934 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.176      ;
; 0.943 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.185      ;
; 0.944 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.186      ;
; 0.945 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.187      ;
; 0.945 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.187      ;
; 0.952 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.194      ;
; 1.002 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.244      ;
; 1.061 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.303      ;
; 1.071 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.313      ;
; 1.074 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 2.523      ; 3.991      ;
; 1.154 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.396      ;
; 1.162 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.404      ;
; 1.256 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.498      ;
; 1.267 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.509      ;
; 1.405 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; -0.500       ; 2.523      ; 3.822      ;
; 1.491 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.733      ;
; 1.613 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.855      ;
; 1.829 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.071      ;
; 1.894 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.136      ;
; 1.917 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.159      ;
; 2.065 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.307      ;
; 2.156 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.398      ;
; 2.250 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.492      ;
; 2.261 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.503      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step1:inst1|inst'                                                                                               ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.398 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; 0.000        ; 0.039      ; 0.608      ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step1:inst|inst'                                                                                            ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.398 ; lab11step1:inst|inst1 ; lab11step1:inst|inst1 ; lab11step1:inst|inst ; lab11step1:inst|inst ; 0.000        ; 0.039      ; 0.608      ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Manual'                                                                                               ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; 0.444 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 0.000        ; 2.106      ; 2.954      ;
; 0.950 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; -0.500       ; 2.106      ; 2.960      ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step2:inst2|inst2'                                                                                             ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; 0.492 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 0.000        ; 0.981      ; 1.857      ;
; 1.033 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; -0.500       ; 0.981      ; 1.898      ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'                                                                         ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.963 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.838      ; 1.992      ;
; 1.415 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.500       ; 0.838      ; 1.944      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLK                                              ; -0.608 ; -0.608        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; -0.596 ; -0.596        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.585 ; -0.585        ;
; Manual                                           ; -0.013 ; -0.013        ;
; lab11step2:inst2|inst2                           ; 0.082  ; 0.000         ;
; lab11step1:inst1|inst                            ; 0.624  ; 0.000         ;
; lab11step1:inst|inst                             ; 0.624  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLK                                              ; 0.180 ; 0.000         ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; 0.182 ; 0.000         ;
; lab11step1:inst1|inst                            ; 0.206 ; 0.000         ;
; lab11step1:inst|inst                             ; 0.206 ; 0.000         ;
; Manual                                           ; 0.268 ; 0.000         ;
; lab11step2:inst2|inst2                           ; 0.268 ; 0.000         ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.423 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLK                                              ; -3.000 ; -13.600       ;
; Manual                                           ; -3.000 ; -4.100        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; -1.000 ; -10.000       ;
; lab11step1:inst1|inst                            ; -1.000 ; -1.000        ;
; lab11step1:inst|inst                             ; -1.000 ; -1.000        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -1.000 ; -1.000        ;
; lab11step2:inst2|inst2                           ; -1.000 ; -1.000        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                   ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -0.608 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 1.552      ;
; -0.601 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 1.545      ;
; -0.560 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 0.500        ; 1.599      ; 2.741      ;
; -0.529 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 1.473      ;
; -0.467 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 1.411      ;
; -0.411 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 1.355      ;
; -0.401 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 1.345      ;
; -0.354 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 1.298      ;
; -0.231 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 1.175      ;
; -0.221 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 1.165      ;
; 0.046  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.898      ;
; 0.053  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.891      ;
; 0.053  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.891      ;
; 0.060  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.884      ;
; 0.125  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.819      ;
; 0.132  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.812      ;
; 0.162  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 1.000        ; 1.599      ; 2.519      ;
; 0.187  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.757      ;
; 0.194  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.750      ;
; 0.222  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.722      ;
; 0.225  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.719      ;
; 0.226  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.718      ;
; 0.229  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.715      ;
; 0.232  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.712      ;
; 0.233  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.711      ;
; 0.240  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.704      ;
; 0.243  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.701      ;
; 0.252  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.692      ;
; 0.253  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.691      ;
; 0.300  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.644      ;
; 0.301  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.643      ;
; 0.304  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.640      ;
; 0.305  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.639      ;
; 0.330  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.614      ;
; 0.330  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.614      ;
; 0.335  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.609      ;
; 0.363  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.581      ;
; 0.366  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.578      ;
; 0.367  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.577      ;
; 0.391  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.553      ;
; 0.395  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.549      ;
; 0.409  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.535      ;
; 0.412  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.532      ;
; 0.419  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.525      ;
; 0.467  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.477      ;
; 0.476  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.468      ;
; 0.476  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.468      ;
; 0.585  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 1.000        ; -0.043     ; 0.359      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.596 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.542      ;
; -0.591 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.537      ;
; -0.519 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.465      ;
; -0.455 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.500        ; 1.410      ; 2.467      ;
; -0.455 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.401      ;
; -0.406 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.352      ;
; -0.398 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.344      ;
; -0.343 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.289      ;
; -0.194 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.140      ;
; -0.153 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.099      ;
; 0.052  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.894      ;
; 0.057  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.889      ;
; 0.129  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.817      ;
; 0.134  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.812      ;
; 0.193  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.753      ;
; 0.210  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.736      ;
; 0.222  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.724      ;
; 0.225  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.721      ;
; 0.225  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.721      ;
; 0.226  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.720      ;
; 0.228  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.718      ;
; 0.230  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.716      ;
; 0.230  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.716      ;
; 0.231  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.715      ;
; 0.233  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.713      ;
; 0.242  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.704      ;
; 0.250  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.696      ;
; 0.257  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; 1.410      ; 2.255      ;
; 0.264  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.682      ;
; 0.302  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.644      ;
; 0.302  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.644      ;
; 0.303  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.643      ;
; 0.305  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.641      ;
; 0.305  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.641      ;
; 0.305  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.641      ;
; 0.333  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.613      ;
; 0.349  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.597      ;
; 0.366  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.580      ;
; 0.366  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.580      ;
; 0.367  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.579      ;
; 0.369  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.577      ;
; 0.409  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.537      ;
; 0.412  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.534      ;
; 0.412  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.534      ;
; 0.413  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.533      ;
; 0.448  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.498      ;
; 0.485  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.461      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'                                                                         ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -0.585 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.500        ; 0.416      ; 1.488      ;
; 0.361  ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 1.000        ; 0.416      ; 1.042      ;
+--------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Manual'                                                                                               ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; -0.013 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 0.500        ; 1.036      ; 1.641      ;
; 0.498  ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 1.000        ; 1.036      ; 1.630      ;
+--------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step2:inst2|inst2'                                                                                            ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; 0.082 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 0.500        ; 0.472      ; 1.002      ;
; 0.576 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 1.000        ; 0.472      ; 1.008      ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step1:inst1|inst'                                                                                              ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.624 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; 1.000        ; -0.024     ; 0.359      ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step1:inst|inst'                                                                                           ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.624 ; lab11step1:inst|inst1 ; lab11step1:inst|inst1 ; lab11step1:inst|inst ; lab11step1:inst|inst ; 1.000        ; -0.024     ; 0.359      ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                   ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.180 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.314      ;
; 0.269 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.396      ;
; 0.269 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.396      ;
; 0.277 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.404      ;
; 0.297 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.424      ;
; 0.303 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.430      ;
; 0.304 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.431      ;
; 0.321 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.448      ;
; 0.365 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.492      ;
; 0.366 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.493      ;
; 0.367 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.494      ;
; 0.369 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.496      ;
; 0.378 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.505      ;
; 0.378 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.505      ;
; 0.413 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.540      ;
; 0.414 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.541      ;
; 0.416 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.543      ;
; 0.417 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.544      ;
; 0.425 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.552      ;
; 0.449 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.576      ;
; 0.453 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.580      ;
; 0.465 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.592      ;
; 0.466 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.593      ;
; 0.467 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.594      ;
; 0.468 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.595      ;
; 0.469 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.596      ;
; 0.470 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.597      ;
; 0.472 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.599      ;
; 0.474 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.601      ;
; 0.483 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; 0.000        ; 1.662      ; 2.364      ;
; 0.501 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.628      ;
; 0.524 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.651      ;
; 0.549 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.676      ;
; 0.572 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.699      ;
; 0.602 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.729      ;
; 0.604 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.731      ;
; 0.625 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.752      ;
; 0.627 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.754      ;
; 0.870 ; lab11step2:inst2|clock_divider_1024:inst|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 0.997      ;
; 0.875 ; lab11step2:inst2|clock_divider_1024:inst|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 1.002      ;
; 0.997 ; lab11step2:inst2|clock_divider_1024:inst|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 1.124      ;
; 1.030 ; lab11step2:inst2|clock_divider_1024:inst|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 1.157      ;
; 1.034 ; lab11step2:inst2|clock_divider_1024:inst|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 1.161      ;
; 1.105 ; lab11step2:inst2|clock_divider_1024:inst|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 1.232      ;
; 1.153 ; lab11step2:inst2|clock_divider_1024:inst|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 1.280      ;
; 1.177 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK         ; -0.500       ; 1.662      ; 2.558      ;
; 1.206 ; lab11step2:inst2|clock_divider_1024:inst|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 1.333      ;
; 1.208 ; lab11step2:inst2|clock_divider_1024:inst|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; CLK                                             ; CLK         ; 0.000        ; 0.043      ; 1.335      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst|inst10'                                                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.314      ;
; 0.268 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.393      ;
; 0.300 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.425      ;
; 0.305 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.431      ;
; 0.308 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.433      ;
; 0.335 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.460      ;
; 0.357 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 1.479      ; 2.035      ;
; 0.367 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.492      ;
; 0.368 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.493      ;
; 0.368 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.493      ;
; 0.368 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.493      ;
; 0.369 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.494      ;
; 0.376 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.501      ;
; 0.376 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.501      ;
; 0.415 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.540      ;
; 0.416 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.541      ;
; 0.417 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.542      ;
; 0.417 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.542      ;
; 0.418 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.543      ;
; 0.451 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.576      ;
; 0.462 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.587      ;
; 0.468 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.593      ;
; 0.469 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.594      ;
; 0.469 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.594      ;
; 0.470 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.595      ;
; 0.473 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.598      ;
; 0.474 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.599      ;
; 0.474 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.599      ;
; 0.475 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.600      ;
; 0.482 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.607      ;
; 0.502 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.627      ;
; 0.521 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.646      ;
; 0.554 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.679      ;
; 0.570 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.695      ;
; 0.604 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.729      ;
; 0.622 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.747      ;
; 0.627 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.752      ;
; 0.775 ; lab11step2:inst2|clock_divider_1024:inst1|inst8  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.900      ;
; 0.820 ; lab11step2:inst2|clock_divider_1024:inst1|inst9  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.945      ;
; 0.940 ; lab11step2:inst2|clock_divider_1024:inst1|inst5  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.065      ;
; 0.976 ; lab11step2:inst2|clock_divider_1024:inst1|inst7  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.101      ;
; 0.987 ; lab11step2:inst2|clock_divider_1024:inst1|inst6  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.112      ;
; 1.046 ; lab11step2:inst2|clock_divider_1024:inst1|inst3  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.171      ;
; 1.065 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; -0.500       ; 1.479      ; 2.243      ;
; 1.095 ; lab11step2:inst2|clock_divider_1024:inst1|inst4  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.220      ;
; 1.147 ; lab11step2:inst2|clock_divider_1024:inst1|inst1  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.272      ;
; 1.152 ; lab11step2:inst2|clock_divider_1024:inst1|inst2  ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.277      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step1:inst1|inst'                                                                                               ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.206 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst1 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; 0.000        ; 0.024      ; 0.314      ;
+-------+------------------------+------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step1:inst|inst'                                                                                            ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.206 ; lab11step1:inst|inst1 ; lab11step1:inst|inst1 ; lab11step1:inst|inst ; lab11step1:inst|inst ; 0.000        ; 0.024      ; 0.314      ;
+-------+-----------------------+-----------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Manual'                                                                                               ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+
; 0.268 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; 0.000        ; 1.080      ; 1.557      ;
; 0.786 ; lab11step1:inst|inst ; lab11step1:inst|inst ; lab11step1:inst|inst ; Manual      ; -0.500       ; 1.080      ; 1.575      ;
+-------+----------------------+----------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step2:inst2|inst2'                                                                                             ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+
; 0.268 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; 0.000        ; 0.502      ; 0.959      ;
; 0.769 ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step1:inst1|inst ; lab11step2:inst2|inst2 ; -0.500       ; 0.502      ; 0.960      ;
+-------+-----------------------+-----------------------+-----------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step2:inst2|clock_divider_1024:inst1|inst10'                                                                         ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.423 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.444      ; 0.971      ;
; 1.350 ; Manual    ; lab11step2:inst2|inst2 ; Manual       ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.500       ; 0.444      ; 1.398      ;
+-------+-----------+------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                             ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -2.305  ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  CLK                                              ; -2.305  ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  Manual                                           ; -0.504  ; 0.268 ; N/A      ; N/A     ; -3.000              ;
;  lab11step1:inst1|inst                            ; 0.210   ; 0.206 ; N/A      ; N/A     ; -1.285              ;
;  lab11step1:inst|inst                             ; 0.210   ; 0.206 ; N/A      ; N/A     ; -1.285              ;
;  lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.966  ; 0.423 ; N/A      ; N/A     ; -1.285              ;
;  lab11step2:inst2|clock_divider_1024:inst|inst10  ; -2.244  ; 0.182 ; N/A      ; N/A     ; -1.285              ;
;  lab11step2:inst2|inst2                           ; -0.408  ; 0.268 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                   ; -15.738 ; 0.0   ; 0.0      ; 0.0     ; -38.125             ;
;  CLK                                              ; -6.857  ; 0.000 ; N/A      ; N/A     ; -15.850             ;
;  Manual                                           ; -0.504  ; 0.000 ; N/A      ; N/A     ; -4.285              ;
;  lab11step1:inst1|inst                            ; 0.000   ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  lab11step1:inst|inst                             ; 0.000   ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  lab11step2:inst2|clock_divider_1024:inst1|inst10 ; -0.966  ; 0.000 ; N/A      ; N/A     ; -1.285              ;
;  lab11step2:inst2|clock_divider_1024:inst|inst10  ; -7.003  ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  lab11step2:inst2|inst2                           ; -0.408  ; 0.000 ; N/A      ; N/A     ; -1.285              ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; A             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 1             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 2             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 3             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 4             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 5             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 6             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; W                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Manual                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; 1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; 2             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; 3             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; 4             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; 5             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; 6             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; 7             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; 1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; 2             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; 3             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; 4             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; 5             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; 6             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; 7             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; 1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 2             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; 3             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 4             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; 5             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; 6             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; 7             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLK                                              ; CLK                                              ; 54       ; 0        ; 0        ; 0        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; CLK                                              ; 1        ; 1        ; 0        ; 0        ;
; lab11step1:inst1|inst                            ; lab11step1:inst1|inst                            ; 0        ; 0        ; 0        ; 1        ;
; lab11step1:inst|inst                             ; lab11step1:inst|inst                             ; 0        ; 0        ; 0        ; 1        ;
; Manual                                           ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 1        ; 1        ; 0        ; 0        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; 1        ; 1        ; 0        ; 0        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; 54       ; 0        ; 0        ; 0        ;
; lab11step1:inst1|inst                            ; lab11step2:inst2|inst2                           ; 1        ; 1        ; 0        ; 0        ;
; lab11step1:inst|inst                             ; Manual                                           ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLK                                              ; CLK                                              ; 54       ; 0        ; 0        ; 0        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; CLK                                              ; 1        ; 1        ; 0        ; 0        ;
; lab11step1:inst1|inst                            ; lab11step1:inst1|inst                            ; 0        ; 0        ; 0        ; 1        ;
; lab11step1:inst|inst                             ; lab11step1:inst|inst                             ; 0        ; 0        ; 0        ; 1        ;
; Manual                                           ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; 1        ; 1        ; 0        ; 0        ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; 1        ; 1        ; 0        ; 0        ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; 54       ; 0        ; 0        ; 0        ;
; lab11step1:inst1|inst                            ; lab11step2:inst2|inst2                           ; 1        ; 1        ; 0        ; 0        ;
; lab11step1:inst|inst                             ; Manual                                           ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                     ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+
; Target                                           ; Clock                                            ; Type ; Status      ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+
; CLK                                              ; CLK                                              ; Base ; Constrained ;
; Manual                                           ; Manual                                           ; Base ; Constrained ;
; lab11step1:inst1|inst                            ; lab11step1:inst1|inst                            ; Base ; Constrained ;
; lab11step1:inst|inst                             ; lab11step1:inst|inst                             ; Base ; Constrained ;
; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; lab11step2:inst2|clock_divider_1024:inst1|inst10 ; Base ; Constrained ;
; lab11step2:inst2|clock_divider_1024:inst|inst10  ; lab11step2:inst2|clock_divider_1024:inst|inst10  ; Base ; Constrained ;
; lab11step2:inst2|inst2                           ; lab11step2:inst2|inst2                           ; Base ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; W          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; 1           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 2           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 3           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 4           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 5           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 6           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; W          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; 1           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 2           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 3           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 4           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 5           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 6           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Thu Nov 16 13:53:03 2017
Info: Command: quartus_sta lab11step3 -c lab11step3
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab11step3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name lab11step1:inst|inst lab11step1:inst|inst
    Info (332105): create_clock -period 1.000 -name Manual Manual
    Info (332105): create_clock -period 1.000 -name lab11step1:inst1|inst lab11step1:inst1|inst
    Info (332105): create_clock -period 1.000 -name lab11step2:inst2|inst2 lab11step2:inst2|inst2
    Info (332105): create_clock -period 1.000 -name lab11step2:inst2|clock_divider_1024:inst1|inst10 lab11step2:inst2|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name lab11step2:inst2|clock_divider_1024:inst|inst10 lab11step2:inst2|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.305              -6.857 CLK 
    Info (332119):    -2.244              -7.003 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -0.966              -0.966 lab11step2:inst2|clock_divider_1024:inst1|inst10 
    Info (332119):    -0.504              -0.504 Manual 
    Info (332119):    -0.408              -0.408 lab11step2:inst2|inst2 
    Info (332119):     0.210               0.000 lab11step1:inst1|inst 
    Info (332119):     0.210               0.000 lab11step1:inst|inst 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 CLK 
    Info (332119):     0.404               0.000 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):     0.445               0.000 lab11step1:inst1|inst 
    Info (332119):     0.445               0.000 lab11step1:inst|inst 
    Info (332119):     0.554               0.000 lab11step2:inst2|inst2 
    Info (332119):     0.556               0.000 Manual 
    Info (332119):     0.977               0.000 lab11step2:inst2|clock_divider_1024:inst1|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 CLK 
    Info (332119):    -3.000              -4.285 Manual 
    Info (332119):    -1.285             -12.850 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -1.285 lab11step1:inst1|inst 
    Info (332119):    -1.285              -1.285 lab11step1:inst|inst 
    Info (332119):    -1.285              -1.285 lab11step2:inst2|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 lab11step2:inst2|inst2 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.052              -5.400 CLK 
    Info (332119):    -1.973              -5.481 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -0.823              -0.823 lab11step2:inst2|clock_divider_1024:inst1|inst10 
    Info (332119):    -0.352              -0.352 Manual 
    Info (332119):    -0.330              -0.330 lab11step2:inst2|inst2 
    Info (332119):     0.297               0.000 lab11step1:inst1|inst 
    Info (332119):     0.297               0.000 lab11step1:inst|inst 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 CLK 
    Info (332119):     0.355               0.000 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):     0.398               0.000 lab11step1:inst1|inst 
    Info (332119):     0.398               0.000 lab11step1:inst|inst 
    Info (332119):     0.444               0.000 Manual 
    Info (332119):     0.492               0.000 lab11step2:inst2|inst2 
    Info (332119):     0.963               0.000 lab11step2:inst2|clock_divider_1024:inst1|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 CLK 
    Info (332119):    -3.000              -4.285 Manual 
    Info (332119):    -1.285             -12.850 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -1.285 lab11step1:inst1|inst 
    Info (332119):    -1.285              -1.285 lab11step1:inst|inst 
    Info (332119):    -1.285              -1.285 lab11step2:inst2|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 lab11step2:inst2|inst2 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.608
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.608              -0.608 CLK 
    Info (332119):    -0.596              -0.596 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -0.585              -0.585 lab11step2:inst2|clock_divider_1024:inst1|inst10 
    Info (332119):    -0.013              -0.013 Manual 
    Info (332119):     0.082               0.000 lab11step2:inst2|inst2 
    Info (332119):     0.624               0.000 lab11step1:inst1|inst 
    Info (332119):     0.624               0.000 lab11step1:inst|inst 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 CLK 
    Info (332119):     0.182               0.000 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):     0.206               0.000 lab11step1:inst1|inst 
    Info (332119):     0.206               0.000 lab11step1:inst|inst 
    Info (332119):     0.268               0.000 Manual 
    Info (332119):     0.268               0.000 lab11step2:inst2|inst2 
    Info (332119):     0.423               0.000 lab11step2:inst2|clock_divider_1024:inst1|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.600 CLK 
    Info (332119):    -3.000              -4.100 Manual 
    Info (332119):    -1.000             -10.000 lab11step2:inst2|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -1.000 lab11step1:inst1|inst 
    Info (332119):    -1.000              -1.000 lab11step1:inst|inst 
    Info (332119):    -1.000              -1.000 lab11step2:inst2|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.000              -1.000 lab11step2:inst2|inst2 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 731 megabytes
    Info: Processing ended: Thu Nov 16 13:53:09 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:02


