
---------- Begin Simulation Statistics ----------
final_tick                               15684569425971                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 175178                       # Simulator instruction rate (inst/s)
host_mem_usage                               17364348                       # Number of bytes of host memory used
host_op_rate                                   302342                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4188.95                       # Real time elapsed on the host
host_tick_rate                                7952438                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   733813390                       # Number of instructions simulated
sim_ops                                    1266493512                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033312                       # Number of seconds simulated
sim_ticks                                 33312348639                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        27864                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1723658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3448318                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     6                       # Number of float alu accesses
system.cpu0.num_fp_insts                            6                       # number of float instructions
system.cpu0.num_fp_register_reads                   7                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  5                       # number of times the floating registers were written
system.cpu0.num_func_calls                          2                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 48                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       17     65.38%     65.38% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  1      3.85%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      3.85%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      7.69%     80.77% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      3.85%     84.62% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     11.54%     96.15% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    2                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1513886                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         2020                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2958956                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         2020                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu1.num_fp_insts                           12                       # number of float instructions
system.cpu1.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu1.num_int_insts                          16                       # number of integer instructions
system.cpu1.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1838352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          489                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3667596                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          489                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu2.num_fp_insts                           14                       # number of float instructions
system.cpu2.num_fp_register_reads                  30                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 25                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       12     52.17%     52.17% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     21.74%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 3     13.04%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  3     13.04%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        35232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          525                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        71251                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          525                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  10                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu3.num_int_insts                          28                       # number of integer instructions
system.cpu3.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                28                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       20     71.43%     71.43% # Class of executed instruction
system.cpu3.op_class::IntMult                       2      7.14%     78.57% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::MemRead                       6     21.43%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        28                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1225177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2465789                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       641229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1361124                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        204892314                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       100633190                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            450592841                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.400148                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.400148                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        146840397                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        84292361                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  96784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1080638                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46342207                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.804174                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           140953811                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          42843324                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        6369238                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    102915816                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          395                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     45576471                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    503164159                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     98110487                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2942994                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    480595441                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         10977                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       175886                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        985237                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       190778                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        18441                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       699841                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       380797                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        628383937                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            478841330                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567296                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        356479737                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.786640                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             480078247                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       665312720                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299891707                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.499074                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.499074                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2593431      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    289864016     59.95%     60.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       996933      0.21%     60.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1282810      0.27%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      3080882      0.64%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       203100      0.04%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     17405362      3.60%     65.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        59472      0.01%     65.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      7601307      1.57%     66.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       597651      0.12%     66.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17298080      3.58%     70.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        42879      0.01%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     61562311     12.73%     83.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36567965      7.56%     90.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     37759141      7.81%     98.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6623098      1.37%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     483538438                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      103479186                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    201949856                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     97035695                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    108787467                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13850051                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028643                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4053813     29.27%     29.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        10047      0.07%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        206605      1.49%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            9      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       499345      3.61%     34.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        51396      0.37%     34.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     34.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     34.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       338721      2.45%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3353368     24.21%     61.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1159066      8.37%     69.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3614632     26.10%     95.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       563049      4.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     391315872                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    879728325                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    381805635                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    446966180                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         503164143                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        483538438                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           16                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     52571290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       810989                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     75283526                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99940268                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.838274                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.689314                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     13950456     13.96%     13.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2661563      2.66%     16.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5165389      5.17%     21.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6927572      6.93%     28.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9600574      9.61%     38.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12322680     12.33%     50.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15105793     15.11%     65.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14537001     14.55%     80.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19669240     19.68%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99940268                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.833593                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5435496                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2520186                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    102915816                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     45576471                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      236713701                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus0.numCycles               100037052                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         50336904                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        40607121                       # number of cc regfile writes
system.switch_cpus1.committedInsts           99193658                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            158404390                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.008502                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.008502                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        121596649                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        61120379                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  44942                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         9368                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        11218959                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.584756                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            36627502                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          10464247                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       19876032                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     26182788                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          462                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     10482800                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    158663606                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     26163255                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        22545                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    158534359                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         88480                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     11051859                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          9895                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     11209198                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          658                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         1791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         7577                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        196420269                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            158509785                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.607121                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        119250909                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.584511                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             158520837                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       154900694                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       73204887                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.991569                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.991569                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         7705      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     85681999     54.04%     54.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         2918      0.00%     54.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     54.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      2949516      1.86%     55.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     55.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3510520      2.21%     58.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      1771827      1.12%     59.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     11291647      7.12%     66.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       376832      0.24%     66.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      2506754      1.58%     68.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2407641      1.52%     69.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     11000651      6.94%     76.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       409602      0.26%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      9723554      6.13%     83.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4195363      2.65%     85.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     16450133     10.37%     96.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6270242      3.95%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     158556904                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       72183116                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    143865566                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     71662359                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     71855099                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1554661                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009805                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         812424     52.26%     52.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     52.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     52.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     52.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     52.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     52.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     52.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     52.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     52.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     52.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     52.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     52.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     52.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         41149      2.65%     54.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     54.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     54.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     54.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     54.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     54.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     54.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     54.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     54.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     54.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        68354      4.40%     59.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        18478      1.19%     60.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       100007      6.43%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     66.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        241660     15.54%     82.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6209      0.40%     82.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       265290     17.06%     99.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         1090      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      87920744                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    274798296                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     86847426                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     87068372                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         158663597                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        158556904                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       259216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3283                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       442267                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     99992110                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.585694                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.653655                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     68214527     68.22%     68.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      3009301      3.01%     71.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      2936601      2.94%     74.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2981789      2.98%     77.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4019198      4.02%     81.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4335227      4.34%     85.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      4190237      4.19%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4607155      4.61%     94.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      5698075      5.70%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     99992110                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.584982                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads       731379                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       702926                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     26182788                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     10482800                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       64723535                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               100037052                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        103759170                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        50368982                       # number of cc regfile writes
system.switch_cpus2.committedInsts          176303364                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            268684152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.567414                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.567414                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        289727002                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       138356802                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  18217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       191184                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        18183621                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.822802                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            56982995                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          12031386                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       31063377                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     45675334                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          497                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     12434332                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    289900501                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     44951609                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       308870                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    282384802                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        328817                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        16998                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        190785                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       468548                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          422                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       107422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        83762                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        396990166                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            282277486                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.556087                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        220761124                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.821729                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             282339834                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       233207455                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      107034531                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.762381                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.762381                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass          984      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    138297813     48.92%     48.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1458589      0.52%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      2803387      0.99%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      3989013      1.41%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      1546117      0.55%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     30115948     10.65%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      8771370      3.10%     66.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      1696999      0.60%     66.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     35559530     12.58%     79.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1389259      0.49%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      8006081      2.83%     82.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3765487      1.33%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     37017179     13.09%     97.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      8275917      2.93%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     282693673                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      157475371                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    313422520                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    155696447                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    171304381                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            2189756                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007746                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          35065      1.60%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         48154      2.20%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       248056     11.33%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       129386      5.91%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        341249     15.58%     36.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       261700     11.95%     48.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       572180     26.13%     74.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       553966     25.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     127407074                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    354236331                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    126581039                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    139812877                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         289900501                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        282693673                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21216335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        62915                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     22085125                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    100018835                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.826404                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.651040                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     35138920     35.13%     35.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5487531      5.49%     40.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8479482      8.48%     49.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9293406      9.29%     58.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     12206485     12.20%     70.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     10245841     10.24%     80.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      8064307      8.06%     88.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      4896931      4.90%     93.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      6205932      6.20%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    100018835                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.825890                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3510840                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       328873                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     45675334                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     12434332                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      109919956                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               100037052                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     89                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        157968714                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       239612430                       # number of cc regfile writes
system.switch_cpus3.committedInsts          208316307                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            388812029                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.480217                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.480217                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         12862367                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6865589                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  46234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1753981                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        32688323                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.089277                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            67096781                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           9553856                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        4550990                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     59132073                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        10491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     10605180                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    430720800                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     57542925                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      4973238                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    409079177                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents           419                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      3038643                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1664134                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      3039138                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        18076                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       564786                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1189195                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        506587712                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            407839247                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.664192                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        336471562                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.076882                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             408969310                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       579712170                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      375498121                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.082392                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.082392                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1800542      0.43%      0.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    322602537     77.91%     78.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult     18229469      4.40%     82.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv        31818      0.01%     82.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       451911      0.11%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt           14      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       426209      0.10%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       613485      0.15%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd       704297      0.17%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt       393240      0.09%     83.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       176678      0.04%     83.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult       765369      0.18%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt          449      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     55418317     13.38%     97.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6107688      1.48%     98.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      2788829      0.67%     99.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      3541569      0.86%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     414052421                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       11525253                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     22380421                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     10689949                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     12131892                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            6130819                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014807                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        5264602     85.87%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd          143      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          2926      0.05%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc          580      0.01%     85.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd         2127      0.03%     85.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     85.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     85.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     85.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        34894      0.57%     86.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        35726      0.58%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        143530      2.34%     89.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        22572      0.37%     89.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       255064      4.16%     93.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       368655      6.01%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     406857445                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    912942970                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    397149298                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    460515626                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         430720800                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        414052421                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     41908666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1096918                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     59601852                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99990818                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.140904                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.682280                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16539834     16.54%     16.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5859404      5.86%     22.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7452737      7.45%     29.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11005276     11.01%     40.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8371818      8.37%     49.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12011653     12.01%     61.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     17051235     17.05%     78.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9172120      9.17%     87.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12526741     12.53%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99990818                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.138991                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1032258                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2046165                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     59132073                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10605180                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      133908804                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               100037052                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    116569283                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       116569285                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    116580676                       # number of overall hits
system.cpu0.dcache.overall_hits::total      116580678                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3452085                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3452090                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3476964                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3476969                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16696353600                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16696353600                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16696353600                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16696353600                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    120021368                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120021375                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    120057640                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    120057647                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.714286                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028762                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028762                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.714286                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028961                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028961                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4836.599794                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4836.592789                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4801.992083                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4801.985177                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          277                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          277                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1723290                       # number of writebacks
system.cpu0.dcache.writebacks::total          1723290                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1737313                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1737313                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1737313                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1737313                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1714772                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1714772                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1723809                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1723809                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   7912251828                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7912251828                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   7951852188                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7951852188                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014287                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014287                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014358                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014358                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4614.171346                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4614.171346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4612.954328                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4612.954328                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1723290                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     76368341                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       76368343                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3114404                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3114407                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  15033167451                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15033167451                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     79482745                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79482750                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.600000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.039183                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039183                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4826.980524                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4826.975874                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1730729                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1730729                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1383675                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1383675                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   6378544071                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6378544071                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017408                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017408                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4609.857135                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4609.857135                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     40200942                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40200942                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       337681                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       337683                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1663186149                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1663186149                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     40538623                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     40538625                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4925.317530                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4925.288359                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         6584                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6584                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       331097                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       331097                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1533707757                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1533707757                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4632.200706                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4632.200706                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        11393                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        11393                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        24879                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        24879                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        36272                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        36272                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.685901                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.685901                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         9037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         9037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     39600360                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     39600360                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.249145                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.249145                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4382.025008                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4382.025008                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          508.102138                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          118304495                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1723802                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.629979                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.595265                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   507.506872                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001163                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.991224                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        962184978                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       962184978                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           14                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45556113                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45556127                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           14                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45556113                       # number of overall hits
system.cpu0.icache.overall_hits::total       45556127                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          947                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           951                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          947                       # number of overall misses
system.cpu0.icache.overall_misses::total          951                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     67436496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     67436496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     67436496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     67436496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           18                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45557060                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45557078                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           18                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45557060                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45557078                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.222222                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.222222                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 71210.661035                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70911.141956                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 71210.661035                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70911.141956                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          357                       # number of writebacks
system.cpu0.icache.writebacks::total              357                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           94                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           94                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          853                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          853                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          853                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          853                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     58655286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     58655286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     58655286                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     58655286                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 68763.524033                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68763.524033                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 68763.524033                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68763.524033                       # average overall mshr miss latency
system.cpu0.icache.replacements                   357                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           14                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45556113                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45556127                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            4                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          947                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          951                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     67436496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     67436496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45557060                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45557078                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 71210.661035                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70911.141956                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           94                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          853                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          853                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     58655286                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     58655286                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 68763.524033                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68763.524033                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          477.795215                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45556984                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              857                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         53158.674446                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.157171                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   474.638044                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.006166                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.927027                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.933194                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        364457481                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       364457481                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1393571                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       468972                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1254675                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           12                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           12                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        331088                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       331088                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1393571                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         2058                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5170917                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5172975                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        76864                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    220613824                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           220690688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                           14                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    896                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1724671                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.016163                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.126100                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1696796     98.38%     98.38% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               27875      1.62%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1724671                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2296235799                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         855135                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1722077199                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          292                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1722031                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1722323                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          292                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1722031                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1722323                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          548                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data         1765                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         2322                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          548                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data         1765                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         2322                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     56948328                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    182213937                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    239162265                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     56948328                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    182213937                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    239162265                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          840                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1723796                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1724645                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          840                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1723796                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1724645                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.652381                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.001024                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.001346                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.652381                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.001024                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.001346                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 103920.306569                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 103237.358074                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 102998.391473                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 103920.306569                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 103237.358074                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 102998.391473                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          544                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         2309                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          544                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data         1765                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         2309                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     56553723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    181626192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    238179915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     56553723                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    181626192                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    238179915                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.647619                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.001024                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.001339                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.647619                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.001024                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.001339                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 103959.049632                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 102904.358074                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 103152.843222                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 103959.049632                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 102904.358074                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 103152.843222                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       468972                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       468972                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       468972                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       468972                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1233118                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1233118                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1233118                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1233118                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           12                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           12                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       330659                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       330659                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          426                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          428                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     44557731                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     44557731                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       331085                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       331087                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001287                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001293                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 104595.612676                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 104106.848131                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          426                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          426                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     44415873                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     44415873                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001287                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001287                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 104262.612676                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 104262.612676                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          292                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1391372                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1391664                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          548                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1894                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     56948328                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    137656206                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    194604534                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          840                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1392711                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1393558                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.652381                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000961                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.001359                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 103920.306569                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 102805.232263                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 102747.906019                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst            4                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          544                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1883                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     56553723                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    137210319                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    193764042                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.647619                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000961                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001351                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 103959.049632                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 102472.232263                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 102901.774827                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2122.184650                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3426743                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            2318                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         1478.318809                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     4.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     5.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   526.180663                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1587.003988                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000977                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001221                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.128462                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.387452                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.518111                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2318                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2318                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.565918                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        54830270                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       54830270                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33312338316                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30960.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30960.numOps                      0                       # Number of Ops committed
system.cpu0.thread30960.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     30362097                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30362098                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     31088923                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31088924                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2657013                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2657019                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3916915                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3916921                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 110918659643                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 110918659643                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 110918659643                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 110918659643                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     33019110                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     33019117                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     35005838                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     35005845                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.080469                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.080469                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.111893                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.111893                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 41745.621735                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41745.527466                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 28317.862308                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28317.818930                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1215                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   173.571429                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1444209                       # number of writebacks
system.cpu1.dcache.writebacks::total          1444209                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1503777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1503777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1503777                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1503777                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1153236                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1153236                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1508924                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1508924                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  44325771857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  44325771857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  77225571458                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  77225571458                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.034926                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.034926                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.043105                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043105                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 38435.993896                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38435.993896                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 51179.231994                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 51179.231994                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1444209                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     20296067                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20296068                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2264654                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2264659                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  96443821971                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  96443821971                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     22560721                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22560727                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.100380                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.100381                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 42586.559347                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42586.465323                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1431034                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1431034                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       833620                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       833620                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  32600056644                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  32600056644                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.036950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 39106.615297                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39106.615297                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     10066030                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10066030                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       392359                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       392360                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  14474837672                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  14474837672                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     10458389                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10458390                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.037516                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037516                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 36891.820175                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36891.726149                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        72743                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        72743                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       319616                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       319616                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  11725715213                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11725715213                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.030561                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030561                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 36686.884302                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36686.884302                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       726826                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       726826                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1259902                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1259902                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      1986728                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      1986728                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.634159                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.634159                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       355688                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       355688                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  32899799601                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  32899799601                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.179032                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.179032                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 92496.231532                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 92496.231532                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.898728                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           32630202                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1444721                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            22.585816                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.008881                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.889847                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000017                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999785                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999802                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        281491481                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       281491481                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     12144765                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12144783                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     12144765                       # number of overall hits
system.cpu1.icache.overall_hits::total       12144783                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          407                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           410                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          407                       # number of overall misses
system.cpu1.icache.overall_misses::total          410                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     39387240                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     39387240                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     39387240                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     39387240                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           21                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     12145172                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12145193                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           21                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     12145172                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12145193                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.142857                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.142857                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 96774.545455                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96066.439024                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 96774.545455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96066.439024                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.icache.writebacks::total                1                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           62                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           62                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          345                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          345                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     34615683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     34615683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     34615683                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     34615683                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 100335.313043                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 100335.313043                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 100335.313043                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 100335.313043                       # average overall mshr miss latency
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     12144765                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12144783                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          407                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          410                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     39387240                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     39387240                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     12145172                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12145193                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 96774.545455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96066.439024                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           62                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          345                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     34615683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     34615683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 100335.313043                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 100335.313043                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          185.973196                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12145131                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              348                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34899.801724                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   182.973196                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.357370                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.363229                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          345                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         97161892                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        97161892                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1189661                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1338277                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1176174                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        69676                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        69676                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        255409                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       255408                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1189661                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          697                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4473004                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            4473701                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        22336                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    184891520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           184913856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1070241                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               68495424                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2584987                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000782                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.027957                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2582965     99.92%     99.92% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                2022      0.08%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2584987                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1947173211                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         344655                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1466472393                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       372400                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         372401                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       372400                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        372401                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          344                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1072316                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1072669                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          344                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1072316                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1072669                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     34375923                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  74232839187                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  74267215110                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     34375923                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  74232839187                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  74267215110                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          345                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1444716                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1445070                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          345                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1444716                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1445070                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.997101                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.742233                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.742296                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.997101                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.742233                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.742296                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 99930.008721                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 69226.645119                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 69235.910714                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 99930.008721                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 69226.645119                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 69235.910714                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1070241                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1070241                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          344                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1072316                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1072660                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          344                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1072316                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1072660                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     34261371                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  73875758292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  73910019663                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     34261371                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  73875758292                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  73910019663                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.997101                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.742233                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.742289                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.997101                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.742233                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.742289                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 99597.008721                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 68893.645429                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 68903.491939                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 99597.008721                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 68893.645429                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 68903.491939                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1070241                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       732830                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       732830                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       732830                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       732830                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       711378                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       711378                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       711378                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       711378                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        69675                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        69675                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        69676                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        69676                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000014                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000014                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000014                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        19188                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        19188                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       236220                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       236221                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  11027118510                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  11027118510                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       255408                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       255409                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.924873                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.924873                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 46681.561722                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 46681.364104                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       236220                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       236220                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  10948457583                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  10948457583                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.924873                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.924870                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 46348.563132                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 46348.563132                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       353212                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       353213                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          344                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       836096                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       836448                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     34375923                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  63205720677                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  63240096600                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          345                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1189308                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1189661                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.997101                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.703010                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.703098                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 99930.008721                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 75596.248131                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 75605.532681                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          344                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       836096                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       836440                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     34261371                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  62927300709                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  62961562080                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.997101                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.703010                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.703091                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 99597.008721                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 75263.248131                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75273.255798                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4085.040192                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2958952                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1074337                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.754212                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     6.652833                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.011213                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.026073                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     1.904695                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4076.445377                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001624                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000003                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000006                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000465                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995226                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.997324                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          710                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         3386                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        48417601                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       48417601                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33312338316                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30960.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30960.numOps                      0                       # Number of Ops committed
system.cpu1.thread30960.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     51931064                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        51931066                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     51931064                       # number of overall hits
system.cpu2.dcache.overall_hits::total       51931066                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      2573314                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2573315                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      2573314                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2573315                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  25609408956                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25609408956                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  25609408956                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25609408956                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     54504378                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     54504381                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     54504378                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     54504381                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.047213                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.047213                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.047213                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.047213                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  9951.917627                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9951.913759                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  9951.917627                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9951.913759                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          452                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          452                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1828627                       # number of writebacks
system.cpu2.dcache.writebacks::total          1828627                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       734451                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       734451                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       734451                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       734451                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1838863                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1838863                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1838863                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1838863                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  19827984168                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  19827984168                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  19827984168                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  19827984168                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.033738                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.033738                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.033738                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.033738                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 10782.741383                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10782.741383                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 10782.741383                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10782.741383                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1828627                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42045271                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42045273                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2563496                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2563497                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  25562992086                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25562992086                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     44608767                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     44608770                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.057466                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.057466                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  9971.925872                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9971.921982                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       734451                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       734451                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1829045                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1829045                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  19784836692                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  19784836692                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.041002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.041002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 10817.031124                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10817.031124                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      9885793                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       9885793                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         9818                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         9818                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     46416870                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     46416870                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      9895611                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      9895611                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000992                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000992                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4727.731717                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4727.731717                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         9818                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         9818                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     43147476                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     43147476                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000992                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000992                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4394.731717                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4394.731717                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.670570                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           53774396                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1829139                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.398748                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257079330                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001211                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.669359                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999354                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999357                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          429                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        437864187                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       437864187                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     22085306                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        22085328                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     22085306                       # number of overall hits
system.cpu2.icache.overall_hits::total       22085328                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          130                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           132                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          130                       # number of overall misses
system.cpu2.icache.overall_misses::total          132                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     12602718                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12602718                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     12602718                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12602718                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     22085436                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     22085460                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     22085436                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     22085460                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 96943.984615                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95475.136364                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 96943.984615                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95475.136364                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           27                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           27                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     10578078                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10578078                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     10578078                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10578078                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 102699.786408                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 102699.786408                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 102699.786408                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 102699.786408                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     22085306                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       22085328                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          130                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     12602718                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12602718                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     22085436                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     22085460                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 96943.984615                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95475.136364                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           27                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     10578078                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10578078                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 102699.786408                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 102699.786408                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          104.732354                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           22085433                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         210337.457143                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   102.732355                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.200649                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.204555                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        176683785                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       176683785                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1829151                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       586491                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1369646                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         9725                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         9725                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            93                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           93                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1829151                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5506355                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5506565                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    234097024                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           234103744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       127510                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                8160640                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1966479                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000249                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.015767                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1965990     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 489      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1966479                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2439174051                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           7.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         102897                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1830547287                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.5                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1698006                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1698006                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1698006                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1698006                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          103                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       131132                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       131238                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          103                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       131132                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       131238                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     10508481                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  11953916784                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  11964425265                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     10508481                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  11953916784                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  11964425265                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          103                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1829138                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1829244                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          103                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1829138                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1829244                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.071691                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.071744                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.071691                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.071744                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 102024.087379                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 91159.417869                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 91165.860993                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 102024.087379                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 91159.417869                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 91165.860993                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       127510                       # number of writebacks
system.cpu2.l2cache.writebacks::total          127510                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       131132                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       131235                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       131132                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       131235                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     10474182                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  11910249828                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  11920724010                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     10474182                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  11910249828                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  11920724010                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.071691                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.071743                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.071691                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.071743                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 101691.087379                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 90826.417869                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 90834.945022                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 101691.087379                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 90826.417869                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 90834.945022                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               127510                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       573743                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       573743                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       573743                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       573743                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1254884                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1254884                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1254884                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1254884                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         9725                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         9725                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         9725                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         9725                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data           89                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           89                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data            4                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total            4                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data       344655                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total       344655                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           93                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           93                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.043011                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.043011                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 86163.750000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 86163.750000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       343323                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total       343323                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.043011                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.043011                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 85830.750000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 85830.750000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1697917                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1697917                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       131128                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       131234                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     10508481                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11953572129                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  11964080610                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1829045                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1829151                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.071692                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.071746                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 102024.087379                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 91159.570260                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 91166.013457                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       131128                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       131231                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     10474182                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  11909906505                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  11920380687                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.071692                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.071744                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 101691.087379                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 90826.570260                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90835.097553                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4074.586889                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3667596                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          131606                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           27.868000                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     8.856158                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.026787                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.098516                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     1.434756                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4064.170672                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002162                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000007                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000350                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.992229                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.994772                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1912                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          828                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          902                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        58813142                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       58813142                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33312338316                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30960.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30960.numOps                      0                       # Number of Ops committed
system.cpu2.thread30960.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     65869206                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        65869208                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     65869212                       # number of overall hits
system.cpu3.dcache.overall_hits::total       65869214                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        49948                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         49952                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        49948                       # number of overall misses
system.cpu3.dcache.overall_misses::total        49952                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   5317498845                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5317498845                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   5317498845                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5317498845                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     65919154                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     65919160                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     65919160                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     65919166                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.666667                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000758                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000758                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.666667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000758                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000758                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 106460.696024                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106452.170984                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 106460.696024                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106452.170984                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        35230                       # number of writebacks
system.cpu3.dcache.writebacks::total            35230                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        14208                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14208                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        14208                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14208                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        35740                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35740                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        35740                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35740                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   3769630263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3769630263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   3769630263                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3769630263                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000542                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000542                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000542                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000542                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 105473.706295                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 105473.706295                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 105473.706295                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 105473.706295                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 35230                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     56734392                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       56734394                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data        21272                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        21276                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   2290358682                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2290358682                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     56755664                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     56755670                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.666667                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000375                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 107670.114799                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107649.872250                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        14207                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14207                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7065                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7065                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data    752083164                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    752083164                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 106451.969427                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106451.969427                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      9134814                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9134814                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        28676                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        28676                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   3027140163                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3027140163                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      9163490                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      9163490                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.003129                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003129                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 105563.543137                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 105563.543137                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        28675                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        28675                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   3017547099                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3017547099                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.003129                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003129                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 105232.680000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 105232.680000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data            6                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          508.865307                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           65904958                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            35742                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1843.907951                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257080329                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.644301                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   508.221006                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001258                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.992619                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.993878                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        527389070                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       527389070                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     39778812                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        39778830                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     39778812                       # number of overall hits
system.cpu3.icache.overall_hits::total       39778830                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          369                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           370                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          369                       # number of overall misses
system.cpu3.icache.overall_misses::total          370                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     37965330                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     37965330                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     37965330                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     37965330                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     39779181                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     39779200                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     39779181                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     39779200                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.052632                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.052632                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 102887.073171                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       102609                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 102887.073171                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       102609                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           93                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           93                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           93                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           93                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          276                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          276                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     28122516                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     28122516                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     28122516                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     28122516                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 101893.173913                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 101893.173913                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 101893.173913                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 101893.173913                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     39778812                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       39778830                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          369                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          370                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     37965330                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     37965330                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     39779181                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     39779200                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 102887.073171                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       102609                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           93                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           93                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          276                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     28122516                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     28122516                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 101893.173913                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 101893.173913                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          275.783587                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           39779107                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         143606.884477                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     1.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   274.783587                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.001953                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.536687                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.538640                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        318233877                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       318233877                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp           7346                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        53160                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        12471                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         28673                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        28673                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq         7346                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       106718                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             107272                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      4542208                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             4559936                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        30401                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                1945664                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         66422                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007934                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.088720                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               65895     99.21%     99.21% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 527      0.79%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           66422                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        47188098                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         275724                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy       35702928                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data         1673                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           1673                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data         1673                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          1673                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          276                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        34065                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        34346                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          276                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        34065                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        34346                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     27938700                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   3736831095                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   3764769795                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     27938700                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   3736831095                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   3764769795                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          276                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data        35738                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        36019                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          276                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data        35738                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        36019                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.953187                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.953552                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.953187                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.953552                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 101227.173913                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 109697.081902                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 109613.049409                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 101227.173913                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 109697.081902                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 109613.049409                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        30401                       # number of writebacks
system.cpu3.l2cache.writebacks::total           30401                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          276                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        34065                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        34341                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          276                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        34065                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        34341                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     27846792                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   3725487450                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   3753334242                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     27846792                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   3725487450                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   3753334242                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.953187                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.953413                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.953187                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.953413                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 100894.173913                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 109364.081902                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 109296.008911                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 100894.173913                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 109364.081902                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 109296.008911                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                30401                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        28416                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        28416                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        28416                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        28416                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks         6812                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         6812                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks         6812                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         6812                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data          568                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total          568                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        28105                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        28105                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   2993558112                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   2993558112                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        28673                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        28673                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.980190                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.980190                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 106513.364597                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 106513.364597                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        28105                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        28105                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   2984199147                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   2984199147                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.980190                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.980190                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 106180.364597                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 106180.364597                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data         1105                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         1105                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data         5960                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         6241                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     27938700                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data    743272983                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    771211683                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data         7065                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         7346                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.843595                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.849578                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 101227.173913                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 124710.232047                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 123571.812690                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         5960                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         6236                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     27846792                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    741288303                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    769135095                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.843595                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.848897                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 100894.173913                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 124377.232047                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 123337.892078                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3882.088959                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             71249                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           34497                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.065368                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    16.621355                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.136638                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.548472                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    32.185137                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3832.597356                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004058                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000033                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000134                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.007858                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.935693                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.947776                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          690                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         3374                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1174481                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1174481                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33312338316                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              975813                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        904640                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        582216                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            379526                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             264758                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            264757                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         975813                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         4636                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3213597                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       389497                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        98568                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 3706298                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       148352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    137019264                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     16528576                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      4110208                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                157806400                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            641227                       # Total snoops (count)
system.l3bus.snoopTraffic                    16748864                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1881842                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1881842    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1881842                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1229092294                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.7                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1539454                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           714456963                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            87606358                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            22920574                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.data       488178                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        32342                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          154                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              520674                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.data       488178                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        32342                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          154                       # number of overall hits
system.l3cache.overall_hits::total             520674                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          544                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data         1765                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          344                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       584138                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          103                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        98790                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        33911                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            719897                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          544                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data         1765                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          344                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       584138                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          103                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        98790                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        33911                       # number of overall misses
system.l3cache.overall_misses::total           719897                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     54375237                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data    174544281                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     32883084                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  62733131380                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     10062594                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  10930486905                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     26741565                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3586682724                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  77548907770                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     54375237                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data    174544281                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     32883084                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  62733131380                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     10062594                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  10930486905                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     26741565                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3586682724                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  77548907770                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          544                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data         1765                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          344                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1072316                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          103                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       131132                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        34065                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1240571                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          544                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data         1765                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          344                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1072316                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          103                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       131132                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        34065                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1240571                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.544744                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.753363                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.995479                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.580295                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.544744                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.753363                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.995479                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.580295                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 99954.479779                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 98891.943909                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 95590.360465                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 107394.368077                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 97695.087379                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 110643.657303                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 96889.728261                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 105767.530418                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 107722.226610                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 99954.479779                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 98891.943909                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 95590.360465                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 107394.368077                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 97695.087379                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 110643.657303                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 96889.728261                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 105767.530418                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 107722.226610                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         261701                       # number of writebacks
system.l3cache.writebacks::total               261701                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          544                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          344                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       584138                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        98790                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        33911                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       719871                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          544                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data         1765                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          344                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       584138                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        98790                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        33911                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       719871                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     50752197                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    162789381                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     30592044                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  58842772300                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      9376614                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10272545505                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     24903405                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3360835464                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  72754566910                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     50752197                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    162789381                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     30592044                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  58842772300                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      9376614                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10272545505                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     24903405                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3360835464                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  72754566910                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.544744                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.753363                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.995479                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.580274                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.544744                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.753363                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.995479                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.580274                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 93294.479779                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 92231.943909                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88930.360465                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 100734.368077                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 91035.087379                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 103983.657303                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 90229.728261                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 99107.530418                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 101066.117277                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 93294.479779                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 92231.943909                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88930.360465                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 100734.368077                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 91035.087379                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 103983.657303                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 90229.728261                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 99107.530418                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 101066.117277                       # average overall mshr miss latency
system.l3cache.replacements                    641227                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       642939                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       642939                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       642939                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       642939                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       582216                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       582216                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       582216                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       582216                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data       144447                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           87                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           144534                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          426                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        91773                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        28018                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         120224                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     42707250                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   7982482857                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data       327339                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   2870253537                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  10895770983                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          426                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       236220                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        28105                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       264758                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.388506                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.996904                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.454090                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 100251.760563                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 86980.733516                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 81834.750000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 102443.198551                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 90628.917546                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          426                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        91773                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        28018                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       120221                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     39870090                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   7371274677                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       300699                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   2683653657                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  10095099123                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.388506                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.996904                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.454079                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 93591.760563                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 80320.733516                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 75174.750000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 95783.198551                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 83971.179103                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       343731                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        32342                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data           67                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       376140                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          544                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          344                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       492365                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        98786                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         5893                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       599673                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     54375237                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    131837031                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     32883084                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  54750648523                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     10062594                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  10930159566                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     26741565                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    716429187                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  66653136787                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          544                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         1339                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          344                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       836096                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       131128                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data         5960                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       975813                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.588886                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.753355                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.988758                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.614537                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 99954.479779                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98459.321135                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 95590.360465                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 111199.310518                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 97695.087379                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 110644.823821                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 96889.728261                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 121572.914814                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 111149.137592                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          544                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          344                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       492365                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        98786                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         5893                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       599650                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     50752197                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    122919291                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     30592044                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  51471497623                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      9376614                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10272244806                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     24903405                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    677181807                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  62659467787                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.588886                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.753355                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.988758                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.614513                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 93294.479779                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 91799.321135                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 88930.360465                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 104539.310518                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 91035.087379                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 103984.823821                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 90229.728261                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 114912.914814                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 104493.400795                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61151.959869                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1745830                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1225121                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.425027                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651361078560                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61151.959869                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.933105                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.933105                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63219                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          733                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6361                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        20188                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        35937                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.964645                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             40676753                       # Number of tag accesses
system.l3cache.tags.data_accesses            40676753                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    261701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      1765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    584135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     98787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     33911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000506487530                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16257                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16257                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1497065                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             247595                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      719871                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     261701                       # Number of write requests accepted
system.mem_ctrls.readBursts                    719871                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   261701                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.84                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                719871                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               261701                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  288887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  165957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  114700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   73996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   51060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   17772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  16651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  17207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  18419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  19065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  19373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  19431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  19539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  19150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  18062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        16257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.280125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.407417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    475.581700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        16254     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16257                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.094421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.086799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.530913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15624     96.11%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      0.62%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              331      2.04%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              116      0.71%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      0.28%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.10%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16257                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                46071744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16748864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1383.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    502.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33312033288                       # Total gap between requests
system.mem_ctrls.avgGap                      33937.43                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        34816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       112960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        22016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     37384640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         6592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6322368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2170304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     16745408                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1045137.957016924978                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 3390934.731865574606                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 660896.061054820195                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1122245699.489120483398                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 197884.576420483965                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 189790520.882042229176                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 530253.816427704645                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 65150134.669854678214                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 502678696.763984143734                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          544                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data         1765                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          344                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       584138                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        98790                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        33911                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       261701                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     30367579                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     96638804                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     17697707                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  36940346303                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      5516277                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   6570239733                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     14562602                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   2089362732                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1785733449963                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     55822.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     54752.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     51446.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     63239.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     53556.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     66507.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     52763.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     61613.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6823563.72                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           385600                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7711                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   4746                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           23                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        34816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       112960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        22016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     37384832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6322560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2170304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      46073408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        22016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        81728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     16748864                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     16748864                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          544                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data         1765                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          344                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       584138                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        98790                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        33911                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         719897                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       261701                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        261701                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         7685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         9606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1045138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      3390935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       660896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   1122251463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       197885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    189796285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       530254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     65150135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1383072941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         7685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1045138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       660896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       197885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       530254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2453385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    502782442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       502782442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    502782442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         7685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         9606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1045138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      3390935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       660896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   1122251463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       197885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    189796285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       530254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     65150135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1885855383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               719865                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              261647                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21786                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        21430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        22397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        24032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        22316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        23775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        23942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        23825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        22514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        21725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        21806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        21583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        22854                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        22733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        22662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        22099                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        22260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        20606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        22545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        22057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        21289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        21642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        22467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8121                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         8088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9084                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         8112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         7630                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         7710                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         7908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         8137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         7806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         7637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         7509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         6863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         7483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         7954                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         7387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         7811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         8099                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             33172853157                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2398590180                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        45764731737                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                46082.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           63574.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              514497                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              81333                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.47                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           31.09                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       385677                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   162.871875                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   102.625036                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   222.680467                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       259894     67.39%     67.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        64297     16.67%     84.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        17629      4.57%     88.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9179      2.38%     91.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7348      1.91%     92.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6767      1.75%     94.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5170      1.34%     96.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4227      1.10%     97.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11166      2.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       385677                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              46071360                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           16745408                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1383.011462                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              502.678697                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.82                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1202846508.864001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1599148280.721608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3027980243.231989                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  983399202.911952                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11875457020.356947                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 28083727753.706615                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 167792216.256000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  46940351226.047943                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1409.097621                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      9355974                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3000200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30302782342                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             599673                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       261701                       # Transaction distribution
system.membus.trans_dist::CleanEvict           379526                       # Transaction distribution
system.membus.trans_dist::ReadExReq            120224                       # Transaction distribution
system.membus.trans_dist::ReadExResp           120224                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         599673                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2081021                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2081021                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2081021                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     62822272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     62822272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                62822272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            719897                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  719897    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              719897                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           801831384                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1308656649                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       52487570                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     32713240                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1034900                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22515321                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       22100515                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.157672                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8244167                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           34                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2882590                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2732390                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       150200                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       123341                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     52571278                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       969302                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     92908374                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.849863                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.282992                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     16171372     17.41%     17.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      7287665      7.84%     25.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5137884      5.53%     30.78% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10274978     11.06%     41.84% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3231608      3.48%     45.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2303556      2.48%     47.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3372162      3.63%     51.43% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3505902      3.77%     55.20% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41623247     44.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     92908374                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     450592841                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          132110905                       # Number of memory references committed
system.switch_cpus0.commit.loads             91572282                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44254696                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          94189031                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          395872178                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6916413                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2395403      0.53%      0.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    268689940     59.63%     60.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       988116      0.22%     60.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1223702      0.27%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      3026374      0.67%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       203001      0.05%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     17023417      3.78%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        59472      0.01%     65.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      7430017      1.65%     66.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       594261      0.13%     66.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16807044      3.73%     70.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        41189      0.01%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     56439069     12.53%     83.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     34002567      7.55%     90.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     35133213      7.80%     98.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      6536056      1.45%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    450592841                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41623247                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5922000                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15469100                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         71430176                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      6133751                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        985237                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     21478325                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        66113                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     521228163                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       385362                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           98299333                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           42843324                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               617452                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               105101                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       970674                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             294962818                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           52487570                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     33077072                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             97918342                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2101754                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           50                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          325                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         45557060                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          414                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99940268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.341254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.951333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        11845597     11.85%     11.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4181227      4.18%     16.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6749182      6.75%     22.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4460344      4.46%     27.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11987967     12.00%     39.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3285805      3.29%     42.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8526693      8.53%     51.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4022941      4.03%     55.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        44880512     44.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99940268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.524681                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.948536                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45557112                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  126                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           18517326                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       11343533                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         9351                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        18441                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       5037843                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        68271                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33312348639                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        985237                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8921697                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        6810378                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles          330                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         74464836                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      8757780                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     515155283                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        43680                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2466739                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1799580                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2899576                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    521154406                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1356747360                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       720654043                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        157066033                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    455272552                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        65881813                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              5                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            5                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         23561225                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               554449220                       # The number of ROB reads
system.switch_cpus0.rob.writes             1013371102                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          450592841                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       11245220                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      8087934                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         9443                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      4576501                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        4576133                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.991959                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         786992                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       987248                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       986576                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          672                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       259507                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         9338                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     99954508                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.584765                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.971052                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     71914661     71.95%     71.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      5020265      5.02%     76.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      1731151      1.73%     78.70% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2101876      2.10%     80.80% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1451576      1.45%     82.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       768472      0.77%     83.03% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       330044      0.33%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1104437      1.10%     84.46% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     15532026     15.54%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     99954508                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     99193658                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     158404390                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           36574107                       # Number of memory references committed
system.switch_cpus1.commit.loads             26115686                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          11213635                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          71637343                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          111218075                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       786898                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         7351      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     85604939     54.04%     54.05% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult         2913      0.00%     54.05% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     54.05% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      2949419      1.86%     55.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     55.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     55.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     55.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     55.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     55.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     55.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     55.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      3506180      2.21%     58.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      1771551      1.12%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     11289750      7.13%     66.37% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       376832      0.24%     66.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      2506752      1.58%     68.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2407641      1.52%     69.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     10997353      6.94%     76.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       409602      0.26%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead      9694326      6.12%     83.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      4190325      2.65%     85.68% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     16421360     10.37%     96.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6268096      3.96%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    158404390                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     15532026                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         1762256                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     74847104                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         20965818                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      2407026                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          9895                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      4567624                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          107                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     158804294                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          520                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           26163240                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           10464247                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                32742                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5709                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        35362                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts              99654405                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           11245220                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      6349701                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             99946748                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          20000                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         12145172                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     99992110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.590432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.984403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        73530782     73.54%     73.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3170103      3.17%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          889752      0.89%     77.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2980819      2.98%     80.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4          946104      0.95%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1232965      1.23%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6          846369      0.85%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1050547      1.05%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        15344669     15.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     99992110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.112411                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.996175                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           12145172                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1615739                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          67102                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          658                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         24379                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33312348639                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          9895                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         2816345                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       33140410                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         22267441                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     41758008                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     158734092                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       742390                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2843572                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      18002239                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      21238945                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    175162081                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          392128094                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       155123941                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        121806403                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    174795265                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          366816                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         12908129                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               243086379                       # The number of ROB reads
system.switch_cpus1.rob.writes              317365466                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         99193658                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          158404390                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       18981219                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     17089273                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       190401                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      8150761                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        8150449                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.996172                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         200839                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       552968                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       552823                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          145                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           14                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     21216216                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       190363                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     97284887                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.761828                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.285543                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     41337386     42.49%     42.49% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     14191130     14.59%     57.08% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      4351336      4.47%     61.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      4383594      4.51%     66.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5515630      5.67%     71.73% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1814340      1.86%     73.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1857216      1.91%     75.50% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       311988      0.32%     75.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     23522267     24.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     97284887                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    176303364                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     268684152                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           53001386                       # Number of memory references committed
system.switch_cpus2.commit.loads             43105775                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17299079                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         150474382                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          162280562                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       197882                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass          803      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    130762553     48.67%     48.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1390061      0.52%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      2375220      0.88%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      3579000      1.33%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      1385174      0.52%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     29809016     11.09%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      8586678      3.20%     66.21% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      1608321      0.60%     66.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     34796681     12.95%     79.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1389259      0.52%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      7542208      2.81%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      2772757      1.03%     84.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     35563567     13.24%     97.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      7122854      2.65%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    268684152                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     23522267                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7618519                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     54030801                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         23607796                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     14570919                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        190785                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      8133423                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           38                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     293332552                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          176                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           44951609                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           12031386                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                54736                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       190294                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             194751190                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           18981219                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      8904111                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             99637718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         381646                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         22085436                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           65                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    100018835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.974755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.429490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        48449601     48.44%     48.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4321085      4.32%     52.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4567445      4.57%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         3966013      3.97%     61.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         5217852      5.22%     66.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3735154      3.73%     70.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1747489      1.75%     71.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1968152      1.97%     73.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        26046044     26.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    100018835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.189742                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.946791                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           22085436                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             342829                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2569558                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          422                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       2538721                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33312348639                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        190785                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        12493467                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       33922997                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         33133730                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     20277841                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     292056303                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        39741                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      14542535                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1979980                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents            58                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    306789583                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          764060741                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       241920082                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        302738110                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    282838409                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        23951161                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         59868386                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               363662988                       # The number of ROB reads
system.switch_cpus2.rob.writes              582534876                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        176303364                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          268684152                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       39712200                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     34806844                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1732119                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     27562122                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       27531654                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.889457                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         463126                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           36                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       172729                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       134941                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        37788                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          139                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     41908855                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1646550                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     93801240                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.145063                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.190749                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     17263472     18.40%     18.40% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      8980619      9.57%     27.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     12757168     13.60%     41.58% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5828104      6.21%     47.79% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9833593     10.48%     58.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3726741      3.97%     62.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1868646      1.99%     64.24% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       690367      0.74%     64.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     32852530     35.02%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     93801240                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    208316307                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     388812029                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           62843876                       # Number of memory references committed
system.switch_cpus3.commit.loads             53680386                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          31611556                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          10139070                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          382403369                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       317343                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      1678182      0.43%      0.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    302656254     77.84%     78.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult     18220537      4.69%     82.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv        31815      0.01%     82.97% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd       405142      0.10%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       387294      0.10%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc       585703      0.15%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd       697954      0.18%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt       371790      0.10%     83.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       176582      0.05%     83.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult       756451      0.19%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt          449      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     51141659     13.15%     96.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      5882094      1.51%     98.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      2538727      0.65%     99.16% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      3281396      0.84%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    388812029                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     32852530                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5999267                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     17723528                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         68725416                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5878470                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1664134                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     26389685                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        88364                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     461052434                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       558009                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           57542926                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            9553856                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                  137                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  442                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1216541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             258975915                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           39712200                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     28129721                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97024548                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3499412                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         39779181                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          159                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99990818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.803172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.076548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        15675338     15.68%     15.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         1645740      1.65%     17.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        15851361     15.85%     33.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1778425      1.78%     34.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        12435792     12.44%     47.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6366687      6.37%     53.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1586033      1.59%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         6714938      6.72%     62.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        37936504     37.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99990818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.396975                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.588800                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           39779184                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   17                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684569425971                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             787246                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        5451673                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1024                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        18076                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       1441690                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33312348639                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1664134                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8842506                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        7759324                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         71198489                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     10526362                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     449447457                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       185727                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2019588                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        582755                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       6180975                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    682293046                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          985297800                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       645181790                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         13669245                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    593377648                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        88915205                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         16110756                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               491669594                       # The number of ROB reads
system.switch_cpus3.rob.writes              867647623                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        208316307                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          388812029                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
