{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574917545524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574917545531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 23:05:45 2019 " "Processing started: Wed Nov 27 23:05:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574917545531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917545531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917545531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574917546096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574917546097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_registers.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556283 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556297 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_capture.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556302 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_capture.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/i2c_sender.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556314 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/i2c_sender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/debounce.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556332 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/debounce.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinc_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinc_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SINC_VGA-COMP_SYNC_VGA " "Found design unit 1: SINC_VGA-COMP_SYNC_VGA" {  } { { "SINC_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/SINC_VGA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556335 ""} { "Info" "ISGN_ENTITY_NAME" "1 SINC_VGA " "Found entity 1: SINC_VGA" {  } { { "SINC_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/SINC_VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_FREC-COMP_DIV_FREC " "Found design unit 1: DIV_FREC-COMP_DIV_FREC" {  } { { "DIV_FREC.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DIV_FREC.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556338 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_FREC " "Found entity 1: DIV_FREC" {  } { { "DIV_FREC.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DIV_FREC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556338 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CONTROLADOR_VGA.vhd(617) " "VHDL syntax error at CONTROLADOR_VGA.vhd(617) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 617 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556374 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CONTROLADOR_VGA.vhd(621) " "VHDL syntax error at CONTROLADOR_VGA.vhd(621) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 621 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556374 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CONTROLADOR_VGA.vhd(622) " "VHDL syntax error at CONTROLADOR_VGA.vhd(622) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 622 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556374 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CONTROLADOR_VGA.vhd(630) " "VHDL syntax error at CONTROLADOR_VGA.vhd(630) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 630 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556374 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" CONTROLADOR_VGA.vhd(631) " "VHDL syntax error at CONTROLADOR_VGA.vhd(631) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 631 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556374 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CONTROLADOR_VGA.vhd(640) " "VHDL syntax error at CONTROLADOR_VGA.vhd(640) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd" 640 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.vhd 0 0 " "Found 0 design units, including 0 entities, in source file controlador_vga.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574917556379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556379 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574917556480 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 27 23:05:56 2019 " "Processing ended: Wed Nov 27 23:05:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574917556480 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574917556480 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574917556480 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574917556480 ""}
