// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module crop_array_ap_uint_14_array_ap_fixed_16_2_5_3_0_1u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        image_V_data_V_TDATA,
        image_V_data_V_TVALID,
        image_V_data_V_TREADY,
        cropped_images_V_data_V_din,
        cropped_images_V_data_V_full_n,
        cropped_images_V_data_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] image_V_data_V_TDATA;
input   image_V_data_V_TVALID;
output   image_V_data_V_TREADY;
output  [15:0] cropped_images_V_data_V_din;
input   cropped_images_V_data_V_full_n;
output   cropped_images_V_data_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg cropped_images_V_data_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [15:0] image_V_data_V_0_data_out;
wire    image_V_data_V_0_vld_in;
wire    image_V_data_V_0_vld_out;
wire    image_V_data_V_0_ack_in;
reg    image_V_data_V_0_ack_out;
reg   [15:0] image_V_data_V_0_payload_A;
reg   [15:0] image_V_data_V_0_payload_B;
reg    image_V_data_V_0_sel_rd;
reg    image_V_data_V_0_sel_wr;
wire    image_V_data_V_0_sel;
wire    image_V_data_V_0_load_A;
wire    image_V_data_V_0_load_B;
reg   [1:0] image_V_data_V_0_state;
wire    image_V_data_V_0_state_cmp_full;
reg    image_V_data_V_TDATA_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln887_1_fu_201_p2;
reg    cropped_images_V_data_V_blk_n;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln90_fu_236_p2;
wire   [6:0] src_row_V_fu_177_p2;
reg   [6:0] src_row_V_reg_257;
wire    ap_CS_fsm_state2;
wire   [0:0] or_ln79_fu_195_p2;
reg   [0:0] or_ln79_reg_262;
wire   [0:0] icmp_ln887_fu_171_p2;
wire   [7:0] src_col_V_fu_207_p2;
wire    cropped_images_stream_0_V_data_0_V_full_n;
reg    cropped_images_stream_0_V_data_0_V_write;
wire   [0:0] or_ln79_2_fu_231_p2;
reg    ap_predicate_op37_write_state3;
reg    ap_block_state3;
wire   [11:0] i_fu_242_p2;
wire   [15:0] cropped_images_stream_0_V_data_0_V_dout;
wire    cropped_images_stream_0_V_data_0_V_empty_n;
reg    cropped_images_stream_0_V_data_0_V_read;
reg    ap_block_state4;
reg   [6:0] t_V_reg_138;
reg    ap_block_state1;
reg   [7:0] t_V_1_reg_149;
reg   [11:0] i_0_reg_160;
wire   [0:0] icmp_ln79_1_fu_189_p2;
wire   [0:0] icmp_ln79_fu_183_p2;
wire   [0:0] icmp_ln79_2_fu_213_p2;
wire   [0:0] icmp_ln79_3_fu_219_p2;
wire   [0:0] or_ln79_1_fu_225_p2;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 image_V_data_V_0_sel_rd = 1'b0;
#0 image_V_data_V_0_sel_wr = 1'b0;
#0 image_V_data_V_0_state = 2'd0;
end

fifo_w16_d2304_A cropped_images_stream_0_V_data_0_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(image_V_data_V_0_data_out),
    .if_full_n(cropped_images_stream_0_V_data_0_V_full_n),
    .if_write(cropped_images_stream_0_V_data_0_V_write),
    .if_dout(cropped_images_stream_0_V_data_0_V_dout),
    .if_empty_n(cropped_images_stream_0_V_data_0_V_empty_n),
    .if_read(cropped_images_stream_0_V_data_0_V_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~(((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_V_data_V_full_n == 1'b0)) | ((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_stream_0_V_data_0_V_empty_n == 1'b0))) & (icmp_ln90_fu_236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        image_V_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((image_V_data_V_0_ack_out == 1'b1) & (image_V_data_V_0_vld_out == 1'b1))) begin
            image_V_data_V_0_sel_rd <= ~image_V_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        image_V_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((image_V_data_V_0_ack_in == 1'b1) & (image_V_data_V_0_vld_in == 1'b1))) begin
            image_V_data_V_0_sel_wr <= ~image_V_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        image_V_data_V_0_state <= 2'd0;
    end else begin
        if ((((image_V_data_V_0_state == 2'd2) & (image_V_data_V_0_vld_in == 1'b0)) | ((image_V_data_V_0_state == 2'd3) & (image_V_data_V_0_vld_in == 1'b0) & (image_V_data_V_0_ack_out == 1'b1)))) begin
            image_V_data_V_0_state <= 2'd2;
        end else if ((((image_V_data_V_0_state == 2'd1) & (image_V_data_V_0_ack_out == 1'b0)) | ((image_V_data_V_0_state == 2'd3) & (image_V_data_V_0_ack_out == 1'b0) & (image_V_data_V_0_vld_in == 1'b1)))) begin
            image_V_data_V_0_state <= 2'd1;
        end else if (((~((image_V_data_V_0_vld_in == 1'b0) & (image_V_data_V_0_ack_out == 1'b1)) & ~((image_V_data_V_0_ack_out == 1'b0) & (image_V_data_V_0_vld_in == 1'b1)) & (image_V_data_V_0_state == 2'd3)) | ((image_V_data_V_0_state == 2'd1) & (image_V_data_V_0_ack_out == 1'b1)) | ((image_V_data_V_0_state == 2'd2) & (image_V_data_V_0_vld_in == 1'b1)))) begin
            image_V_data_V_0_state <= 2'd3;
        end else begin
            image_V_data_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_171_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_0_reg_160 <= 12'd0;
    end else if ((~(((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_V_data_V_full_n == 1'b0)) | ((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_stream_0_V_data_0_V_empty_n == 1'b0))) & (icmp_ln90_fu_236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i_0_reg_160 <= i_fu_242_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((cropped_images_stream_0_V_data_0_V_full_n == 1'b0) & (ap_predicate_op37_write_state3 == 1'b1)) | ((icmp_ln887_1_fu_201_p2 == 1'd0) & (image_V_data_V_0_vld_out == 1'b0))) & (icmp_ln887_1_fu_201_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_1_reg_149 <= src_col_V_fu_207_p2;
    end else if (((icmp_ln887_fu_171_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_1_reg_149 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_138 <= 7'd0;
    end else if ((~(((cropped_images_stream_0_V_data_0_V_full_n == 1'b0) & (ap_predicate_op37_write_state3 == 1'b1)) | ((icmp_ln887_1_fu_201_p2 == 1'd0) & (image_V_data_V_0_vld_out == 1'b0))) & (icmp_ln887_1_fu_201_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_reg_138 <= src_row_V_reg_257;
    end
end

always @ (posedge ap_clk) begin
    if ((image_V_data_V_0_load_A == 1'b1)) begin
        image_V_data_V_0_payload_A <= image_V_data_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((image_V_data_V_0_load_B == 1'b1)) begin
        image_V_data_V_0_payload_B <= image_V_data_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_171_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        or_ln79_reg_262 <= or_ln79_fu_195_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        src_row_V_reg_257 <= src_row_V_fu_177_p2;
    end
end

always @ (*) begin
    if ((~(((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_V_data_V_full_n == 1'b0)) | ((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_stream_0_V_data_0_V_empty_n == 1'b0))) & (icmp_ln90_fu_236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln90_fu_236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        cropped_images_V_data_V_blk_n = cropped_images_V_data_V_full_n;
    end else begin
        cropped_images_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_V_data_V_full_n == 1'b0)) | ((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_stream_0_V_data_0_V_empty_n == 1'b0))) & (icmp_ln90_fu_236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        cropped_images_V_data_V_write = 1'b1;
    end else begin
        cropped_images_V_data_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~(((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_V_data_V_full_n == 1'b0)) | ((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_stream_0_V_data_0_V_empty_n == 1'b0))) & (icmp_ln90_fu_236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        cropped_images_stream_0_V_data_0_V_read = 1'b1;
    end else begin
        cropped_images_stream_0_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~(((cropped_images_stream_0_V_data_0_V_full_n == 1'b0) & (ap_predicate_op37_write_state3 == 1'b1)) | ((icmp_ln887_1_fu_201_p2 == 1'd0) & (image_V_data_V_0_vld_out == 1'b0))) & (1'b1 == ap_CS_fsm_state3) & (ap_predicate_op37_write_state3 == 1'b1))) begin
        cropped_images_stream_0_V_data_0_V_write = 1'b1;
    end else begin
        cropped_images_stream_0_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~(((cropped_images_stream_0_V_data_0_V_full_n == 1'b0) & (ap_predicate_op37_write_state3 == 1'b1)) | ((icmp_ln887_1_fu_201_p2 == 1'd0) & (image_V_data_V_0_vld_out == 1'b0))) & (icmp_ln887_1_fu_201_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        image_V_data_V_0_ack_out = 1'b1;
    end else begin
        image_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((image_V_data_V_0_sel == 1'b1)) begin
        image_V_data_V_0_data_out = image_V_data_V_0_payload_B;
    end else begin
        image_V_data_V_0_data_out = image_V_data_V_0_payload_A;
    end
end

always @ (*) begin
    if (((icmp_ln887_1_fu_201_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        image_V_data_V_TDATA_blk_n = image_V_data_V_0_state[1'd0];
    end else begin
        image_V_data_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_V_data_V_full_n == 1'b0)) | ((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_stream_0_V_data_0_V_empty_n == 1'b0))) & (icmp_ln90_fu_236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln887_fu_171_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~(((cropped_images_stream_0_V_data_0_V_full_n == 1'b0) & (ap_predicate_op37_write_state3 == 1'b1)) | ((icmp_ln887_1_fu_201_p2 == 1'd0) & (image_V_data_V_0_vld_out == 1'b0))) & (icmp_ln887_1_fu_201_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~(((cropped_images_stream_0_V_data_0_V_full_n == 1'b0) & (ap_predicate_op37_write_state3 == 1'b1)) | ((icmp_ln887_1_fu_201_p2 == 1'd0) & (image_V_data_V_0_vld_out == 1'b0))) & (icmp_ln887_1_fu_201_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~(((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_V_data_V_full_n == 1'b0)) | ((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_stream_0_V_data_0_V_empty_n == 1'b0))) & (icmp_ln90_fu_236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_V_data_V_full_n == 1'b0)) | ((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_stream_0_V_data_0_V_empty_n == 1'b0))) & (icmp_ln90_fu_236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3 = (((cropped_images_stream_0_V_data_0_V_full_n == 1'b0) & (ap_predicate_op37_write_state3 == 1'b1)) | ((icmp_ln887_1_fu_201_p2 == 1'd0) & (image_V_data_V_0_vld_out == 1'b0)));
end

always @ (*) begin
    ap_block_state4 = (((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_V_data_V_full_n == 1'b0)) | ((icmp_ln90_fu_236_p2 == 1'd0) & (cropped_images_stream_0_V_data_0_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_predicate_op37_write_state3 = ((or_ln79_2_fu_231_p2 == 1'd0) & (icmp_ln887_1_fu_201_p2 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign cropped_images_V_data_V_din = cropped_images_stream_0_V_data_0_V_dout;

assign i_fu_242_p2 = (i_0_reg_160 + 12'd1);

assign icmp_ln79_1_fu_189_p2 = ((t_V_reg_138 > 7'd85) ? 1'b1 : 1'b0);

assign icmp_ln79_2_fu_213_p2 = ((t_V_1_reg_149 < 8'd59) ? 1'b1 : 1'b0);

assign icmp_ln79_3_fu_219_p2 = ((t_V_1_reg_149 > 8'd106) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_183_p2 = ((t_V_reg_138 < 7'd38) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_201_p2 = ((t_V_1_reg_149 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_171_p2 = ((t_V_reg_138 == 7'd100) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_236_p2 = ((i_0_reg_160 == 12'd2304) ? 1'b1 : 1'b0);

assign image_V_data_V_0_ack_in = image_V_data_V_0_state[1'd1];

assign image_V_data_V_0_load_A = (image_V_data_V_0_state_cmp_full & ~image_V_data_V_0_sel_wr);

assign image_V_data_V_0_load_B = (image_V_data_V_0_state_cmp_full & image_V_data_V_0_sel_wr);

assign image_V_data_V_0_sel = image_V_data_V_0_sel_rd;

assign image_V_data_V_0_state_cmp_full = ((image_V_data_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign image_V_data_V_0_vld_in = image_V_data_V_TVALID;

assign image_V_data_V_0_vld_out = image_V_data_V_0_state[1'd0];

assign image_V_data_V_TREADY = image_V_data_V_0_state[1'd1];

assign or_ln79_1_fu_225_p2 = (icmp_ln79_3_fu_219_p2 | icmp_ln79_2_fu_213_p2);

assign or_ln79_2_fu_231_p2 = (or_ln79_reg_262 | or_ln79_1_fu_225_p2);

assign or_ln79_fu_195_p2 = (icmp_ln79_fu_183_p2 | icmp_ln79_1_fu_189_p2);

assign src_col_V_fu_207_p2 = (t_V_1_reg_149 + 8'd1);

assign src_row_V_fu_177_p2 = (t_V_reg_138 + 7'd1);

assign start_out = real_start;

endmodule //crop_array_ap_uint_14_array_ap_fixed_16_2_5_3_0_1u_config2_s
