

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sat Aug  3 19:57:00 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp2_d1_
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  982040|  982040|  982040|  982040|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_conv_1_fu_530      |conv_1      |    8165|    8165|    8165|    8165|   none  |
        |grp_dense_out_fu_561   |dense_out   |    2414|    2414|    2414|    2414|   none  |
        |grp_conv_2_fu_573      |conv_2      |  792089|  792089|  792089|  792089|   none  |
        |grp_max_pool_1_fu_585  |max_pool_1  |   18421|   18421|   18421|   18421|   none  |
        |grp_max_pool_2_fu_593  |max_pool_2  |    7393|    7393|    7393|    7393|   none  |
        |grp_flat_fu_601        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1      |    1624|    1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1   |      56|      56|         2|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  140350|  140350|      2807|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    2800|    2800|         7|          -|          -|   400|    no    |
        |- DENSE_LOOP  |   10710|   10710|       357|          -|          -|    30|    no    |
        | + FLAT_LOOP  |     350|     350|         7|          -|          -|    50|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    456|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|     50|    8867|  13686|    0|
|Memory           |       96|      -|      96|     30|    0|
|Multiplexer      |        -|      -|       -|    799|    -|
|Register         |        -|      -|     375|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       99|     50|    9338|  14971|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       35|     22|       8|     28|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |cnn_CRTL_BUS_s_axi_U      |cnn_CRTL_BUS_s_axi    |        0|      0|    36|    40|    0|
    |cnn_fadd_32ns_32nkbM_U62  |cnn_fadd_32ns_32nkbM  |        0|      2|   227|   403|    0|
    |cnn_fcmp_32ns_32nmb6_U64  |cnn_fcmp_32ns_32nmb6  |        0|      0|    66|   239|    0|
    |cnn_fmul_32ns_32nlbW_U63  |cnn_fmul_32ns_32nlbW  |        0|      3|   128|   320|    0|
    |grp_conv_1_fu_530         |conv_1                |        0|     26|  5621|  6075|    0|
    |grp_conv_2_fu_573         |conv_2                |        2|      5|   743|  1570|    0|
    |grp_dense_out_fu_561      |dense_out             |        1|     14|  1493|  3440|    0|
    |grp_flat_fu_601           |flat                  |        0|      0|    84|   244|    0|
    |grp_max_pool_1_fu_585     |max_pool_1            |        0|      0|   239|   695|    0|
    |grp_max_pool_2_fu_593     |max_pool_2            |        0|      0|   230|   660|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        3|     50|  8867| 13686|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory      |        Module       | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv_1_input_0_U   |cnn_conv_1_input_0   |        2|   0|   0|    0|    168|   32|     1|         5376|
    |conv_1_input_1_U   |cnn_conv_1_input_0   |        2|   0|   0|    0|    168|   32|     1|         5376|
    |conv_1_input_2_U   |cnn_conv_1_input_0   |        2|   0|   0|    0|    168|   32|     1|         5376|
    |conv_1_input_3_U   |cnn_conv_1_input_3   |        2|   0|   0|    0|    140|   32|     1|         4480|
    |conv_1_input_4_U   |cnn_conv_1_input_3   |        2|   0|   0|    0|    140|   32|     1|         4480|
    |conv_1_out_U       |cnn_conv_1_out       |        8|   0|   0|    0|   4056|   32|     1|       129792|
    |conv_2_out_U       |cnn_conv_2_out       |        4|   0|   0|    0|   1936|   32|     1|        61952|
    |dense_1_bias_U     |cnn_dense_1_bias     |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_out_U      |cnn_dense_1_out      |        1|   0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U  |cnn_dense_1_weights  |       64|   0|   0|    0|  20000|   32|     1|       640000|
    |dense_2_bias_U     |cnn_dense_2_bias     |        0|  32|  15|    0|     30|   32|     1|          960|
    |dense_2_out_U      |cnn_dense_2_out      |        0|  64|  15|    0|     30|   32|     1|          960|
    |dense_2_weights_U  |cnn_dense_2_weights  |        4|   0|   0|    0|   1500|   32|     1|        48000|
    |max_pool_1_out_U   |cnn_max_pool_1_out   |        2|   0|   0|    0|   1014|   32|     1|        32448|
    |max_pool_2_out_U   |cnn_max_pool_2_out   |        1|   0|   0|    0|    400|   32|     1|        12800|
    |flat_array_U       |cnn_max_pool_2_out   |        1|   0|   0|    0|    400|   32|     1|        12800|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total              |                     |       96|  96|  30|    0|  30250|  512|    16|       968000|
    +-------------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_3_fu_946_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln14_4_fu_812_p2   |     +    |      0|  0|  21|          15|           6|
    |add_ln14_fu_818_p2     |     +    |      0|  0|  21|          15|          15|
    |add_ln23_17_fu_741_p2  |     +    |      0|  0|  15|           5|           1|
    |add_ln23_fu_647_p2     |     +    |      0|  0|  13|          11|           6|
    |add_ln27_fu_736_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln28_fu_769_p2     |     +    |      0|  0|  14|          10|           1|
    |i_1_fu_781_p2          |     +    |      0|  0|  15|           6|           1|
    |i_2_fu_885_p2          |     +    |      0|  0|  15|           5|           1|
    |i_fu_659_p2            |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_665_p2        |     +    |      0|  0|  14|           5|          10|
    |j_1_fu_721_p2          |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_905_p2          |     +    |      0|  0|  15|           6|           1|
    |j_fu_801_p2            |     +    |      0|  0|  15|           9|           1|
    |sub_ln14_fu_940_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln27_fu_709_p2     |     -    |      0|  0|  15|           9|           9|
    |and_ln19_1_fu_992_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln19_fu_864_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_899_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_795_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_1_fu_852_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_2_fu_974_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln19_3_fu_980_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_846_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln23_1_fu_747_p2  |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln23_fu_653_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln25_fu_715_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln9_1_fu_879_p2   |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln9_fu_775_p2     |   icmp   |      0|  0|  11|           6|           5|
    |or_ln19_1_fu_986_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_858_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0         |  select  |      0|  0|  32|           1|           1|
    |dense_2_out_d0         |  select  |      0|  0|  32|           1|           1|
    |select_ln23_fu_753_p3  |  select  |      0|  0|   5|           1|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 456|         249|         136|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  181|         41|    1|         41|
    |conv_1_input_0_address0  |   15|          3|    8|         24|
    |conv_1_input_0_ce0       |   15|          3|    1|          3|
    |conv_1_input_0_ce1       |    9|          2|    1|          2|
    |conv_1_input_1_address0  |   15|          3|    8|         24|
    |conv_1_input_1_ce0       |   15|          3|    1|          3|
    |conv_1_input_1_ce1       |    9|          2|    1|          2|
    |conv_1_input_2_address0  |   15|          3|    8|         24|
    |conv_1_input_2_ce0       |   15|          3|    1|          3|
    |conv_1_input_2_ce1       |    9|          2|    1|          2|
    |conv_1_input_3_address0  |   15|          3|    8|         24|
    |conv_1_input_3_ce0       |   15|          3|    1|          3|
    |conv_1_input_3_ce1       |    9|          2|    1|          2|
    |conv_1_input_4_address0  |   15|          3|    8|         24|
    |conv_1_input_4_ce0       |   15|          3|    1|          3|
    |conv_1_input_4_ce1       |    9|          2|    1|          2|
    |conv_1_out_address0      |   15|          3|   12|         36|
    |conv_1_out_ce0           |   15|          3|    1|          3|
    |conv_1_out_we0           |    9|          2|    1|          2|
    |conv_2_out_address0      |   15|          3|   11|         33|
    |conv_2_out_ce0           |   15|          3|    1|          3|
    |conv_2_out_we0           |    9|          2|    1|          2|
    |dense_1_out_address0     |   15|          3|    6|         18|
    |dense_2_out_address0     |   15|          3|    5|         15|
    |dense_2_out_ce0          |   15|          3|    1|          3|
    |flat_array_address0      |   15|          3|    9|         27|
    |flat_array_ce0           |   15|          3|    1|          3|
    |flat_array_we0           |    9|          2|    1|          2|
    |grp_fu_609_p0            |   15|          3|   32|         96|
    |grp_fu_609_p1            |   21|          4|   32|        128|
    |grp_fu_617_p0            |   15|          3|   32|         96|
    |grp_fu_617_p1            |   15|          3|   32|         96|
    |i_0_i8_reg_496           |    9|          2|    5|         10|
    |i_0_i_reg_451            |    9|          2|    6|         12|
    |i_0_reg_395              |    9|          2|    5|         10|
    |ix_in_0_reg_383          |    9|          2|   10|         20|
    |ix_in_1_reg_429          |    9|          2|   10|         20|
    |j_0_i12_reg_519          |    9|          2|    6|         12|
    |j_0_i_reg_474            |    9|          2|    9|         18|
    |j_0_reg_440              |    9|          2|    5|         10|
    |max_pool_1_out_address0  |   15|          3|   10|         30|
    |max_pool_1_out_ce0       |   15|          3|    1|          3|
    |max_pool_1_out_we0       |    9|          2|    1|          2|
    |max_pool_2_out_address0  |   15|          3|    9|         27|
    |max_pool_2_out_ce0       |   15|          3|    1|          3|
    |max_pool_2_out_we0       |    9|          2|    1|          2|
    |phi_mul4_reg_485         |    9|          2|   15|         30|
    |phi_mul_reg_406          |    9|          2|   11|         22|
    |phi_urem_reg_417         |    9|          2|    5|         10|
    |sum_0_i11_reg_507        |    9|          2|   32|         64|
    |sum_0_i_reg_462          |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  799|        169|  403|       1118|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln14_4_reg_1089                 |  15|   0|   15|          0|
    |add_ln23_reg_1007                   |  11|   0|   11|          0|
    |add_ln27_reg_1047                   |   9|   0|    9|          0|
    |ap_CS_fsm                           |  40|   0|   40|          0|
    |grp_conv_1_fu_530_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_573_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_out_fu_561_ap_start_reg   |   1|   0|    1|          0|
    |grp_flat_fu_601_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_585_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_593_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i8_reg_496                      |   5|   0|    5|          0|
    |i_0_i_reg_451                       |   6|   0|    6|          0|
    |i_0_reg_395                         |   5|   0|    5|          0|
    |i_1_reg_1065                        |   6|   0|    6|          0|
    |i_2_reg_1127                        |   5|   0|    5|          0|
    |i_reg_1015                          |   5|   0|    5|          0|
    |ix_in_0_reg_383                     |  10|   0|   10|          0|
    |ix_in_1_reg_429                     |  10|   0|   10|          0|
    |ix_in_reg_1020                      |  10|   0|   10|          0|
    |j_0_i12_reg_519                     |   6|   0|    6|          0|
    |j_0_i_reg_474                       |   9|   0|    9|          0|
    |j_0_reg_440                         |   5|   0|    5|          0|
    |j_1_reg_1037                        |   5|   0|    5|          0|
    |j_2_reg_1146                        |   6|   0|    6|          0|
    |j_reg_1084                          |   9|   0|    9|          0|
    |phi_mul4_reg_485                    |  15|   0|   15|          0|
    |phi_mul_reg_406                     |  11|   0|   11|          0|
    |phi_urem_reg_417                    |   5|   0|    5|          0|
    |reg_631                             |  32|   0|   32|          0|
    |reg_642                             |  32|   0|   32|          0|
    |sub_ln27_reg_1029                   |   7|   0|    9|          2|
    |sum_0_i11_reg_507                   |  32|   0|   32|          0|
    |sum_0_i_reg_462                     |  32|   0|   32|          0|
    |trunc_ln27_reg_1025                 |   4|   0|    4|          0|
    |zext_ln13_3_reg_1138                |   5|   0|   12|          7|
    |zext_ln13_reg_1076                  |   6|   0|   15|          9|
    |zext_ln14_4_reg_1132                |   5|   0|   64|         59|
    |zext_ln14_reg_1070                  |   6|   0|   64|         58|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 375|   0|  510|        135|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

