# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_ctrlMod
# vsim -gui work.tb_ctrlMod 
# Start time: 16:59:52 on Feb 27,2025
# Loading work.tb_ctrlMod
# Loading work.ctrl_mat_mult
# ** Warning: (vsim-3017) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ctrlMod/UUT File: C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/synthesis/Components/ctrl_mat_mult.v
# ** Warning: (vsim-3722) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Missing connection for port 'clock_count'.
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(27)
#    Time: 100 ps  Iteration: 0  Instance: /tb_ctrlMod
# Break in Module tb_ctrlMod at C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v line 27
add wave -position insertpoint  \
sim:/tb_ctrlMod/UUT/S0 \
sim:/tb_ctrlMod/UUT/S1 \
sim:/tb_ctrlMod/UUT/S2 \
sim:/tb_ctrlMod/UUT/start \
sim:/tb_ctrlMod/UUT/reset \
sim:/tb_ctrlMod/UUT/clk \
sim:/tb_ctrlMod/UUT/clock_count \
sim:/tb_ctrlMod/UUT/done \
sim:/tb_ctrlMod/UUT/MAC_CLR \
sim:/tb_ctrlMod/UUT/Load \
sim:/tb_ctrlMod/UUT/wireOut
restart -f
# Loading work.tb_ctrlMod
# Loading work.ctrl_mat_mult
# ** Warning: (vsim-3017) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ctrlMod/UUT File: C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/synthesis/Components/ctrl_mat_mult.v
# ** Warning: (vsim-3722) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Missing connection for port 'clock_count'.
run -all
# ** Note: $stop    : C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(27)
#    Time: 100 ps  Iteration: 0  Instance: /tb_ctrlMod
# Break in Module tb_ctrlMod at C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v line 27
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
add wave -position insertpoint  \
sim:/tb_ctrlMod/UUT/state
add wave -position insertpoint  \
sim:/tb_ctrlMod/UUT/nextstate
restart -f
# Loading work.tb_ctrlMod
# Loading work.ctrl_mat_mult
# ** Warning: (vsim-3017) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ctrlMod/UUT File: C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/synthesis/Components/ctrl_mat_mult.v
# ** Warning: (vsim-3722) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Missing connection for port 'clock_count'.
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(32)
#    Time: 200 ps  Iteration: 0  Instance: /tb_ctrlMod
# Break in Module tb_ctrlMod at C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v line 32
add wave -position insertpoint  \
sim:/tb_ctrlMod/UUT/S0 \
sim:/tb_ctrlMod/UUT/S1 \
sim:/tb_ctrlMod/UUT/S2 \
sim:/tb_ctrlMod/UUT/start \
sim:/tb_ctrlMod/UUT/reset \
sim:/tb_ctrlMod/UUT/clk \
sim:/tb_ctrlMod/UUT/clock_count \
sim:/tb_ctrlMod/UUT/done \
sim:/tb_ctrlMod/UUT/MAC_CLR \
sim:/tb_ctrlMod/UUT/Load \
sim:/tb_ctrlMod/UUT/wireOut \
sim:/tb_ctrlMod/UUT/state \
sim:/tb_ctrlMod/UUT/nextstate \
sim:/tb_ctrlMod/UUT/mult_count
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.tb_ctrlMod
# Loading work.ctrl_mat_mult
# ** Warning: (vsim-3017) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ctrlMod/UUT File: C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/synthesis/Components/ctrl_mat_mult.v
# ** Warning: (vsim-3722) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Missing connection for port 'clock_count'.
run -all
# ** Note: $stop    : C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(32)
#    Time: 200 ps  Iteration: 0  Instance: /tb_ctrlMod
# Break in Module tb_ctrlMod at C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v line 32
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.tb_ctrlMod
# Loading work.ctrl_mat_mult
# ** Warning: (vsim-3017) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ctrlMod/UUT File: C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/synthesis/Components/ctrl_mat_mult.v
# ** Warning: (vsim-3722) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Missing connection for port 'clock_count'.
run -all
# ** Note: $stop    : C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(32)
#    Time: 600 ps  Iteration: 0  Instance: /tb_ctrlMod
# Break in Module tb_ctrlMod at C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v line 32
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.tb_ctrlMod
# Loading work.ctrl_mat_mult
# ** Warning: (vsim-3017) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ctrlMod/UUT File: C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/synthesis/Components/ctrl_mat_mult.v
# ** Warning: (vsim-3722) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Missing connection for port 'clock_count'.
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(32)
#    Time: 1100 ps  Iteration: 0  Instance: /tb_ctrlMod
# Break in Module tb_ctrlMod at C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v line 32
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.tb_ctrlMod
# Loading work.ctrl_mat_mult
# ** Warning: (vsim-3017) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ctrlMod/UUT File: C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/synthesis/Components/ctrl_mat_mult.v
# ** Warning: (vsim-3722) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Missing connection for port 'clock_count'.
run -all
# Mac Clear, 1  time = 100
# Mac Clear, 0  time = 110
# Mac Clear, 1  time = 270
# Mac Clear, 0  time = 290
# Mac Clear, 1  time = 430
# Mac Clear, 0  time = 450
# Mac Clear, 1  time = 590
# Mac Clear, 0  time = 610
# Mac Clear, 1  time = 750
# Mac Clear, 0  time = 770
# Mac Clear, 1  time = 910
# Mac Clear, 0  time = 930
# Mac Clear, 1  time = 1070
# Mac Clear, 0  time = 1090
# ** Note: $stop    : C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(35)
#    Time: 1100 ps  Iteration: 0  Instance: /tb_ctrlMod
# Break in Module tb_ctrlMod at C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v line 35
restart -f
# ** Warning: (vsim-3017) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ctrlMod/UUT File: C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/synthesis/Components/ctrl_mat_mult.v
# ** Warning: (vsim-3722) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Missing connection for port 'clock_count'.
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
run -all
# Mac Clear, 1  time = 100
# Mac Clear, 0  time = 110
# Mac Clear, 1  time = 270
# Mac Clear, 0  time = 290
# Mac Clear, 1  time = 430
# Mac Clear, 0  time = 450
# Mac Clear, 1  time = 590
# Mac Clear, 0  time = 610
# Mac Clear, 1  time = 750
# Mac Clear, 0  time = 770
# Mac Clear, 1  time = 910
# Mac Clear, 0  time = 930
# Mac Clear, 1  time = 1070
# Mac Clear, 0  time = 1090
# ** Note: $stop    : C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(35)
#    Time: 1100 ps  Iteration: 0  Instance: /tb_ctrlMod
# Break in Module tb_ctrlMod at C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v line 35
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.tb_ctrlMod
# Loading work.ctrl_mat_mult
# ** Warning: (vsim-3017) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ctrlMod/UUT File: C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/synthesis/Components/ctrl_mat_mult.v
# ** Warning: (vsim-3722) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Missing connection for port 'clock_count'.
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
run -continue
# Mac Clear, 1  time = 100
# Mac Clear, 0  time = 110
# Mac Clear, 1  time = 270
# Mac Clear, 0  time = 290
# Mac Clear, 1  time = 430
# Mac Clear, 0  time = 450
# Mac Clear, 1  time = 590
# Mac Clear, 0  time = 610
# Mac Clear, 1  time = 750
# Mac Clear, 0  time = 770
# Mac Clear, 1  time = 910
# Mac Clear, 0  time = 930
# Mac Clear, 1  time = 1070
# Mac Clear, 0  time = 1090
# Mac Clear, 1  time = 1230
# Mac Clear, 0  time = 1250
# ** Note: $stop    : C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(35)
#    Time: 5100 ps  Iteration: 0  Instance: /tb_ctrlMod
# Break in Module tb_ctrlMod at C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v line 35
run -all
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
# Break key hit
# Simulation stop requested.
restart -f
# Loading work.tb_ctrlMod
# Loading work.ctrl_mat_mult
# ** Warning: (vsim-3017) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ctrlMod/UUT File: C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/synthesis/Components/ctrl_mat_mult.v
# ** Warning: (vsim-3722) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Missing connection for port 'clock_count'.
restart -f
# ** Warning: (vsim-3017) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ctrlMod/UUT File: C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/synthesis/Components/ctrl_mat_mult.v
# ** Warning: (vsim-3722) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Missing connection for port 'clock_count'.
restart -f
# ** Warning: (vsim-3017) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_ctrlMod/UUT File: C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/synthesis/Components/ctrl_mat_mult.v
# ** Warning: (vsim-3722) C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(6): [TFMPC] - Missing connection for port 'clock_count'.
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.tb_ctrlMod
# Loading work.ctrl_mat_mult
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
run -all
# Mac Clear, 1  time = 100
# Mac Clear, 0  time = 110
# Mac Clear, 1  time = 270
# Mac Clear, 0  time = 290
# Mac Clear, 1  time = 430
# Mac Clear, 0  time = 450
# Mac Clear, 1  time = 590
# Mac Clear, 0  time = 610
# Mac Clear, 1  time = 750
# Mac Clear, 0  time = 770
# Mac Clear, 1  time = 910
# Mac Clear, 0  time = 930
# Mac Clear, 1  time = 1070
# Mac Clear, 0  time = 1090
# Mac Clear, 1  time = 1230
# Mac Clear, 0  time = 1250
# ** Note: $stop    : C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(36)
#    Time: 1600 ps  Iteration: 0  Instance: /tb_ctrlMod
# Break in Module tb_ctrlMod at C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v line 36
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.tb_ctrlMod
# Loading work.ctrl_mat_mult
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
run -all
# Mac Clear, 1  time = 100
# Mac Clear, 0  time = 110
# Mac Clear, 1  time = 270
# Mac Clear, 0  time = 290
# Mac Clear, 1  time = 430
# Mac Clear, 0  time = 450
# Mac Clear, 1  time = 590
# Mac Clear, 0  time = 610
# Mac Clear, 1  time = 750
# Mac Clear, 0  time = 770
# Mac Clear, 1  time = 910
# Mac Clear, 0  time = 930
# Mac Clear, 1  time = 1070
# Mac Clear, 0  time = 1090
# Mac Clear, 1  time = 1230
# Mac Clear, 0  time = 1250
# ** Note: $stop    : C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(36)
#    Time: 1600 ps  Iteration: 0  Instance: /tb_ctrlMod
# Break in Module tb_ctrlMod at C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v line 36
restart -f
# Loading work.tb_ctrlMod
# Loading work.ctrl_mat_mult
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
run -all
# Mac Clear, 1  time = 100
# Mac Clear, 0  time = 110
# Mac Clear, 1  time = 270
# Mac Clear, 0  time = 290
# Mac Clear, 1  time = 430
# Mac Clear, 0  time = 450
# Mac Clear, 1  time = 590
# Mac Clear, 0  time = 610
# Mac Clear, 1  time = 750
# Mac Clear, 0  time = 770
# Mac Clear, 1  time = 910
# Mac Clear, 0  time = 930
# Mac Clear, 1  time = 1070
# Mac Clear, 0  time = 1090
# Mac Clear, 1  time = 1230
# Mac Clear, 0  time = 1250
# ** Note: $stop    : C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(36)
#    Time: 1600 ps  Iteration: 0  Instance: /tb_ctrlMod
# Break in Module tb_ctrlMod at C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v line 36
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.tb_ctrlMod
# Loading work.ctrl_mat_mult
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
run -all
# Mac Clear, 1   clock count = 00000000000   time = 100
# Mac Clear, 0   clock count = 00000000000   time = 110
# Mac Clear, 0   clock count = 00000000001   time = 130
# Mac Clear, 0   clock count = 00000000010   time = 150
# Mac Clear, 0   clock count = 00000000011   time = 170
# Mac Clear, 0   clock count = 00000000100   time = 190
# Mac Clear, 0   clock count = 00000000101   time = 210
# Mac Clear, 0   clock count = 00000000110   time = 230
# Mac Clear, 0   clock count = 00000000111   time = 250
# Mac Clear, 1   clock count = 00000001000   time = 270
# Mac Clear, 0   clock count = 00000001001   time = 290
# Mac Clear, 0   clock count = 00000001010   time = 310
# Mac Clear, 0   clock count = 00000001011   time = 330
# Mac Clear, 0   clock count = 00000001100   time = 350
# Mac Clear, 0   clock count = 00000001101   time = 370
# Mac Clear, 0   clock count = 00000001110   time = 390
# Mac Clear, 0   clock count = 00000001111   time = 410
# Mac Clear, 1   clock count = 00000010000   time = 430
# Mac Clear, 0   clock count = 00000010001   time = 450
# Mac Clear, 0   clock count = 00000010010   time = 470
# Mac Clear, 0   clock count = 00000010011   time = 490
# Mac Clear, 0   clock count = 00000010100   time = 510
# Mac Clear, 0   clock count = 00000010101   time = 530
# Mac Clear, 0   clock count = 00000010110   time = 550
# Mac Clear, 0   clock count = 00000010111   time = 570
# Mac Clear, 1   clock count = 00000011000   time = 590
# Mac Clear, 0   clock count = 00000011001   time = 610
# Mac Clear, 0   clock count = 00000011010   time = 630
# Mac Clear, 0   clock count = 00000011011   time = 650
# Mac Clear, 0   clock count = 00000011100   time = 670
# Mac Clear, 0   clock count = 00000011101   time = 690
# Mac Clear, 0   clock count = 00000011110   time = 710
# Mac Clear, 0   clock count = 00000011111   time = 730
# Mac Clear, 1   clock count = 00000100000   time = 750
# Mac Clear, 0   clock count = 00000100001   time = 770
# Mac Clear, 0   clock count = 00000100010   time = 790
# Mac Clear, 0   clock count = 00000100011   time = 810
# Mac Clear, 0   clock count = 00000100100   time = 830
# Mac Clear, 0   clock count = 00000100101   time = 850
# Mac Clear, 0   clock count = 00000100110   time = 870
# Mac Clear, 0   clock count = 00000100111   time = 890
# Mac Clear, 1   clock count = 00000101000   time = 910
# Mac Clear, 0   clock count = 00000101001   time = 930
# Mac Clear, 0   clock count = 00000101010   time = 950
# Mac Clear, 0   clock count = 00000101011   time = 970
# Mac Clear, 0   clock count = 00000101100   time = 990
# Mac Clear, 0   clock count = 00000101101   time = 1010
# Mac Clear, 0   clock count = 00000101110   time = 1030
# Mac Clear, 0   clock count = 00000101111   time = 1050
# Mac Clear, 1   clock count = 00000110000   time = 1070
# Mac Clear, 0   clock count = 00000110001   time = 1090
# Mac Clear, 0   clock count = 00000110010   time = 1110
# Mac Clear, 0   clock count = 00000110011   time = 1130
# Mac Clear, 0   clock count = 00000110100   time = 1150
# Mac Clear, 0   clock count = 00000110101   time = 1170
# Mac Clear, 0   clock count = 00000110110   time = 1190
# Mac Clear, 0   clock count = 00000110111   time = 1210
# Mac Clear, 1   clock count = 00000111000   time = 1230
# Mac Clear, 0   clock count = 00000111001   time = 1250
# Mac Clear, 0   clock count = 00000111010   time = 1270
# Mac Clear, 0   clock count = 00000111011   time = 1290
# Mac Clear, 0   clock count = 00000111100   time = 1310
# Mac Clear, 0   clock count = 00000111101   time = 1330
# Mac Clear, 0   clock count = 00000111110   time = 1350
# Mac Clear, 0   clock count = 00000111111   time = 1370
# Mac Clear, 0   clock count = 00001000000   time = 1390
# ** Note: $stop    : C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(36)
#    Time: 1600 ps  Iteration: 0  Instance: /tb_ctrlMod
# Break in Module tb_ctrlMod at C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v line 36
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.tb_ctrlMod
# Loading work.ctrl_mat_mult
# Break key hit
restart -f
add wave -position insertpoint  \
sim:/tb_ctrlMod/start
add wave -position insertpoint  \
sim:/tb_ctrlMod/reset
add wave -position insertpoint  \
sim:/tb_ctrlMod/clk
add wave -position insertpoint  \
sim:/tb_ctrlMod/UUT/clock_count
add wave -position insertpoint  \
sim:/tb_ctrlMod/UUT/done
add wave -position insertpoint  \
sim:/tb_ctrlMod/UUT/MAC_CLR
add wave -position insertpoint  \
sim:/tb_ctrlMod/UUT/Load
add wave -position insertpoint  \
sim:/tb_ctrlMod/UUT/state
add wave -position insertpoint  \
sim:/tb_ctrlMod/UUT/nextstate
# Compile of ctrl_mat_mult.v was successful.
# Compile of tb_ctrlMod.v was successful.
# 2 compiles, 0 failed with no errors.
run -all
# Mac Clear, 1   time = 100
# Mac Clear, 0   time = 110
# Mac Clear, 1   time = 270
# Mac Clear, 0   time = 290
# Mac Clear, 1   time = 430
# Mac Clear, 0   time = 450
# Mac Clear, 1   time = 590
# Mac Clear, 0   time = 610
# Mac Clear, 1   time = 750
# Mac Clear, 0   time = 770
# Mac Clear, 1   time = 910
# Mac Clear, 0   time = 930
# Mac Clear, 1   time = 1070
# Mac Clear, 0   time = 1090
# Mac Clear, 1   time = 1230
# Mac Clear, 0   time = 1250
# ** Note: $stop    : C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v(36)
#    Time: 1600 ps  Iteration: 0  Instance: /tb_ctrlMod
# Break in Module tb_ctrlMod at C:/Users/iyung/Documents/School/UC Davis/EEC 180/lab6/Task2/tb_files/tb_ctrlMod.v line 36
# End time: 03:44:55 on Feb 28,2025, Elapsed time: 10:45:03
# Errors: 0, Warnings: 24
