<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.7 (Version 11.7.0.119)</text>
<text>Date: Thu Feb 02 00:52:21 2017
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S090TS</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>484 FBGA</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 2.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>M2S_MSS</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.edn</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Merge User SDC file(s) with Existing Timing Constraints</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Abort Compile if errors are found in PDC file(s)</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>143</cell>
 <cell>86184</cell>
 <cell>0.17</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>185</cell>
 <cell>86184</cell>
 <cell>0.21</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>795</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>79</cell>
 <cell>265</cell>
 <cell>29.81</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>73</cell>
 <cell>265</cell>
 <cell>27.55</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>3</cell>
 <cell>132</cell>
 <cell>2.27</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>112</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>109</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>84</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>6</cell>
 <cell>16</cell>
 <cell>37.50</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>6</cell>
 <cell>16.67</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>SERDESIF Blocks</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>-- SERDESIF Lanes</cell>
 <cell>1</cell>
 <cell>4</cell>
 <cell>25.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>143</cell>
 <cell>185</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>143</cell>
 <cell>185</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (512KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>SERDESIF Lanes Usage</name></section>
<table>
<header>
 <cell>SERDESIF</cell>
 <cell>Lane0</cell>
 <cell>Lane1</cell>
 <cell>Lane2</cell>
 <cell>Lane3</cell>
</header>
<row>
 <cell>SERDESIF_0</cell>
 <cell>PCIE1 (Gen1)</cell>
 <cell>----</cell>
 <cell>----</cell>
 <cell>----</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>13</cell>
 <cell>1</cell>
</row>
<row>
 <cell>14</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>2</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>16</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>40</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>17</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Bidirectional I/O Pairs</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS25</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 15</cell>
 <cell> 13</cell>
 <cell> 8</cell>
</row>
<row>
 <cell>SSTL18I (Input/Bidirectional)</cell>
 <cell> 1.80v</cell>
 <cell> 1.00v</cell>
 <cell> 1</cell>
 <cell> 0</cell>
 <cell> 11</cell>
</row>
<row>
 <cell>SSTL18I (Output)</cell>
 <cell> 1.80v</cell>
 <cell> N/A</cell>
 <cell> 0</cell>
 <cell> 29</cell>
 <cell> 0</cell>
</row>
<row>
 <cell>LVDS</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 2</cell>
 <cell> 0</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 59</cell>
 <cell>74.68%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 20</cell>
 <cell>25.32%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>112</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/MSS_ADLIB_INST_RNI7K43</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/M2S_MSS_sb_MSS_0/MSS_ADLIB_INST_RNI7K43/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>110</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/FIC_2_APB_M_PCLK_inferred_clock_RNIVUHA</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/M2S_MSS_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIVUHA/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>42</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FAB_CCC_GL0_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>36</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/FABOSC_0_RCOSC_25_50MHZ_O2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>34</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORERESETP_0/sm0_areset_n_rcosc</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_RNIDB37/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>29</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORERESETP_0/sm0_areset_n_clk_base</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORERESETP_0/sdif0_areset_n_clk_base_RNI7MR6/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>47</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORECONFIGP_0/state_347_d</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORECONFIGP_0/state_s0_0_a2_0_a2</cell>
</row>
<row>
 <cell>41</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORECONFIGP_0/state[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORECONFIGP_0/state[1]</cell>
</row>
<row>
 <cell>34</cell>
 <cell>INT_NET</cell>
 <cell>Net   : N_39</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORECONFIGP_0/R_SDIF0_PSEL_1_i_o2</cell>
</row>
<row>
 <cell>19</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORECONFIGP_0_MDDR_APBmslave_PSELx</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORECONFIGP_0/MDDR_PSEL_0_a4</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORECONFIGP_0/soft_reset_reg6</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORECONFIGP_0/soft_reset_reg6_0_a2</cell>
</row>
<row>
 <cell>15</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORECONFIGP_0/N_126</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORECONFIGP_0/prdata_0_iv_0_a3[2]</cell>
</row>
<row>
 <cell>14</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORERESETP_0/count_ddr_enable_rcosc</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORERESETP_0/count_ddr_enable_rcosc</cell>
</row>
<row>
 <cell>13</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORERESETP_0/count_sdif0_enable_rcosc</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORERESETP_0/count_sdif0_enable_rcosc</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/M2S_MSS_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/M2S_MSS_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/M2S_MSS_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/M2S_MSS_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>47</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORECONFIGP_0/state_347_d</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORECONFIGP_0/state_s0_0_a2_0_a2</cell>
</row>
<row>
 <cell>41</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORECONFIGP_0/state[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORECONFIGP_0/state[1]</cell>
</row>
<row>
 <cell>34</cell>
 <cell>INT_NET</cell>
 <cell>Net   : N_39</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORECONFIGP_0/R_SDIF0_PSEL_1_i_o2</cell>
</row>
<row>
 <cell>19</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORECONFIGP_0_MDDR_APBmslave_PSELx</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORECONFIGP_0/MDDR_PSEL_0_a4</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORECONFIGP_0/soft_reset_reg6</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORECONFIGP_0/soft_reset_reg6_0_a2</cell>
</row>
<row>
 <cell>15</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORECONFIGP_0/N_126</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORECONFIGP_0/prdata_0_iv_0_a3[2]</cell>
</row>
<row>
 <cell>14</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORERESETP_0/count_ddr_enable_rcosc</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORERESETP_0/count_ddr_enable_rcosc</cell>
</row>
<row>
 <cell>13</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/CORERESETP_0/count_sdif0_enable_rcosc</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/CORERESETP_0/count_sdif0_enable_rcosc</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/M2S_MSS_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/M2S_MSS_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : M2S_MSS_sb_0/M2S_MSS_sb_MSS_TMP_0_FIC_2_APB_MASTER_PADDR[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: M2S_MSS_sb_0/M2S_MSS_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
</table>
</doc>
