Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\18.1\max10_packet_gen\fyp_max10_tse_sys.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\18.1\max10_packet_gen\fyp_max10_tse_sys --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading max10_packet_gen/fyp_max10_tse_sys.qsys
Progress: Reading input file
Progress: Adding clk_125 [clock_source 18.1]
Progress: Parameterizing module clk_125
Progress: Adding eth_tse_0 [altera_eth_tse 18.1]
Progress: Parameterizing module eth_tse_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding master_0 [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: fyp_max10_tse_sys.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: fyp_max10_tse_sys.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\18.1\max10_packet_gen\fyp_max10_tse_sys.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\18.1\max10_packet_gen\fyp_max10_tse_sys\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading max10_packet_gen/fyp_max10_tse_sys.qsys
Progress: Reading input file
Progress: Adding clk_125 [clock_source 18.1]
Progress: Parameterizing module clk_125
Progress: Adding eth_tse_0 [altera_eth_tse 18.1]
Progress: Parameterizing module eth_tse_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding master_0 [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: fyp_max10_tse_sys.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning: fyp_max10_tse_sys.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master
Info: fyp_max10_tse_sys: Generating fyp_max10_tse_sys "fyp_max10_tse_sys" for QUARTUS_SYNTH
Info: Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has address signal 32 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: eth_tse_0: "fyp_max10_tse_sys" instantiated altera_eth_tse "eth_tse_0"
Info: jtag_uart_0: Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt7943_4477700929129662207.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt7943_4477700929129662207.dir/0002_jtag_uart_0_gen//fyp_max10_tse_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'
Info: jtag_uart_0: "fyp_max10_tse_sys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: master_0: "fyp_max10_tse_sys" instantiated altera_jtag_avalon_master "master_0"
Info: mm_interconnect_0: "fyp_max10_tse_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "fyp_max10_tse_sys" instantiated altera_reset_controller "rst_controller"
Info: i_tse_mac: "eth_tse_0" instantiated altera_eth_tse_mac "i_tse_mac"
Info: rgmii_in4_0: "eth_tse_0" instantiated altera_gpio_lite "rgmii_in4_0"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file C:/intelFPGA_lite/18.1/max10_packet_gen/fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: eth_tse_0_control_port_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "eth_tse_0_control_port_translator"
Info: fyp_max10_tse_sys: Done "fyp_max10_tse_sys" with 18 modules, 144 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
