/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_SDS_EQ_0_H__
#define BCHP_SDS_EQ_0_H__

/***************************************************************************
 *SDS_EQ_0 - SDS Equalizer Register Set
 ***************************************************************************/
#define BCHP_SDS_EQ_0_EQMISCCTL                  0x04000200 /* Equalizer Misc Control Register (Formerly,EQMISC,EQBLND,EQMODE) */
#define BCHP_SDS_EQ_0_EQFFECTL                   0x04000204 /* Equalizer FFE Control Register (Formerly,EQMU,EQFFE3,EQFFE2,EQFFE1) */
#define BCHP_SDS_EQ_0_EQCFAD                     0x04000208 /* Equalizer FFE Coefficients Control Register */
#define BCHP_SDS_EQ_0_EQFRZCTL                   0x0400020c /* Equalizer FFE Freeze Control Register (Formerly,EQFRZ3,EQFRZ2,EQFRZ1) */
#define BCHP_SDS_EQ_0_F0B                        0x04000210 /* FFE Coefficient Read/Write */
#define BCHP_SDS_EQ_0_HD8PSK1                    0x04000214 /* 8psk hard decision level 1 and cos(22.5deg) values */
#define BCHP_SDS_EQ_0_HD8PSK2                    0x04000218 /* 8psk hard decision level 2 and sin(22.5deg) values */
#define BCHP_SDS_EQ_0_HDQPSK                     0x0400021c /* QPSK hard decision level */
#define BCHP_SDS_EQ_0_HD16QAM                    0x04000220 /* 16QAM hard decision levels */
#define BCHP_SDS_EQ_0_CMA                        0x04000224 /* CMA modulus values */
#define BCHP_SDS_EQ_0_CMATH                      0x04000228 /* CMA Threshold */
#define BCHP_SDS_EQ_0_VLCTL                      0x04000230 /* Viterbi Loading Control Register (Formerly,VLCTL3,VLCTL2,VLCTL1) */
#define BCHP_SDS_EQ_0_VLCI                       0x04000234 /* VLC I-rail Gain */
#define BCHP_SDS_EQ_0_VLCQ                       0x04000238 /* VLC Q-rail Gain */
#define BCHP_SDS_EQ_0_VCOS                       0x0400023c /* VLC 8PSK and QPSK levels */
#define BCHP_SDS_EQ_0_TSFT                       0x04000240 /* VLC Advanced FEC Soft Decisions */
#define BCHP_SDS_EQ_0_EQSFT                      0x04000244 /* EQ Soft Decisions */
#define BCHP_SDS_EQ_0_PILOTCTL                   0x0400024c /* Pilot Control */
#define BCHP_SDS_EQ_0_PLDCTL                     0x04000250 /* PLDCTL */
#define BCHP_SDS_EQ_0_HDRD                       0x04000260 /* HP Header Symbol I,Q */
#define BCHP_SDS_EQ_0_HDRA                       0x04000264 /* HP Header Symbol Memory Address */
#define BCHP_SDS_EQ_0_XSEED                      0x0400026c /* Physical Layer Descrambler Seed */
#define BCHP_SDS_EQ_0_XTAP1                      0x04000270 /* Physical Layer Descrambler x1 */
#define BCHP_SDS_EQ_0_XTAP2                      0x04000274 /* Physical Layer Descrambler x2 */
#define BCHP_SDS_EQ_0_LUPD                       0x04000278 /* Carrier loop PD loop-up-table memory read/write data */
#define BCHP_SDS_EQ_0_LUPA                       0x0400027c /* Carrier loop PD loop-up-table memory read/write address */
#define BCHP_SDS_EQ_0_SDSLEN                     0x04000280 /* Soft Decision Signature Analyzer Symbol Length */
#define BCHP_SDS_EQ_0_SDSIG                      0x04000284 /* Soft Decision Signature Analyzer Output */
#define BCHP_SDS_EQ_0_MGAIND                     0x04000288 /* MODCOD Gain Table read/write data */
#define BCHP_SDS_EQ_0_MGAINA                     0x0400028c /* MODCOD Gain Table read/write address */

/***************************************************************************
 *EQMISCCTL - Equalizer Misc Control Register (Formerly,EQMISC,EQBLND,EQMODE)
 ***************************************************************************/
/* SDS_EQ_0 :: EQMISCCTL :: reserved0 [31:24] */
#define BCHP_SDS_EQ_0_EQMISCCTL_reserved0_MASK                     0xff000000
#define BCHP_SDS_EQ_0_EQMISCCTL_reserved0_SHIFT                    24

/* SDS_EQ_0 :: EQMISCCTL :: eq_pd [23:23] */
#define BCHP_SDS_EQ_0_EQMISCCTL_eq_pd_MASK                         0x00800000
#define BCHP_SDS_EQ_0_EQMISCCTL_eq_pd_SHIFT                        23
#define BCHP_SDS_EQ_0_EQMISCCTL_eq_pd_DEFAULT                      0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: off_baud_dlysel [22:22] */
#define BCHP_SDS_EQ_0_EQMISCCTL_off_baud_dlysel_MASK               0x00400000
#define BCHP_SDS_EQ_0_EQMISCCTL_off_baud_dlysel_SHIFT              22
#define BCHP_SDS_EQ_0_EQMISCCTL_off_baud_dlysel_DEFAULT            0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: ffe_mu_delta [21:19] */
#define BCHP_SDS_EQ_0_EQMISCCTL_ffe_mu_delta_MASK                  0x00380000
#define BCHP_SDS_EQ_0_EQMISCCTL_ffe_mu_delta_SHIFT                 19
#define BCHP_SDS_EQ_0_EQMISCCTL_ffe_mu_delta_DEFAULT               0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: hdr_auto_save [18:18] */
#define BCHP_SDS_EQ_0_EQMISCCTL_hdr_auto_save_MASK                 0x00040000
#define BCHP_SDS_EQ_0_EQMISCCTL_hdr_auto_save_SHIFT                18
#define BCHP_SDS_EQ_0_EQMISCCTL_hdr_auto_save_DEFAULT              0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: eq_indly_i [17:17] */
#define BCHP_SDS_EQ_0_EQMISCCTL_eq_indly_i_MASK                    0x00020000
#define BCHP_SDS_EQ_0_EQMISCCTL_eq_indly_i_SHIFT                   17
#define BCHP_SDS_EQ_0_EQMISCCTL_eq_indly_i_DEFAULT                 0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: eq_in_dly_q [16:16] */
#define BCHP_SDS_EQ_0_EQMISCCTL_eq_in_dly_q_MASK                   0x00010000
#define BCHP_SDS_EQ_0_EQMISCCTL_eq_in_dly_q_SHIFT                  16
#define BCHP_SDS_EQ_0_EQMISCCTL_eq_in_dly_q_DEFAULT                0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: reserved_for_eco1 [15:15] */
#define BCHP_SDS_EQ_0_EQMISCCTL_reserved_for_eco1_MASK             0x00008000
#define BCHP_SDS_EQ_0_EQMISCCTL_reserved_for_eco1_SHIFT            15
#define BCHP_SDS_EQ_0_EQMISCCTL_reserved_for_eco1_DEFAULT          0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: ext_en [14:14] */
#define BCHP_SDS_EQ_0_EQMISCCTL_ext_en_MASK                        0x00004000
#define BCHP_SDS_EQ_0_EQMISCCTL_ext_en_SHIFT                       14
#define BCHP_SDS_EQ_0_EQMISCCTL_ext_en_DEFAULT                     0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: reserved_for_eco2 [13:12] */
#define BCHP_SDS_EQ_0_EQMISCCTL_reserved_for_eco2_MASK             0x00003000
#define BCHP_SDS_EQ_0_EQMISCCTL_reserved_for_eco2_SHIFT            12
#define BCHP_SDS_EQ_0_EQMISCCTL_reserved_for_eco2_DEFAULT          0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: cma_do [11:11] */
#define BCHP_SDS_EQ_0_EQMISCCTL_cma_do_MASK                        0x00000800
#define BCHP_SDS_EQ_0_EQMISCCTL_cma_do_SHIFT                       11
#define BCHP_SDS_EQ_0_EQMISCCTL_cma_do_DEFAULT                     0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: cma_en [10:10] */
#define BCHP_SDS_EQ_0_EQMISCCTL_cma_en_MASK                        0x00000400
#define BCHP_SDS_EQ_0_EQMISCCTL_cma_en_SHIFT                       10
#define BCHP_SDS_EQ_0_EQMISCCTL_cma_en_DEFAULT                     0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: reserved_for_eco3 [09:07] */
#define BCHP_SDS_EQ_0_EQMISCCTL_reserved_for_eco3_MASK             0x00000380
#define BCHP_SDS_EQ_0_EQMISCCTL_reserved_for_eco3_SHIFT            7
#define BCHP_SDS_EQ_0_EQMISCCTL_reserved_for_eco3_DEFAULT          0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: cl_cci_pd_sel [06:06] */
#define BCHP_SDS_EQ_0_EQMISCCTL_cl_cci_pd_sel_MASK                 0x00000040
#define BCHP_SDS_EQ_0_EQMISCCTL_cl_cci_pd_sel_SHIFT                6
#define BCHP_SDS_EQ_0_EQMISCCTL_cl_cci_pd_sel_DEFAULT              0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: cl_soft_slice_sel [05:05] */
#define BCHP_SDS_EQ_0_EQMISCCTL_cl_soft_slice_sel_MASK             0x00000020
#define BCHP_SDS_EQ_0_EQMISCCTL_cl_soft_slice_sel_SHIFT            5
#define BCHP_SDS_EQ_0_EQMISCCTL_cl_soft_slice_sel_DEFAULT          0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: dvbs2_8psk_mapping [04:04] */
#define BCHP_SDS_EQ_0_EQMISCCTL_dvbs2_8psk_mapping_MASK            0x00000010
#define BCHP_SDS_EQ_0_EQMISCCTL_dvbs2_8psk_mapping_SHIFT           4
#define BCHP_SDS_EQ_0_EQMISCCTL_dvbs2_8psk_mapping_DEFAULT         0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: err_mode [03:02] */
#define BCHP_SDS_EQ_0_EQMISCCTL_err_mode_MASK                      0x0000000c
#define BCHP_SDS_EQ_0_EQMISCCTL_err_mode_SHIFT                     2
#define BCHP_SDS_EQ_0_EQMISCCTL_err_mode_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQMISCCTL :: sym_mode [01:00] */
#define BCHP_SDS_EQ_0_EQMISCCTL_sym_mode_MASK                      0x00000003
#define BCHP_SDS_EQ_0_EQMISCCTL_sym_mode_SHIFT                     0
#define BCHP_SDS_EQ_0_EQMISCCTL_sym_mode_DEFAULT                   0x00000000

/***************************************************************************
 *EQFFECTL - Equalizer FFE Control Register (Formerly,EQMU,EQFFE3,EQFFE2,EQFFE1)
 ***************************************************************************/
/* SDS_EQ_0 :: EQFFECTL :: ffe_main_mu [31:28] */
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_main_mu_MASK                    0xf0000000
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_main_mu_SHIFT                   28
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_main_mu_DEFAULT                 0x00000000

/* SDS_EQ_0 :: EQFFECTL :: ffe_mu [27:24] */
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_mu_MASK                         0x0f000000
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_mu_SHIFT                        24
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_mu_DEFAULT                      0x00000000

/* SDS_EQ_0 :: EQFFECTL :: reserved_for_eco0 [23:21] */
#define BCHP_SDS_EQ_0_EQFFECTL_reserved_for_eco0_MASK              0x00e00000
#define BCHP_SDS_EQ_0_EQFFECTL_reserved_for_eco0_SHIFT             21
#define BCHP_SDS_EQ_0_EQFFECTL_reserved_for_eco0_DEFAULT           0x00000000

/* SDS_EQ_0 :: EQFFECTL :: ffe_main_tap [20:16] */
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_main_tap_MASK                   0x001f0000
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_main_tap_SHIFT                  16
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_main_tap_DEFAULT                0x0000000c

/* SDS_EQ_0 :: EQFFECTL :: ffe_mu_delta_en [15:15] */
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_mu_delta_en_MASK                0x00008000
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_mu_delta_en_SHIFT               15
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_mu_delta_en_DEFAULT             0x00000000

/* SDS_EQ_0 :: EQFFECTL :: reserved_for_eco1 [14:11] */
#define BCHP_SDS_EQ_0_EQFFECTL_reserved_for_eco1_MASK              0x00007800
#define BCHP_SDS_EQ_0_EQFFECTL_reserved_for_eco1_SHIFT             11
#define BCHP_SDS_EQ_0_EQFFECTL_reserved_for_eco1_DEFAULT           0x00000000

/* SDS_EQ_0 :: EQFFECTL :: ffe_frz [10:10] */
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_frz_MASK                        0x00000400
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_frz_SHIFT                       10
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_frz_DEFAULT                     0x00000001

/* SDS_EQ_0 :: EQFFECTL :: ffe_mainq_frz [09:09] */
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_mainq_frz_MASK                  0x00000200
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_mainq_frz_SHIFT                 9
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_mainq_frz_DEFAULT               0x00000001

/* SDS_EQ_0 :: EQFFECTL :: ffe_maini_frz [08:08] */
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_maini_frz_MASK                  0x00000100
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_maini_frz_SHIFT                 8
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_maini_frz_DEFAULT               0x00000001

/* SDS_EQ_0 :: EQFFECTL :: ffe_update_rate [07:05] */
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_update_rate_MASK                0x000000e0
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_update_rate_SHIFT               5
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_update_rate_DEFAULT             0x00000002

/* SDS_EQ_0 :: EQFFECTL :: ffe_update_mode [04:03] */
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_update_mode_MASK                0x00000018
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_update_mode_SHIFT               3
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_update_mode_DEFAULT             0x00000000

/* SDS_EQ_0 :: EQFFECTL :: ffe_signed_lms [02:02] */
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_signed_lms_MASK                 0x00000004
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_signed_lms_SHIFT                2
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_signed_lms_DEFAULT              0x00000000

/* SDS_EQ_0 :: EQFFECTL :: ffe_bypass [01:01] */
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_bypass_MASK                     0x00000002
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_bypass_SHIFT                    1
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_bypass_DEFAULT                  0x00000000

/* SDS_EQ_0 :: EQFFECTL :: ffe_reset [00:00] */
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_reset_MASK                      0x00000001
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_reset_SHIFT                     0
#define BCHP_SDS_EQ_0_EQFFECTL_ffe_reset_DEFAULT                   0x00000000

/***************************************************************************
 *EQCFAD - Equalizer FFE Coefficients Control Register
 ***************************************************************************/
/* SDS_EQ_0 :: EQCFAD :: reserved0 [31:08] */
#define BCHP_SDS_EQ_0_EQCFAD_reserved0_MASK                        0xffffff00
#define BCHP_SDS_EQ_0_EQCFAD_reserved0_SHIFT                       8

/* SDS_EQ_0 :: EQCFAD :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_EQ_0_EQCFAD_reserved_for_eco1_MASK                0x00000080
#define BCHP_SDS_EQ_0_EQCFAD_reserved_for_eco1_SHIFT               7
#define BCHP_SDS_EQ_0_EQCFAD_reserved_for_eco1_DEFAULT             0x00000000

/* SDS_EQ_0 :: EQCFAD :: coeff_rw_en [06:06] */
#define BCHP_SDS_EQ_0_EQCFAD_coeff_rw_en_MASK                      0x00000040
#define BCHP_SDS_EQ_0_EQCFAD_coeff_rw_en_SHIFT                     6
#define BCHP_SDS_EQ_0_EQCFAD_coeff_rw_en_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQCFAD :: coeff_bytesel [05:05] */
#define BCHP_SDS_EQ_0_EQCFAD_coeff_bytesel_MASK                    0x00000020
#define BCHP_SDS_EQ_0_EQCFAD_coeff_bytesel_SHIFT                   5
#define BCHP_SDS_EQ_0_EQCFAD_coeff_bytesel_DEFAULT                 0x00000000

/* SDS_EQ_0 :: EQCFAD :: coeff_addr [04:00] */
#define BCHP_SDS_EQ_0_EQCFAD_coeff_addr_MASK                       0x0000001f
#define BCHP_SDS_EQ_0_EQCFAD_coeff_addr_SHIFT                      0
#define BCHP_SDS_EQ_0_EQCFAD_coeff_addr_DEFAULT                    0x00000000

/***************************************************************************
 *EQFRZCTL - Equalizer FFE Freeze Control Register (Formerly,EQFRZ3,EQFRZ2,EQFRZ1)
 ***************************************************************************/
/* SDS_EQ_0 :: EQFRZCTL :: reserved0 [31:24] */
#define BCHP_SDS_EQ_0_EQFRZCTL_reserved0_MASK                      0xff000000
#define BCHP_SDS_EQ_0_EQFRZCTL_reserved0_SHIFT                     24

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap23 [23:23] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap23_MASK                      0x00800000
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap23_SHIFT                     23
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap23_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap22 [22:22] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap22_MASK                      0x00400000
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap22_SHIFT                     22
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap22_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap21 [21:21] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap21_MASK                      0x00200000
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap21_SHIFT                     21
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap21_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap20 [20:20] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap20_MASK                      0x00100000
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap20_SHIFT                     20
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap20_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap19 [19:19] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap19_MASK                      0x00080000
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap19_SHIFT                     19
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap19_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap18 [18:18] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap18_MASK                      0x00040000
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap18_SHIFT                     18
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap18_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap17 [17:17] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap17_MASK                      0x00020000
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap17_SHIFT                     17
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap17_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap16 [16:16] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap16_MASK                      0x00010000
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap16_SHIFT                     16
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap16_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap15 [15:15] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap15_MASK                      0x00008000
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap15_SHIFT                     15
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap15_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap14 [14:14] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap14_MASK                      0x00004000
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap14_SHIFT                     14
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap14_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap13 [13:13] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap13_MASK                      0x00002000
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap13_SHIFT                     13
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap13_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap12 [12:12] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap12_MASK                      0x00001000
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap12_SHIFT                     12
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap12_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap11 [11:11] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap11_MASK                      0x00000800
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap11_SHIFT                     11
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap11_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap10 [10:10] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap10_MASK                      0x00000400
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap10_SHIFT                     10
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap10_DEFAULT                   0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap9 [09:09] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap9_MASK                       0x00000200
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap9_SHIFT                      9
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap9_DEFAULT                    0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap8 [08:08] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap8_MASK                       0x00000100
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap8_SHIFT                      8
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap8_DEFAULT                    0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap7 [07:07] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap7_MASK                       0x00000080
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap7_SHIFT                      7
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap7_DEFAULT                    0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap6 [06:06] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap6_MASK                       0x00000040
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap6_SHIFT                      6
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap6_DEFAULT                    0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap5 [05:05] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap5_MASK                       0x00000020
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap5_SHIFT                      5
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap5_DEFAULT                    0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap4 [04:04] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap4_MASK                       0x00000010
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap4_SHIFT                      4
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap4_DEFAULT                    0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap3 [03:03] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap3_MASK                       0x00000008
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap3_SHIFT                      3
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap3_DEFAULT                    0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap2 [02:02] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap2_MASK                       0x00000004
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap2_SHIFT                      2
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap2_DEFAULT                    0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap1 [01:01] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap1_MASK                       0x00000002
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap1_SHIFT                      1
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap1_DEFAULT                    0x00000000

/* SDS_EQ_0 :: EQFRZCTL :: frz_tap0 [00:00] */
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap0_MASK                       0x00000001
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap0_SHIFT                      0
#define BCHP_SDS_EQ_0_EQFRZCTL_frz_tap0_DEFAULT                    0x00000000

/***************************************************************************
 *F0B - FFE Coefficient Read/Write
 ***************************************************************************/
/* SDS_EQ_0 :: F0B :: coeff_i [31:16] */
#define BCHP_SDS_EQ_0_F0B_coeff_i_MASK                             0xffff0000
#define BCHP_SDS_EQ_0_F0B_coeff_i_SHIFT                            16
#define BCHP_SDS_EQ_0_F0B_coeff_i_DEFAULT                          0x00000000

/* SDS_EQ_0 :: F0B :: coeff_q [15:00] */
#define BCHP_SDS_EQ_0_F0B_coeff_q_MASK                             0x0000ffff
#define BCHP_SDS_EQ_0_F0B_coeff_q_SHIFT                            0
#define BCHP_SDS_EQ_0_F0B_coeff_q_DEFAULT                          0x00000000

/***************************************************************************
 *HD8PSK1 - 8psk hard decision level 1 and cos(22.5deg) values
 ***************************************************************************/
/* SDS_EQ_0 :: HD8PSK1 :: reserved0 [31:26] */
#define BCHP_SDS_EQ_0_HD8PSK1_reserved0_MASK                       0xfc000000
#define BCHP_SDS_EQ_0_HD8PSK1_reserved0_SHIFT                      26

/* SDS_EQ_0 :: HD8PSK1 :: p_cos22_5 [25:16] */
#define BCHP_SDS_EQ_0_HD8PSK1_p_cos22_5_MASK                       0x03ff0000
#define BCHP_SDS_EQ_0_HD8PSK1_p_cos22_5_SHIFT                      16
#define BCHP_SDS_EQ_0_HD8PSK1_p_cos22_5_DEFAULT                    0x0000014f

/* SDS_EQ_0 :: HD8PSK1 :: reserved1 [15:10] */
#define BCHP_SDS_EQ_0_HD8PSK1_reserved1_MASK                       0x0000fc00
#define BCHP_SDS_EQ_0_HD8PSK1_reserved1_SHIFT                      10

/* SDS_EQ_0 :: HD8PSK1 :: cos22_5 [09:00] */
#define BCHP_SDS_EQ_0_HD8PSK1_cos22_5_MASK                         0x000003ff
#define BCHP_SDS_EQ_0_HD8PSK1_cos22_5_SHIFT                        0
#define BCHP_SDS_EQ_0_HD8PSK1_cos22_5_DEFAULT                      0x000001d9

/***************************************************************************
 *HD8PSK2 - 8psk hard decision level 2 and sin(22.5deg) values
 ***************************************************************************/
/* SDS_EQ_0 :: HD8PSK2 :: reserved0 [31:26] */
#define BCHP_SDS_EQ_0_HD8PSK2_reserved0_MASK                       0xfc000000
#define BCHP_SDS_EQ_0_HD8PSK2_reserved0_SHIFT                      26

/* SDS_EQ_0 :: HD8PSK2 :: p_sin22_5 [25:16] */
#define BCHP_SDS_EQ_0_HD8PSK2_p_sin22_5_MASK                       0x03ff0000
#define BCHP_SDS_EQ_0_HD8PSK2_p_sin22_5_SHIFT                      16
#define BCHP_SDS_EQ_0_HD8PSK2_p_sin22_5_DEFAULT                    0x0000008b

/* SDS_EQ_0 :: HD8PSK2 :: reserved1 [15:10] */
#define BCHP_SDS_EQ_0_HD8PSK2_reserved1_MASK                       0x0000fc00
#define BCHP_SDS_EQ_0_HD8PSK2_reserved1_SHIFT                      10

/* SDS_EQ_0 :: HD8PSK2 :: sin22_5 [09:00] */
#define BCHP_SDS_EQ_0_HD8PSK2_sin22_5_MASK                         0x000003ff
#define BCHP_SDS_EQ_0_HD8PSK2_sin22_5_SHIFT                        0
#define BCHP_SDS_EQ_0_HD8PSK2_sin22_5_DEFAULT                      0x000000c4

/***************************************************************************
 *HDQPSK - QPSK hard decision level
 ***************************************************************************/
/* SDS_EQ_0 :: HDQPSK :: reserved0 [31:26] */
#define BCHP_SDS_EQ_0_HDQPSK_reserved0_MASK                        0xfc000000
#define BCHP_SDS_EQ_0_HDQPSK_reserved0_SHIFT                       26

/* SDS_EQ_0 :: HDQPSK :: qpsk_lvl [25:16] */
#define BCHP_SDS_EQ_0_HDQPSK_qpsk_lvl_MASK                         0x03ff0000
#define BCHP_SDS_EQ_0_HDQPSK_qpsk_lvl_SHIFT                        16
#define BCHP_SDS_EQ_0_HDQPSK_qpsk_lvl_DEFAULT                      0x00000100

/* SDS_EQ_0 :: HDQPSK :: reserved1 [15:00] */
#define BCHP_SDS_EQ_0_HDQPSK_reserved1_MASK                        0x0000ffff
#define BCHP_SDS_EQ_0_HDQPSK_reserved1_SHIFT                       0

/***************************************************************************
 *HD16QAM - 16QAM hard decision levels
 ***************************************************************************/
/* SDS_EQ_0 :: HD16QAM :: reserved0 [31:26] */
#define BCHP_SDS_EQ_0_HD16QAM_reserved0_MASK                       0xfc000000
#define BCHP_SDS_EQ_0_HD16QAM_reserved0_SHIFT                      26

/* SDS_EQ_0 :: HD16QAM :: q16_lvl [25:16] */
#define BCHP_SDS_EQ_0_HD16QAM_q16_lvl_MASK                         0x03ff0000
#define BCHP_SDS_EQ_0_HD16QAM_q16_lvl_SHIFT                        16
#define BCHP_SDS_EQ_0_HD16QAM_q16_lvl_DEFAULT                      0x00000080

/* SDS_EQ_0 :: HD16QAM :: reserved1 [15:10] */
#define BCHP_SDS_EQ_0_HD16QAM_reserved1_MASK                       0x0000fc00
#define BCHP_SDS_EQ_0_HD16QAM_reserved1_SHIFT                      10

/* SDS_EQ_0 :: HD16QAM :: q16_lvl2 [09:00] */
#define BCHP_SDS_EQ_0_HD16QAM_q16_lvl2_MASK                        0x000003ff
#define BCHP_SDS_EQ_0_HD16QAM_q16_lvl2_SHIFT                       0
#define BCHP_SDS_EQ_0_HD16QAM_q16_lvl2_DEFAULT                     0x00000180

/***************************************************************************
 *CMA - CMA modulus values
 ***************************************************************************/
/* SDS_EQ_0 :: CMA :: cma_mod_r1 [31:16] */
#define BCHP_SDS_EQ_0_CMA_cma_mod_r1_MASK                          0xffff0000
#define BCHP_SDS_EQ_0_CMA_cma_mod_r1_SHIFT                         16
#define BCHP_SDS_EQ_0_CMA_cma_mod_r1_DEFAULT                       0x00000000

/* SDS_EQ_0 :: CMA :: cma_mod_r2 [15:00] */
#define BCHP_SDS_EQ_0_CMA_cma_mod_r2_MASK                          0x0000ffff
#define BCHP_SDS_EQ_0_CMA_cma_mod_r2_SHIFT                         0
#define BCHP_SDS_EQ_0_CMA_cma_mod_r2_DEFAULT                       0x00000000

/***************************************************************************
 *CMATH - CMA Threshold
 ***************************************************************************/
/* SDS_EQ_0 :: CMATH :: reserved0 [31:26] */
#define BCHP_SDS_EQ_0_CMATH_reserved0_MASK                         0xfc000000
#define BCHP_SDS_EQ_0_CMATH_reserved0_SHIFT                        26

/* SDS_EQ_0 :: CMATH :: cma_thresh [25:08] */
#define BCHP_SDS_EQ_0_CMATH_cma_thresh_MASK                        0x03ffff00
#define BCHP_SDS_EQ_0_CMATH_cma_thresh_SHIFT                       8
#define BCHP_SDS_EQ_0_CMATH_cma_thresh_DEFAULT                     0x00000000

/* SDS_EQ_0 :: CMATH :: reserved1 [07:00] */
#define BCHP_SDS_EQ_0_CMATH_reserved1_MASK                         0x000000ff
#define BCHP_SDS_EQ_0_CMATH_reserved1_SHIFT                        0

/***************************************************************************
 *VLCTL - Viterbi Loading Control Register (Formerly,VLCTL3,VLCTL2,VLCTL1)
 ***************************************************************************/
/* SDS_EQ_0 :: VLCTL :: reserved0 [31:20] */
#define BCHP_SDS_EQ_0_VLCTL_reserved0_MASK                         0xfff00000
#define BCHP_SDS_EQ_0_VLCTL_reserved0_SHIFT                        20

/* SDS_EQ_0 :: VLCTL :: tfecsa [19:19] */
#define BCHP_SDS_EQ_0_VLCTL_tfecsa_MASK                            0x00080000
#define BCHP_SDS_EQ_0_VLCTL_tfecsa_SHIFT                           19
#define BCHP_SDS_EQ_0_VLCTL_tfecsa_DEFAULT                         0x00000000

/* SDS_EQ_0 :: VLCTL :: fecphs [18:18] */
#define BCHP_SDS_EQ_0_VLCTL_fecphs_MASK                            0x00040000
#define BCHP_SDS_EQ_0_VLCTL_fecphs_SHIFT                           18
#define BCHP_SDS_EQ_0_VLCTL_fecphs_DEFAULT                         0x00000000

/* SDS_EQ_0 :: VLCTL :: vlc_soft_insel [17:17] */
#define BCHP_SDS_EQ_0_VLCTL_vlc_soft_insel_MASK                    0x00020000
#define BCHP_SDS_EQ_0_VLCTL_vlc_soft_insel_SHIFT                   17
#define BCHP_SDS_EQ_0_VLCTL_vlc_soft_insel_DEFAULT                 0x00000000

/* SDS_EQ_0 :: VLCTL :: insel [16:16] */
#define BCHP_SDS_EQ_0_VLCTL_insel_MASK                             0x00010000
#define BCHP_SDS_EQ_0_VLCTL_insel_SHIFT                            16
#define BCHP_SDS_EQ_0_VLCTL_insel_DEFAULT                          0x00000000

/* SDS_EQ_0 :: VLCTL :: zerout [15:12] */
#define BCHP_SDS_EQ_0_VLCTL_zerout_MASK                            0x0000f000
#define BCHP_SDS_EQ_0_VLCTL_zerout_SHIFT                           12
#define BCHP_SDS_EQ_0_VLCTL_zerout_DEFAULT                         0x0000000f

/* SDS_EQ_0 :: VLCTL :: ldpc_valid_gateoff [11:11] */
#define BCHP_SDS_EQ_0_VLCTL_ldpc_valid_gateoff_MASK                0x00000800
#define BCHP_SDS_EQ_0_VLCTL_ldpc_valid_gateoff_SHIFT               11
#define BCHP_SDS_EQ_0_VLCTL_ldpc_valid_gateoff_DEFAULT             0x00000000

/* SDS_EQ_0 :: VLCTL :: vlctl [10:09] */
#define BCHP_SDS_EQ_0_VLCTL_vlctl_MASK                             0x00000600
#define BCHP_SDS_EQ_0_VLCTL_vlctl_SHIFT                            9
#define BCHP_SDS_EQ_0_VLCTL_vlctl_DEFAULT                          0x00000000

/* SDS_EQ_0 :: VLCTL :: vlcmod [08:08] */
#define BCHP_SDS_EQ_0_VLCTL_vlcmod_MASK                            0x00000100
#define BCHP_SDS_EQ_0_VLCTL_vlcmod_SHIFT                           8
#define BCHP_SDS_EQ_0_VLCTL_vlcmod_DEFAULT                         0x00000001

/* SDS_EQ_0 :: VLCTL :: tfecfm [07:07] */
#define BCHP_SDS_EQ_0_VLCTL_tfecfm_MASK                            0x00000080
#define BCHP_SDS_EQ_0_VLCTL_tfecfm_SHIFT                           7
#define BCHP_SDS_EQ_0_VLCTL_tfecfm_DEFAULT                         0x00000000

/* SDS_EQ_0 :: VLCTL :: vlc_tr_oon [06:06] */
#define BCHP_SDS_EQ_0_VLCTL_vlc_tr_oon_MASK                        0x00000040
#define BCHP_SDS_EQ_0_VLCTL_vlc_tr_oon_SHIFT                       6
#define BCHP_SDS_EQ_0_VLCTL_vlc_tr_oon_DEFAULT                     0x00000000

/* SDS_EQ_0 :: VLCTL :: use_qpsk_lvl [05:05] */
#define BCHP_SDS_EQ_0_VLCTL_use_qpsk_lvl_MASK                      0x00000020
#define BCHP_SDS_EQ_0_VLCTL_use_qpsk_lvl_SHIFT                     5
#define BCHP_SDS_EQ_0_VLCTL_use_qpsk_lvl_DEFAULT                   0x00000000

/* SDS_EQ_0 :: VLCTL :: mowfp [04:04] */
#define BCHP_SDS_EQ_0_VLCTL_mowfp_MASK                             0x00000010
#define BCHP_SDS_EQ_0_VLCTL_mowfp_SHIFT                            4
#define BCHP_SDS_EQ_0_VLCTL_mowfp_DEFAULT                          0x00000000

/* SDS_EQ_0 :: VLCTL :: vgain_sel [03:03] */
#define BCHP_SDS_EQ_0_VLCTL_vgain_sel_MASK                         0x00000008
#define BCHP_SDS_EQ_0_VLCTL_vgain_sel_SHIFT                        3
#define BCHP_SDS_EQ_0_VLCTL_vgain_sel_DEFAULT                      0x00000000

/* SDS_EQ_0 :: VLCTL :: vlcfrz [02:02] */
#define BCHP_SDS_EQ_0_VLCTL_vlcfrz_MASK                            0x00000004
#define BCHP_SDS_EQ_0_VLCTL_vlcfrz_SHIFT                           2
#define BCHP_SDS_EQ_0_VLCTL_vlcfrz_DEFAULT                         0x00000001

/* SDS_EQ_0 :: VLCTL :: vlcbyp [01:01] */
#define BCHP_SDS_EQ_0_VLCTL_vlcbyp_MASK                            0x00000002
#define BCHP_SDS_EQ_0_VLCTL_vlcbyp_SHIFT                           1
#define BCHP_SDS_EQ_0_VLCTL_vlcbyp_DEFAULT                         0x00000000

/* SDS_EQ_0 :: VLCTL :: vlcrst [00:00] */
#define BCHP_SDS_EQ_0_VLCTL_vlcrst_MASK                            0x00000001
#define BCHP_SDS_EQ_0_VLCTL_vlcrst_SHIFT                           0
#define BCHP_SDS_EQ_0_VLCTL_vlcrst_DEFAULT                         0x00000001

/***************************************************************************
 *VLCI - VLC I-rail Gain
 ***************************************************************************/
/* SDS_EQ_0 :: VLCI :: vlci [31:16] */
#define BCHP_SDS_EQ_0_VLCI_vlci_MASK                               0xffff0000
#define BCHP_SDS_EQ_0_VLCI_vlci_SHIFT                              16
#define BCHP_SDS_EQ_0_VLCI_vlci_DEFAULT                            0x00000a08

/* SDS_EQ_0 :: VLCI :: reserved_for_eco0 [15:09] */
#define BCHP_SDS_EQ_0_VLCI_reserved_for_eco0_MASK                  0x0000fe00
#define BCHP_SDS_EQ_0_VLCI_reserved_for_eco0_SHIFT                 9
#define BCHP_SDS_EQ_0_VLCI_reserved_for_eco0_DEFAULT               0x00000000

/* SDS_EQ_0 :: VLCI :: vlci_wait [08:08] */
#define BCHP_SDS_EQ_0_VLCI_vlci_wait_MASK                          0x00000100
#define BCHP_SDS_EQ_0_VLCI_vlci_wait_SHIFT                         8
#define BCHP_SDS_EQ_0_VLCI_vlci_wait_DEFAULT                       0x00000000

/* SDS_EQ_0 :: VLCI :: reserved_for_eco1 [07:00] */
#define BCHP_SDS_EQ_0_VLCI_reserved_for_eco1_MASK                  0x000000ff
#define BCHP_SDS_EQ_0_VLCI_reserved_for_eco1_SHIFT                 0
#define BCHP_SDS_EQ_0_VLCI_reserved_for_eco1_DEFAULT               0x00000000

/***************************************************************************
 *VLCQ - VLC Q-rail Gain
 ***************************************************************************/
/* SDS_EQ_0 :: VLCQ :: vlcq [31:16] */
#define BCHP_SDS_EQ_0_VLCQ_vlcq_MASK                               0xffff0000
#define BCHP_SDS_EQ_0_VLCQ_vlcq_SHIFT                              16
#define BCHP_SDS_EQ_0_VLCQ_vlcq_DEFAULT                            0x00000a08

/* SDS_EQ_0 :: VLCQ :: reserved_for_eco0 [15:09] */
#define BCHP_SDS_EQ_0_VLCQ_reserved_for_eco0_MASK                  0x0000fe00
#define BCHP_SDS_EQ_0_VLCQ_reserved_for_eco0_SHIFT                 9
#define BCHP_SDS_EQ_0_VLCQ_reserved_for_eco0_DEFAULT               0x00000000

/* SDS_EQ_0 :: VLCQ :: vlcq_wait [08:08] */
#define BCHP_SDS_EQ_0_VLCQ_vlcq_wait_MASK                          0x00000100
#define BCHP_SDS_EQ_0_VLCQ_vlcq_wait_SHIFT                         8
#define BCHP_SDS_EQ_0_VLCQ_vlcq_wait_DEFAULT                       0x00000000

/* SDS_EQ_0 :: VLCQ :: reserved_for_eco1 [07:00] */
#define BCHP_SDS_EQ_0_VLCQ_reserved_for_eco1_MASK                  0x000000ff
#define BCHP_SDS_EQ_0_VLCQ_reserved_for_eco1_SHIFT                 0
#define BCHP_SDS_EQ_0_VLCQ_reserved_for_eco1_DEFAULT               0x00000000

/***************************************************************************
 *VCOS - VLC 8PSK and QPSK levels
 ***************************************************************************/
/* SDS_EQ_0 :: VCOS :: vlc_cos22_5 [31:24] */
#define BCHP_SDS_EQ_0_VCOS_vlc_cos22_5_MASK                        0xff000000
#define BCHP_SDS_EQ_0_VCOS_vlc_cos22_5_SHIFT                       24
#define BCHP_SDS_EQ_0_VCOS_vlc_cos22_5_DEFAULT                     0x00000053

/* SDS_EQ_0 :: VCOS :: vlc_sin22_5 [23:16] */
#define BCHP_SDS_EQ_0_VCOS_vlc_sin22_5_MASK                        0x00ff0000
#define BCHP_SDS_EQ_0_VCOS_vlc_sin22_5_SHIFT                       16
#define BCHP_SDS_EQ_0_VCOS_vlc_sin22_5_DEFAULT                     0x00000022

/* SDS_EQ_0 :: VCOS :: vlc_qpsk_lvl [15:08] */
#define BCHP_SDS_EQ_0_VCOS_vlc_qpsk_lvl_MASK                       0x0000ff00
#define BCHP_SDS_EQ_0_VCOS_vlc_qpsk_lvl_SHIFT                      8
#define BCHP_SDS_EQ_0_VCOS_vlc_qpsk_lvl_DEFAULT                    0x00000040

/* SDS_EQ_0 :: VCOS :: reserved0 [07:03] */
#define BCHP_SDS_EQ_0_VCOS_reserved0_MASK                          0x000000f8
#define BCHP_SDS_EQ_0_VCOS_reserved0_SHIFT                         3

/* SDS_EQ_0 :: VCOS :: vlc_fec_phase [02:00] */
#define BCHP_SDS_EQ_0_VCOS_vlc_fec_phase_MASK                      0x00000007
#define BCHP_SDS_EQ_0_VCOS_vlc_fec_phase_SHIFT                     0
#define BCHP_SDS_EQ_0_VCOS_vlc_fec_phase_DEFAULT                   0x00000000

/***************************************************************************
 *TSFT - VLC Advanced FEC Soft Decisions
 ***************************************************************************/
/* SDS_EQ_0 :: TSFT :: i_vlc_tfec [31:24] */
#define BCHP_SDS_EQ_0_TSFT_i_vlc_tfec_MASK                         0xff000000
#define BCHP_SDS_EQ_0_TSFT_i_vlc_tfec_SHIFT                        24
#define BCHP_SDS_EQ_0_TSFT_i_vlc_tfec_DEFAULT                      0x000000e0

/* SDS_EQ_0 :: TSFT :: q_vlc_tfec [23:16] */
#define BCHP_SDS_EQ_0_TSFT_q_vlc_tfec_MASK                         0x00ff0000
#define BCHP_SDS_EQ_0_TSFT_q_vlc_tfec_SHIFT                        16
#define BCHP_SDS_EQ_0_TSFT_q_vlc_tfec_DEFAULT                      0x000000e0

/* SDS_EQ_0 :: TSFT :: reserved0 [15:00] */
#define BCHP_SDS_EQ_0_TSFT_reserved0_MASK                          0x0000ffff
#define BCHP_SDS_EQ_0_TSFT_reserved0_SHIFT                         0

/***************************************************************************
 *EQSFT - EQ Soft Decisions
 ***************************************************************************/
/* SDS_EQ_0 :: EQSFT :: soft_i [31:24] */
#define BCHP_SDS_EQ_0_EQSFT_soft_i_MASK                            0xff000000
#define BCHP_SDS_EQ_0_EQSFT_soft_i_SHIFT                           24
#define BCHP_SDS_EQ_0_EQSFT_soft_i_DEFAULT                         0x00000099

/* SDS_EQ_0 :: EQSFT :: soft_q [23:16] */
#define BCHP_SDS_EQ_0_EQSFT_soft_q_MASK                            0x00ff0000
#define BCHP_SDS_EQ_0_EQSFT_soft_q_SHIFT                           16
#define BCHP_SDS_EQ_0_EQSFT_soft_q_DEFAULT                         0x00000099

/* SDS_EQ_0 :: EQSFT :: reserved0 [15:00] */
#define BCHP_SDS_EQ_0_EQSFT_reserved0_MASK                         0x0000ffff
#define BCHP_SDS_EQ_0_EQSFT_reserved0_SHIFT                        0

/***************************************************************************
 *PILOTCTL - Pilot Control
 ***************************************************************************/
/* SDS_EQ_0 :: PILOTCTL :: reserved0 [31:08] */
#define BCHP_SDS_EQ_0_PILOTCTL_reserved0_MASK                      0xffffff00
#define BCHP_SDS_EQ_0_PILOTCTL_reserved0_SHIFT                     8

/* SDS_EQ_0 :: PILOTCTL :: reserved_for_eco1 [07:06] */
#define BCHP_SDS_EQ_0_PILOTCTL_reserved_for_eco1_MASK              0x000000c0
#define BCHP_SDS_EQ_0_PILOTCTL_reserved_for_eco1_SHIFT             6
#define BCHP_SDS_EQ_0_PILOTCTL_reserved_for_eco1_DEFAULT           0x00000000

/* SDS_EQ_0 :: PILOTCTL :: pilot_loop [05:05] */
#define BCHP_SDS_EQ_0_PILOTCTL_pilot_loop_MASK                     0x00000020
#define BCHP_SDS_EQ_0_PILOTCTL_pilot_loop_SHIFT                    5
#define BCHP_SDS_EQ_0_PILOTCTL_pilot_loop_DEFAULT                  0x00000000

/* SDS_EQ_0 :: PILOTCTL :: reserved_for_eco2 [04:03] */
#define BCHP_SDS_EQ_0_PILOTCTL_reserved_for_eco2_MASK              0x00000018
#define BCHP_SDS_EQ_0_PILOTCTL_reserved_for_eco2_SHIFT             3
#define BCHP_SDS_EQ_0_PILOTCTL_reserved_for_eco2_DEFAULT           0x00000000

/* SDS_EQ_0 :: PILOTCTL :: phase_adj_en [02:02] */
#define BCHP_SDS_EQ_0_PILOTCTL_phase_adj_en_MASK                   0x00000004
#define BCHP_SDS_EQ_0_PILOTCTL_phase_adj_en_SHIFT                  2
#define BCHP_SDS_EQ_0_PILOTCTL_phase_adj_en_DEFAULT                0x00000000

/* SDS_EQ_0 :: PILOTCTL :: pilot_update_mode [01:01] */
#define BCHP_SDS_EQ_0_PILOTCTL_pilot_update_mode_MASK              0x00000002
#define BCHP_SDS_EQ_0_PILOTCTL_pilot_update_mode_SHIFT             1
#define BCHP_SDS_EQ_0_PILOTCTL_pilot_update_mode_DEFAULT           0x00000000

/* SDS_EQ_0 :: PILOTCTL :: pilot_mode [00:00] */
#define BCHP_SDS_EQ_0_PILOTCTL_pilot_mode_MASK                     0x00000001
#define BCHP_SDS_EQ_0_PILOTCTL_pilot_mode_SHIFT                    0
#define BCHP_SDS_EQ_0_PILOTCTL_pilot_mode_DEFAULT                  0x00000000

/***************************************************************************
 *PLDCTL - PLDCTL
 ***************************************************************************/
/* SDS_EQ_0 :: PLDCTL :: reserved0 [31:16] */
#define BCHP_SDS_EQ_0_PLDCTL_reserved0_MASK                        0xffff0000
#define BCHP_SDS_EQ_0_PLDCTL_reserved0_SHIFT                       16

/* SDS_EQ_0 :: PLDCTL :: hp_in_scale [15:08] */
#define BCHP_SDS_EQ_0_PLDCTL_hp_in_scale_MASK                      0x0000ff00
#define BCHP_SDS_EQ_0_PLDCTL_hp_in_scale_SHIFT                     8
#define BCHP_SDS_EQ_0_PLDCTL_hp_in_scale_DEFAULT                   0x00000080

/* SDS_EQ_0 :: PLDCTL :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_EQ_0_PLDCTL_reserved_for_eco1_MASK                0x000000e0
#define BCHP_SDS_EQ_0_PLDCTL_reserved_for_eco1_SHIFT               5
#define BCHP_SDS_EQ_0_PLDCTL_reserved_for_eco1_DEFAULT             0x00000000

/* SDS_EQ_0 :: PLDCTL :: pl_res_en [04:04] */
#define BCHP_SDS_EQ_0_PLDCTL_pl_res_en_MASK                        0x00000010
#define BCHP_SDS_EQ_0_PLDCTL_pl_res_en_SHIFT                       4
#define BCHP_SDS_EQ_0_PLDCTL_pl_res_en_DEFAULT                     0x00000000

/* SDS_EQ_0 :: PLDCTL :: pl_res_byp [03:03] */
#define BCHP_SDS_EQ_0_PLDCTL_pl_res_byp_MASK                       0x00000008
#define BCHP_SDS_EQ_0_PLDCTL_pl_res_byp_SHIFT                      3
#define BCHP_SDS_EQ_0_PLDCTL_pl_res_byp_DEFAULT                    0x00000000

/* SDS_EQ_0 :: PLDCTL :: pl_des_en [02:02] */
#define BCHP_SDS_EQ_0_PLDCTL_pl_des_en_MASK                        0x00000004
#define BCHP_SDS_EQ_0_PLDCTL_pl_des_en_SHIFT                       2
#define BCHP_SDS_EQ_0_PLDCTL_pl_des_en_DEFAULT                     0x00000000

/* SDS_EQ_0 :: PLDCTL :: pl_des_byp [01:01] */
#define BCHP_SDS_EQ_0_PLDCTL_pl_des_byp_MASK                       0x00000002
#define BCHP_SDS_EQ_0_PLDCTL_pl_des_byp_SHIFT                      1
#define BCHP_SDS_EQ_0_PLDCTL_pl_des_byp_DEFAULT                    0x00000000

/* SDS_EQ_0 :: PLDCTL :: reserved_for_eco2 [00:00] */
#define BCHP_SDS_EQ_0_PLDCTL_reserved_for_eco2_MASK                0x00000001
#define BCHP_SDS_EQ_0_PLDCTL_reserved_for_eco2_SHIFT               0
#define BCHP_SDS_EQ_0_PLDCTL_reserved_for_eco2_DEFAULT             0x00000000

/***************************************************************************
 *HDRD - HP Header Symbol I,Q
 ***************************************************************************/
/* SDS_EQ_0 :: HDRD :: i_hdrd [31:24] */
#define BCHP_SDS_EQ_0_HDRD_i_hdrd_MASK                             0xff000000
#define BCHP_SDS_EQ_0_HDRD_i_hdrd_SHIFT                            24
#define BCHP_SDS_EQ_0_HDRD_i_hdrd_DEFAULT                          0x00000000

/* SDS_EQ_0 :: HDRD :: q_hdrd [23:16] */
#define BCHP_SDS_EQ_0_HDRD_q_hdrd_MASK                             0x00ff0000
#define BCHP_SDS_EQ_0_HDRD_q_hdrd_SHIFT                            16
#define BCHP_SDS_EQ_0_HDRD_q_hdrd_DEFAULT                          0x00000000

/* SDS_EQ_0 :: HDRD :: reserved0 [15:12] */
#define BCHP_SDS_EQ_0_HDRD_reserved0_MASK                          0x0000f000
#define BCHP_SDS_EQ_0_HDRD_reserved0_SHIFT                         12

/* SDS_EQ_0 :: HDRD :: hdr_capture_rcv_lock [11:11] */
#define BCHP_SDS_EQ_0_HDRD_hdr_capture_rcv_lock_MASK               0x00000800
#define BCHP_SDS_EQ_0_HDRD_hdr_capture_rcv_lock_SHIFT              11

/* SDS_EQ_0 :: HDRD :: hdr_capture_req [10:10] */
#define BCHP_SDS_EQ_0_HDRD_hdr_capture_req_MASK                    0x00000400
#define BCHP_SDS_EQ_0_HDRD_hdr_capture_req_SHIFT                   10

/* SDS_EQ_0 :: HDRD :: rcv_lock [09:09] */
#define BCHP_SDS_EQ_0_HDRD_rcv_lock_MASK                           0x00000200
#define BCHP_SDS_EQ_0_HDRD_rcv_lock_SHIFT                          9
#define BCHP_SDS_EQ_0_HDRD_rcv_lock_DEFAULT                        0x00000000

/* SDS_EQ_0 :: HDRD :: header_ready [08:08] */
#define BCHP_SDS_EQ_0_HDRD_header_ready_MASK                       0x00000100
#define BCHP_SDS_EQ_0_HDRD_header_ready_SHIFT                      8

/* SDS_EQ_0 :: HDRD :: reserved1 [07:00] */
#define BCHP_SDS_EQ_0_HDRD_reserved1_MASK                          0x000000ff
#define BCHP_SDS_EQ_0_HDRD_reserved1_SHIFT                         0

/***************************************************************************
 *HDRA - HP Header Symbol Memory Address
 ***************************************************************************/
/* SDS_EQ_0 :: HDRA :: reserved0 [31:31] */
#define BCHP_SDS_EQ_0_HDRA_reserved0_MASK                          0x80000000
#define BCHP_SDS_EQ_0_HDRA_reserved0_SHIFT                         31

/* SDS_EQ_0 :: HDRA :: hdra [30:24] */
#define BCHP_SDS_EQ_0_HDRA_hdra_MASK                               0x7f000000
#define BCHP_SDS_EQ_0_HDRA_hdra_SHIFT                              24
#define BCHP_SDS_EQ_0_HDRA_hdra_DEFAULT                            0x00000000

/* SDS_EQ_0 :: HDRA :: reserved1 [23:17] */
#define BCHP_SDS_EQ_0_HDRA_reserved1_MASK                          0x00fe0000
#define BCHP_SDS_EQ_0_HDRA_reserved1_SHIFT                         17

/* SDS_EQ_0 :: HDRA :: hdr_capture_req [16:16] */
#define BCHP_SDS_EQ_0_HDRA_hdr_capture_req_MASK                    0x00010000
#define BCHP_SDS_EQ_0_HDRA_hdr_capture_req_SHIFT                   16
#define BCHP_SDS_EQ_0_HDRA_hdr_capture_req_DEFAULT                 0x00000000

/* SDS_EQ_0 :: HDRA :: reserved2 [15:00] */
#define BCHP_SDS_EQ_0_HDRA_reserved2_MASK                          0x0000ffff
#define BCHP_SDS_EQ_0_HDRA_reserved2_SHIFT                         0

/***************************************************************************
 *XSEED - Physical Layer Descrambler Seed
 ***************************************************************************/
/* SDS_EQ_0 :: XSEED :: reserved0 [31:26] */
#define BCHP_SDS_EQ_0_XSEED_reserved0_MASK                         0xfc000000
#define BCHP_SDS_EQ_0_XSEED_reserved0_SHIFT                        26

/* SDS_EQ_0 :: XSEED :: x_init [25:08] */
#define BCHP_SDS_EQ_0_XSEED_x_init_MASK                            0x03ffff00
#define BCHP_SDS_EQ_0_XSEED_x_init_SHIFT                           8
#define BCHP_SDS_EQ_0_XSEED_x_init_DEFAULT                         0x00000001

/* SDS_EQ_0 :: XSEED :: reserved1 [07:00] */
#define BCHP_SDS_EQ_0_XSEED_reserved1_MASK                         0x000000ff
#define BCHP_SDS_EQ_0_XSEED_reserved1_SHIFT                        0

/***************************************************************************
 *XTAP1 - Physical Layer Descrambler x1
 ***************************************************************************/
/* SDS_EQ_0 :: XTAP1 :: reserved0 [31:26] */
#define BCHP_SDS_EQ_0_XTAP1_reserved0_MASK                         0xfc000000
#define BCHP_SDS_EQ_0_XTAP1_reserved0_SHIFT                        26

/* SDS_EQ_0 :: XTAP1 :: x_tap1 [25:08] */
#define BCHP_SDS_EQ_0_XTAP1_x_tap1_MASK                            0x03ffff00
#define BCHP_SDS_EQ_0_XTAP1_x_tap1_SHIFT                           8
#define BCHP_SDS_EQ_0_XTAP1_x_tap1_DEFAULT                         0x00000001

/* SDS_EQ_0 :: XTAP1 :: reserved1 [07:00] */
#define BCHP_SDS_EQ_0_XTAP1_reserved1_MASK                         0x000000ff
#define BCHP_SDS_EQ_0_XTAP1_reserved1_SHIFT                        0

/***************************************************************************
 *XTAP2 - Physical Layer Descrambler x2
 ***************************************************************************/
/* SDS_EQ_0 :: XTAP2 :: reserved0 [31:26] */
#define BCHP_SDS_EQ_0_XTAP2_reserved0_MASK                         0xfc000000
#define BCHP_SDS_EQ_0_XTAP2_reserved0_SHIFT                        26

/* SDS_EQ_0 :: XTAP2 :: x_tap2 [25:08] */
#define BCHP_SDS_EQ_0_XTAP2_x_tap2_MASK                            0x03ffff00
#define BCHP_SDS_EQ_0_XTAP2_x_tap2_SHIFT                           8
#define BCHP_SDS_EQ_0_XTAP2_x_tap2_DEFAULT                         0x00008050

/* SDS_EQ_0 :: XTAP2 :: reserved1 [07:00] */
#define BCHP_SDS_EQ_0_XTAP2_reserved1_MASK                         0x000000ff
#define BCHP_SDS_EQ_0_XTAP2_reserved1_SHIFT                        0

/***************************************************************************
 *LUPD - Carrier loop PD loop-up-table memory read/write data
 ***************************************************************************/
/* SDS_EQ_0 :: LUPD :: reserved0 [31:26] */
#define BCHP_SDS_EQ_0_LUPD_reserved0_MASK                          0xfc000000
#define BCHP_SDS_EQ_0_LUPD_reserved0_SHIFT                         26

/* SDS_EQ_0 :: LUPD :: lupd [25:08] */
#define BCHP_SDS_EQ_0_LUPD_lupd_MASK                               0x03ffff00
#define BCHP_SDS_EQ_0_LUPD_lupd_SHIFT                              8
#define BCHP_SDS_EQ_0_LUPD_lupd_DEFAULT                            0x00000000

/* SDS_EQ_0 :: LUPD :: reserved1 [07:00] */
#define BCHP_SDS_EQ_0_LUPD_reserved1_MASK                          0x000000ff
#define BCHP_SDS_EQ_0_LUPD_reserved1_SHIFT                         0

/***************************************************************************
 *LUPA - Carrier loop PD loop-up-table memory read/write address
 ***************************************************************************/
/* SDS_EQ_0 :: LUPA :: micro_acc_en [31:31] */
#define BCHP_SDS_EQ_0_LUPA_micro_acc_en_MASK                       0x80000000
#define BCHP_SDS_EQ_0_LUPA_micro_acc_en_SHIFT                      31
#define BCHP_SDS_EQ_0_LUPA_micro_acc_en_DEFAULT                    0x00000000

/* SDS_EQ_0 :: LUPA :: reserved0 [30:26] */
#define BCHP_SDS_EQ_0_LUPA_reserved0_MASK                          0x7c000000
#define BCHP_SDS_EQ_0_LUPA_reserved0_SHIFT                         26

/* SDS_EQ_0 :: LUPA :: lupa [25:16] */
#define BCHP_SDS_EQ_0_LUPA_lupa_MASK                               0x03ff0000
#define BCHP_SDS_EQ_0_LUPA_lupa_SHIFT                              16
#define BCHP_SDS_EQ_0_LUPA_lupa_DEFAULT                            0x00000000

/* SDS_EQ_0 :: LUPA :: reserved1 [15:00] */
#define BCHP_SDS_EQ_0_LUPA_reserved1_MASK                          0x0000ffff
#define BCHP_SDS_EQ_0_LUPA_reserved1_SHIFT                         0

/***************************************************************************
 *SDSLEN - Soft Decision Signature Analyzer Symbol Length
 ***************************************************************************/
/* SDS_EQ_0 :: SDSLEN :: softd_sig_len [31:00] */
#define BCHP_SDS_EQ_0_SDSLEN_softd_sig_len_MASK                    0xffffffff
#define BCHP_SDS_EQ_0_SDSLEN_softd_sig_len_SHIFT                   0
#define BCHP_SDS_EQ_0_SDSLEN_softd_sig_len_DEFAULT                 0x00000000

/***************************************************************************
 *SDSIG - Soft Decision Signature Analyzer Output
 ***************************************************************************/
/* SDS_EQ_0 :: SDSIG :: softd_sig [31:00] */
#define BCHP_SDS_EQ_0_SDSIG_softd_sig_MASK                         0xffffffff
#define BCHP_SDS_EQ_0_SDSIG_softd_sig_SHIFT                        0
#define BCHP_SDS_EQ_0_SDSIG_softd_sig_DEFAULT                      0x00000000

/***************************************************************************
 *MGAIND - MODCOD Gain Table read/write data
 ***************************************************************************/
/* SDS_EQ_0 :: MGAIND :: mgaind [31:00] */
#define BCHP_SDS_EQ_0_MGAIND_mgaind_MASK                           0xffffffff
#define BCHP_SDS_EQ_0_MGAIND_mgaind_SHIFT                          0
#define BCHP_SDS_EQ_0_MGAIND_mgaind_DEFAULT                        0x00000000

/***************************************************************************
 *MGAINA - MODCOD Gain Table read/write address
 ***************************************************************************/
/* SDS_EQ_0 :: MGAINA :: mgain_acc_en [31:31] */
#define BCHP_SDS_EQ_0_MGAINA_mgain_acc_en_MASK                     0x80000000
#define BCHP_SDS_EQ_0_MGAINA_mgain_acc_en_SHIFT                    31
#define BCHP_SDS_EQ_0_MGAINA_mgain_acc_en_DEFAULT                  0x00000000

/* SDS_EQ_0 :: MGAINA :: reserved0 [30:28] */
#define BCHP_SDS_EQ_0_MGAINA_reserved0_MASK                        0x70000000
#define BCHP_SDS_EQ_0_MGAINA_reserved0_SHIFT                       28

/* SDS_EQ_0 :: MGAINA :: mgaina [27:24] */
#define BCHP_SDS_EQ_0_MGAINA_mgaina_MASK                           0x0f000000
#define BCHP_SDS_EQ_0_MGAINA_mgaina_SHIFT                          24
#define BCHP_SDS_EQ_0_MGAINA_mgaina_DEFAULT                        0x00000000

/* SDS_EQ_0 :: MGAINA :: reserved1 [23:00] */
#define BCHP_SDS_EQ_0_MGAINA_reserved1_MASK                        0x00ffffff
#define BCHP_SDS_EQ_0_MGAINA_reserved1_SHIFT                       0

#endif /* #ifndef BCHP_SDS_EQ_0_H__ */

/* End of File */
