INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 12:47:03 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.552ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_valid_0_q_reg_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addf0/gen_flopoco_ip.ip/ip/sXsYExnXY_d1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 1.940ns (26.750%)  route 5.312ns (73.250%))
  Logic Levels:           23  (CARRY4=10 LUT2=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 5.435 - 4.000 ) 
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3519, unset)         1.410     1.410    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X32Y50         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_valid_0_q_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.223     1.633 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_0_q_reg_replica_2/Q
                         net (fo=12, routed)          0.547     2.180    lsq1/handshake_lsq_lsq1_core/ldq_valid_0_q_repN_2
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.043     2.223 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_3_q_i_8/O
                         net (fo=1, routed)           0.000     2.223    lsq1/handshake_lsq_lsq1_core/ldq_valid_3_q_i_8_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.482 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.482    lsq1/handshake_lsq_lsq1_core/ldq_valid_3_q_reg_i_3_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.535 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.535    lsq1/handshake_lsq_lsq1_core/ldq_valid_7_q_reg_i_3_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.588 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.588    lsq1/handshake_lsq_lsq1_core/ldq_valid_11_q_reg_i_3_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.641 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_15_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.641    lsq1/handshake_lsq_lsq1_core/ldq_valid_15_q_reg_i_3_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.694 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.694    lsq1/handshake_lsq_lsq1_core/ldq_valid_3_q_reg_i_4_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.747 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.747    lsq1/handshake_lsq_lsq1_core/ldq_valid_7_q_reg_i_4_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.800 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_11_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.800    lsq1/handshake_lsq_lsq1_core/ldq_valid_11_q_reg_i_4_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.911 r  lsq1/handshake_lsq_lsq1_core/ldq_valid_15_q_reg_i_4/O[0]
                         net (fo=25, routed)          0.483     3.395    lsq1/handshake_lsq_lsq1_core/ldq_valid_15_q_reg_i_4_n_7
    SLICE_X33Y53         LUT4 (Prop_lut4_I2_O)        0.124     3.519 f  lsq1/handshake_lsq_lsq1_core/outs[26]_i_12/O
                         net (fo=1, routed)           0.451     3.969    lsq1/handshake_lsq_lsq1_core/outs[26]_i_12_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.043     4.012 f  lsq1/handshake_lsq_lsq1_core/outs[26]_i_3/O
                         net (fo=1, routed)           0.328     4.341    lsq1/handshake_lsq_lsq1_core/outs[26]_i_3_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I1_O)        0.043     4.384 f  lsq1/handshake_lsq_lsq1_core/data_tehb/outs[26]_i_1/O
                         net (fo=7, routed)           0.442     4.826    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29][16]
    SLICE_X30Y45         LUT2 (Prop_lut2_I1_O)        0.043     4.869 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_15/O
                         net (fo=1, routed)           0.236     5.105    lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_15_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.043     5.148 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_12/O
                         net (fo=9, routed)           0.215     5.363    lsq1/handshake_lsq_lsq1_core/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/eqOp1_in
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.043     5.406 r  lsq1/handshake_lsq_lsq1_core/eqOp_carry_i_5/O
                         net (fo=2, routed)           0.321     5.728    lsq1/handshake_lsq_lsq1_core/sfracX1__0
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.043     5.771 r  lsq1/handshake_lsq_lsq1_core/eqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.771    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__1_0[3]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.964 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.964    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.074 f  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__1/CO[2]
                         net (fo=1, routed)           0.338     6.412    lsq1/handshake_lsq_lsq1_core/outs_reg[10][0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.129     6.541 f  lsq1/handshake_lsq_lsq1_core/outputValid_i_4/O
                         net (fo=22, routed)          0.271     6.812    control_merge2/tehb/control/cmpf0_result
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.043     6.855 r  control_merge2/tehb/control/outputValid_i_3/O
                         net (fo=32, routed)          0.342     7.198    control_merge2/tehb/control/dataReg_reg[0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.043     7.241 f  control_merge2/tehb/control/gen_flopoco_ip.ip/oehb/control/Mint_i_19/O
                         net (fo=7, routed)           0.301     7.542    control_merge2/tehb/control/outputValid_reg_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.043     7.585 r  control_merge2/tehb/control/sticky_d1_i_1__0/O
                         net (fo=388, routed)         0.250     7.835    addf0/gen_flopoco_ip.ip/oehb/control/mulf2_result_ready_alias
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.043     7.878 r  addf0/gen_flopoco_ip.ip/oehb/control/X_0_d1[10]_i_1_comp/O
                         net (fo=33, routed)          0.785     8.662    addf0/gen_flopoco_ip.ip/ip/X_0_d1_reg[9]
    SLICE_X36Y21         FDSE                                         r  addf0/gen_flopoco_ip.ip/ip/sXsYExnXY_d1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3519, unset)         1.435     5.435    addf0/gen_flopoco_ip.ip/ip/clk
    SLICE_X36Y21         FDSE                                         r  addf0/gen_flopoco_ip.ip/ip/sXsYExnXY_d1_reg[2]/C
                         clock pessimism              0.015     5.450    
                         clock uncertainty           -0.035     5.415    
    SLICE_X36Y21         FDSE (Setup_fdse_C_S)       -0.304     5.111    addf0/gen_flopoco_ip.ip/ip/sXsYExnXY_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.111    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                 -3.552    




