#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 24 18:40:17 2023
# Process ID: 3048
# Current directory: D:/3/IO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15396 D:\3\IO\IO.xpr
# Log file: D:/3/IO/vivado.log
# Journal file: D:/3/IO\vivado.jou
# Running On: Swing, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 17007 MB
#-----------------------------------------------------------
start_gui
open_project D:/3/IO/IO.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.727 ; gain = 326.402
update_compile_order -fileset sources_1
open_bd_design {D:/3/IO/IO.srcs/sources_1/bd/design_CPU_System/design_CPU_System.bd}
Reading block design file <D:/3/IO/IO.srcs/sources_1/bd/design_CPU_System/design_CPU_System.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Successfully read diagram <design_CPU_System> from block design file <D:/3/IO/IO.srcs/sources_1/bd/design_CPU_System/design_CPU_System.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1373.492 ; gain = 138.586
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_2
endgroup
delete_bd_objs [get_bd_cells axi_uartlite_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'C_S_AXI4_ID_WIDTH' of cell '/axi_quad_spi_0' is ignored
endgroup
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 0 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
set_property -dict [list \
  CONFIG.C_NUM_TRANSFER_BITS {16} \
  CONFIG.C_SCK_RATIO {4} \
  CONFIG.C_USE_STARTUP {0} \
] [get_bd_cells axi_quad_spi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_2
endgroup
set_property location {3 453 -418} [get_bd_cells axi_uartlite_2]
connect_bd_net [get_bd_pins axi_uartlite_1/tx] [get_bd_pins axi_uartlite_2/rx]
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_1/tx> is being overridden by the user with net <axi_uartlite_1_tx>. This pin will not be connected as a part of interface connection <UART>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_2/rx> is being overridden by the user with net <axi_uartlite_1_tx>. This pin will not be connected as a part of interface connection <UART>.
connect_bd_net [get_bd_pins axi_uartlite_2/tx] [get_bd_pins axi_uartlite_1/rx]
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_2/tx> is being overridden by the user with net <axi_uartlite_2_tx>. This pin will not be connected as a part of interface connection <UART>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_1/rx> is being overridden by the user with net <axi_uartlite_2_tx>. This pin will not be connected as a part of interface connection <UART>.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_1
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'C_S_AXI4_ID_WIDTH' of cell '/axi_quad_spi_1' is ignored
endgroup
set_property location {2 329 -243} [get_bd_cells axi_quad_spi_1]
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 0 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
set_property -dict [list \
  CONFIG.C_NUM_TRANSFER_BITS {16} \
  CONFIG.C_SCK_RATIO {4} \
  CONFIG.C_USE_STARTUP {0} \
] [get_bd_cells axi_quad_spi_1]
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/io0_o]
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_0/io0_o> is being overridden by the user with net <axi_quad_spi_0_io0_o>. This pin will not be connected as a part of interface connection <SPI_0>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/sck_o]
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_0/sck_o> is being overridden by the user with net <axi_quad_spi_0_sck_o>. This pin will not be connected as a part of interface connection <SPI_0>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/ss_o]
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_0/ss_o> is being overridden by the user with net <axi_quad_spi_0_ss_o>. This pin will not be connected as a part of interface connection <SPI_0>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_1/io1_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_1/io1_i> is being overridden by the user with net <io1_i_0_1>. This pin will not be connected as a part of interface connection <SPI_0>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_1/sck_o]
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_1/sck_o> is being overridden by the user with net <axi_quad_spi_1_sck_o>. This pin will not be connected as a part of interface connection <SPI_0>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_1/ss_o]
WARNING: [BD 41-1306] The connection to interface pin </axi_quad_spi_1/ss_o> is being overridden by the user with net <axi_quad_spi_1_ss_o>. This pin will not be connected as a part of interface connection <SPI_0>.
endgroup
set_property location {-94 -343} [get_bd_ports io0_o_0]
undo
INFO: [Common 17-17] undo 'set_property location {-94 -343} [get_bd_ports io0_o_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins axi_quad_spi_1/ss_o]'
INFO: [Common 17-17] undo 'startgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'make_bd_pins_external  [get_bd_pins axi_quad_spi_1/ss_o]'
INFO: [Common 17-16] redo 'endgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins axi_quad_spi_1/ss_o]'
INFO: [Common 17-17] undo 'startgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'make_bd_pins_external  [get_bd_pins axi_quad_spi_1/ss_o]'
INFO: [Common 17-16] redo 'endgroup'
set_property location {2857 -27} [get_bd_ports io0_o_0]
set_property name MISO [get_bd_nets io1_i_0_1]
set_property name SCLK1 [get_bd_nets axi_quad_spi_1_sck_o]
set_property name SS1 [get_bd_nets axi_quad_spi_1_ss_o]
set_property name MOSI [get_bd_nets axi_quad_spi_0_io0_o]
set_property name SCK0 [get_bd_nets axi_quad_spi_0_sck_o]
set_property name SS0 [get_bd_nets axi_quad_spi_0_ss_o]
startgroup
set_property CONFIG.NUM_PORTS {6} [get_bd_cells microblaze_0_xlconcat]
endgroup
set_property location {3 1140 313} [get_bd_cells microblaze_0_xlconcat]
connect_bd_net [get_bd_pins axi_quad_spi_1/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In2]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_quad_spi_1/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In2]'
set_property location {1 304 -546} [get_bd_cells axi_quad_spi_1]
connect_bd_net [get_bd_pins axi_quad_spi_0/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In2]
set_property location {2 671 93} [get_bd_cells microblaze_0_xlconcat]
connect_bd_net [get_bd_pins axi_quad_spi_1/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In3]
connect_bd_net [get_bd_pins axi_uartlite_1/interrupt] [get_bd_pins microblaze_0_xlconcat/In4]
connect_bd_net [get_bd_pins axi_uartlite_2/interrupt] [get_bd_pins microblaze_0_xlconcat/In5]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_quad_spi_0/AXI_LITE} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
Slave segment '/axi_quad_spi_0/AXI_LITE/Reg' is being assigned into address space '/mdm_1/Data' at <0x44A0_0000 [ 64K ]>.
Slave segment '/axi_quad_spi_0/AXI_LITE/Reg' is being assigned into address space '/microblaze_0/Data' at <0x44A0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_quad_spi_1/AXI_LITE} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_quad_spi_1/AXI_LITE]
Slave segment '/axi_quad_spi_1/AXI_LITE/Reg' is being assigned into address space '/mdm_1/Data' at <0x44A1_0000 [ 64K ]>.
Slave segment '/axi_quad_spi_1/AXI_LITE/Reg' is being assigned into address space '/microblaze_0/Data' at <0x44A1_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_1/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_1/S_AXI]
Slave segment '/axi_uartlite_1/S_AXI/Reg' is being assigned into address space '/mdm_1/Data' at <0x4061_0000 [ 64K ]>.
Slave segment '/axi_uartlite_1/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4061_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_2/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_2/S_AXI]
Slave segment '/axi_uartlite_2/S_AXI/Reg' is being assigned into address space '/mdm_1/Data' at <0x4062_0000 [ 64K ]>.
Slave segment '/axi_uartlite_2/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4062_0000 [ 64K ]>.
endgroup
file mkdir D:/3/IO/IO.srcs/constrs_1
file mkdir D:/3/IO/IO.srcs/constrs_1/new
close [ open D:/3/IO/IO.srcs/constrs_1/new/adda.xdc w ]
add_files -fileset constrs_1 D:/3/IO/IO.srcs/constrs_1/new/adda.xdc
set_property name SS0 [get_bd_ports ss_o_0]
undo
INFO: [Common 17-17] undo 'set_property name SS0 [get_bd_ports ss_o_0]'
set_property name SS0 [get_bd_ports ss_o_0]
set_property location {2875 161} [get_bd_ports ss_o_1]
set_property name SS1 [get_bd_ports ss_o_1]
set_property name SCLK1 [get_bd_ports sck_o_1]
set_property name SCLK0 [get_bd_ports sck_o_0]
set_property name MISO [get_bd_ports io1_i_0]
set_property name MOSI [get_bd_ports io0_o_0]
save_bd_design
Wrote  : <D:\3\IO\IO.srcs\sources_1\bd\design_CPU_System\design_CPU_System.bd> 
Wrote  : <D:/3/IO/IO.srcs/sources_1/bd/design_CPU_System/ui/bd_7de8e3a7.ui> 
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/mdm_1/Data' to master interface '/mdm_1/LMB_0'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_quad_spi_0/ext_spi_clk
/axi_quad_spi_1/ext_spi_clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins axi_quad_spi_1/ext_spi_clk]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins axi_quad_spi_0/ext_spi_clk]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/mdm_1/Data' to master interface '/mdm_1/LMB_0'. Please either complete or remove this path to resolve.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ##############################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are are asynchronous.
                  ##############################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_1 
                  ##############################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are are asynchronous.
                  ##############################################################################
save_bd_design
Wrote  : <D:\3\IO\IO.srcs\sources_1\bd\design_CPU_System\design_CPU_System.bd> 
Wrote  : <D:/3/IO/IO.srcs/sources_1/bd/design_CPU_System/ui/bd_7de8e3a7.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/3/IO/IO.srcs/utils_1/imports/synth_1/design_CPU_System_wrapper.dcp with file D:/3/IO/IO.runs/synth_1/design_CPU_System_wrapper.dcp
reset_run design_CPU_System_xbar_0_synth_1
reset_run design_CPU_System_microblaze_0_axi_intc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_CPU_System.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Verilog Output written to : d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/synth/design_CPU_System.v
Verilog Output written to : d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/sim/design_CPU_System.v
Verilog Output written to : d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/hdl/design_CPU_System_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_1_0/design_CPU_System_axi_uartlite_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_2_1/design_CPU_System_axi_uartlite_2_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
Exporting to file d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/hw_handoff/design_CPU_System.hwh
Generated Hardware Definition File d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/synth/design_CPU_System.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_CPU_System_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_CPU_System_axi_quad_spi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_CPU_System_axi_quad_spi_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_CPU_System_axi_uartlite_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_CPU_System_axi_uartlite_2_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_CPU_System_microblaze_0_axi_intc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_CPU_System_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_CPU_System_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7057a9b82f7801cd to dir: d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/3/IO/IO.cache/ip/2022.2/7/0/7057a9b82f7801cd/design_CPU_System_auto_pc_0.dcp to d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/3/IO/IO.cache/ip/2022.2/7/0/7057a9b82f7801cd/design_CPU_System_auto_pc_0_sim_netlist.v to d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/3/IO/IO.cache/ip/2022.2/7/0/7057a9b82f7801cd/design_CPU_System_auto_pc_0_sim_netlist.vhdl to d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/3/IO/IO.cache/ip/2022.2/7/0/7057a9b82f7801cd/design_CPU_System_auto_pc_0_stub.v to d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/3/IO/IO.cache/ip/2022.2/7/0/7057a9b82f7801cd/design_CPU_System_auto_pc_0_stub.vhdl to d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_CPU_System_auto_pc_0, cache-ID = 7057a9b82f7801cd; cache size = 17.846 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_CPU_System_axi_quad_spi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_CPU_System_axi_quad_spi_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_CPU_System_axi_uartlite_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_CPU_System_axi_uartlite_2_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_CPU_System_microblaze_0_axi_intc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_CPU_System_xbar_0
[Mon Apr 24 19:10:22 2023] Launched design_CPU_System_xbar_0_synth_1, design_CPU_System_microblaze_0_axi_intc_0_synth_1, design_CPU_System_axi_quad_spi_1_0_synth_1, design_CPU_System_axi_uartlite_1_0_synth_1, design_CPU_System_axi_uartlite_2_1_synth_1, design_CPU_System_axi_quad_spi_0_0_synth_1, synth_1...
Run output will be captured here:
design_CPU_System_xbar_0_synth_1: D:/3/IO/IO.runs/design_CPU_System_xbar_0_synth_1/runme.log
design_CPU_System_microblaze_0_axi_intc_0_synth_1: D:/3/IO/IO.runs/design_CPU_System_microblaze_0_axi_intc_0_synth_1/runme.log
design_CPU_System_axi_quad_spi_1_0_synth_1: D:/3/IO/IO.runs/design_CPU_System_axi_quad_spi_1_0_synth_1/runme.log
design_CPU_System_axi_uartlite_1_0_synth_1: D:/3/IO/IO.runs/design_CPU_System_axi_uartlite_1_0_synth_1/runme.log
design_CPU_System_axi_uartlite_2_1_synth_1: D:/3/IO/IO.runs/design_CPU_System_axi_uartlite_2_1_synth_1/runme.log
design_CPU_System_axi_quad_spi_0_0_synth_1: D:/3/IO/IO.runs/design_CPU_System_axi_quad_spi_0_0_synth_1/runme.log
synth_1: D:/3/IO/IO.runs/synth_1/runme.log
[Mon Apr 24 19:10:23 2023] Launched impl_1...
Run output will be captured here: D:/3/IO/IO.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1977.090 ; gain = 272.328
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -include_bit -force -file D:/3/IO/SPI_System_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/3/IO/SPI_System_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/3/IO/SPI_System_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2022.2/data/embeddedsw) loading 0 seconds
delete_bd_objs [get_bd_nets axi_uartlite_2_tx]
delete_bd_objs [get_bd_nets axi_uartlite_1_tx]
connect_bd_net [get_bd_pins axi_uartlite_1/rx] [get_bd_pins axi_uartlite_1/tx]
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_1/rx> is being overridden by the user with net <axi_uartlite_1_tx>. This pin will not be connected as a part of interface connection <UART>.
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_1/tx> is being overridden by the user with net <axi_uartlite_1_tx>. This pin will not be connected as a part of interface connection <UART>.
delete_bd_objs [get_bd_nets axi_uartlite_2_interrupt] [get_bd_intf_nets microblaze_0_axi_periph_M07_AXI] [get_bd_cells axi_uartlite_2]
startgroup
set_property CONFIG.NUM_PORTS {5} [get_bd_cells microblaze_0_xlconcat]
endgroup
save_bd_design
Wrote  : <D:\3\IO\IO.srcs\sources_1\bd\design_CPU_System\design_CPU_System.bd> 
Wrote  : <D:/3/IO/IO.srcs/sources_1/bd/design_CPU_System/ui/bd_7de8e3a7.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/3/IO/IO.srcs/utils_1/imports/synth_1/design_CPU_System_wrapper.dcp with file D:/3/IO/IO.runs/synth_1/design_CPU_System_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2670] Found an incomplete address path from address space '/mdm_1/Data' to master interface '/microblaze_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/mdm_1/Data' to master interface '/mdm_1/LMB_0'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/microblaze_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /microblaze_0_axi_periph/xbar/M07_AXI'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ##############################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are are asynchronous.
                  ##############################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ##############################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are are asynchronous.
                  ##############################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_1 
                  ##############################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are are asynchronous.
                  ##############################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_1 
                  ##############################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are are asynchronous.
                  ##############################################################################
Wrote  : <D:\3\IO\IO.srcs\sources_1\bd\design_CPU_System\design_CPU_System.bd> 
Verilog Output written to : d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/synth/design_CPU_System.v
Verilog Output written to : d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/sim/design_CPU_System.v
Verilog Output written to : d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/hdl/design_CPU_System_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
Exporting to file d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/hw_handoff/design_CPU_System.hwh
Generated Hardware Definition File d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/synth/design_CPU_System.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_CPU_System_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_CPU_System_microblaze_0_axi_intc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_CPU_System_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_CPU_System_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7057a9b82f7801cd to dir: d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/3/IO/IO.cache/ip/2022.2/7/0/7057a9b82f7801cd/design_CPU_System_auto_pc_0.dcp to d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/3/IO/IO.cache/ip/2022.2/7/0/7057a9b82f7801cd/design_CPU_System_auto_pc_0_sim_netlist.v to d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/3/IO/IO.cache/ip/2022.2/7/0/7057a9b82f7801cd/design_CPU_System_auto_pc_0_sim_netlist.vhdl to d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/3/IO/IO.cache/ip/2022.2/7/0/7057a9b82f7801cd/design_CPU_System_auto_pc_0_stub.v to d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/3/IO/IO.cache/ip/2022.2/7/0/7057a9b82f7801cd/design_CPU_System_auto_pc_0_stub.vhdl to d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/3/IO/IO.gen/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_CPU_System_auto_pc_0, cache-ID = 7057a9b82f7801cd; cache size = 21.457 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_CPU_System_microblaze_0_axi_intc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_CPU_System_xbar_0
[Mon Apr 24 20:34:35 2023] Launched design_CPU_System_xbar_0_synth_1, design_CPU_System_microblaze_0_axi_intc_0_synth_1, synth_1...
Run output will be captured here:
design_CPU_System_xbar_0_synth_1: D:/3/IO/IO.runs/design_CPU_System_xbar_0_synth_1/runme.log
design_CPU_System_microblaze_0_axi_intc_0_synth_1: D:/3/IO/IO.runs/design_CPU_System_microblaze_0_axi_intc_0_synth_1/runme.log
synth_1: D:/3/IO/IO.runs/synth_1/runme.log
[Mon Apr 24 20:34:36 2023] Launched impl_1...
Run output will be captured here: D:/3/IO/IO.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2111.418 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file D:/3/IO/SPI_System_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/3/IO/SPI_System_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/3/IO/SPI_System_wrapper.xsa
INFO: [Coretcl 2-12] '/axi_uartlite_0/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_0/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_gpio_0/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_gpio_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_gpio_0/S_AXI' selected.
INFO: [Coretcl 2-12] '/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB' selected.
INFO: [Coretcl 2-12] '/axi_gpio_0/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_gpio_0/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_gpio_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_0/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_0/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_0/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_0/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_0/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_uartlite_0/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_gpio_1/S_AXI' selected.
INFO: [Coretcl 2-12] '/axi_gpio_0/S_AXI' selected.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 21:31:58 2023...
