[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of EPM7160SLC84-10N production of ALTERA from the text:®\nAltera Corporation  1MAX 7000\nProgrammable Logic\nDevice Family\nSeptember 2005, ver. 6.7 Data Sheet\nDS-MAX7000-6.7Features...■ High-performance, EEPROM-based programmable logic devices \n(PLDs) based on second-generation MAX® architecture\n■ 5.0-V in-system programmability  (ISP) through the built-in \nIEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in \nMAX 7000S devices\n– ISP circuitry compatible with IEEE Std. 1532\n■ Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S \ndevices\n■ Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S \ndevices with 128 or more macrocells\n■ Complete EPLD family with logic densities ranging from 600 to \n5,000 usable gates (see Tables 1  and 2)\n■ 5-ns pin-to-pin logic delays with up to 175.4-MHz counter \nfrequencies (including interconnect)\n■ PCI-compliant devices available\nfFor information on in-system prog rammable 3.3-V MAX 7000A or 2.5-V \nMAX 7000B devices, see the  MAX 7000A Progra mmable Logic Device Family \nData Sheet  or the MAX 7000B Programmable Logi c Device Family Data \nSheet .\nTable 1. MAX 7000 Device Features\nFeature EPM7032 EPM7064 EPM7096 EP M7128E EPM7160E EPM7192E EPM7256E\nUsable \ngates600 1,250 1,800 2,500 3,200 3,750 5,000\nMacrocells 32 64 96 128 160 192 256\nLogic array \nblocks2468 1 0 1 2 1 6\nMaximum user I/O pins36 68 76 100 104 124 164\nt\nPD (ns) 6 6 7.5 7.5 10 12 12\ntSU ( n s ) 5566777\ntFSU ( n s ) 2 . 5  2 . 5 33333\ntCO1 (ns) 4 4 4.5 4.5 5 6 6\nfCNT (MHz) 151.5 151.5 125.0 125.0 100.0 90.9 90.9\n2 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\n...and More \nFeatures■ Open-drain output opti on in MAX 7000S devices\n■ Programmable macrocell flipflops with individual clear, preset, \nclock, and clock enable controls\n■ Programmable power-saving mode  for a reduction of over 50 % in \neach macrocell\n■ Configurable expander product-te rm distribution, allowing up to \n32 product terms per macrocell\n■ 44 to 208 pins available in plastic J- lead chip carrier (PLCC), ceramic \npin-grid array (PGA), plastic quad flat pack (PQFP), power quad flat \npack (RQFP), and 1.0-mm thin qu ad flat pack (TQFP) packages\n■ Programmable security bit for pr otection of proprietary designs\n■ 3.3-V or 5.0-V operation–M u l t i V o l t\nTM I/O interface operation, allowing devices to \ninterface with 3.3-V or 5.0-V devi ces (MultiVolt I/O operation is \nnot available in 44-pin packages)\n– Pin compatible with low-voltage MAX 7000A and MAX 7000B \ndevices\n■ Enhanced features available in  MAX 7000E and MAX 7000S devices\n– Six pin- or logic-driven output enable signals– Two global clock signals with optional inversion\n– Enhanced interconnect resources for improved routability\n– Fast input setup times provided by a dedicated path from I/O \npin to macrocell registers\n– Programmable output slew-rate control\n■ Software design support and automa tic place-and-route provided by \nAltera’s development system for Windows-based PCs and Sun \nSPARCstation, and HP 9000 Series 700/800 workstationsTable 2. MAX 7000S Device Features\nFeature EPM7032S EPM7064S EPM7128S EPM7160S EPM7192S EPM7256S\nUsable gates 600 1,250 2,500 3,200 3,750 5,000\nMacrocells 32 64 128 160 192 256\nLogic array \nblocks248 1 0 1 2 1 6\nMaximum user I/O pins36 68 100 104 124 164\nt\nPD (ns) 5 5 6 6 7.5 7.5\ntSU (ns) 2.9 2.9 3.4 3.4 4.1 3.9\ntFSU (ns) 2.5 2.5 2.5 2.5 3 3\ntCO1 (ns) 3.2 3.2 4 3.9 4.7 4.7\nfCNT (MHz) 175.4 175.4 147.1 149.3 125.0 128.2\nAltera Corporation  3MAX 7000 Programmable Logic Device Family Data Sheet\n■ Additional design entry and simulation support provided by EDIF \n2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other inte rfaces to popular EDA tools from \nmanufacturers such as Cadence, Exemplar Logic, Mentor Graphics, \nOrCAD, Synopsys, and VeriBest\n■ Programming support \n– Altera’s Master Programming Unit (MPU) and programming \nhardware from third-party manufacturers program all \nMAX 7000 devices\n–T h e  B i t B l a s t e rTM serial download cable, ByteBlasterMVTM \nparallel port download cable, and MasterBlasterTM \nserial/universal  serial bus (USB) download cable program MAX \n7000S devices\nGeneral \nDescriptionThe MAX 7000 family of high-density, high-performance PLDs is based \non Altera’s second-generation MA X architecture. Fabricated with \nadvanced CMOS technology, th e EEPROM-based MAX 7000 family \nprovides 600 to 5,000 usable gates, ISP,  pin-to-pin delays as fast as 5 ns, \nand counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, \n-7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices in \n-5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest \nGroup (PCI SIG) PCI Local Bus Specification , Revision 2.2 . See Table 3  \nfor available speed grades.\nTable 3. MAX 7000 Speed Grades\nDevice Speed Grade\n-5 -6 -7 -10P -10 -12P -12 -15 -15T -20\nEPM7032 vv v vvv\nEPM7032S v v v v\nEPM7064 v vvv v\nEPM7064S v v v v \nEPM7096 vvv v\nEPM7128E vvv vv v\nEPM7128S v v v v \nEPM7160E vv vv v\nEPM7160S vv v  v\nEPM7192E vvv  v\nEPM7192S vv  v\nEPM7256E vvv v\nEPM7256S vv  v  \n4 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nThe MAX 7000E devices—incl uding the EPM7128E, EPM7160E, \nEPM7192E, and EPM7256E devices—ha ve several enhanced features: \nadditional global clocki ng, additional output en able controls, enhanced \ninterconnect resources, fast input registers, and a programmable slew \nrate. \nIn-system programmable MAX 7000 devices—called MAX 7000S \ndevices—include the EPM7032S,  EPM7064S, EPM7128S, EPM7160S, \nEPM7192S, and EPM7256S devices.  MAX 7000S devices have the \nenhanced features of MAX 7000E device s as well as JTAG BST circuitry in \ndevices with 128 or more macrocells , ISP, and an op en-drain output \noption. See Table 4 .\nNotes:\n(1) Available only in EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices only.\n(2) The MultiVolt I/O interface is not available in 44-pin packages.Table 4. MAX 7000 Device Features\nFeature EPM7032\nEPM7064\nEPM7096All \nMAX 7000E \nDevicesAll \nMAX 7000S \nDevices\nISP via JTAG interface v\nJTAG BST circuitry v(1)\nOpen-drain output option v\nFast input registers vv\nSix global output enables vv\nTwo global clocks vv\nSlew-rate control vv\nMultiVolt interface  (2) vvv\nProgrammable register vvv\nParallel expanders vvv\nShared expanders vvv\nPower-saving mode vvv\nSecurity bit vvv\nPCI-compliant devices available vv  v\nAltera Corporation  5MAX 7000 Programmable Logic Device Family Data Sheet\nThe MAX 7000 architecture supports 100 % TTL emulation and \nhigh-density integration of SSI, MSI, and LSI logic functions. The \nMAX 7000 architecture easily integrates multiple devices ranging from \nPALs, GALs, and 22V10s to MACH an d pLSI devices. MAX 7000 devices \nare available in a wide range of pa ckages, including PLCC, PGA, PQFP, \nRQFP, and TQFP packages. See Table 5 .\nNotes:\n(1) When the JTAG interface in MAX 7000S devices is used for either bounda ry-scan testing or for ISP, four I/O pins \nbecome JTAG pins.\n(2) Perform a complete thermal analysis before committing a de sign to this device package. For more information, see \nthe Operating Requirements for Altera Devices Data Sheet .\nMAX 7000 devices use CMOS EEPR OM cells to implement logic \nfunctions. The user-con figurable MAX 7000 architec ture accommodates a \nvariety of independent combinatorial and sequential logic functions. The \ndevices can be reprogrammed for quick and efficient iterations during \ndesign development and debug cycles, and can be programmed and erased up to 100 times.Table 5. MAX 7000 Maximum User I/O Pins Note (1)\nDevice 44-\nPin \nPLCC44-\nPin \nPQFP44-Pin \nTQFP68-Pin \nPLCC84-Pin \nPLCC100-\nPin\nPQFP100-\nPin\nTQFP160-\nPin\nPQFP160-\nPin\nPGA192-\nPin \nPGA208-\nPin \nPQFP208-\nPin \nRQFP\nEPM7032 36 36 36\nEPM7032S 36 36\nEPM7064 36 36 52 68 68\nEPM7064S 36 36 68 68\nEPM7096 52 64 76\nEPM7128E 68 84 100\nEPM7128S 68 84 84 (2) 100\nEPM7160E 64 84 104\nEPM7160S 64 84 (2) 104\nEPM7192E 124 124EPM7192S 124\nEPM7256E 132 (2) 164 164\nEPM7256S 164 (2) 164\n6 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nMAX 7000 devices contain from 32 to 256 macrocells that are combined \ninto groups of 16 macrocells, called  logic array blocks (LABs). Each \nmacrocell has a programmable- AND/fixed-OR array and a configurable \nregister with independently programmab le clock, clock en able, clear, and \npreset functions. To build complex logic functions, each macrocell can be \nsupplemented with both shareable expander product terms and high-\nspeed parallel expander product te rms to provide up to 32 product terms \nper macrocell.\nThe MAX 7000 family  provides programmable speed/power \noptimization. Speed-critical portio ns of a design can run at high \nspeed/full power, while the remaining portions run at reduced \nspeed/low power. This speed/power optimization feature enables the designer to configure one or mo re macrocells to operate at 50 % or lower \npower while adding only a nomi nal timing delay. MAX 7000E and \nMAX 7000S devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical \nsignals are switching. The output dr ivers of all MAX 7000 devices (except \n44-pin devices) can be set for either 3.3-V or 5.0-V operation, allowing \nMAX 7000 devices to be used in mixed-voltage systems.\nThe MAX 7000 family is supported byAl tera development systems, which \nare integrated packages that offe r schematic, text —including VHDL, \nVerilog HDL, and the Altera Hardwa re Description Language (AHDL)—\nand waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Ve rilog HDL, and other interfaces for \nadditional design entry and simula tion support from other industry-\nstandard PC- and UNIX-w orkstation-based EDA tools. The software runs \non Windows-based PCs, as well as Sun SPARCstation, and HP 9000 Series \n700/800 workstations.\nfFor more information on development tools, see the MAX+PLUS II \nProgrammable Logic Development System & Software Data Sheet  and the \nQuartus Programmable Logic Develo pment System & So ftware Data Sheet .\nFunctional \nDescriptionThe MAX 7000 architecture incl udes the following elements: \n■ Logic array blocks\n■ Macrocells\n■ Expander product terms (shareable and parallel)\n■ Programmable inte rconnect array\n■ I/O control blocks\nAltera Corporation  7MAX 7000 Programmable Logic Device Family Data Sheet\nThe MAX 7000 architecture includes four dedicated inputs that can \nbe used as general-purpose inputs or as high-speed, global control \nsignals (clock, clear, and two ou tput enable signals) for each \nmacrocell and I/O pin. Figure 1  shows the architecture of EPM7032, \nEPM7064, and EPM7096 devices.\nFigure 1. EPM7032, EPM7064 & EPM7096 Device Block Diagram\nI/O\nControl\nBlock8 to 16\nI/O pins8 to 16\n8 to 161636I/O\nControl\nBlock8 to 16\n8 to 16I/O pins36\n8 to 1616\n8 to 16\n8 to 16\nI/O pins36\n8 to 1616I/O\nControl\nBlockI/O\nControl\nBlock8 to 16\nI/O pins8 to 16\n8 to 161636LAB A LAB B\nLAB C\nMacrocells\n33 to 48LAB DINPUT/GCLRn\nINPUT/OE1INPUT/OE2\nMacrocells\n17 to 32\nMacrocells\n49 to 64PIAINPUT/GLCK1\nMacrocells\n1 to 16\n8 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nFigure 2  shows the architecture of MAX 7000E and MAX 7000S devices.\nFigure 2. MAX 7000E & MAX 7000S Device Block Diagram\nLogic Array Blocks\nThe MAX 7000 device architecture is based on the linking of high-\nperformance, flexible, logic array modules called logic array blocks (LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1  and 2. \nMultiple LABs are linked together via the programmable interconnect \narray (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and \nmacrocells. 66INPUT/GCLRn\n6 Output Enables 6 Output Enables\n1636 36\n16I/O\nControl\nBlockLAB C LAB D\nI/O\nControl\nBlock\n61636 36\n16I/O\nControl\nBlockLAB A LAB B\nI/O\nControl\nBlock\n6\n6 to16INPUT/GCLK1\nINPUT/OE2/GCLK2\nINPUT/OE1\n6 to 16 I/O Pins\n6 to 16 I/O Pins6 to 16 I/O Pins\n6 to 16 I/O Pins6 to166 to166 to16\n6 to166 to166 to166 to16\n6 to16 6 to16\n6 to16 6 to16Macrocells\n1 to 16Macrocells\n17 to 32\nMacrocells\n33 to 48Macrocells\n49 to 64PIA\nAltera Corporation  9MAX 7000 Programmable Logic Device Family Data Sheet\nEach LAB is fed by the following signals:\n■ 36 signals from the PIA that ar e used for general logic inputs\n■ Global controls that are used for secondary register functions\n■ Direct input paths from I/O pins to the registers that are used \nfor fast setup times for MAX 7000E and MAX 7000S devices\nMacrocells\nThe MAX 7000 macrocell can be indivi dually configured for either \nsequential or combinatorial logic operation. The macrocell consists \nof three functional bloc ks: the logic array, the product-term select \nmatrix, and the programmable regi ster. The macrocell of EPM7032, \nEPM7064, and EPM7096 devices is shown in Figure 3 .\nFigure 3. EPM7032, EPM7064 & EPM7096 Device Macrocell\nProduct-\nTerTTm\nSelect\nMatrix\n36 Si gnals\nfrom PIA16 Ex pander\nProductTerTTmsLogic Arr ay\nParallel Lo gic\nExpander s\n(from other\nmacrocells )\nShared Lo gic\nExpander sClear \nSelectGlobal \nClearGlobal \nClocks\nClock/ \nEnable \nSelect2\nPRN\nCLRND/T Q\nENARegister \nBypass\nTo I/O \nControl Block\nto PIAProgrammable\nRegisterFrom I/O pin\nFast Input Select\nVCC\n10 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nFigure 4  shows a MAX 7000E and MAX 7000S device macrocell.\nFigure 4. MAX 7000E & MAX 7000S Device Macrocell\nCombinatorial logic is implemented in the logic array, which provides \nfive product terms per macrocell. The product-term select matrix allocates \nthese product terms for use as eith er primary logic inputs (to the OR and \nXOR gates) to implement combinatorial functions, or as secondary inputs \nto the macrocell’s register clear, pres et, clock, and clock enable control \nfunctions. Two kinds of expander  product terms (“expanders”) are \navailable to supplement macrocell logic resources:\n■ Shareable expanders, which are inve rted product terms that are fed \nback into the logic array\n■ Parallel expanders, which are prod uct terms borrowed from adjacent \nmacrocells\nThe Altera development system auto matically optimizes product-term \nallocation according to the logi c requirements of the design.\nFor registered functions, each macrocell flipflop can be individually \nprogrammed to implement D, T, JK, or SR operation with programmable \nclock control. The flipflop can be by passed for combinatorial operation. \nDuring design entry, the designer sp ecifies the desired flipflop type; the \nAltera development software then se lects the most efficient flipflop \noperation for each registered functi on to optimize resource utilization.Product-\nTer m \nSelect \nMatrix\n36 Signals\nfrom PIA16 Expander \nProduct TermsLogic Array\nParallel Logic \nExpanders(from other macrocells)\nShared Logic \nExpandersClear \nSelectGlobal \nClearGlobal \nClocks\nClock/ \nEnable \nSelect2\nPRN\nCLRND/T Q\nENARegister \nBypass\nto I/O \nControl Block\nto PIAProgrammable\nRegisterfrom \nI/O pin\nFast Input \nSelect\nVCC\nAltera Corporation  11MAX 7000 Programmable Logic Device Family Data Sheet\nEach programmable register can be clocked in three different modes:\n■ By a global clock sign al. This mode achieves the fastest clock-to-\noutput performance.\n■ By a global clock signal and en abled by an active-high clock \nenable. This mode provides an enab le on each flipflop while still \nachieving the fast clock-to-out put performance of the global \nclock.\n■ By an array clock implemented with a product term. In this \nmode, the flipflop can be cloc ked by signals from buried \nmacrocells or I/O pins.\nIn EPM7032, EPM7064, and EPM7096 devi ces, the global clock signal \nis available from a dedicated clock pin, GCLK1 , as shown in Figure 1 . \nIn MAX 7000E and MAX 7000S devices,  two global clock signals are \navailable. As shown in Figure 2 , these global clock signals can be the \ntrue or the complement of eith er of the global clock pins, GCLK1  or \nGCLK2 .\nEach register also supports asynchronous preset and clear functions. \nAs shown in Figures 3  and 4, the product-term select matrix allocates \nproduct terms to control thes e operations. Although the \nproduct-term-driven preset  and clear of the register are active high, \nactive-low control can be obtained by inverting the signal within the \nlogic array. In addition, each register clear function can be \nindividually driven by the active-low dedicated global clear pin (GCLRn ). Upon power-up, each register in the device will be set to a \nlow state.\nAll MAX 7000E and MAX 7000S I/O pins  have a fast input path to a \nmacrocell register. This dedicated path allows a signal to bypass the \nPIA and combinatorial logic and be dr iven to an input D flipflop with \nan extremely fast (2.5  ns) input setup time.\nExpander Product Terms\nAlthough most logic functions ca n be implemented with the five \nproduct terms available in each macrocell, the more complex logic \nfunctions require additional prod uct terms. Another macrocell can \nbe used to supply the required logic resources; however, the \nMAX 7000 architecture also allows  both shareable and parallel \nexpander product terms (“expand ers”) that provide additional \nproduct terms directly to any macrocell in the same LAB. These \nexpanders help ensure that logic is synthesized with the fewest \npossible logic resources to obtain the fastest possible speed. \n12 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nShareable Expanders\nEach LAB has 16 shareable expanders that can be viewed as a pool of \nuncommitted single product terms (o ne from each macrocell) with \ninverted outputs that feed back in to the logic array. Each shareable \nexpander can be used and shared by any or all macrocells in the LAB to \nbuild complex logic functions. A small delay ( tSEXP ) is incurred when \nshareable expanders are used. Figure 5  shows how shareable expanders \ncan feed multiple macrocells.\nFigure 5. Shareable Expanders\nShareable expanders can be  shared by any or all macrocells in an LAB.\nParallel Expanders\nParallel expanders are unused product terms that can be allocated to a neighboring macrocell to implemen t fast, complex logic functions. \nParallel expanders allow up to 20 product terms to directly feed the \nmacrocell OR logic, with five product term s provided by the macrocell and \n15 parallel expanders provided by neighboring macrocells in the LAB. Macrocell\nProduct-Term\nLogic\nProduct-Term Select Matrix\nMacrocell\nProduct-Term\nLogic\n36 Signals\nfrom PIA16 SharedExpanders\nAltera Corporation  13MAX 7000 Programmable Logic Device Family Data Sheet\nThe compiler can allocate up to three sets of up to five parallel expanders \nautomatically to the macrocells that  require additional product terms. \nEach set of five parallel expanders incurs a small, incremental timing \ndelay ( tPEXP ). For example, if a macrocell requires 14 product terms, the \nCompiler uses the five dedicated prod uct terms within the macrocell and \nallocates two sets of parallel expanders;  the first set includes five product \nterms and the second set includes four  product terms, increasing the total \ndelay by 2 ×tPEXP .\nTwo groups of 8 macrocells within each LAB (e.g., macrocells \n1 through 8 and 9 through 16) form two chains to lend or borrow parallel \nexpanders. A macrocell borrows parallel expanders from lower-numbered macrocells. For example,  macrocell 8 can borrow parallel \nexpanders from macrocell 7, from macr ocells 7 and 6, or from macrocells \n7, 6, and 5. Within each group of 8, the lowest-numbered macrocell can \nonly lend parallel expanders and the highest-numbered macrocell can \nonly borrow them. Figure 6  shows how parallel expanders can be \nborrowed from a neighboring macrocell.\nFigure 6. Parallel Expanders\nUnused product terms in a macrocell can be allocated to a neighboring macrocell.\nPreset\nClock\nClearProduct-\nTer m\nSelect\nMatrix\nPreset\nClock\nClearProduct-\nTer m\nSelect\nMatrixMacrocell\nProduct-\nTerm LogicFrom\nPrevious\nMacrocell\nTo Next\nMacrocellMacrocell\nProduct-\nTerm Logic\n36 Signals\nfrom PIA16 Shared\nExpanders\n14 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nProgrammable Inte rconnect Array\nLogic is routed between LABs via the programmable in terconnect array \n(PIA). This global bus is  a programmable path th at connects any signal \nsource to any destination on the device. All MAX 7000 dedicated inputs, \nI/O pins, and macrocell outputs feed  the PIA, which makes the signals \navailable throughout the entire device . Only the signals required by each \nLAB are actually routed from the PIA into the LAB. Figure 7  shows how \nthe PIA signals are routed into the LAB. An EEPROM cell controls one \ninput to a 2-input AND gate, which selects a PIA signal to drive into the \nLAB.\nFigure 7. PIA Routing\nWhile the routing delays of channel -based routing schemes in masked or \nFPGAs are cumulative, variable, an d path-dependent, the MAX 7000 PIA \nhas a fixed delay. The PIA thus el iminates skew between signals and \nmakes timing performance easy to predict.\nI/O Control Blocks\nThe I/O control block allows each I/O pin to be individually configured \nfor input, output, or bidirectional oper ation. All I/O pins have a tri-state \nbuffer that is individually controlled by one of the global output enable \nsignals or directly connected to ground or VCC. Figure 8  shows the I/O \ncontrol block for the MAX 7000 family. The I/O control block of EPM7032, \nEPM7064, and EPM7096 devices has two gl obal output enable signals that \nare driven by two dedicated acti ve-low output enable pins ( OE1 and OE2). \nThe I/O control block of MAX 7000E  and MAX 7000S devices has six \nglobal output enable signals that are driven by the true or complement of \ntwo output enable signals, a subset of  the I/O pins, or a subset of the I/O \nmacrocells.To LAB\nPIA Signals\nAltera Corporation  15MAX 7000 Programmable Logic Device Family Data Sheet\nFigure 8. I/O Control Block of MAX 7000 Devices\nNote:\n(1) The open-drain output  option is available on ly in MAX 7000S devices.EPM7032, EPM7064 & EPM7096 Devices\nMAX 7000E & MAX 7000S DevicesTo PIAGNDVCC\nFrom MacrocellOE1\nOE2\nFrom\nMacrocell\nFast Input to\nMacrocellRegisterSlew-Rate Control\nTo PIATo Other I/O PinsSix Global Output Enable Signals\nPIA\nGNDVCC\nOpen-Drain Output (1)\n16 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nWhen the tri-state buffer control is connected to  ground, the output is\ntri-stated (high impedance) and the I/O pin can be used as a dedicated \ninput. When the tri-state buffer control is connected to VCC, the output is \nenabled.\nThe MAX 7000 architectu re provides dual I/O feedback, in which \nmacrocell and pin feedbacks are in dependent. When an I/O pin is \nconfigured as an input, the associat ed macrocell can be used for buried \nlogic.\nIn-System \nProgramma-bility (ISP)MAX 7000S devices are in-s ystem programmable via an \nindustry-standard 4-pin Joint Test Action Group (JTAG)  interface (IEEE \nStd. 1149.1-1990). ISP allo ws quick, efficient iter ations during design \ndevelopment and debugging cycl es. The MAX 7000S architecture \ninternally generates th e high programming volt age required to program \nEEPROM cells, allowing in-system pr ogramming with only a single 5.0 V \npower supply. During in-s ystem programming, the I /O pins are tri-stated \nand pulled-up to eliminate board conflicts. The pull-up value is nominally \n50 k¾.\nISP simplifies the manufacturing flow  by allowing devices to be mounted \non a printed circuit board with standard in-circuit test equipment before \nthey are programmed. MAX 7000S de vices can be programmed by \ndownloading the information via in-circuit testers (ICT), embedded \nprocessors, or the Altera MasterBlas ter, ByteBlasterM V, ByteBlaster, \nBitBlaster download cables. (The ByteBlaster cable is obsolete and is \nreplaced by the ByteBlasterMV cabl e, which can program and configure \n2.5-V, 3.3-V, and 5.0-V devices.) Pr ogramming the devices after they are \nplaced on the board eliminates lead damage on high-pin-count packages \n(e.g., QFP packages) due to device handling and allows devices to be reprogrammed after a system has already shipped to the field. For \nexample, product upgrades can be performed in the field via software or modem. \nIn-system programming can be accompli shed with either an adaptive or \nconstant algorithm. An adaptive al gorithm reads information from the \nunit and adapts subsequent progra mming steps to achieve the fastest \npossible programming time for that unit. Because some in-circuit testers \ncannot support an adaptive  algorithm, Altera offers  devices tested with a \nconstant algorithm. Devices tested to  the constant algorithm have an “F” \nsuffix in the ordering code.\nThe Jam\nTM Standard Test and Programm ing Language (STAPL) can be \nused to program MAX 7000S devices with  in-circuit testers, PCs, or \nembedded processor.\nAltera Corporation  17MAX 7000 Programmable Logic Device Family Data Sheet\nfFor more information on usin g the Jam language, refer to AN 122: Using \nJam STAPL for ISP & ICR vi a an Embedded Processor .\nThe ISP circuitry in MAX 7000S devices is compatible with IEEE Std. 1532 \nspecification. The IEEE Std. 1532 is a standard developed to allow \nconcurrent ISP between multiple PLD vendors.\nProgramming Sequence\nDuring in-system programming, instructions, addresses, and data are \nshifted into the MAX 7000S device through the TDI input pin. Data is \nshifted out through the TDO output pin and compared against the \nexpected data. \nProgramming a pattern into the device  requires the following six ISP \nstages. A stand-alone verification of  a programmed pattern involves only \nstages 1, 2, 5, and 6.\n1. Enter ISP . The enter ISP stage ensures th at the I/O pins transition \nsmoothly from user mode to ISP mode. The enter ISP stage requires \n1m s .\n2. Check ID . Before any program or verify  process, the silicon ID is \nchecked. The time required to read this silicon ID is relatively small compared to the overall programming time.\n3. Bulk Erase . Erasing the device in-system involves shifting in the \ninstructions to erase the device and applying one erase pulse of 100 ms.\n4. Program . Programming the device in-sys tem involves shifting in the \naddress and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.\n5. Verify . Verifying an Altera device in-system involves shifting in \naddresses, applying the read puls e to verify the EEPROM cells, and \nshifting out the data for comparis on. This process is repeated for \neach EEPROM address.\n6. Exit ISP . An exit ISP stage ensures that the I/O pins transition \nsmoothly from ISP mode to user mode. The exit ISP stage requires \n1m s .\n18 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nProgramming Times\nThe time required to implement each  of the six programming stages can \nbe broken into the fo llowing two elements:\n■ A pulse time to erase, progra m, or read the EEPROM cells.\n■ A shifting time based on the test clock ( TCK) frequency and the \nnumber of TCK cycles to shift instructions , address, and data into the \ndevice.\nBy combining the pulse and shift ti mes for each of the programming \nstages, the program or verify time ca n be derived as a function of the TCK \nfrequency, the number of devices, and specific target device(s). Because \ndifferent ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device. \nProgramming a Single MAX 7000S Device\nThe time required to program a si ngle MAX 7000S device in-system can \nbe calculated from the following formula:\nwhere: tPROG = Programming time\ntPPULSE = Sum of the fixed times to erase, program, and \nverify the EEPROM cells\nCyclePTCK  =N u m b e r  o f  TCK cycles to program a device\nfTCK =TCK frequency\nThe ISP times for a stand-alone verification of a single MAX 7000S device \ncan be calculated from the following formula:\nwhere: tVER =V e r i f y  t i m e\ntVPULSE = Sum of the fixed times to verify the EEPROM cells\nCycleVTCK  =N u m b e r  o f  TCK cycles to verify a devicetPROGtPPULSECyclePTCK\nfTCK------------------------------- - + =\ntVERtVPULSECycleVTCK\nfTCK--------------------------------+ =\nAltera Corporation  19MAX 7000 Programmable Logic Device Family Data Sheet\nThe programming times described in Tables 6  through 8 are associated \nwith the worst-case method using the enhanced ISP algorithm.\nTables 7  and 8 show the in-system programming and stand alone \nverification times for several common test clock frequencies.  Table 6. MAX 7000S tPULSE  & CycleTCK Values\nDevice Programming Stand-Alone Verification\ntPPULSE  (s) CyclePTCK tVPULSE  (s) CycleVTCK\nEPM7032S 4.02 342,000 0.03 200,000\nEPM7064S 4.50 504,000 0.03 308,000\nEPM7128S 5.11 832,000 0.03 528,000\nEPM7160S 5.35 1,001,000 0.03 640,000\nEPM7192S 5.71 1,192,000 0.03 764,000\nEPM7256S 6.43 1,603,000 0.03 1,024,000\nTable 7. MAX 7000S In-System Pr ogramming Times for Differ ent Test Clock Frequencies\nDevice fTCK Units\n10 MHz 5 MHz 2 MHz 1 MHz 500 kHz 200 kHz 100 kHz 50 kHz\nEPM7032S 4.06 4.09 4.19 4.36 4.71 5.73 7.44 10.86 s\nEPM7064S 4.55 4.60 4.76 5.01 5.51 7.02 9.54 14.58 s\nEPM7128S 5.19 5.27 5.52 5.94 6.77 9.27 13.43 21.75 s\nEPM7160S 5.45 5.55 5.85 6.35 7.35 10.35 15.36 25.37 s\nEPM7192S 5.83 5.95 6.30 6.90 8.09 11.67 17.63 29.55 s\nEPM7256S 6.59 6.75 7.23 8.03 9.64 14.45 22.46 38.49 s\nTable 8. MAX 7000S Stand-Alone Verification Ti mes for Different Test Clock Frequencies\nDevice fTCK Units\n10 MHz 5 MHz 2 MHz 1 MHz 500 kHz 200 kHz 100 kHz 50 kHz\nEPM7032S 0.05 0.07 0.13 0.23 0.43 1.03 2.03 4.03 s\nEPM7064S 0.06 0.09 0.18 0.34 0.64 1.57 3.11 6.19 sEPM7128S 0.08 0.14 0.29 0.56 1.09 2.67 5.31 10.59 s\nEPM7160S 0.09 0.16 0.35 0.67 1.31 3.23 6.43 12.83 s\nEPM7192S 0.11 0.18 0.41 0.79 1.56 3.85 7.67 15.31 s\nEPM7256S 0.13 0.24 0.54 1.06 2.08 5.15 10.27 20.51 s\n20 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nProgrammable \nSpeed/Power ControlMAX 7000 devices offer a power-saving mode that supports low-power \noperation across user-defined signal  paths or the entire device. This \nfeature allows total power dissipation to be reduced by 50 % or more, \nbecause most logic applications require only a small fraction of all gates to \noperate at maximum frequency.\nThe designer can program each in dividual macrocell in a MAX 7000 \ndevice for either high-speed (i.e., with the Turbo BitTM option turned on) \nor low-power (i.e., with the Turbo Bi t option turned off) operation. As a \nresult, speed-critical paths in the desi gn can run at high speed, while the \nremaining paths can operate at reduced power. Macrocells that run at low \npower incur a nominal timing delay adder ( tLPA) for the tLAD, tLAC, tIC, \ntEN, and tSEXP , tACL, and  tCPPW  parameters. \nOutput \nConfigurationMAX 7000 device outputs can be programmed to meet a variety of \nsystem-level requirements.\nMultiVolt I/O Interface\nMAX 7000 devices—except 44-pin devices—support the MultiVolt I/O interface feature, which allows MAX 7000 devices to interface with \nsystems that have differing supply voltages. The 5.0-V devices in all \npackages can be set for 3.3-V or 5. 0-V I/O pin operation. These devices \nhave one set of VCC pins for internal operation and input buffers \n(VCCINT ), and another set for I/O output drivers ( VCCIO ).\nThe VCCINT  pins must always be connect ed to a 5.0-V power supply. \nWith a 5.0-V V\nCCINT  level, input voltage thresholds are at TTL levels, and \nare therefore compatible with both 3.3-V and 5.0-V inputs. \nThe VCCIO  pins can be connected to eith er a 3.3-V or a 5.0-V power \nsupply, depending on the outp ut requirements. When the VCCIO  pins are \nconnected to a 5.0-V supply, the output  levels are compatible with 5.0-V \nsystems. When VCCIO  is connected to a 3.3-V su pply, the output high is \n3.3 V and is therefore compatible wi th 3.3-V or 5.0-V systems. Devices \noperating with VCCIO  levels lower than 4.75 V incur a nominally greater \ntiming delay of tOD2  instead of tOD1.\nOpen-Drain Output Option (MAX 7000S Devices Only)\nMAX 7000S devices provide an opti onal open-drain (functionally \nequivalent to open-colle ctor) output for each I/O pin. This open-drain \noutput enables the device to provide system-level control signals (e.g., \ninterrupt and write enable signals) that  can be asserted by any of several \ndevices. It can also prov ide an additional wired- OR plane.\nAltera Corporation  21MAX 7000 Programmable Logic Device Family Data Sheet\nBy using an external 5.0-V pull-up  resistor, output pins on MAX \n7000S devices can be set to meet 5.0-V CMOS input voltages. When \nVCCIO  is 3.3 V , setting the open drain option will turn off the output \npull-up transistor, allowing the exte rnal pull-up resistor to pull the \noutput high enough to meet 5.0-V CMOS input voltages. When \nVCCIO  is 5.0 V , setting the output drain option is not necessary \nbecause the pull-up tran sistor will already tu rn off when the pin \nexceeds approximately 3.8 V , allowing  the external pull-up resistor to \npull the output high enough to meet 5.0-V CMOS input voltages. \nSlew-Rate Control\nThe output buffer for each MAX 7000E and MAX 7000S I/O pin has \nan adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed \ntransitions for high-performance systems. However, these fast \ntransitions may introduce noise tran sients into the system. A slow \nslew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. In MAX 7000E devices, when the Turb o Bit is turned off, the slew \nrate is set for low noise performa nce. For MAX 7000S devices, each \nI/O pin has an individual EEPROM bi t that controls the slew rate, \nallowing designers to specify the sl ew rate on a pin-by-pin basis.\nProgramming with \nExternal HardwareMAX 7000 devices can be programmed on Windows-based PCs with \nthe Altera Logic Prog rammer card, the Master  Programming Unit \n(MPU), and the appropriate device  adapter. The MPU performs a \ncontinuity check to ensure adequa te electrical contact between the \nadapter and the device.\nfFor more information, see the Altera Programmin g Hardware Data \nSheet .\nThe Altera development system ca n use text- or waveform-format \ntest vectors created with the Text Editor or Waveform Editor to test \nthe programmed device. For added design verification, designers \ncan perform functional testing to co mpare the functional behavior of \na MAX 7000 device with the results of simulation. Moreover, Data \nI/O, BP Microsystems, and other programming hardware \nmanufacturers also provide pr ogramming support for Altera \ndevices.\nfFor more information, see the Programming Hardware Manufacturers .\n22 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nIEEE Std. \n1149.1 (JTAG) Boundary-Scan SupportMAX 7000 devices support JTAG BST circ uitry as specified by IEEE Std. \n1149.1-1990. Table 9  describes the JTAG instructions supported by the \nMAX 7000 family. The pin- out tables (see the Altera web site \n(http://www.altera.com ) or the Altera Digital Library  for pin-out \ninformation) show the location of th e JTAG control pins for each device. \nIf the JTAG interface is not required, the JTAG pins are available as user \nI/O pins.  \nTable 9. MAX 7000 JTAG  Instructions \nJTAG Instruction Devices Description\nSAMPLE/PRELOAD EPM7128S\nEPM7160S\nEPM7192S\nEPM7256SAllows a snapshot of signals at the device pins to be captured and \nexamined during normal device operati on, and permits an initial data \npattern output at the device pins.\nEXTEST EPM7128S\nEPM7160S\nEPM7192S\nEPM7256SAllows the external circuitry and board-level interconnections to be \ntested by forcing a test pattern at the output pins and capturing test \nresults at the input pins.\nBYPASS EPM7032S\nEPM7064S\nEPM7128S\nEPM7160S\nEPM7192S\nEPM7256SPlaces the 1-bit bypass register between the TDI and TDO pins, which \nallows the BST data to pass synchronously through a selected device \nto adjacent devices duri ng normal device operation.\nIDCODE EPM7032S\nEPM7064S\nEPM7128SEPM7160S\nEPM7192S\nEPM7256SSelects the IDCODE register and places it between TDI and TDO, \nallowing the IDCODE to be serially shifted out of TDO.\nISP Instructions EPM7032S\nEPM7064SEPM7128S\nEPM7160S\nEPM7192SEPM7256SThese instructions are used when  programming MAX 7000S devices \nvia the JTAG ports with the MasterBl aster, ByteBlasterMV, BitBlaster \ndownload cable, or using a Jam File ( .jam), Jam Byte-Code file ( .jbc), \nor Serial Vector Format file ( .svf) via an embedded processor or test \nequipment.\nAltera Corporation  23MAX 7000 Programmable Logic Device Family Data Sheet\nThe instruction register length of MAX 7000S devices is 10 bits. Tables 10  \nand 11 show the boundary-scan regist er length and device IDCODE \ninformation for MAX 7000S devices.\nNote:\n(1) This device does not support JTAG boun dary-scan testing. Selecting either the \nEXTEST or SAMPLE/PRELOAD instruction wi ll select the one-bit bypass register.\nNotes:\n(1) The most significant bit (MSB) is on the left.\n(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.Table 10. MAX 7000S Boundary-Scan Register Length\nDevice Boundary-Scan Register Length\nEPM7032S 1 (1)\nEPM7064S 1 (1)\nEPM7128S 288\nEPM7160S 312\nEPM7192S 360\nEPM7256S 480\nTable 11. 32-Bit MAX 7000 Device IDCODE Note (1)\nDevice IDCODE (32 Bits)\nVersion \n(4 Bits)Part Number (16 Bits) Manufacturer’s\nIdentity (11 Bits)1 (1 Bit) \n(2)\nEPM7032S 0000 0111 0000 0011 0010 00001101110 1\nEPM7064S 0000 0111 0000 0110 0100 00001101110 1\nEPM7128S 0000 0111 0001 0010 1000 00001101110 1\nEPM7160S 0000 0111 0001 0110 0000 00001101110 1\nEPM7192S 0000 0111 0001 1001 0010 00001101110 1\nEPM7256S 0000 0111 0010 0101 0110 00001101110 1\n24 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nFigure 9  shows the timing requirem ents for the JTAG signals.\nFigure 9. MAX 7000 JTAG Waveforms\nTable 12  shows the JTAG timing parame ters and values for MAX 7000S \ndevices.\nfFor more information, see Application Note 39 (IEEE 1149.1 (JTAG) \nBoundary-Scan Testing in Altera Devices) .Table 12. JTAG Timing Parameters & Values for MAX 7000S Devices\nSymbol Parameter Min Max Unit\ntJCPTCK clock period  100 ns\ntJCHTCK clock high time  50 ns\ntJCLTCK clock low time  50 ns\ntJPSU JTAG port setup time  20 ns\ntJPH JTAG port hold time  45 ns\ntJPCO JTAG port clock to output 25 ns\ntJPZX JTAG port high impedance to valid output 25 ns\ntJPXZ JTAG port valid output to high impedance 25 ns\ntJSSU Capture register setup time 20 ns\ntJSH Capture register hold time 45 ns\ntJSCO Update register clock to output 25 ns\ntJSZX Update register high impedance to valid output 25 ns\ntJSXZ Update register valid output to high impedance 25 nsTDOTCK\ntJPZX tJPCOtJPH\ntJPXZ tJCP\n tJPSU  tJCL  tJCHTDITMS\nSignal\nto Be\nCaptured\nSignal\nto Be\nDriventJSZXtJSSU tJSH\ntJSCO tJSXZ\nAltera Corporation  25MAX 7000 Programmable Logic Device Family Data Sheet\nDesign SecurityAll MAX 7000 devices contain a progra mmable security bit that controls \naccess to the data programmed into  the device. When this bit is \nprogrammed, a proprietary design im plemented in the device cannot be \ncopied or retrieved. This feature provides a high level of design security \nbecause programmed data within EEPROM cells is invisible. The security \nbit that controls this function, as well as all other programmed data, is \nreset only when the device is reprogrammed. \nGeneric TestingEach MAX 7000 device is functionally tested. Complete testing of each \nprogrammable EEPROM bit and all in ternal logic elements ensures 100 % \nprogramming yield. AC test measurements are taken under conditions \nequivalent to those shown in Figure 10 . Test patterns can be used and then \nerased during early stages  of the production flow. \nFigure 10. MAX 7000 AC Test Conditions\nQFP Carrier & \nDevelopment SocketMAX 7000 and MAX 7000E devices in QFP packages with 100 or more \npins are shipped in special plastic carriers to protect the QFP leads. The \ncarrier is used with a prototype development socket and special \nprogramming hardware available from  Altera. This carrier technology \nmakes it possible to program, test, er ase, and reprogram a device without \nexposing the leads to mechanical stress.\nfFor detailed information and ca rrier dimensions , refer to the  QFP Carrier \n& Development Socket Data Sheet .\n1 MAX 7000S devices are no t shipped in carriers.VCC\nTo Test \nSystem\nC1 (includes JIG\ncapacitance)\nDevice inputrise and fall\ntimes < 3 nsDevice\nOutput464 Ω\n[703 Ω]\n250 \n[8.06      ]Ω\nKΩPower supply transients can affect AC\nmeasurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed \nunder AC conditions. Large-amplitude, fast ground-current tr ansients normally \noccur as the device outputs discharge \nthe load capacitan ces. When these \ntransients flow th rough the parasitic \ninductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in \nbrackets are for 2.5-V devices and outputs. Numbers without brackets are for 3.3-V devices and outputs.\n26 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nOperating \nConditionsTables 13  through 18 provide information about absolute maximum \nratings, recommended operating cond itions, operating conditions, and \ncapacitance for 5.0-V MAX 7000 devices.\nTable 13. MAX 7000 5.0-V Device Absolute Maximum Ratings Note (1)\nSymbol Parameter Conditions Min Max Unit\nVCC Supply voltage With respect to ground (2) –2.0 7.0 V\nVI DC input voltage –2.0 7.0 V\nIOUT DC output current, per pin –25 25 mA\nTSTG Storage temperature No bias –65 150 ° C\nTAMB Ambient temperature Under bias –65 135 ° C\nTJ Junction temperature Ceramic packages, under bias 150 ° C\nPQFP and RQFP packages, under bias 135 ° C\nTable 14. MAX 7000 5.0-V Device Recommended Operating Conditions\nSymbol Parameter Conditions Min Max Unit\nVCCINT Supply voltage for internal logic and \ninput buffers(3), (4), (5) 4.75 \n(4.50)5.25 \n(5.50)V\nVCCIO Supply voltage for output drivers, 5.0-V operation(3), (4) 4.75 \n(4.50)5.25 \n(5.50)V\nSupply voltage for output drivers, 3.3-V operation(3), (4), (6) 3.00\n(3.00)3.60\n(3.60)V\nV\nCCISP Supply voltage during ISP (7) 4.75 5.25 V\nVI Input voltage –0.5 (8) VCCINT + 0.5 V\nVO Output voltage 0VCCIO V\nTA Ambient temperature For commercial use 0 70 ° C\nFor industrial use –40 85 ° C\nTJ Junction temperature For commercial use 0 90 ° C\nFor industrial use –40 105 ° C\ntR Input rise time 40 ns\ntF Input fall time 40 ns\nAltera Corporation  27MAX 7000 Programmable Logic Device Family Data Sheet\nTable 15. MAX 7000 5.0-V Device DC Operating Conditions Note (9)\nSymbol Parameter Conditions Min Max Unit\nVIH High-level input voltage 2.0 VCCINT  + 0.5 V\nVIL Low-level input voltage –0.5 (8) 0.8 V\nVOH 5.0-V high-level TTL output voltage IOH = –4 mA DC, VCCIO = 4.75 V (10) 2.4 V\n3.3-V high-level TTL output voltage IOH = –4 mA DC, VCCIO = 3.00 V (10) 2.4 V\n3.3-V high-level CMOS output \nvoltageIOH = –0.1 mA DC, VCCIO = 3.0 V (10) VCCIO – 0.2 V\nVOL 5.0-V low-level TTL output voltage IOL = 12 mA DC, VCCIO = 4.75 V (11) 0.45 V\n3.3-V low-level TTL output voltage IOL = 12 mA DC, VCCIO = 3.00 V (11) 0.45 V\n3.3-V low-level CMOS output voltageI\nOL = 0.1 mA DC, VCCIO = 3.0 V (11) 0.2 V\nII Leakage current of dedicated input \npinsVI = –0.5 to 5.5 V (11) –10 10 μA\nIOZ I/O pin tri-state output off-state currentV\nI = –0.5 to 5.5 V (11), (12) –40 40 μA\nTable 16. MAX 7000 5.0-V Device Capacitanc e: EPM7032, EPM7064 & EPM7096 Devices Note (13)\nSymbol Parameter Conditions Min Max Unit\nCIN Input pin capacitance VIN = 0 V, f = 1.0 MHz 12 pF\nCI/O I/O pin capacitance VOUT = 0 V, f = 1.0 MHz 12 pF\nTable 17. MAX 7000 5.0-V Device Capacitance: MAX 7000E Devices Note (13)\nSymbol Parameter Conditions Min Max Unit\nCIN Input pin capacitance VIN = 0 V, f = 1.0 MHz 15 pF\nCI/O I/O pin capacitance VOUT = 0 V, f = 1.0 MHz 15 pF\nTable 18. MAX 7000 5.0-V Device C apacitance: MAX 7000S Devices Note (13)\nSymbol Parameter Conditions Min Max Unit\nCIN Dedicated input pin capacitance VIN = 0 V, f = 1.0 MHz 10 pF\nCI/O I/O pin capacitance VOUT = 0 V, f = 1.0 MHz 10 pF\n28 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) See the Operating Requirements for Altera Devices Data Sheet . \n(2) Minimum DC input voltage on I/O pins is –0.5 V and on 4 dedicated input pins is –0.3 V. During transitions, the \ninputs may undershoot to –2.0 V or ov ershoot to 7.0 V for input currents le ss than 100 mA and periods shorter than \n20 ns.\n(3) Numbers in parentheses are for in dustrial-temperatur e-range devices.\n(4) VCC must rise monotonically. \n(5) The POR time for all 7000S devices does not exceed 300 μs. The sufficient VCCINT  voltage level for POR is 4.5 V. The \ndevice is fully initialized within the POR time after VCCINT  reaches the sufficient POR voltage level.\n(6) 3.3-V I/O operation is not available for 44-pin packages.\n(7) The VCCISP  parameter applies only to MAX 7000S devices.\n(8) During in-system programming, the mi nimum DC input voltage is –0.3 V.\n(9) These values are specified under the MAX 7000 recommended operating conditions in Table 14 on page 26 .\n(10) The parameter is measured with 50 % of the outputs each sourcing the specified current. The IOH parameter refers \nto high-level TTL or CMOS output current.\n(11) The parameter is measured with 50 % of the outputs each sinking the specified current. The IOL parameter refers to \nlow-level TTL, PCI, or CMOS output current.\n(12) When the JTAG interface is  enabled in MAX 7000S devices,  the input leakage current on the JTAG pins is typically \n–60μA.\n(13) Capacitance is measured at 25 ° C and is sample-tested only. The OE1 pin has a maximum capacitance of 20 pF.\nFigure 11  shows the typical output dr ive characteristics of MAX 7000 \ndevices.\nFigure 11. Output Drive Characte ristics of 5.0-V MAX 7000 Devices\nTiming ModelMAX 7000 device timing can be analyzed  with the Altera software, with a \nvariety of popular industry-sta ndard EDA simulators and timing \nanalyzers, or with the timing model shown in Figure 12 . MAX 7000 \ndevices have fixed internal delays that enable the designer to determine \nthe worst-case timing of any design. The Altera software provides timing \nsimulation, point-to-point delay predic tion, and detailed timing analysis \nfor a device-wide performance evaluation. VO Output Voltage (V)12345306090150\n120\nVCCIO = 3.3 VIOL\nIOHRoom Temperature\n3.3\nVO Output Voltage (V)12345306090150\n120\nVCCIO = 5.0 VIOL\nIOHRoom Temperature IO Typical \nOutput\nCurrent (mA) IO Typical \nOutput\nCurrent (mA)\nAltera Corporation  29MAX 7000 Programmable Logic Device Family Data Sheet\nFigure 12. MAX 7000 Timing Model\nNotes:\n(1) Only available in MAX 7000E and MAX 7000S devices.\n(2) Not available in 44-pin devices.\nThe timing characteristics of any signal path can be derived from the timing model and parameters of a pa rticular device. External timing \nparameters, which represent pin-to-pin timing delays, can be calculated \nas the sum of internal parameters. Figure 13  shows the internal timing \nrelationship of internal an d external delay parameters. \nfFor more infomration, see Application Note 94 (Understanding MAX 7000 \nTiming) .Logic Array\nDelay\ntLADOutput\nDelay\ntOD3tOD2tOD1\ntXZ\nZtX1\ntZX2\ntZX3Input\nDelay\ntIN Register\nDelay\ntSU\ntH\ntPRE\ntCLR\ntRD\ntCOMB\ntFSU\ntFHPIA\nDelay\ntPIA\nShared\nExpander Delay\ntSEXPRegister\nControl Delay\ntLAC\ntIC\ntEN\nI/O\nDelay\ntIOGlobal Control\nDelay\ntGLOBInternal Output\nEnable Delay\ntIOE\nParallel\nExpander Delay\ntPEXP\nFast\nInput Delay\ntFIN(1)\n(2)\n(1)\n(1)(2)\n30 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nFigure 13. Switching Waveforms\nCombinatorial Mode\nInput Pin\nI/O Pin\nPIA Delay\nShared Expander\nDelay\nLogic Array\nInput\nParallel Expander\nDelay\nLogic Array\nOutput\nOutput PintIN\ntLAC  , tLADtPIA\ntODtPEXPtIO\ntSEXP\ntCOMB\nGlobal Clock Mode\nGlobal\nClock Pin\nGlobal Clock\nat Register\nData or Enable\n(Logic Array Output)tF tCH tCL tR\ntINtGLOB\ntSU tH\nArray Clock Mode\nInput or I/O Pin\nClock into PIA\nClock into\nLogic Array\nClock at\nRegister\nData from\nLogic Array\nRegister to PIA\n to Logic Array\nRegister Output\nto PintF tR tACH tACL\ntSUtIN\ntIO\ntRD tPIA tCLR  , tPREtHtPIA\ntIC\ntPIA\ntOD tODtR & tF < 3 ns.\nInputs are driven at 3 V\nfor a logic high and 0 Vfor a logic low. All timing characteristics are\nmeasured at 1.5 V.\nAltera Corporation  31MAX 7000 Programmable Logic Device Family Data Sheet\nTables 19  through 26 show the MAX 7000 and MAX 7000E AC \noperating conditions. \nTable 19. MAX 7000 & MAX 7000E External Timing Parameters Note (1)\nSymbol Parameter Conditions -6 Speed Grade -7 Speed Grade Unit\nMin Max Min Max\ntPD1 Input to non-registered output C1 = 35 pF 6.0 7.5 ns\ntPD2 I/O input to non-registered output C1 = 35 pF 6.0 7.5 ns\ntSU Global clock setup time 5.0 6.0 ns\ntH Global clock hold time 0.0 0.0 ns\ntFSU Global clock setup time of fast input (2) 2.5 3.0 ns\ntFH Global clock hold time of fast input (2) 0.5 0.5 ns\ntCO1 Global clock to output delay C1 = 35 pF 4.0 4.5 ns\ntCH Global clock high time 2.5 3.0 ns\ntCL Global clock low time 2.5 3.0 ns\ntASU Array clock setup time 2.5 3.0 ns\ntAH Array clock hold time 2.0 2.0 ns\ntACO1 Array clock to output delay C1 = 35 pF 6.5 7.5 ns\ntACH Array clock high time 3.0 3.0 ns\ntACL Array clock low time 3.0 3.0 ns\ntCPPW Minimum pulse width for clear and \npreset(3) 3.0 3.0 ns\ntODH Output data hold time after clock C1 = 35 pF (4) 1.0 1.0 ns\ntCNT Minimum global clock period 6.6 8.0 ns\nfCNT Maximum internal global clock frequency(5) 151.5 125.0 MHz\nt\nACNT Minimum array clock period 6.6 8.0 ns\nfACNT Maximum internal array clock frequency(5) 151.5 125.0 MHz\nf\nMAX Maximum clock frequency (6) 200 166.7 MHz\n32 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nTable 20. MAX 7000 & MAX 7000E Internal Timing Parameters Note (1)\nSymbol Parameter Conditions Speed Grade -6 Speed Grade -7 Unit\nMin Max Min Max\ntIN Input pad and buffer delay 0.4 0.5 ns\ntIO I/O input pad and buffer delay 0.4 0.5 ns\ntFIN Fast input delay (2) 0.8 1.0 ns\ntSEXP Shared expander delay 3.5 4.0 ns\ntPEXP Parallel expander delay 0.8 0.8 ns\ntLAD Logic array delay 2.0 3.0 ns\ntLAC Logic control array delay 2.0 3.0 ns\ntIOE Internal output enable delay (2) 2.0 ns\ntOD1 Output buffer and pad delay\nSlow slew rate = off, VCCIO = 5.0 VC1 = 35 pF 2.0 2.0 ns\ntOD2 Output buffer and pad delaySlow slew rate = off, V\nCCIO = 3.3 VC1 = 35 pF (7) 2.5 2.5 ns\ntOD3 Output buffer and pad delaySlow slew rate = on, V\nCCIO = 5.0 V or 3.3 VC1 = 35 pF (2) 7.0 7.0 ns\ntZX1 Output buffer enable delaySlow slew rate = off, V\nCCIO = 5.0 VC1 = 35 pF 4.0 4.0 ns\ntZX2 Output buffer enable delaySlow slew rate = off, V\nCCIO = 3.3 VC1 = 35 pF (7) 4.5 4.5 ns\ntZX3 Output buffer enable delaySlow slew rate = onV\nCCIO = 5.0 V or 3.3 VC1 = 35 pF (2) 9.0 9.0 ns\ntXZ Output buffer disable delay C1 = 5 pF 4.0 4.0 ns\ntSU Register setup time 3.0 3.0 ns\ntH Register hold time 1.5 2.0 ns\ntFSU Register setup time of fast input (2) 2.5 3.0 ns\ntFH Register hold time of fast input (2) 0.5 0.5 ns\ntRD Register delay 0.8 1.0 ns\ntCOMB Combinatorial delay 0.8 1.0 ns\ntIC Array clock delay 2.5 3.0 ns\ntEN Register enable time 2.0 3.0 ns\ntGLOB Global control delay 0.8 1.0 ns\ntPRE Register preset time 2.0 2.0 ns\ntCLR Register clear time 2.0 2.0 ns\ntPIA PIA delay 0.8 1.0 ns\ntLPA Low-power adder (8) 10.0 10.0 ns\nAltera Corporation  33MAX 7000 Programmable Logic Device Family Data Sheet\nTable 21. MAX 7000 & MAX 7000E External Timing Parameters Note (1)\nSymbol Parameter Conditions Speed Grade Unit\nMAX 7000E (-10P) MAX 7000 (-10)\nMAX 7000E (-10)\nMin Max Min Max\ntPD1 Input to non-registered output C1 = 35 pF 10.0 10.0 ns\ntPD2 I/O input to non-registered output C1 = 35 pF 10.0 10.0 ns\ntSU Global clock setup time 7.0 8.0 ns\ntH Global clock hold time 0.0 0.0 ns\ntFSU Global clock setup time of fast input (2) 3.0 3.0 ns\ntFH Global clock hold time of fast input (2) 0.5 0.5 ns\ntCO1 Global clock to output delay C1 = 35 pF 5.0 5 ns\ntCH Global clock high time 4.0 4.0 ns\ntCL Global clock low time 4.0 4.0 ns\ntASU Array clock setup time 2.0 3.0 ns\ntAH Array clock hold time 3.0 3.0 ns\ntACO1 Array clock to output delay C1 = 35 pF 10.0 10.0 ns\ntACH Array clock high time 4.0 4.0 ns\ntACL Array clock low time 4.0 4.0 ns\ntCPPW Minimum pulse width for clear and \npreset(3) 4.0 4.0 ns\ntODH Output data hold time after clock C1 = 35 pF (4) 1.0 1.0 ns\ntCNT Minimum global clock period 10.0 10.0 ns\nfCNT Maximum internal global clock frequency(5) 100.0 100.0 MHz\nt\nACNT Minimum array clock period 10.0 10.0 ns\nfACNT Maximum internal array clock frequency(5) 100.0 100.0 MHz\nf\nMAX Maximum clock frequency (6) 125.0 125.0 MHz\n34 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nTable 22. MAX 7000 & MAX 7000E Internal Timing Parameters Note (1)\nSymbol Parameter Conditions Speed Grade Unit\nMAX 7000E (-10P) MAX 7000 (-10)\nMAX 7000E (-10)\nMin Max Min Max\ntIN Input pad and buffer delay 0.5 1.0 ns\ntIO I/O input pad and buffer delay 0.5 1.0 ns\ntFIN Fast input delay (2) 1.0 1.0 ns\ntSEXP Shared expander delay 5.0 5.0 ns\ntPEXP Parallel expander delay 0.8 0.8 ns\ntLAD Logic array delay 5.0 5.0 ns\ntLAC Logic control array delay 5.0 5.0 ns\ntIOE Internal output enable delay (2) 2.0 2.0 ns\ntOD1 Output buffer and pad delay\nSlow slew rate = off V\nCCIO = 5.0 VC1 = 35 pF 1.5 2.0 ns\ntOD2 Output buffer and pad delaySlow slew rate = off V\nCCIO = 3.3 VC1 = 35 pF (7) 2.0 2.5 ns\ntOD3 Output buffer and pad delaySlow slew rate = on V\nCCIO = 5.0 V or 3.3 VC1 = 35 pF (2) 5.5 6.0 ns\ntZX1 Output buffer enable delaySlow slew rate = off V\nCCIO = 5.0 VC1 = 35 pF 5.0 5.0 ns\ntZX2 Output buffer enable delaySlow slew rate = off V\nCCIO = 3.3 VC1 = 35 pF (7) 5.5 5.5 ns\ntZX3 Output buffer enable delaySlow slew rate = onV\nCCIO = 5.0 V or 3.3 VC1 = 35 pF (2) 9.0 9.0 ns\ntXZ Output buffer disable delay C1 = 5 pF 5.0 5.0 ns\ntSU Register setup time 2.0 3.0 ns\ntH Register hold time 3.0 3.0 ns\ntFSU Register setup time of fast input (2) 3.0 3.0 ns\ntFH Register hold time of fast input (2) 0.5 0.5 ns\ntRD Register delay 2.0 1.0 ns\ntCOMB Combinatorial delay 2.0 1.0 ns\ntIC Array clock delay 5.0 5.0 ns\ntEN Register enable time 5.0 5.0 ns\ntGLOB Global control delay 1.0 1.0 ns\ntPRE Register preset time 3.0 3.0 ns\ntCLR Register clear time 3.0 3.0 ns\ntPIA PIA delay 1.0 1.0 ns\ntLPA Low-power adder (8) 11.0 11.0 ns\nAltera Corporation  35MAX 7000 Programmable Logic Device Family Data Sheet\nTable 23. MAX 7000 & MAX 7000E External Timing Parameters Note (1)\nSymbol Parameter Conditions Speed Grade Unit\nMAX 7000E (-12P) MAX 7000 (-12)\nMAX 7000E (-12)\nMin Max Min Max\ntPD1 Input to non-registered output C1 = 35 pF 12.0 12.0 ns\ntPD2 I/O input to non-registered output C1 = 35 pF 12.0 12.0 ns\ntSU Global clock setup time 7.0 10.0 ns\ntH Global clock hold time 0.0 0.0 ns\ntFSU Global clock setup time of fast input (2) 3.0 3.0 ns\ntFH Global clock hold time of fast input (2) 0.0 0.0 ns\ntCO1 Global clock to output delay C1 = 35 pF 6.0 6.0 ns\ntCH Global clock high time 4.0 4.0 ns\ntCL Global clock low time 4.0 4.0 ns\ntASU Array clock setup time 3.0 4.0 ns\ntAH Array clock hold time 4.0 4.0 ns\ntACO1 Array clock to output delay C1 = 35 pF 12.0 12.0 ns\ntACH Array clock high time 5.0 5.0 ns\ntACL Array clock low time 5.0 5.0 ns\ntCPPW Minimum pulse width for clear and \npreset(3) 5.0 5.0 ns\ntODH Output data hold time after clock C1 = 35 pF (4) 1.0 1.0 ns\ntCNT Minimum global clock period 11.0 11.0 ns\nfCNT Maximum internal global clock frequency(5) 90.9 90.9 MHz\nt\nACNT Minimum array clock period 11.0 11.0 ns\nfACNT Maximum internal array clock frequency(5) 90.9 90.9 MHz\nf\nMAX Maximum clock frequency (6) 125.0 125.0 MHz\n36 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nTable 24. MAX 7000 & MAX 7000E Internal Timing Parameters Note (1)\nSymbol Parameter Conditions Speed Grade Unit\nMAX 7000E (-12P) MAX 7000 (-12)\nMAX 7000E (-12)\nMin Max Min Max\ntIN Input pad and buffer delay 1.0 2.0 ns\ntIO I/O input pad and buffer delay 1.0 2.0 ns\ntFIN Fast input delay (2) 1.0 1.0 ns\ntSEXP Shared expander delay 7.0 7.0 ns\ntPEXP Parallel expander delay 1.0 1.0 ns\ntLAD Logic array delay 7.0 5.0 ns\ntLAC Logic control array delay 5.0 5.0 ns\ntIOE Internal output enable delay (2) 2.0 2.0 ns\ntOD1 Output buffer and pad delay\nSlow slew rate = off V\nCCIO = 5.0 VC1 = 35 pF 1.0 3.0 ns\ntOD2 Output buffer and pad delaySlow slew rate = off V\nCCIO = 3.3 VC1 = 35 pF (7) 2.0 4.0 ns\ntOD3 Output buffer and pad delaySlow slew rate = on V\nCCIO = 5.0 V or 3.3 VC1 = 35 pF (2) 5.0 7.0 ns\ntZX1 Output buffer enable delaySlow slew rate = off V\nCCIO = 5.0 VC1 = 35 pF 6.0 6.0 ns\ntZX2 Output buffer enable delaySlow slew rate = off V\nCCIO = 3.3 VC1 = 35 pF (7) 7.0 7.0 ns\ntZX3 Output buffer enable delaySlow slew rate = on\nV\nCCIO = 5.0 V or 3.3 VC1 = 35 pF (2) 10.0 10.0 ns\ntXZ Output buffer disable delay C1 = 5 pF 6.0 6.0 ns\ntSU Register setup time 1.0 4.0 ns\ntH Register hold time 6.0 4.0 ns\ntFSU Register setup time of fast input (2) 4.0 2.0 ns\ntFH Register hold time of fast input (2) 0.0 2.0 ns\ntRD Register delay 2.0 1.0 ns\ntCOMB Combinatorial delay 2.0 1.0 ns\ntIC Array clock delay 5.0 5.0 ns\ntEN Register enable time 7.0 5.0 ns\ntGLOB Global control delay 2.0 0.0 ns\ntPRE Register preset time 4.0 3.0 ns\ntCLR Register clear time 4.0 3.0 ns\ntPIA PIA delay 1.0 1.0 ns\ntLPA Low-power adder (8) 12.0 12.0 ns\nAltera Corporation  37MAX 7000 Programmable Logic Device Family Data Sheet\nTable 25. MAX 7000 & MAX 7000E Ex ternal Timing Parameters Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n -15 -15T -20\nMin Max Min Max Min Max\ntPD1 Input to non-registered output C1 = 35 pF 15.0 15.0 20.0 ns\ntPD2 I/O input to non-registered \noutputC1 = 35 pF 15.0 15.0 20.0 ns\ntSU Global clock setup time 11.0 11.0 12.0 ns\ntH Global clock hold time 0.0 0.0 0.0 ns\ntFSU Global clock setup time of fast input(2) 3.0 – 5.0 ns\nt\nFH Global clock hold time of fast input(2) 0.0 – 0.0 ns\nt\nCO1 Global clock to output delay C1 = 35 pF 8.0 8.0 12.0 ns\ntCH Global clock high time 5.0 6.0 6.0 ns\ntCL Global clock low time 5.0 6.0 6.0 ns\ntASU Array clock setup time 4.0 4.0 5.0 ns\ntAH Array clock hold time 4.0 4.0 5.0 ns\ntACO1 Array clock to output delay C1 = 35 pF 15.0 15.0 20.0 ns\ntACH Array clock high time 6.0 6.5 8.0 ns\ntACL Array clock low time 6.0 6.5 8.0 ns\ntCPPW Minimum pulse width for clear and preset(3) 6.0 6.5 8.0 ns\nt\nODH Output data hold time after clockC1 = 35 pF (4) 1.0 1.0 1.0 ns\nt\nCNT Minimum global clock period 13.0 13.0 16.0 ns\nfCNT Maximum internal global clock frequency(5) 76.9 76.9 62.5 MHz\nt\nACNT Minimum array clock period 13.0 13.0 16.0 ns\nfACNT Maximum internal array clock frequency(5) 76.9 76.9 62.5 MHz\nf\nMAX Maximum clock frequency (6) 100 83.3 83.3 MHz\n38 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nTable 26. MAX 7000 & MAX 7000E Internal Timing Parameters Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-15 -15T -20\nMin Max Min Max Min Max\ntIN Input pad and buffer delay 2.0 2.0 3.0 ns\ntIO I/O input pad and buffer delay 2.0 2.0 3.0 ns\ntFIN Fast input delay (2) 2 . 0–4 . 0 n s\ntSEXP Shared expander delay 8.0 10.0 9.0 ns\ntPEXP Parallel expander delay 1.0 1.0 2.0 ns\ntLAD Logic array delay 6.0 6.0 8.0 ns\ntLAC Logic control array delay 6.0 6.0 8.0 ns\ntIOE Internal output enable delay (2) 3 . 0–4 . 0 n s\ntOD1 Output buffer and pad delay\nSlow slew rate = off V\nCCIO = 5.0 VC1 = 35 pF 4.0 4.0 5.0 ns\ntOD2 Output buffer and pad delaySlow slew rate = off V\nCCIO = 3.3 VC1 = 35 pF (7) 5 . 0–6 . 0 n s\ntOD3 Output buffer and pad delaySlow slew rate = on V\nCCIO = 5.0 V or 3.3 VC1 = 35 pF (2) 8 . 0–9 . 0 n s\ntZX1 Output buffer enable delaySlow slew rate = off V\nCCIO = 5.0 VC1 = 35 pF 6.0 6.0 10.0 ns\ntZX2 Output buffer enable delaySlow slew rate = off V\nCCIO = 3.3 VC1 = 35 pF (7) 7.0 – 11.0 ns\ntZX3 Output buffer enable delaySlow slew rate = onV\nCCIO = 5.0 V or 3.3 VC1 = 35 pF (2) 10.0 – 14.0 ns\ntXZ Output buffer disable delay C1 = 5 pF 6.0 6.0 10.0 ns\ntSU Register setup time 4.0 4.0 4.0 ns\ntH Register hold time 4.0 4.0 5.0 ns\ntFSU Register setup time of fast input (2) 2 . 0–4 . 0 n s\ntFH Register hold time of fast input (2) 2 . 0–3 . 0 n s\ntRD Register delay 1.0 1.0 1.0 ns\ntCOMB Combinatorial delay 1.0 1.0 1.0 ns\ntIC Array clock delay 6.0 6.0 8.0 ns\ntEN Register enable time 6.0 6.0 8.0 ns\ntGLOB Global control delay 1.0 1.0 3.0 ns\ntPRE Register preset time 4.0 4.0 4.0 ns\ntCLR Register clear time 4.0 4.0 4.0 ns\ntPIA PIA delay 2.0 2.0 3.0 ns\ntLPA Low-power adder (8) 13.0 15.0 15.0 ns\nAltera Corporation  39MAX 7000 Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) These values are specified under the re commended operating co nditions shown in Table 14 . See Figure 13  for more \ninformation on switching waveforms.\n(2) This parameter applies to MAX 7000E devices only.\n(3) This minimum pulse width for preset and clear app lies for both global clear and array controls. The tLPA parameter \nmust be added to this minimum width if the  clear or reset sign al incorporates the tLAD parameter into the signal \npath.\n(4) This parameter is a guideline that is  sample-tested only and is based on ex tensive device characterization. This \nparameter applies for both global and array clocking.\n(5) These parameters are measured with a 16-bit loadable , enabled, up/down counter programmed into each LAB. \n(6) The fMAX  values represent the highest frequency for pipelined data.\n(7) Operating conditions: VCCIO  = 3.3 V ± 10% for commercial and industrial use.\n(8) The tLPA parameter must be added to the tLAD, tLAC, tIC, tEN, tSEXP , tACL, and  tCPPW  parameters for macrocells \nrunning in the low-power mode.\nTables 27  and 28 show the EPM7032S AC operating conditions. \nTable 27. EPM7032S External Timing Parameters (Part 1 of 2) Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-5 -6 -7 -10\nMin Max Min Max Min Max Min Max\ntPD1 Input to non-registered output C1 = 35 pF 5.0 6.0 7.5 10.0 ns\ntPD2 I/O input to non-registered \noutputC1 = 35 pF 5.0 6.0 7.5 10.0 ns\ntSU Global clock setup time 2.9 4.0 5.0 7.0 ns\ntH Global clock hold time 0.0 0.0 0.0 0.0 ns\ntFSU Global clock setup time of fast input2.5 2.5 2.5 3.0 ns\nt\nFH Global clock hold time of fast input0.0 0.0 0.0 0.5 ns\nt\nCO1 Global clock to output delay C1 = 35 pF 3.2 3.5 4.3 5.0 ns\ntCH Global clock high time 2.0 2.5 3.0 4.0 ns\ntCL Global clock low time 2.0 2.5 3.0 4.0 ns\ntASU Array clock setup time 0.7 0.9 1.1 2.0 ns\ntAH Array clock hold time 1.8 2.1 2.7 3.0 ns\ntACO1 Array clock to output delay C1 = 35 pF 5.4 6.6 8.2 10.0 ns\ntACH Array clock high time 2.5 2.5 3.0 4.0 ns\ntACL Array clock low time 2.5 2.5 3.0 4.0 ns\ntCPPW Minimum pulse width for clear and preset(2) 2.5 2.5 3.0 4.0 ns\nt\nODH Output data hold time after clockC1 = 35 pF (3) 1.0 1.0 1.0 1.0 ns\nt\nCNT Minimum global clock period 5.7 7.0 8.6 10.0 ns\nfCNT Maximum internal global clock frequency(4) 175.4 142.9 116.3 100.0 MHz\nt\nACNT Minimum array clock period 5.7 7.0 8.6 10.0 ns\n40 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nfACNT Maximum internal array clock \nfrequency(4) 175.4 142.9 116.3 100.0 MHz\nfMAX Maximum clock frequency (5) 250.0 200.0 166.7 125.0 MHz\nTable 28. EPM7032S Inter nal Timing Parameters Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-5 -6 -7 -10\nMin Max Min Max Min Max Min Max\ntIN Input pad and buffer delay 0.2 0.2 0.3 0.5 ns\ntIO I/O input pad and buffer delay 0.2 0.2 0.3 0.5 ns\ntFIN Fast input delay 2.2 2.1 2.5 1.0 ns\ntSEXP Shared expander delay 3.1 3.8 4.6 5.0 ns\ntPEXP Parallel expander delay 0.9 1.1 1.4 0.8 ns\ntLAD Logic array delay 2.6 3.3 4.0 5.0 ns\ntLAC Logic control array delay 2.5 3.3 4.0 5.0 ns\ntIOE Internal output enable delay 0.7 0.8 1.0 2.0 ns\ntOD1 Output buffer and pad delay C1 = 35 pF 0.2 0.3 0.4 1.5 ns\ntOD2 Output buffer and pad delay C1 = 35 pF (6) 0.7 0.8 0.9 2.0 ns\ntOD3 Output buffer and pad delay C1 = 35 pF 5.2 5.3 5.4 5.5 ns\ntZX1 Output buffer enable delay C1 = 35 pF 4.0 4.0 4.0 5.0 ns\ntZX2 Output buffer enable delay C1 = 35 pF (6) 4.5 4.5 4.5 5.5 ns\ntZX3 Output buffer enable delay C1 = 35 pF 9.0 9.0 9.0 9.0 ns\ntXZ Output buffer disable delay C1 = 5 pF 4.0 4.0 4.0 5.0 ns\ntSU Register setup time 0.8 1.0 1.3 2.0 ns\ntH Register hold time 1.7 2.0 2.5 3.0 ns\ntFSU Register setup time of fast input1.9 1.8 1.7 3.0 ns\nt\nFH Register hold time of fast input0.6 0.7 0.8 0.5 ns\nt\nRD Register delay 1.2 1.6 1.9 2.0 ns\ntCOMB Combinatorial delay 0.9 1.1 1.4 2.0 ns\ntIC Array clock delay 2.7 3.4 4.2 5.0 ns\ntEN Register enable time 2.6 3.3 4.0 5.0 ns\ntGLOB Global control delay 1.6 1.4 1.7 1.0 ns\ntPRE Register preset time 2.0 2.4 3.0 3.0 ns\ntCLR Register clear time 2.0 2.4 3.0 3.0 nsTable 27. EPM7032S External Timi ng Parameters (Part 2 of 2) Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-5 -6 -7 -10\nM i nM a xM i nM a xM i nM a xM i nM a x\nAltera Corporation  41MAX 7000 Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) These values are specified under the re commended operating co nditions shown in Table 14 . See Figure 13  for more \ninformation on switching waveforms.\n(2) This minimum pulse width for preset and clear app lies for both global clear and array controls. The tLPA parameter \nmust be added to this minimum width if the  clear or reset sign al incorporates the tLAD parameter into the signal \npath.\n(3) This parameter is a guideline that is  sample-tested only and is based on ex tensive device characterization. This \nparameter applies for both global and array clocking.\n(4) These parameters are measured with a 16-bit loadable , enabled, up/down counter programmed into each LAB. \n(5) The fMAX  values represent the highest frequency for pipelined data.\n(6) Operating conditions: VCCIO  = 3.3 V ± 10% for commercial and industrial use.\n(7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, \nthese values are specified for a PIA fa n-out of one LAB (16 macrocells). For each additional LAB fan-out in these \ndevices, add an additional 0.1 ns to the PIA timing value.\n(8) The tLPA parameter must be added to the tLAD, tLAC, tIC, tEN, tSEXP , tACL, and  tCPPW  parameters for macrocells \nrunning in the low-power mode.\nTables 29  and 30 show the EPM7064S AC operating conditions.tPIA PIA delay (7) 1.1 1.1 1.4 1.0 ns\ntLPA Low-power adder (8) 12.0 10.0 10.0 11.0 nsTable 28. EPM7032S Internal Timing Parameters Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-5 -6 -7 -10\nMin Max Min Max Min Max Min Max\nTable 29. EPM7064S External Timing Parameters (Part 1 of 2) Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-5 -6 -7 -10\nM i nM a xM i nM a xM i nM a xM i nM a x\ntPD1 Input to non-registered output C1 = 35 pF 5.0 6.0 7.5 10.0 ns\ntPD2 I/O input to non-registered \noutputC1 = 35 pF 5.0 6.0 7.5 10.0 ns\ntSU Global clock setup time 2.9 3.6 6.0 7.0 ns\ntH Global clock hold time 0.0 0.0 0.0 0.0 ns\ntFSU Global clock setup time of fast input2.5 2.5 3.0 3.0 ns\nt\nFH Global clock hold time of fast input0.0 0.0 0.5 0.5 ns\nt\nCO1 Global clock to output delay C1 = 35 pF 3.2 4.0 4.5 5.0 ns\ntCH Global clock high time 2.0 2.5 3.0 4.0 ns\ntCL Global clock low time 2.0 2.5 3.0 4.0 ns\ntASU Array clock setup time 0.7 0.9 3.0 2.0 ns\ntAH Array clock hold time 1.8 2.1 2.0 3.0 ns\n42 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\ntACO1 Array clock to output delay C1 = 35 pF 5.4 6.7 7.5 10.0 ns\ntACH Array clock high time 2.5 2.5 3.0 4.0 ns\ntACL Array clock low time 2.5 2.5 3.0 4.0 ns\ntCPPW Minimum pulse width for clear \nand preset(2) 2.5 2.5 3.0 4.0 ns\ntODH Output data hold time after clockC1 = 35 pF (3) 1.0 1.0 1.0 1.0 ns\nt\nCNT Minimum global clock period 5.7 7.1 8.0 10.0 ns\nfCNT Maximum internal global clock frequency(4) 175.4 140.8 125.0 100.0 MHz\nt\nACNT Minimum array clock period 5.7 7.1 8.0 10.0 ns\nfACNT Maximum internal array clock frequency(4) 175.4 140.8 125.0 100.0 MHz\nf\nMAX Maximum clock frequency (5) 250.0 200.0 166.7 125.0 MHz\nTable 30. EPM7064S Internal Timing Parameters (Part 1 of 2) Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-5 -6 -7 -10\nMin Max Min Max Min Max Min Max\ntIN Input pad and buffer delay 0.2 0.2 0.5 0.5 ns\ntIO I/O input pad and buffer delay 0.2 0.2 0.5 0.5 ns\ntFIN Fast input delay 2.2 2.6 1.0 1.0 ns\ntSEXP Shared expander delay 3.1 3.8 4.0 5.0 ns\ntPEXP Parallel expander delay 0.9 1.1 0.8 0.8 ns\ntLAD Logic array delay 2.6 3.2 3.0 5.0 ns\ntLAC Logic control array delay 2.5 3.2 3.0 5.0 ns\ntIOE Internal output enable delay 0.7 0.8 2.0 2.0 ns\ntOD1 Output buffer and pad delay C1 = 35 pF 0.2 0.3 2.0 1.5 ns\ntOD2 Output buffer and pad delay C1 = 35 pF (6) 0.7 0.8 2.5 2.0 ns\ntOD3 Output buffer and pad delay C1 = 35 pF 5.2 5.3 7.0 5.5 ns\ntZX1 Output buffer enable delay C1 = 35 pF 4.0 4.0 4.0 5.0 ns\ntZX2 Output buffer enable delay C1 = 35 pF (6) 4.5 4.5 4.5 5.5 ns\ntZX3 Output buffer enable delay C1 = 35 pF 9.0 9.0 9.0 9.0 ns\ntXZ Output buffer disable delay C1 = 5 pF 4.0 4.0 4.0 5.0 ns\ntSU Register setup time 0.8 1.0 3.0 2.0 ns\ntH Register hold time 1.7 2.0 2.0 3.0 nsTable 29. EPM7064S External Timing Parameters (Part 2 of 2) Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-5 -6 -7 -10\nM i nM a xM i nM a xM i nM a xM i nM a x\nAltera Corporation  43MAX 7000 Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) These values are specified under the recommended operating conditions shown in Table 14 . See Figure 13  for more \ninformation on switching waveforms.\n(2) This minimum pulse width for preset and clear applies for both global clear and array controls. The tLPA parameter \nmust be added to this minimum width if the  clear or reset signal incorporates the tLAD parameter into the signal \npath.\n(3) This parameter is a guideline that is  sample-tested only and is based on ex tensive device characterization. This \nparameter applies for both global and array clocking.\n(4) These parameters are measured with a 16-bit loadable, enabled, up/down counter pr ogrammed into each LAB. \n(5) The fMAX  values represent the highest frequency for pipelined data.\n(6) Operating conditions: VCCIO  = 3.3 V ± 10% for commercial and industrial use.\n(7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6 , EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, \nthese values are specified for a PIA fan-out of one LAB ( 16 macrocells). For each additional LAB fan-out in these \ndevices, add an additional 0. 1 ns to the PIA timing value.\n(8) The tLPA parameter must be added to the tLAD, tLAC, tIC, tEN, tSEXP , tACL, and  tCPPW  parameters for macrocells \nrunning in the low-power mode.tFSU Register setup time of fast \ninput1.9 1.8 3.0 3.0 ns\ntFH Register hold time of fast input0.6 0.7 0.5 0.5 ns\nt\nRD Register delay 1.2 1.6 1.0 2.0 ns\ntCOMB Combinatorial delay 0.9 1.0 1.0 2.0 ns\ntIC Array clock delay 2.7 3.3 3.0 5.0 ns\ntEN Register enable time 2.6 3.2 3.0 5.0 ns\ntGLOB Global control delay 1.6 1.9 1.0 1.0 ns\ntPRE Register preset time 2.0 2.4 2.0 3.0 ns\ntCLR Register clear time 2.0 2.4 2.0 3.0 ns\ntPIA PIA delay (7) 1.1 1.3 1.0 1.0 ns\ntLPA Low-power adder (8) 12.0 11.0 10.0 11.0 nsTable 30. EPM7064S Internal Timi ng Parameters (Part 2 of 2) Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-5 -6 -7 -10\nMin Max Min Max Min Max Min Max\n44 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nTables 31  and 32 show the EPM7128S AC operating conditions.\nTable 31. EPM7128S External Timing Parameters Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-6 -7 -10 -15\nM i nM a xM i nM a xM i nM a xM i nM a x\ntPD1 Input to non-registered output C1 = 35 pF 6.0 7.5 10.0 15.0 ns\ntPD2 I/O input to non-registered \noutputC1 = 35 pF 6.0 7.5 10.0 15.0 ns\ntSU Global clock setup time 3.4 6.0 7.0 11.0 ns\ntH Global clock hold time 0.0 0.0 0.0 0.0 ns\ntFSU Global clock setup time of fast input2.5 3.0 3.0 3.0 ns\nt\nFH Global clock hold time of fast input0.0 0.5 0.5 0.0 ns\nt\nCO1 Global clock to output delay C1 = 35 pF 4.0 4.5 5.0 8.0 ns\ntCH Global clock high time 3.0 3.0 4.0 5.0 ns\ntCL Global clock low time 3.0 3.0 4.0 5.0 ns\ntASU Array clock setup time 0.9 3.0 2.0 4.0 ns\ntAH Array clock hold time 1.8 2.0 5.0 4.0 ns\ntACO1 Array clock to output delay C1 = 35 pF 6.5 7.5 10.0 15.0 ns\ntACH Array clock high time 3.0 3.0 4.0 6.0 ns\ntACL Array clock low time 3.0 3.0 4.0 6.0 ns\ntCPPW Minimum pulse width for clear and preset(2) 3.0 3.0 4.0 6.0 ns\nt\nODH Output data hold time after clockC1 = 35 pF (3) 1.0 1.0 1.0 1.0 ns\nt\nCNT Minimum global clock period 6.8 8.0 10.0 13.0 ns\nfCNT Maximum internal global clock frequency(4) 147.1 125.0 100.0 76.9 MHz\nt\nACNT Minimum array clock period 6.8 8.0 10.0 13.0 ns\nfACNT Maximum internal array clock frequency(4) 147.1 125.0 100.0 76.9 MHz\nf\nMAX Maximum clock frequency (5) 166.7 166.7 125.0 100.0 MHz\nAltera Corporation  45MAX 7000 Programmable Logic Device Family Data Sheet\nTable 32. EPM7128S Inter nal Timing Parameters Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-6 -7 -10 -15\nMin Max Min Max Min Max Min Max\ntIN Input pad and buffer delay 0.2 0.5 0.5 2.0 ns\ntIO I/O input pad and buffer delay 0.2 0.5 0.5 2.0 ns\ntFIN Fast input delay 2.6 1.0 1.0 2.0 ns\ntSEXP Shared expander delay 3.7 4.0 5.0 8.0 ns\ntPEXP Parallel expander delay 1.1 0.8 0.8 1.0 ns\ntLAD Logic array delay 3.0 3.0 5.0 6.0 ns\ntLAC Logic control array delay 3.0 3.0 5.0 6.0 ns\ntIOE Internal output enable delay 0.7 2.0 2.0 3.0 ns\ntOD1 Output buffer and pad delay C1 = 35 pF 0.4 2.0 1.5 4.0 ns\ntOD2 Output buffer and pad delay C1 = 35 pF (6) 0.9 2.5 2.0 5.0 ns\ntOD3 Output buffer and pad delay C1 = 35 pF 5.4 7.0 5.5 8.0 ns\ntZX1 Output buffer enable delay C1 = 35 pF 4.0 4.0 5.0 6.0 ns\ntZX2 Output buffer enable delay C1 = 35 pF (6) 4.5 4.5 5.5 7.0 ns\ntZX3 Output buffer enable delay C1 = 35 pF 9.0 9.0 9.0 10.0 ns\ntXZ Output buffer disable delay C1 = 5 pF 4.0 4.0 5.0 6.0 ns\ntSU Register setup time 1.0 3.0 2.0 4.0 ns\ntH Register hold time 1.7 2.0 5.0 4.0 ns\ntFSU Register setup time of fast \ninput1.9 3.0 3.0 2.0 ns\ntFH Register hold time of fast input0.6 0.5 0.5 1.0 ns\nt\nRD Register delay 1.4 1.0 2.0 1.0 ns\ntCOMB Combinatorial delay 1.0 1.0 2.0 1.0 ns\ntIC Array clock delay 3.1 3.0 5.0 6.0 ns\ntEN Register enable time 3.0 3.0 5.0 6.0 ns\ntGLOB Global control delay 2.0 1.0 1.0 1.0 ns\ntPRE Register preset time 2.4 2.0 3.0 4.0 ns\ntCLR Register clear time 2.4 2.0 3.0 4.0 ns\ntPIA PIA delay (7) 1.4 1.0 1.0 2.0 ns\ntLPA Low-power adder (8) 11.0 10.0 11.0 13.0 ns\n46 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) These values are specified under the re commended operating co nditions shown in Table 14 . See Figure 13  for more \ninformation on switching waveforms.\n(2) This minimum pulse width for preset and clear app lies for both global clear and array controls. The tLPA parameter \nmust be added to this minimum width if the  clear or reset sign al incorporates the tLAD parameter into the signal \npath.\n(3) This parameter is a guideline that is  sample-tested only and is based on ex tensive device characterization. This \nparameter applies for both global and array clocking.\n(4) These parameters are measured with a 16-bit loadable , enabled, up/down counter programmed into each LAB. \n(5) The fMAX  values represent the highest frequency for pipelined data.\n(6) Operating conditions: VCCIO  = 3.3 V ± 10% for commercial and industrial use.\n(7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, \nthese values are specified for a PIA fa n-out of one LAB (16 macrocells). For each additional LAB fan-out in these \ndevices, add an additional 0.1 ns to the PIA timing value.\n(8) The tLPA parameter must be added to the tLAD, tLAC, tIC, tEN, tSEXP , tACL, and  tCPPW  parameters for macrocells \nrunning in the low-power mode.\nTables 33  and 34 show the EPM7160S AC operating conditions.\nTable 33. EPM7160S External Timing Parameters (Part 1 of 2) Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-6 -7 -10 -15\nM i nM a xM i nM a xM i nM a xM i nM a x\ntPD1 Input to non-registered output C1 = 35 pF 6.0 7.5 10.0 15.0 ns\ntPD2 I/O input to non-registered \noutputC1 = 35 pF 6.0 7.5 10.0 15.0 ns\ntSU Global clock setup time 3.4 4.2 7.0 11.0 ns\ntH Global clock hold time 0.0 0.0 0.0 0.0 ns\ntFSU Global clock setup time of fast input2.5 3.0 3.0 3.0 ns\nt\nFH Global clock hold time of fast input0.0 0.0 0.5 0.0 ns\nt\nCO1 Global clock to output delay C1 = 35 pF 3.9 4.8 5 8 ns\ntCH Global clock high time 3.0 3.0 4.0 5.0 ns\ntCL Global clock low time 3.0 3.0 4.0 5.0 ns\ntASU Array clock setup time 0.9 1.1 2.0 4.0 ns\ntAH Array clock hold time 1.7 2.1 3.0 4.0 ns\ntACO1 Array clock to output delay C1 = 35 pF 6.4 7.9 10.0 15.0 ns\ntACH Array clock high time 3.0 3.0 4.0 6.0 ns\ntACL Array clock low time 3.0 3.0 4.0 6.0 ns\ntCPPW Minimum pulse width for clear and preset(2) 2.5 3.0 4.0 6.0 ns\nt\nODH Output data hold time after clockC1 = 35 pF (3) 1.0 1.0 1.0 1.0 ns\nt\nCNT Minimum global clock period 6.7 8.2 10.0 13.0 ns\nfCNT Maximum internal global clock frequency(4) 149.3 122.0 100.0 76.9 MHz\nAltera Corporation  47MAX 7000 Programmable Logic Device Family Data Sheet\ntACNT Minimum array clock period 6.7 8.2 10.0 13.0 ns\nfACNT Maximum internal array clock \nfrequency(4) 149.3 122.0 100.0 76.9 MHz\nfMAX Maximum clock frequency (5) 166.7 166.7 125.0 100.0 MHz\nTable 34. EPM7160S Internal Timi ng Parameters (Part 1 of 2) Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-6 -7 -10 -15\nMin Max Min Max Min Max Min Max\ntIN Input pad and buffer delay 0.2 0.3 0.5 2.0 ns\ntIO I/O input pad and buffer delay 0.2 0.3 0.5 2.0 ns\ntFIN Fast input delay 2.6 3.2 1.0 2.0 ns\ntSEXP Shared expander delay 3.6 4.3 5.0 8.0 ns\ntPEXP Parallel expander delay 1.0 1.3 0.8 1.0 ns\ntLAD Logic array delay 2.8 3.4 5.0 6.0 ns\ntLAC Logic control array delay 2.8 3.4 5.0 6.0 ns\ntIOE Internal output enable delay 0.7 0.9 2.0 3.0 ns\ntOD1 Output buffer and pad delay C1 = 35 pF 0.4 0.5 1.5 4.0 ns\ntOD2 Output buffer and pad delay C1 = 35 pF (6) 0.9 1.0 2.0 5.0 ns\ntOD3 Output buffer and pad delay C1 = 35 pF 5.4 5.5 5.5 8.0 ns\ntZX1 Output buffer enable delay C1 = 35 pF 4.0 4.0 5.0 6.0 ns\ntZX2 Output buffer enable delay C1 = 35 pF (6) 4.5 4.5 5.5 7.0 ns\ntZX3 Output buffer enable delay C1 = 35 pF 9.0 9.0 9.0 10.0 ns\ntXZ Output buffer disable delay C1 = 5 pF 4.0 4.0 5.0 6.0 ns\ntSU Register setup time 1.0 1.2 2.0 4.0 ns\ntH Register hold time 1.6 2.0 3.0 4.0 ns\ntFSU Register setup time of fast input1.9 2.2 3.0 2.0 ns\nt\nFH Register hold time of fast input0.6 0.8 0.5 1.0 ns\nt\nRD Register delay 1.3 1.6 2.0 1.0 ns\ntCOMB Combinatorial delay 1.0 1.3 2.0 1.0 ns\ntIC Array clock delay 2.9 3.5 5.0 6.0 ns\ntEN Register enable time 2.8 3.4 5.0 6.0 ns\ntGLOB Global control delay 2.0 2.4 1.0 1.0 ns\ntPRE Register preset time 2.4 3.0 3.0 4.0 nsTable 33. EPM7160S External Timi ng Parameters (Part 2 of 2) Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-6 -7 -10 -15\nM i nM a xM i nM a xM i nM a xM i nM a x\n48 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) These values are specified under the re commended operating co nditions shown in Table 14 . See Figure 13  for more \ninformation on switching waveforms.\n(2) This minimum pulse width for preset and clear app lies for both global clear and array controls. The tLPA parameter \nmust be added to this minimum width if the  clear or reset sign al incorporates the tLAD parameter into the signal \npath.\n(3) This parameter is a guideline that is  sample-tested only and is based on ex tensive device characterization. This \nparameter applies for both global and array clocking.\n(4) These parameters are measured with a 16-bit loadable , enabled, up/down counter programmed into each LAB. \n(5) The fMAX  values represent the highest frequency for pipelined data.\n(6) Operating conditions: VCCIO  = 3.3 V ± 10% for commercial and industrial use.\n(7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, \nthese values are specified for a PIA fa n-out of one LAB (16 macrocells). For each additional LAB fan-out in these \ndevices, add an additional 0.1 ns to the PIA timing value.\n(8) The tLPA parameter must be added to the tLAD, tLAC, tIC, tEN, tSEXP , tACL, and  tCPPW  parameters for macrocells \nrunning in the low-power mode.\nTables 35  and 36 show the EPM7192S AC operating conditions.tCLR Register clear time 2.4 3.0 3.0 4.0 ns\ntPIA PIA delay (7) 1.6 2.0 1.0 2.0 ns\ntLPA Low-power adder (8) 11.0 10.0 11.0 13.0 nsTable 34. EPM7160S Internal Timing Parameters (Part 2 of 2) Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-6 -7 -10 -15\nMin Max Min Max Min Max Min Max\nTable 35. EPM7192S External Timing Parameters (Part 1 of 2) Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-7 -10 -15\nMin Max Min Max Min Max\ntPD1 Input to non-registered output C1 = 35 pF 7.5 10.0 15.0 ns\ntPD2 I/O input to non-registered \noutputC1 = 35 pF 7.5 10.0 15.0 ns\ntSU Global clock setup time 4.1 7.0 11.0 ns\ntH Global clock hold time 0.0 0.0 0.0 ns\ntFSU Global clock setup time of fast input3.0 3.0 3.0 ns\nt\nFH Global clock hold time of fast input0.0 0.5 0.0 ns\nt\nCO1 Global clock to output delay C1 = 35 pF 4.7 5.0 8.0 ns\ntCH Global clock high time 3.0 4.0 5.0 ns\ntCL Global clock low time 3.0 4.0 5.0 ns\ntASU Array clock setup time 1.0 2.0 4.0 ns\nAltera Corporation  49MAX 7000 Programmable Logic Device Family Data Sheet\ntAH Array clock hold time 1.8 3.0 4.0 ns\ntACO1 Array clock to output delay C1 = 35 pF 7.8 10.0 15.0 ns\ntACH Array clock high time 3.0 4.0 6.0 ns\ntACL Array clock low time 3.0 4.0 6.0 ns\ntCPPW Minimum pulse width for clear \nand preset(2) 3.0 4.0 6.0 ns\ntODH Output data hold time after clockC1 = 35 pF (3) 1.0 1.0 1.0 ns\nt\nCNT Minimum global clock period 8.0 10.0 13.0 ns\nfCNT Maximum internal global clock frequency(4) 125.0 100.0 76.9 MHz\nt\nACNT Minimum array clock period 8.0 10.0 13.0 ns\nfACNT Maximum internal array clock frequency(4) 125.0 100.0 76.9 MHz\nf\nMAX Maximum clock frequency (5) 166.7 125.0 100.0 MHz\nTable 36. EPM7192S Internal Timi ng Parameters (Part 1 of 2) Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-7 -10 -15\nMin Max Min Max Min Max\ntIN Input pad and buffer delay 0.3 0.5 2.0 ns\ntIO I/O input pad and buffer delay 0.3 0.5 2.0 ns\ntFIN Fast input delay 3.2 1.0 2.0 ns\ntSEXP Shared expander delay 4.2 5.0 8.0 ns\ntPEXP Parallel expander delay 1.2 0.8 1.0 ns\ntLAD Logic array delay 3.1 5.0 6.0 ns\ntLAC Logic control array delay 3.1 5.0 6.0 ns\ntIOE Internal output enable delay 0.9 2.0 3.0 ns\ntOD1 Output buffer and pad delay C1 = 35 pF 0.5 1.5 4.0 ns\ntOD2 Output buffer and pad delay C1 = 35 pF (6) 1.0 2.0 5.0 ns\ntOD3 Output buffer and pad delay C1 = 35 pF 5.5 5.5 7.0 ns\ntZX1 Output buffer enable delay C1 = 35 pF 4.0 5.0 6.0 ns\ntZX2 Output buffer enable delay C1 = 35 pF (6) 4.5 5.5 7.0 ns\ntZX3 Output buffer enable delay C1 = 35 pF 9.0 9.0 10.0 ns\ntXZ Output buffer disable delay C1 = 5 pF 4.0 5.0 6.0 ns\ntSU Register setup time 1.1 2.0 4.0 nsTable 35. EPM7192S External Timi ng Parameters (Part 2 of 2) Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-7 -10 -15\nMin Max Min Max Min Max\n50 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) These values are specified under the re commended operating co nditions shown in Table 14 . See Figure 13  for more \ninformation on switching waveforms.\n(2) This minimum pulse width for preset and clear app lies for both global clear and array controls. The tLPA parameter \nmust be added to this minimum width if the  clear or reset sign al incorporates the tLAD parameter into the signal \npath.\n(3) This parameter is a guideline that is  sample-tested only and is based on ex tensive device characterization. This \nparameter applies for both global and array clocking.\n(4) These parameters are measured with a 16-bit loadable , enabled, up/down counter programmed into each LAB. \n(5) The fMAX  values represent the highest frequency for pipelined data.\n(6) Operating conditions: VCCIO  = 3.3 V ± 10% for commercial and industrial use.\n(7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, \nthese values are specified for a PIA fa n-out of one LAB (16 macrocells). For each additional LAB fan-out in these \ndevices, add an additional 0.1 ns to the PIA timing value.\n(8) The tLPA parameter must be added to the tLAD, tLAC, tIC, tEN, tSEXP , tACL, and  tCPPW  parameters for macrocells \nrunning in the low-power mode.tH Register hold time 1.7 3.0 4.0 ns\ntFSU Register setup time of fast \ninput2.3 3.0 2.0 ns\ntFH Register hold time of fast input0.7 0.5 1.0 ns\nt\nRD Register delay 1.4 2.0 1.0 ns\ntCOMB Combinatorial delay 1.2 2.0 1.0 ns\ntIC Array clock delay 3.2 5.0 6.0 ns\ntEN Register enable time 3.1 5.0 6.0 ns\ntGLOB Global control delay 2.5 1.0 1.0 ns\ntPRE Register preset time 2.7 3.0 4.0 ns\ntCLR Register clear time 2.7 3.0 4.0 ns\ntPIA PIA delay (7) 2.4 1.0 2.0 ns\ntLPA Low-power adder (8) 10.0 11.0 13.0 nsTable 36. EPM7192S Internal Timing Parameters (Part 2 of 2) Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-7 -10 -15\nMin Max Min Max Min Max\nAltera Corporation  51MAX 7000 Programmable Logic Device Family Data Sheet\nTables 37  and 38 show the EPM7256S AC operating conditions.\nTable 37. EPM7256S External Timing Parameters Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-7 -10 -15\nMin Max Min Max Min Max\ntPD1 Input to non-registered output C1 = 35 pF 7.5 10.0 15.0 ns\ntPD2 I/O input to non-registered \noutputC1 = 35 pF 7.5 10.0 15.0 ns\ntSU Global clock setup time 3.9 7.0 11.0 ns\ntH Global clock hold time 0.0 0.0 0.0 ns\ntFSU Global clock setup time of fast input3.0 3.0 3.0 ns\nt\nFH Global clock hold time of fast input0.0 0.5 0.0 ns\nt\nCO1 Global clock to output delay C1 = 35 pF 4.7 5.0 8.0 ns\ntCH Global clock high time 3.0 4.0 5.0 ns\ntCL Global clock low time 3.0 4.0 5.0 ns\ntASU Array clock setup time 0.8 2.0 4.0 ns\ntAH Array clock hold time 1.9 3.0 4.0 ns\ntACO1 Array clock to output delay C1 = 35 pF 7.8 10.0 15.0 ns\ntACH Array clock high time 3.0 4.0 6.0 ns\ntACL Array clock low time 3.0 4.0 6.0 ns\ntCPPW Minimum pulse width for clear and preset(2) 3.0 4.0 6.0 ns\nt\nODH Output data hold time after clockC1 = 35 pF (3) 1.0 1.0 1.0 ns\nt\nCNT Minimum global clock period 7.8 10.0 13.0 ns\nfCNT Maximum internal global clock frequency(4) 128.2 100.0 76.9 MHz\nt\nACNT Minimum array clock period 7.8 10.0 13.0 ns\nfACNT Maximum internal array clock frequency(4) 128.2 100.0 76.9 MHz\nf\nMAX Maximum clock frequency (5) 166.7 125.0 100.0 MHz\n52 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nTable 38. EPM7256S Internal Timing Parameters Note (1)\nSymbol Parameter Conditions Speed Grade Unit\n-7 -10 -15\nMin Max Min Max Min Max\ntIN Input pad and buffer delay 0.3 0.5 2.0 ns\ntIO I/O input pad and buffer delay 0.3 0.5 2.0 ns\ntFIN Fast input delay 3.4 1.0 2.0 ns\ntSEXP Shared expander delay 3.9 5.0 8.0 ns\ntPEXP Parallel expander delay 1.1 0.8 1.0 ns\ntLAD Logic array delay 2.6 5.0 6.0 ns\ntLAC Logic control array delay 2.6 5.0 6.0 ns\ntIOE Internal output enable delay 0.8 2.0 3.0 ns\ntOD1 Output buffer and pad delay C1 = 35 pF 0.5 1.5 4.0 ns\ntOD2 Output buffer and pad delay C1 = 35 pF (6) 1.0 2.0 5.0 ns\ntOD3 Output buffer and pad delay C1 = 35 pF 5.5 5.5 8.0 ns\ntZX1 Output buffer enable delay C1 = 35 pF 4.0 5.0 6.0 ns\ntZX2 Output buffer enable delay C1 = 35 pF (6) 4.5 5.5 7.0 ns\ntZX3 Output buffer enable delay C1 = 35 pF 9.0 9.0 10.0 ns\ntXZ Output buffer disable delay C1 = 5 pF 4.0 5.0 6.0 ns\ntSU Register setup time 1.1 2.0 4.0 ns\ntH Register hold time 1.6 3.0 4.0 ns\ntFSU Register setup time of fast \ninput2.4 3.0 2.0 ns\ntFH Register hold time of fast input0.6 0.5 1.0 ns\nt\nRD Register delay 1.1 2.0 1.0 ns\ntCOMB Combinatorial delay 1.1 2.0 1.0 ns\ntIC Array clock delay 2.9 5.0 6.0 ns\ntEN Register enable time 2.6 5.0 6.0 ns\ntGLOB Global control delay 2.8 1.0 1.0 ns\ntPRE Register preset time 2.7 3.0 4.0 ns\ntCLR Register clear time 2.7 3.0 4.0 ns\ntPIA PIA delay (7) 3.0 1.0 2.0 ns\ntLPA Low-power adder (8) 10.0 11.0 13.0 ns\nAltera Corporation  53MAX 7000 Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) These values are specified under the recommended operating conditions shown in Table 14 . See Figure 13  for more \ninformation on switching waveforms.\n(2) This minimum pulse width for preset and clear applies for both global clear and array controls. The tLPA parameter \nmust be added to this minimum width if the  clear or reset signal incorporates the tLAD parameter into the signal \npath.\n(3) This parameter is a guideline that is  sample-tested only and is based on ex tensive device characterization. This \nparameter applies for both global and array clocking.\n(4) These parameters are measured with a 16-bit loadable, enabled, up/down counter pr ogrammed into each LAB. \n(5) The fMAX  values represent the highest frequency for pipelined data.\n(6) Operating conditions: VCCIO  = 3.3 V ± 10% for commercial and industrial use.\n(7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6 , EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, \nthese values are specified for a PIA fan-out of one LAB ( 16 macrocells). For each additional LAB fan-out in these \ndevices, add an additional 0. 1 ns to the PIA timing value.\n(8) The tLPA parameter must be added to the tLAD, tLAC, tIC, tEN, tSEXP , tACL, and  tCPPW  parameters for macrocells \nrunning in the low-power mode.\nPower \nConsumptionSupply power (P) versus frequency ( fMAX  in MHz) for MAX 7000 devices \nis calculated with the following equation:\nP = PINT + PIO = ICCINT × VCC + PIO\nThe PIO value, which depends on the devi ce output load characteristics \nand switching frequency, can be calculated using the guidelines given in \nApplication Note 74 (Evaluatin g Power for Altera Devices) . \nThe ICCINT  value, which depends on the switching frequency and the \napplication logic, is calculated with the following equation:\nICCINT  = \nA × MCTON + B × (MCDEV – MCTON) + C × MCUSED  × fMAX  × togLC\nThe parameters in this equation are shown below:\nMCTON = Number of macrocells with th e Turbo Bit option turned on, \nas reported in the MAX+ PLUS II Report File ( .rpt)\nMCDEV = Number of macrocells in the device\nMCUSED = Total number of macrocells in the design, as reported\nin the MAX+PLUS II Report File ( .rpt)\nfMAX = Highest clock frequency to the device\ntogLC = Average ratio of logic ce lls toggling at each clock \n(typically 0.125)\nA, B, C = Constants, shown in Table 39\n54 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nThis calculation provides an ICC estimate based on typical conditions \nusing a pattern of a 16-bit, loadable , enabled, up/down counter in each \nLAB with no output load. Actual ICC values should be  verified during \noperation because this me asurement is sensitive to  the actual pattern in \nthe device and the environmental operating conditions. Table 39. MAX 7000 ICC Equation Constants\nDevice A B C\nEPM7032 1.87 0.52 0.144\nEPM7064 1.63 0.74 0.144\nEPM7096 1.63 0.74 0.144\nEPM7128E 1.17 0.54 0.096\nEPM7160E 1.17 0.54 0.096\nEPM7192E 1.17 0.54 0.096\nEPM7256E 1.17 0.54 0.096\nEPM7032S 0.93 0.40 0.040\nEPM7064S 0.93 0.40 0.040\nEPM7128S 0.93 0.40 0.040\nEPM7160S 0.93 0.40 0.040\nEPM7192S 0.93 0.40 0.040\nEPM7256S 0.93 0.40 0.040\nAltera Corporation  55MAX 7000 Programmable Logic Device Family Data Sheet\nFigure 14  shows typical supply curre nt versus frequency for \nMAX 7000 devices.\nFigure 14. ICC vs. Frequency for MAX 7000 Devices (Part 1 of 2)\nFrequency (MHz)EPM7064 EPM7032\n0 50\nFrequency (MHz)200 100 150High Speed151.5 MHz180\n2060100140VCC = 5.0 V\nRoom Temperature\n0 50 200 100 150Low Power60.2 MHz 151.5 MHz\n200300\n100VCC = 5.0 V\nRoom Temperature\nEPM7096\n05 0\nFrequency (MHz)250\n10050150350450\n150High SpeedVCC = 5.0 V\nRoom Temperature\nLow PowerTypical I     \nActive (mA)CC Typical I     Active (mA) CC\nTypical I     Active (mA) CC60.2 MHz\n125 MHz\n55.5 MHzHigh Speed\nLow Power\n56 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nFigure 14. ICC vs. Frequency for MAX 7000 Devices (Part 2 of 2)\nVCC = 5.0 V\nRoom Temperature\n0\nFrequency (MHz)500\n300\n75400\n200\n100\n25 50 100 12590.9 MHz\n43.5 MHzEPM7192E\nVCC = 5.0 V\nRoom Temperature\n0\nFrequency (MHz)750\n450\n75600\n300\n150\n25 50 10090.9 MHz\n43.4 MHzEPM7256EVCC = 5.0 V\nRoom Temperature\n0\nFrequency (MHz)500\n300400\nLow Power200\n100\n50 100100 MHz\n47.6 MHzEPM7160E\n150 200VCC = 5.0 V\nRoom Temperature\n0\nFrequency (MHz)500\n300400\nHigh Speed\n200\n100\n50 100125 MHz\n55.5 MHzEPM7128E\n150 200High Speed\nHigh SpeedHigh Speed\nLow PowerLow Power\nLow PowerTypical I     \nActive (mA)CC\nTypical I     Active (mA) CC Typical I     Active (mA) CCTypical I     Active (mA) CC\n125\nAltera Corporation  57MAX 7000 Programmable Logic Device Family Data Sheet\nFigure 15  shows typical supply current versus frequency for MAX 7000S \ndevices.\nFigure 15. ICC vs. Frequency for MAX 7000S Devices (Part 1 of 2)\nVCC = 5.0 V\nRoom Temperature\n0\nFrequency (MHz)High Speed\nLow Power\n50 100 150 200142.9 MHz\n58.8 MHzEPM7032S\n102030405060VCC = 5.0 V\nRoom Temperature\n0\nFrequency (MHz)High Speed\nLow Power\n50 100 150 200175.4 MHz\n56.5 MHzEPM7064S\n20406080100120\nVCC = 5.0 V\nRoom Temperature\n0\nFrequency (MHz)High Speed\nLow Power\n50 100 150 200147.1 MHz\n56.2 MHzEPM7128S\n80120200280\n160\n40240VCC = 5.0 V\nRoom Temperature\n0\nFrequency (MHz)High Speed\nLow Power\n50 100 150 200149.3 MHz\n56.5 MHzEPM7160S\n60120180240300\nTypical I     \nActive (mA)CC Typical I     Active (mA) CCTypical I     Active (mA) CC Typical I     Active (mA) CC\n58 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nFigure 15. ICC vs. Frequency for MAX 7000S Devices (Part 2 of 2)\nDevice\nPin-OutsSee the Altera web site ( http://www.altera.com ) or the Altera Digital \nLibrary  for pin-out information.EPM7192S\nVCC = 5.0 V\nRoom Temperature\n0\nFrequency (MHz)High Speed\nLow Power\n25 100 125125.0 MHz\n55.6 MHz\n60120180240300\n50 75EPM7256S\nVCC = 5.0 V\nRoom Temperature\n0\nFrequency (MHz)High Speed\nLow Power\n25 100 125128.2 MHz\n56.2 MHz\n100200300400\n50 75Typical I     \nActive (mA)CC Typical I     Active (mA) CC\nAltera Corporation  59MAX 7000 Programmable Logic Device Family Data Sheet\nFigures 16  through 22 show the package pin- out diagrams for MAX 7000 \ndevices.\nFigure 16. 44-Pin Package Pin-Out Diagram\nPackage outlines no t drawn to scale.\nNotes:\n(1) The pin functions shown in parenthesis are on ly available in MAX 7000E and MAX 7000S devices.\n(2) JTAG ports are available in MAX 7000S devices only.44-Pin PLCCI/O\nI/O\nI/O\nVCC  \nINPUT/OE2/(GCLK2) (1)\nINPUT/GCLRn\nINPUT/OE1INPUT/GCLK1\nGND\nI/O\nI/O\nI/O\nI/O/(TDO) (2)\nI/OI/OVCC\nI/O\nI/O\nI/O/(TCK) \n(2)\nI/O\nGNDI/OI/O\nI/O\nI/O\nI/O\nGND\nVCC\nI/O\nI/O\nI/O\nI/OI/O6    5   4    3    2    1   44  43 42  41  40\n18  19  20  21 22  23  24  25  26 27  2878\n9\n10\n11\n12\n1314\n15\n16\n1739\n38\n37\n36\n35\n34\n3332\n31\n30\n29EPM7032\nEPM7032S\nEPM7064\nEPM7064S(2) I/O/(TDI)\nI/O\nI/O\nGND\nI/O\nI/O\n(2) I/O/(TMS)\nI/O\nVCC\nI/O\nI/O\n44-Pin PQFPPin 12 Pin 23Pin 34 Pin 1\nI/O\nI/OI/O\nVCC   \nINPUT/OE2/(GCLK2) (1)\nINPUT/GCLRnINPUT/OE1\nINPUT//GCLK1\nGND\nI/O\nI/O\nI/O\nI/O/(TDO) (2)\nI/OI/O\nVCC\nI/O\nI/OI/O/(TCK) \n(2)\nI/O\nGNDI/OI/O\nI/OI/O\nI/O\nGND\nVCC\nI/O\nI/O\nI/O\nI/OI/OI/O\nI/O\nGND\nI/O\nI/O\n(2) I/O/(TMS)\nI/O\nVCC\nI/OI/OEPM7032\n44-Pin TQFPPin 12 Pin 23Pin 34 Pin 1\nI/O\nI/O\nI/O\nVCC   \nINPUT/OE2/(GCLK2) (1)\nINPUT/GCLRn\nINPUT/OE1\nINPUT/GCLK1\nGND\nI/OI/O\nI/O\nI/O/(TDO) (2)\nI/OI/OVCC\nI/O\nI/O\nI/O/(TCK) \n(2)\nI/O\nGNDI/OI/O\nI/O\nI/O\nI/O\nGND\nVCC\nI/O\nI/O\nI/O\nI/O\nI/O(2) I/O/(TDI)\nI/O\nI/O\nGND\nI/O\nI/O\n(2) I/O/(TMS)\nI/O\nVCC\nI/O\nI/OEPM7032\nEPM7032SEPM7064\nEPM7064S(2) I/O/(TDI)\n60 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nFigure 17. 68-Pin Package Pin-Out Diagram\nPackage outlines not drawn to scale.\nNotes:\n(1) The pin functions shown in parenthesis are only available in  MAX 7000E and MAX \n7000S devices.\n(2) JTAG ports are available in MAX 7000S devices only.68-Pin PLCCEPM7064\nEPM709610\n11121314151617181920212223242526\n987654321\n686766656463626160595857565554535251504948474645442728293031323334353637383940414243I/OI/OGNDI/O/(TDO) \n(2)\nI/OI/OI/OVCCIOI/OI/OI/O/(TCK) \n(2)\nI/OGNDI/OI/OI/OI/OI/O\nVCCIO\n(2) I/O/(TDI)\nI/OI/OI/O\nGND\nI/OI/O\n(2) I/O/(TMS)\nI/O\nVCCIO\nI/OI/OI/OI/O\nGND\nI/OI/OI/OGNDI/OI/OVCCINTINPUT/OE2/(GCLK2) (1)\nINPUT/GCLRnINPUT/OE1INPUT/GCLK1GNDI/OI/OVCCIOI/OI/OI/OI/OI/OI/O\nVCCIO\nI/OI/O\nGND\nVCCINT\nI/OI/O\nGND\nI/OI/OI/OI/O\nVCCIO\nAltera Corporation  61MAX 7000 Programmable Logic Device Family Data Sheet\nFigure 18. 84-Pin Package Pin-Out Diagram\nPackage outline not drawn to scale.\nNotes:\n(1) Pins 6, 39, 46, and 79 are no-connect (N.C.) pins on EPM7096, EPM7160E, and EPM7160S devices.\n(2) The pin functions shown in parenthesis are on ly available in MAX 7000E and MAX 7000S devices.\n(3) JTAG ports are available in MAX 7000S devices only.\n33\n3435363738394041424344454647484950515253I/O\nVCCIO\nI/O/(TDI)(3)\nI/OI/OI/OI/O\nGND\nI/OI/OI/O\nI/O/(TMS)\n(3)\nI/OI/O\nVCCIO\nI/OI/OI/OI/OI/O\nGND\nI/OI/OI/OI/OGNDI/O  (1)\nI/OI/OVCCINTINPUT/OE2/(GCLK2)  (2)\nINPUT/GLCRn\nINPUT/OE1INPUT/GCLK1GNDI/OI/OI/O (1)\nVCCIOI/OI/OI/O\n121314151617181920212223242526272829303132\n11\n10\n987654321\n84838281807978777675I/OI/OGNDI/O/(TDO)\n(3)\nI/OI/OI/OI/OVCCIOI/OI/OI/OI/O/(TCK) \n(3)\nI/OI/OGNDI/OI/OI/OI/OI/OI/OI/OI/OI/OI/O\nVCCIO\nI/O  (1)\nI/OI/O\nGND\nVCCINT\nI/OI/O\nI/O  (1)\nGND\nI/OI/OI/OI/OI/O\nVCCIO747372717069686766656463626160595857565554\nEPM7064\nEPM7064SEPM7096\nEPM7128E\nEPM7128SEPM7160EEPM7160S\n84-Pin PLCC\n62 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nFigure 19. 100-Pin Package Pin-Out Diagram\nPackage outline no t drawn to scale.\nFigure 20. 160-Pin Package Pin-Out Diagram\nPackage outline no t drawn to scale.100-Pin PQFPPin 31EPM7064\nEPM7096EPM7128E\nEPM7128S\nEPM7160EPin 81 Pin 1\nPin 51\n100-Pin TQFPPin 1\nPin 26Pin 76\nPin 51EPM7064S\nEPM7128SEPM7160S\nPin 1\nEPM7128E\nEPM7128SEPM7160E\nEPM7160S\nEPM7192EEPM7192SEPM7256EPin 121\nPin 81 Pin 41\n160-Pin PGA 160-Pin PQFPR\nPNML\nKJHGFEDCBA\n1    2     3    4    5    6    7     8    9   10   11  12  13  14  15EPM7192E\n Bottom\nView\nAltera Corporation  63MAX 7000 Programmable Logic Device Family Data Sheet\nFigure 21. 192-Pin Package Pin-Out Diagram\nPackage outline not drawn to scale.\nFigure 22. 208-Pin Package Pin-Out Diagram\nPackage outline not drawn to scale.192-Pin PGAEPM7256E\nBottom\nViewU\nTRPN\nMLKJHGFEDCBA\n1    2     3    4    5    6    7    8    9   10   11  12  13  14  15  16  17\n208-Pin PQFP/RQFPPin 1 Pin 157\nPin 105 Pin 53EPM7256E\nEPM7256S\n64 Altera CorporationMAX 7000 Programmable Logic Device Family Data Sheet\nRevision \nHistoryThe information contained in the MAX 7000 Programmable  Logic Device \nFamily Data Sheet  version 6.7 supersedes information published in \nprevious versions. The following changes were made in the MAX 7000 \nProgrammable Logic Device Family Data Sheet  version 6.7:\nVersion 6.7\nThe following changes were made in the MAX 7000 Programmable Logic \nDevice Family Data Sheet  version 6.7:\n■ Reference to AN 88: Using the Jam Language for ISP & ICR via an \nEmbedded Processor  has been replaced by AN 122: Using Jam STAPL for \nISP & ICR via an Embedded Processor .\nVersion 6.6\nThe following changes were made in the MAX 7000 Programmable Logic \nDevice Family Data Sheet  version 6.6:\n■ Added Tables 6  through 8.\n■ Added “Programming Sequence” section on page 17  and \n“Programming Times” section on page 18.\nVersion 6.5\nThe following changes were made in the MAX 7000 Programmable Logic \nDevice Family Data Sheet  version 6.5:\n■ Updated text on page 16 .\nVersion 6.4\nThe following changes were made in the MAX 7000 Programmable Logic \nDevice Family Data Sheet  version 6.4:\n■ Added Note (5)  on page 28 .\nVersion 6.3\nThe following changes were made in the MAX 7000 Programmable Logic \nDevice Family Data Sheet  version 6.3:\n■ Updated the “Open-Drain Output Option (MAX 7000S Devices \nOnly)” section on page 20 .\nNotes:\nAltera Corporation  65\n101 Innovation Drive\nSan Jose, CA 95134(408) 544-7000www.altera.comApplications Hotline:\n(800) 800-EPLDLiterature Services:literature@altera.comCopyright © 2005 Altera Corporation. All rights re served. Altera, The Programmable Solutions Company,\nthe stylized Altera logo, specific device designations, and all other wo rds and logos that are identified as\ntrademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera\nCorporation in the U.S. and other countries. All other product or service names are the property of their re-\nspective holders. Altera products are protected un der numerous U.S. and foreign patents and pending\napplications, maskwork rights , and copyrights. Altera warrants perf ormance of its semi conductor products\nto current specifications in accordance with Altera's standard warranty, but reserves the right to make chang-es to any products and services at any time withou t notice. Altera assumes no responsibility or liability\narising out of the application or use of any information, product, or service described\nherein except as expressly agreed to in writing by Altera Corporation. Altera customers\nare advised to obtain the latest version of de vice specifications before relying on any pub-\nlished information and before placing  orders for products or services\n.\nMAX 7000 Programmable Logic Device Family Data Sheet\n66 Altera Corporation\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n \nAltera:\n  \n \n\xa0 EPM7128SQC100-7FN\xa0 EPM7256EQC160-20\xa0 EPM7064QC100-10\xa0 EPM7064STC100-7N\xa0 EPM7064SLC44-5\xa0\nEPM7192SQI160-10N\xa0 EPM7128SQC160-10N\xa0 EPM7160SLC84-6\xa0 EPM7064STC44-7N\xa0 EPM7128STC100-7N\xa0\nEPM7128SQI100-10\xa0 EPM7128SLC84-10N\xa0 EPM7064SLC84-7\xa0 EPM7256SQC208-7N\xa0 EPM7064LC44-15\xa0\nEPM7064SLC44-7\xa0 EPM7256SRC208-15\xa0 EPM7160STC100-10\xa0 EPM7128SQC100-10F\xa0 EPM7064LI44-15\xa0\nEPM7128SQI160-10N\xa0 EPM7160STC100-6N\xa0 EPM7128SQC100-6N\xa0 EPM7128EQI100-15\xa0 EPM7160ELC84-12\xa0\nEPM7192EGC160-20\xa0 EPM7192SQC160-7\xa0 EPM7064STC100-5N\xa0 EPM7256SRI208-10\xa0 EPM7064STC44-10N\xa0\nEPM7064LC84-12\xa0 EPM7064QI100-15\xa0 EPM7064STC44-6\xa0 EPM7128EQC100-10\xa0 EPM7064STC100-10FN\xa0\nEPM7160ELI84-20\xa0 EPM7064STC100-5\xa0 EPM7128SQC160-6N\xa0 EPM7128STC100-15\xa0 EPM7160EQC160-15\xa0\nEPM7064STC44-7\xa0 EPM7160SLC84-10N\xa0 EPM7128SQC160-7N\xa0 EPM7064SLC44-10N\xa0 EPM7256SQC208-15\xa0\nEPM7064LC84-7\xa0 EPM7128SQC100-10\xa0 EPM7128SLI84-10\xa0 EPM7256EQC160-15\xa0 EPM7128SQC100-7F\xa0\nEPM7160SQC160-10\xa0 EPM7128EQC160-7\xa0 EPM7160EQI160-15\xa0 EPM7192EGC160-15\xa0 EPM7064STC44-5N\xa0\nEPM7128SLC84-10\xa0 EPM7256SQC208-7\xa0 EPM7160STC100-6\xa0 EPM7192SQI160-10\xa0 EPM7064LC44-12\xa0\nEPM7128EQC160-12\xa0 EPM7256EGC192-20\xa0 EPM7064STI44-7\xa0 EPM7256ERC208-20\xa0 EPM7064QC100-7\xa0\nEPM7064SLC84-10N\xa0 EPM7256SQC208-10N\xa0 EPM7160STI100-10\xa0 EPM7160EQC160-12\xa0 EPM7128ELC84-15\xa0\nEPM7064STC44-10FN\xa0 EPM7128SQC160-7\xa0 EPM7256SRC208-7N\xa0 EPM7128SLC84-7\xa0 EPM7064LC68-7\xa0\nEPM7064LC68-12\xa0 EPM7064SLC84-5N\xa0 EPM7192EGC160-12\xa0 EPM7128SQC160-6\xa0 EPM7160EQC160-20\xa0\nEPM7160ELC84-15\xa0 EPM7064STC44-5\xa0 EPM7064SLC84-10\xa0 EPM7064STI100-7N\xa0 EPM7064SLI44-7\xa0\nEPM7064QC100-15\xa0 EPM7128EQC160-20\xa0 EPM7128EQC160-10\xa0 EPM7192SQC160-15\xa0 EPM7128SQI160-10\xa0\nEPM7256SRC208-10N\xa0 EPM7160SLI84-10\xa0 EPM7064STC100-7\xa0 EPM7128STI100-10N\xa0 EPM7256ERI208-20\xa0\nEPM7128SQC160-15\xa0 EPM7128STI100-10\xa0 EPM7160EQC100-20\xa0 EPM7064STC44-10\xa0 EPM7256SRC208-15N\n"}]
!==============================================================================!
### Component Summary: EPM7160SLC84-10N

#### Key Specifications:
- **Voltage Ratings**: 
  - VCCINT (Internal Logic Supply Voltage): 4.75V to 5.25V
  - VCCIO (Output Driver Supply Voltage): 4.75V to 5.25V (for 5.0V operation) or 3.00V to 3.60V (for 3.3V operation)
  
- **Current Ratings**: 
  - Maximum DC output current per pin: ±25 mA
  - Supply current (ICCINT) varies based on the number of macrocells and their configuration.

- **Power Consumption**: 
  - Power consumption is dependent on the configuration and switching frequency, calculated using the formula: 
    \[ P = P_{INT} + P_{IO} = ICC_{INT} \times VCC + P_{IO} \]
  
- **Operating Temperature Range**: 
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C

- **Package Type**: 
  - 84-Pin Plastic Leaded Chip Carrier (PLCC)

- **Special Features**: 
  - In-system programmability (ISP) via JTAG interface.
  - Open-drain output option available.
  - Programmable macrocell flip-flops with individual control.
  - MultiVolt I/O interface allowing compatibility with both 3.3V and 5.0V systems.
  - Enhanced features for improved performance and flexibility.

- **Moisture Sensitive Level (MSL)**: 
  - MSL is typically classified according to JEDEC J-STD-020E standards, but specific MSL for this part is not provided in the datasheet.

#### Description:
The **EPM7160S** is a high-density, high-performance programmable logic device (PLD) from Altera's MAX 7000S family. It features a second-generation MAX architecture and is based on EEPROM technology, allowing for in-system programmability. The device supports up to 160 macrocells and can implement complex logic functions with a maximum of 3,200 usable gates. It is designed for applications requiring fast logic processing with pin-to-pin delays as low as 6 ns and maximum counter frequencies of 149.3 MHz.

#### Typical Applications:
The EPM7160S is suitable for a wide range of applications, including:
- **Digital Signal Processing**: Implementing complex algorithms in real-time.
- **Control Systems**: Used in industrial automation and robotics for controlling processes.
- **Data Communication**: Functions as a protocol converter or interface between different communication standards.
- **Embedded Systems**: Acts as a glue logic in embedded applications, integrating various components.
- **Prototyping**: Ideal for rapid prototyping of digital circuits due to its reprogrammable nature.

This device is particularly useful in environments where design flexibility and rapid iteration are critical, allowing engineers to modify logic configurations without needing to replace hardware.