git clone --depth 1 --no-tags https://github.com/jfarr00/System-on-a-Chip-with-Processing-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/644233872
git clone --depth 1 --no-tags https://github.com/0TulipRose0/DAC.git f:/verilog_sva_gh_scraper/data/full_repos/635960540
git clone --depth 1 --no-tags https://github.com/Divzzzzz23/sample.git f:/verilog_sva_gh_scraper/data/full_repos/634494684
git clone --depth 1 --no-tags https://github.com/JuanMMonteros/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/634356248
git clone --depth 1 --no-tags https://github.com/Bhoomi-sravanthi/D01_Half-Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/637641527
git clone --depth 1 --no-tags https://github.com/ShashankC27/termproject.git f:/verilog_sva_gh_scraper/data/full_repos/641285368
git clone --depth 1 --no-tags https://github.com/franciscodantas/LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/641445202
git clone --depth 1 --no-tags https://github.com/kele14x/kv32.git f:/verilog_sva_gh_scraper/data/full_repos/646479086
git clone --depth 1 --no-tags https://github.com/akshay7895/System_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/646463331
git clone --depth 1 --no-tags https://github.com/GomyX/pipline-processor-.git f:/verilog_sva_gh_scraper/data/full_repos/644905044
git clone --depth 1 --no-tags https://github.com/sumandeb003/Ariane_Trojans_for_Pyverilog.git f:/verilog_sva_gh_scraper/data/full_repos/645791762
git clone --depth 1 --no-tags https://github.com/MoonLoone/ladder_counter.git f:/verilog_sva_gh_scraper/data/full_repos/647162192
git clone --depth 1 --no-tags https://github.com/saballl/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/655043388
git clone --depth 1 --no-tags https://github.com/zkabyken/Basic-SystemVerilog-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/655077795
git clone --depth 1 --no-tags https://github.com/abraaovalentim/LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/647929612
git clone --depth 1 --no-tags https://github.com/GiantDwarfRen/CSE140L_lab4.git f:/verilog_sva_gh_scraper/data/full_repos/649791181
git clone --depth 1 --no-tags https://github.com/AmirEfi/Decoder3x8-in-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/650555825
git clone --depth 1 --no-tags https://github.com/divastor/swerv-workspace.git f:/verilog_sva_gh_scraper/data/full_repos/652400904
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/Absentees.git f:/verilog_sva_gh_scraper/data/full_repos/656384599
git clone --depth 1 --no-tags https://github.com/vicg42/pyuvm-test.git f:/verilog_sva_gh_scraper/data/full_repos/657626214
git clone --depth 1 --no-tags https://github.com/aglucier/soc.git f:/verilog_sva_gh_scraper/data/full_repos/649329983
git clone --depth 1 --no-tags https://github.com/pp-cyril/Verification-of-Synchronous-FIFO-Buffer.git f:/verilog_sva_gh_scraper/data/full_repos/649255595
git clone --depth 1 --no-tags https://github.com/Aman-Pani/SYSTEM-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/647149105
git clone --depth 1 --no-tags https://github.com/jayfurz/ece-526-final-fft-project.git f:/verilog_sva_gh_scraper/data/full_repos/642218015
git clone --depth 1 --no-tags https://github.com/ykc2428233/EE165.git f:/verilog_sva_gh_scraper/data/full_repos/646915750
git clone --depth 1 --no-tags https://github.com/akshx-at/ECE-385-Final-Project---Battle-City.git f:/verilog_sva_gh_scraper/data/full_repos/647616283
git clone --depth 1 --no-tags https://github.com/Bouer/Unidad_Procesadora_SV_QuartusII.git f:/verilog_sva_gh_scraper/data/full_repos/649696721
git clone --depth 1 --no-tags https://github.com/jchanDev/ECE152aLab4.git f:/verilog_sva_gh_scraper/data/full_repos/648025368
git clone --depth 1 --no-tags https://github.com/MrDoomsday/scfifo.git f:/verilog_sva_gh_scraper/data/full_repos/652747135
git clone --depth 1 --no-tags https://github.com/nmang2002/Flappy-Bird-DE1SoC.git f:/verilog_sva_gh_scraper/data/full_repos/652127732
git clone --depth 1 --no-tags https://github.com/ItteRevanth/System_Verilog_Verification_Models.git f:/verilog_sva_gh_scraper/data/full_repos/654958956
git clone --depth 1 --no-tags https://github.com/ChiragAumraj/System-Verilog-Dual-port-ram.git f:/verilog_sva_gh_scraper/data/full_repos/656514341
git clone --depth 1 --no-tags https://github.com/Heaton15/udemy-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/657647446
git clone --depth 1 --no-tags https://github.com/Jetoson/Verilog_Case_Explainer.git f:/verilog_sva_gh_scraper/data/full_repos/630299535
git clone --depth 1 --no-tags https://github.com/18016336995/final-project---full-version.git f:/verilog_sva_gh_scraper/data/full_repos/631472520
git clone --depth 1 --no-tags https://github.com/GalGranot/BilliardGameLab1A.git f:/verilog_sva_gh_scraper/data/full_repos/636971074
git clone --depth 1 --no-tags https://github.com/Domandrenog/Digital_Taltech_Code_with_Assertions.git f:/verilog_sva_gh_scraper/data/full_repos/636660216
git clone --depth 1 --no-tags https://github.com/ekassos/cs141-project.git f:/verilog_sva_gh_scraper/data/full_repos/631755507
git clone --depth 1 --no-tags https://github.com/danielcarrascoza/CSE140L.git f:/verilog_sva_gh_scraper/data/full_repos/633211764
git clone --depth 1 --no-tags https://github.com/nisssal/uvml.git f:/verilog_sva_gh_scraper/data/full_repos/639562314
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-ridwan-fan-club.git f:/verilog_sva_gh_scraper/data/full_repos/638687598
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-mr-chips.git f:/verilog_sva_gh_scraper/data/full_repos/638687331
git clone --depth 1 --no-tags https://github.com/cu-cai-2001/RISC-V_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/639956913
git clone --depth 1 --no-tags https://github.com/Miyaatsumo/Synthesisable_Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/628927034
git clone --depth 1 --no-tags https://github.com/AlexanderKick/Rhythm-Audio-FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/643279773
git clone --depth 1 --no-tags https://github.com/maktheus/black_jack_varilog.git f:/verilog_sva_gh_scraper/data/full_repos/645139099
git clone --depth 1 --no-tags https://github.com/zahrahojati19/Latches-and-FlipFlops.git f:/verilog_sva_gh_scraper/data/full_repos/645765461
git clone --depth 1 --no-tags https://github.com/devanshi-jain/heading_robosub.git f:/verilog_sva_gh_scraper/data/full_repos/649146290
git clone --depth 1 --no-tags https://github.com/Nagarjun444/leap-yearconstraint.git f:/verilog_sva_gh_scraper/data/full_repos/649255101
git clone --depth 1 --no-tags https://github.com/varshach26/SHA256-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/657466512
git clone --depth 1 --no-tags https://github.com/sarinasabouri1/prosthetics_hdc.git f:/verilog_sva_gh_scraper/data/full_repos/655888903
git clone --depth 1 --no-tags https://github.com/SamehM20/SBqM.git f:/verilog_sva_gh_scraper/data/full_repos/642815347
git clone --depth 1 --no-tags https://github.com/Alden0012/OptimisedOnlineModules.git f:/verilog_sva_gh_scraper/data/full_repos/655922925
git clone --depth 1 --no-tags https://github.com/Giorgi-Solo/MasterThesis.git f:/verilog_sva_gh_scraper/data/full_repos/655817933
git clone --depth 1 --no-tags https://github.com/Lathika-Wathsara/FPGA_Training.git f:/verilog_sva_gh_scraper/data/full_repos/650277685
git clone --depth 1 --no-tags https://github.com/nbannur2/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/650399594
git clone --depth 1 --no-tags https://github.com/Eloquencere/Custom-Keyboard.git f:/verilog_sva_gh_scraper/data/full_repos/653975098
git clone --depth 1 --no-tags https://github.com/AzimSofi/Verilog_16bitCLA.git f:/verilog_sva_gh_scraper/data/full_repos/654214450
git clone --depth 1 --no-tags https://github.com/aryanindarapu/ece385_summer23.git f:/verilog_sva_gh_scraper/data/full_repos/655974899
git clone --depth 1 --no-tags https://github.com/Jacario777/Big-2_ASIC.git f:/verilog_sva_gh_scraper/data/full_repos/642158639
git clone --depth 1 --no-tags https://github.com/Jetoson/32-bit_Ripple_CarryAdder.git f:/verilog_sva_gh_scraper/data/full_repos/646584905
git clone --depth 1 --no-tags https://github.com/skshamshi/I2C_design_and_verification.git f:/verilog_sva_gh_scraper/data/full_repos/644227493
git clone --depth 1 --no-tags https://github.com/dannym49/Calpoly-CPE233.git f:/verilog_sva_gh_scraper/data/full_repos/645494254
git clone --depth 1 --no-tags https://github.com/Fazail333/CEP_lab.git f:/verilog_sva_gh_scraper/data/full_repos/647671841
git clone --depth 1 --no-tags https://github.com/nmang2002/Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/652136321
git clone --depth 1 --no-tags https://github.com/Shajol9/timer_design.git f:/verilog_sva_gh_scraper/data/full_repos/643137300
git clone --depth 1 --no-tags https://github.com/ayush2350/Synchronous-FIFO-Verification-using-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/648479938
git clone --depth 1 --no-tags https://github.com/gary600/bfchip-tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/634048111
git clone --depth 1 --no-tags https://github.com/rafiqul-rafi/-Design-and-Simulation-of-a-32-bit-RISC-V-Core-and-APB.git f:/verilog_sva_gh_scraper/data/full_repos/636956057
git clone --depth 1 --no-tags https://github.com/PrashantPanchal20/Adder_TB_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/638144307
git clone --depth 1 --no-tags https://github.com/xinyew/CMU_courses_18341_labs_F22.git f:/verilog_sva_gh_scraper/data/full_repos/630280824
git clone --depth 1 --no-tags https://github.com/ryan-gits/fpga-axil.git f:/verilog_sva_gh_scraper/data/full_repos/633977349
git clone --depth 1 --no-tags https://github.com/Reammaer/books.git f:/verilog_sva_gh_scraper/data/full_repos/637161992
git clone --depth 1 --no-tags https://github.com/bushbecky/AES-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/637988128
git clone --depth 1 --no-tags https://github.com/rbride/System-Verilog-Modules.git f:/verilog_sva_gh_scraper/data/full_repos/643664901
git clone --depth 1 --no-tags https://github.com/GhanayemMuh/Fusball-Game-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/634964708
git clone --depth 1 --no-tags https://github.com/tngPhVN/MiniMA-computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/634730226
git clone --depth 1 --no-tags https://github.com/tms4517/Yosys_to_aid_with_RTL_design.git f:/verilog_sva_gh_scraper/data/full_repos/646775515
git clone --depth 1 --no-tags https://github.com/varunven/CSE271.git f:/verilog_sva_gh_scraper/data/full_repos/638640082
git clone --depth 1 --no-tags https://github.com/apatnana/uvm_practice.git f:/verilog_sva_gh_scraper/data/full_repos/638145413
git clone --depth 1 --no-tags https://github.com/bushbecky/Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/637988809
git clone --depth 1 --no-tags https://github.com/calebabutler/verilog-pi-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/637858286
git clone --depth 1 --no-tags https://github.com/ShadyCookies/Cache-Controllers.git f:/verilog_sva_gh_scraper/data/full_repos/639011163
git clone --depth 1 --no-tags https://github.com/SagarSorathiya2002/UART_DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/655073022
git clone --depth 1 --no-tags https://github.com/vbnqwe/Poorly-made-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/645543105
git clone --depth 1 --no-tags https://github.com/yashwant4756/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/653649379
git clone --depth 1 --no-tags https://github.com/grakseasy/UVM_projects.git f:/verilog_sva_gh_scraper/data/full_repos/650971052
git clone --depth 1 --no-tags https://github.com/pp-cyril/Verification-of-AHB-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/653593857
git clone --depth 1 --no-tags https://github.com/Paradicat/demo.git f:/verilog_sva_gh_scraper/data/full_repos/654131289
git clone --depth 1 --no-tags https://github.com/alonso59/uvm_project.git f:/verilog_sva_gh_scraper/data/full_repos/656811992
git clone --depth 1 --no-tags https://github.com/HAMZA-AFZAL404/ahb3lite_memory.git f:/verilog_sva_gh_scraper/data/full_repos/656536883
git clone --depth 1 --no-tags https://github.com/Temix707/Interfaces.git f:/verilog_sva_gh_scraper/data/full_repos/655077023
git clone --depth 1 --no-tags https://github.com/subramaniantr/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/655140764
git clone --depth 1 --no-tags https://github.com/riscvfsoc/chipignite_2304_soc.git f:/verilog_sva_gh_scraper/data/full_repos/634110512
git clone --depth 1 --no-tags https://github.com/Thomas-J-Kidd/CompArchExtraCredit.git f:/verilog_sva_gh_scraper/data/full_repos/635089144
git clone --depth 1 --no-tags https://github.com/abejgonzalez/vitis-help.git f:/verilog_sva_gh_scraper/data/full_repos/635460338
git clone --depth 1 --no-tags https://github.com/SiyamAcet/Design_Alu.git f:/verilog_sva_gh_scraper/data/full_repos/640166994
git clone --depth 1 --no-tags https://github.com/KobiDekel/FPGA_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/644924270
git clone --depth 1 --no-tags https://github.com/Guillen00/lguillen2_computer-architecture_1_2023.git f:/verilog_sva_gh_scraper/data/full_repos/628795882
git clone --depth 1 --no-tags https://github.com/CreeKee/RISCV_Otter.git f:/verilog_sva_gh_scraper/data/full_repos/630761099
