// Seed: 1360322349
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    output tri id_2,
    output tri id_3
);
  assign id_3 = 1;
  assign id_0 = (id_1.id_1);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input wand id_5,
    input tri0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri1 id_11,
    input wire id_12,
    output tri id_13,
    output tri1 id_14,
    input tri id_15,
    output supply1 id_16,
    input wire id_17,
    output supply0 id_18,
    output uwire id_19
);
  id_21(
      1, 1
  ); module_0(
      id_19, id_15, id_7, id_19
  );
  wire id_22;
endmodule
