From f412b17af464f494b8bf94d97953cefbb8f5b7eb Mon Sep 17 00:00:00 2001
From: Chaitanya Godavarthi <chaitanya.kiran@netexperience.com>
Date: Wed, 4 Nov 2020 22:45:12 -0500
Subject: [PATCH] ipq40xx: Add support for CIG WF610D AP

Signed-off-by: Chaitanya Godavarthi <chaitanya.kiran@netexperience.com>
---
 package/firmware/ipq-wifi/Makefile            |   4 +-
 .../boot/dts/qcom-ipq40xx-ap-cig-wf610d.dts   | 382 +++++++++
 .../arm/boot/dts/qcom-ipq40xx-hsuart.dtsi     |  39 +
 .../arch/arm/boot/dts/qcom-ipq40xx.dtsi       | 782 ++++++++++++++++++
 target/linux/ipq40xx/image/Makefile           |  16 +
 .../901-arm-boot-add-dts-files.patch          |   3 +-
 6 files changed, 1224 insertions(+), 2 deletions(-)
 create mode 100755 target/linux/ipq40xx/files-4.14/arch/arm/boot/dts/qcom-ipq40xx-ap-cig-wf610d.dts
 create mode 100644 target/linux/ipq40xx/files-4.14/arch/arm/boot/dts/qcom-ipq40xx-hsuart.dtsi
 create mode 100755 target/linux/ipq40xx/files-4.14/arch/arm/boot/dts/qcom-ipq40xx.dtsi

diff --git a/package/firmware/ipq-wifi/Makefile b/package/firmware/ipq-wifi/Makefile
index 7bb6b2bf28..05f4cd9548 100644
--- a/package/firmware/ipq-wifi/Makefile
+++ b/package/firmware/ipq-wifi/Makefile
@@ -38,7 +38,8 @@ ALLWIFIBOARDS:= \
 	linksys_ea8300 \
 	qxwlan_e2600ac \
 	tp-link_ap2220 \
-	tp-link_ec420-g1
+	tp-link_ec420-g1 \
+	cig_wf610d
 
 ALLWIFIPACKAGES:=$(foreach BOARD,$(ALLWIFIBOARDS),ipq-wifi-$(BOARD))
 
@@ -116,5 +117,6 @@ $(eval $(call generate-ipq-wifi-package,linksys_ea8300,Linksys EA8300))
 $(eval $(call generate-ipq-wifi-package,qxwlan_e2600ac,Qxwlan E2600AC))
 $(eval $(call generate-ipq-wifi-package,tp-link_ap2220,tp-link AP2220))
 $(eval $(call generate-ipq-wifi-package,tp-link_ec420-g1,tp-link EC420-G1))
+$(eval $(call generate-ipq-wifi-package,cig_wf610d,CIG WF_610D))
 
 $(foreach PACKAGE,$(ALLWIFIPACKAGES),$(eval $(call BuildPackage,$(PACKAGE))))
diff --git a/target/linux/ipq40xx/files-4.14/arch/arm/boot/dts/qcom-ipq40xx-ap-cig-wf610d.dts b/target/linux/ipq40xx/files-4.14/arch/arm/boot/dts/qcom-ipq40xx-ap-cig-wf610d.dts
new file mode 100755
index 0000000000..a3380780af
--- /dev/null
+++ b/target/linux/ipq40xx/files-4.14/arch/arm/boot/dts/qcom-ipq40xx-ap-cig-wf610d.dts
@@ -0,0 +1,382 @@
+/* Copyright (c) 2015, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ *
+ */
+#include "qcom-ipq4019.dtsi"
+#include <dt-bindings/input/input.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/soc/qcom,tcsr.h>
+
+/ {
+	model = "Cambridge Industries Group, Ltd. WF-610D";
+	compatible = "cig,wf610d", "qcom,ipq4019";
+
+	memory {
+		device_type = "memory";
+		reg = <0x80000000 0x10000000>; /* 256MB */
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+		rsvd1@87000000 {
+			/* Reserved for other subsystem */
+			reg = <0x87000000 0x500000>;
+			no-map;
+		};
+		wifi_dump@87500000 {
+			reg = <0x87500000 0x600000>;
+			no-map;
+		};
+
+		rsvd2@87B00000 {
+			/* Reserved for other subsystem */
+			reg = <0x87B00000 0x500000>;
+			no-map;
+		};
+	};
+
+	chosen {
+		bootargs-append = " clk_ignore_unused";
+	};
+
+
+	soc {
+		pinctrl@01000000 {
+			serial_0_pins: serial0_pinmux {
+				mux {
+					pins = "gpio16", "gpio17";
+					function = "blsp_uart0";
+					bias-disable;
+				};
+			};
+	
+			led_0_pins: led0_pinmux {
+				mux {
+					pins = "gpio52", "gpio42", "gpio43", "gpio45", "gpio46", "gpio47", "gpio48", "gpio40", "gpio39", "gpio49";
+					function = "gpio";
+					drive-strength = <16>;
+					bias-pull-down;
+					output-low;
+				};
+			};
+	
+			serial_1_pins: serial1_pinmux {
+				mux {
+					pins = "gpio8", "gpio9";
+					function = "blsp_uart1";
+					bias-disable;
+				};
+			};
+	
+			spi_0_pins: spi_0_pinmux {
+				mux {
+					pins = "gpio12", "gpio13", "gpio14", "gpio15";
+					function = "blsp_spi0";
+					bias-disable;
+				};
+			};
+	
+			i2c_0_pins: i2c_0_pinmux {
+				mux {
+					pins = "gpio10", "gpio11";
+					function = "blsp_i2c0";
+					bias-disable;
+				};
+			};
+			mdio_pins: mdio_pinmux {
+				mux_1 {
+					pins = "gpio6";
+					function = "mdio0";
+					bias-bus-hold;
+				};
+				mux_2 {
+					pins = "gpio7";
+					function = "mdc";
+					bias-bus-hold;
+				};
+			};
+		};
+	
+		mdio@90000 {
+			status = "okay";
+			pinctrl-0 = <&mdio_pins>;
+			pinctrl-names = "default";
+			phy-reset-gpio = <&tlmm 18 0>;
+			status = "okay";
+			bias-disable;
+		};
+	
+		serial@78af000 {
+			pinctrl-0 = <&serial_0_pins>;
+			pinctrl-names = "default";
+			status = "okay";
+		};
+	
+		serial@78b0000 {
+			pinctrl-0 = <&serial_1_pins>;
+			pinctrl-names = "default";
+			status = "okay";
+		};
+	
+		spi_0: spi@78b5000 { /* BLSP1 QUP1 */
+			pinctrl-0 = <&spi_0_pins>;
+			pinctrl-names = "default";
+			status = "okay";
+	
+			m25p80@0 {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				reg = <0>;
+				compatible = "n25q128a11";
+				linux,modalias = "m25p80", "n25q128a11";
+				spi-max-frequency = <24000000>;
+				use-default-sizes;
+			};
+		};
+	
+		tcsr: tcsr@194b000 {
+			status = "okay";
+		};
+	
+	
+		dummy_ss_phy: ssphy@1 {
+			status = "okay";
+		};
+	
+		usb3_hs_phy: hsphy@a6000 {
+			status = "okay";
+		};
+	
+		usb2_hs_phy: hsphy@a8000 {
+			status = "okay";
+		};
+	
+		usb3: usb3@8a00000 {
+			status = "okay";
+		};
+	
+		usb2: usb2@6000000 {
+			status = "okay";
+		};
+	
+		i2c_0: i2c@78b7000 { /* BLSP1 QUP2 */
+			pinctrl-0 = <&i2c_0_pins>;
+			pinctrl-1 = <&i2c_0_pins>;
+			pinctrl-names = "i2c_active", "i2c_sleep";
+			status = "okay";
+	
+			qca_codec: qca_codec@12 {
+				compatible = "qca,ipq4019-codec";
+				reg = <0x12>;
+				status = "disabled";
+			};
+	
+			lcd_ts: lcd_ts@40 {
+				compatible = "qca,gsl1680_ts";
+				reg = <0x40>;
+				status = "disabled";
+			};
+		};
+	
+		qcom_crypto: qcrypto@8e20000 {
+			status = "okay";
+		};
+	
+		qcom_cedev: qcedev@8e20000 {
+			status = "okay";
+		};
+	
+		/*pcie0: qcom,pcie@80000 {
+			status = "okay";
+			perst-gpio = <&tlmm 38 0>;
+			wake-gpio = <&tlmm 40 0>;
+			clkreq-gpio = <&tlmm 39 0>;
+		};
+	
+		qcom: ledc@1937000  {
+			status = "okay";
+			pinctrl-0 = <&led_0_pins>;
+			pinctrl-names = "default";
+		};*/
+		
+		/*gpio-leds {
+			compatible = "gpio-leds";
+			pinctrl-0 = <&led_0_pins>;
+	
+			blue {
+				gpios = <&tlmm 43 1>;
+				label = "blue";
+				default-state = "off";
+			};
+			yellow {
+				gpios = <&tlmm 47 1>;
+				label = "yellow";
+				default-state = "on";
+			};
+			red {
+				gpios = <&tlmm 49 1>;
+				label = "red";
+				default-state = "off";
+			};
+		};*/
+	
+		gpio-leds {
+			compatible = "gpio-leds";
+			pinctrl-0 = <&led_0_pins>;
+	
+			wf6203_green_power {
+					gpios = <&tlmm 52 0>;
+					label = "wf6203:green:power";
+					default-state = "off";
+			};
+			wf6203_yellow_eth0 {
+					gpios = <&tlmm 42 0>;
+					label = "wf6203:yellow:eth0";
+					default-state = "off";
+			};
+			wf6203_green_eth0 {
+					gpios = <&tlmm 43 GPIO_ACTIVE_LOW>;
+					label = "wf6203:green:eth0";
+					default-state = "off";
+			};
+			wf6203_yellow_eth1 {
+					gpios = <&tlmm 45 0>;
+					label = "wf6203:yellow:eth1";
+					default-state = "off";
+			};
+			wf6203_green_eth1 {
+					gpios = <&tlmm 46 GPIO_ACTIVE_LOW>;
+					label = "wf6203:green:eth1";
+					default-state = "off";
+			};
+			wf6203_yellow_eth2 {
+					gpios = <&tlmm 47 0>;
+					label = "wf6203:yellow:eth2";
+					default-state = "off";
+			};
+			wf6203_green_eth2 {
+					gpios = <&tlmm 48 GPIO_ACTIVE_LOW>;
+					label = "wf6203:green:eth2";
+					default-state = "off";
+			};																
+			wf6203_green_wifi2g {
+					gpios = <&tlmm 40 0>;
+					label = "wf6203:green:wifi2g";
+					default-state = "off";
+			};
+			wf6203_green_wifi5g {
+					gpios = <&tlmm 39 0>;
+					label = "wf6203:green:wifi5g";
+					default-state = "off";
+			};				
+			wf6203_green_status {
+					gpios = <&tlmm 49 0>;
+					label = "wf6203:green:status";
+					default-state = "off";
+			};								
+		};
+	
+		ess-switch@c000000 {
+			switch_mac_mode = <0x0>; /* mac mode for RGMII RMII */
+			switch_initvlas = <
+				0x0007c 0x54 /* PORT0_STATUS */
+			>;
+			//led_source@0 {
+			//	led = <0x3>;     /*led number */
+			//	source = <0x1>;  /*source id 1 */
+			//	mode = "normal"; /*on,off,blink,normal */
+			//	speed = "all";   /*10M,100M,1000M,all */
+			//	freq = "auto";   /*2Hz,4Hz,8Hz,auto*/
+			//};
+			//led_source@1 {
+			//	led = <0x4>;     /*led number */
+			//	source = <0x4>;  /*source id 4 */
+			//	mode = "normal"; /*on,off,blink,normal */
+			//	speed = "all";   /*10M,100M,1000M,all */
+			//	freq = "auto";   /*2Hz,4Hz,8Hz,auto*/
+			//};
+			//led_source@2 {
+			//	led = <0x5>;     /*led number */
+			//	source = <0x7>;  /*source id 7 */
+			//	mode = "normal"; /*on,off,blink,normal */
+			//	speed = "all";   /*10M,100M,1000M,all */
+			//	freq = "auto";   /*2Hz,4Hz,8Hz,auto*/
+			//};
+			//led_source@3 {
+			//	led = <0x6>;     /*led number */
+			//	source = <0xa>;  /*source id 10 */
+			//	mode = "normal"; /*on,off,blink,normal */
+			//	speed = "all";   /*10M,100M,1000M,all */
+			//	freq = "auto";   /*2Hz,4Hz,8Hz,auto*/
+			//};
+			//led_source@4 {
+			//	led = <0x7>;     /*led number */
+			//	source = <0xd>;  /*source id 13 */
+			//	mode = "normal"; /*on,off,blink,normal */
+			//	speed = "all";   /*10M,100M,1000M,all */
+			//	freq = "auto";   /*2Hz,4Hz,8Hz,auto*/
+			//};
+		};
+	
+		vccq_sd0: regulator@0 {
+			compatible = "qcom,regulator-ipq4019";
+			regulator-name = "SD0 VccQ";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <3000000>;
+			states = <3000000 0x3
+				1800000 0x1>;
+			reg = <0x01948000 0x4>;
+			mask = <0x3>;
+		};
+	
+		qcom,nand@7980000 {
+			status = "disabled";
+		};
+	
+		gpio_keys {
+			compatible = "gpio-keys";
+	
+			button@1 {
+				label = "reset";
+				linux,code = <KEY_RESTART>;
+				gpios = <&tlmm 50 GPIO_ACTIVE_LOW>;
+				linux,input-type = <1>;
+			};
+		};
+	
+		wifi0: wifi@a000000 {
+			//wifi_led_num = <2>;         /* Wifi 2G */
+			//wifi_led_source = <0>;      /* source id 0 */
+			qcom,mtd-name = "0:ART";
+			qcom,cal-offset = <0x1000>;
+			qcom,cal-len = <12064>;
+		};
+	
+		wifi1: wifi@a800000 {
+			//wifi_led_num = <1>;         /* Wifi 5G */
+			//wifi_led_source = <2>;      /* source id 2 */
+			qcom,mtd-name = "0:ART";
+			qcom,cal-offset = <0x5000>;
+			qcom,cal-len = <12064>;
+		};
+	};
+
+};
+
+&usb3_ss_phy {
+	status = "okay";
+};
+
diff --git a/target/linux/ipq40xx/files-4.14/arch/arm/boot/dts/qcom-ipq40xx-hsuart.dtsi b/target/linux/ipq40xx/files-4.14/arch/arm/boot/dts/qcom-ipq40xx-hsuart.dtsi
new file mode 100644
index 0000000000..c817415cda
--- /dev/null
+++ b/target/linux/ipq40xx/files-4.14/arch/arm/boot/dts/qcom-ipq40xx-hsuart.dtsi
@@ -0,0 +1,39 @@
+/* Copyright (c) 2015, The Linux Foundation. All rights reserved.
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ *
+ */
+
+&soc {
+	uart1:uart@78b0000 {
+		compatible = "qcom,msm-hsuart-v14";
+		reg = <0x78b0000 0x200>,
+			<0x7884000 0x23000>;
+		reg-names = "core_mem", "bam_mem";
+		interrupt-names = "core_irq", "bam_irq";
+		#address-cells = <0>;
+		interrupt-parent = <&uart1>;
+		interrupts = <0 1 2>;
+		#interrupt-cells = <1>;
+		interrupt-map-mask = <0xffffffff>;
+		interrupt-map = <0 &intc 0 108 0
+			1 &intc 0 238 0>;
+		qcom,bam-tx-ep-pipe-index = <2>;
+		qcom,bam-rx-ep-pipe-index = <3>;
+		qcom,master-id = <86>;
+		clocks = <&gcc GCC_BLSP1_AHB_CLK>,
+			<&gcc GCC_BLSP1_UART2_APPS_CLK>;
+		clock-names = "iface_clk", "core_clk";
+		status = "disabled";
+		};
+	};
diff --git a/target/linux/ipq40xx/files-4.14/arch/arm/boot/dts/qcom-ipq40xx.dtsi b/target/linux/ipq40xx/files-4.14/arch/arm/boot/dts/qcom-ipq40xx.dtsi
new file mode 100755
index 0000000000..6ec3c0d67c
--- /dev/null
+++ b/target/linux/ipq40xx/files-4.14/arch/arm/boot/dts/qcom-ipq40xx.dtsi
@@ -0,0 +1,782 @@
+/*
+ * Copyright (c) 2014-2016, The Linux Foundation. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 and
+ * only version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "skeleton.dtsi"
+#include <dt-bindings/reset/qcom,gcc-ipq40xx.h>
+#include <dt-bindings/clock/qcom,gcc-ipq40xx.h>
+#include <dt-bindings/soc/qcom,tcsr.h>
+/ {
+	model = "Qualcomm Technologies, Inc. IPQ40xx";
+	compatible = "qcom,ipq40xx";
+	interrupt-parent = <&intc>;
+
+	aliases {
+		spi0 = &spi_0;
+		spi1 = &spi_1;
+		i2c0 = &i2c_0;
+		i2c1 = &i2c_1;
+		ethernet0 = "/soc/edma/gmac0";
+		ethernet1 = "/soc/edma/gmac1";
+	};
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a7";
+			enable-method = "qcom,arm-cortex-acc";
+			reg = <0>;
+			clocks = <&gcc GCC_APPS_CLK_SRC>;
+			clock-frequency = <0>;
+		};
+
+		cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a7";
+			enable-method = "qcom,arm-cortex-acc";
+			reg = <1>;
+			clocks = <&gcc GCC_APPS_CLK_SRC>;
+			clock-frequency = <0>;
+		};
+
+		cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a7";
+			enable-method = "qcom,arm-cortex-acc";
+			reg = <2>;
+			clocks = <&gcc GCC_APPS_CLK_SRC>;
+			clock-frequency = <0>;
+		};
+
+		cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a7";
+			enable-method = "qcom,arm-cortex-acc";
+			reg = <3>;
+			clocks = <&gcc GCC_APPS_CLK_SRC>;
+			clock-frequency = <0>;
+		};
+	};
+
+	clocks {
+		gcc_sleep_clk_src: gcc_sleep_clk_src {
+			compatible = "fixed-clock";
+			clock-frequency = <32000>;
+			#clock-cells = <0>;
+		};
+		xo: xo {
+			compatible = "fixed-clock";
+			clock-frequency = <48000000>;
+			#clock-cells = <0>;
+		};
+	};
+
+	soc: soc { };
+};
+
+#include "qcom-ipq40xx-bus.dtsi"
+
+	&soc {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+		compatible = "simple-bus";
+
+		intc: interrupt-controller@b000000 {
+			compatible = "qcom,msm-qgic2";
+			interrupt-controller;
+			#interrupt-cells = <3>;
+			reg = <0x0b000000 0x1000>,
+			<0x0b002000 0x1000>;
+		};
+
+		counter {
+			compatible = "qcom,qca-gcnt";
+			reg = <0x004a1000 0x4>;
+		};
+
+		gcc: clock-controller@1800000 {
+			compatible = "qcom,gcc-ipq40xx";
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+			reg = <0x1800000 0x60000>;
+		};
+
+		adcc: clock-controller@7700038 {
+			compatible = "qcom,adcc-ipq40xx";
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+			reg = <0x7700038 0x1DC>;
+			status = "disabled";
+		};
+
+		timer {
+			compatible = "arm,armv7-timer";
+			interrupts = <1 2 0xf08>,
+				     <1 3 0xf08>,
+				     <1 4 0xf08>,
+				     <1 1 0xf08>;
+			clock-frequency = <48000000>;
+		};
+
+		restart@4ab000 {
+			compatible = "qcom,pshold";
+			reg = <0x4ab000 0x4>;
+		};
+
+		watchdog@b017000 {
+			compatible = "qcom,kpss-wdt-ipq40xx";
+			reg = <0xb017000 0x40>;
+			interrupt-names = "bark_irq";
+			interrupts = <0 3 0>;
+			clocks = <&gcc_sleep_clk_src>;
+			timeout-sec = <10>;
+			wdt_res = <0x4>;
+			wdt_en = <0x8>;
+			wdt_bark_time = <0x10>;
+			wdt_bite_time = <0x14>;
+			status = "ok";
+		};
+
+		apcs: a7ss_base@b088000 {
+			compatible = "qcom,arm-cortex-acc";
+			reg = <0xb088000 0x1000>;
+		};
+
+		tlmm: pinctrl@0x01000000 {
+			compatible = "qcom,ipq40xx-pinctrl";
+			reg = <0x01000000 0x300000>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			interrupt-controller;
+			#interrupt-cells = <2>;
+			interrupts = <0 208 0>;
+		};
+
+		serial@78af000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x78af000 0x200>;
+			interrupts = <0 107 0>;
+			status = "disabled";
+			clocks = <&gcc GCC_BLSP1_UART1_APPS_CLK>,
+				<&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+		};
+
+		serial@78b0000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = <0x78b0000 0x200>;
+			interrupts = <0 108 0>;
+			status = "disabled";
+			clocks = <&gcc GCC_BLSP1_UART2_APPS_CLK>,
+				<&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core", "iface";
+		};
+
+		qcom,sps {
+			compatible = "qcom,msm_sps_4k";
+			qcom,device-type = <3>;
+			qcom,pipe-attr-ee;
+		};
+
+		spi_0: spi@78b5000 { /* BLSP1 QUP1 */
+			compatible = "qcom,spi-qup-v2";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg-names = "spi_physical", "spi_bam_physical";
+			reg = <0x78b5000 0x600>,
+				<0x7884000 0x23000>;
+			interrupt-names = "spi_irq", "spi_bam_irq";
+			interrupts = <0 95 0>, <0 238 0>;
+			spi-max-frequency = <24000000>;
+			clocks = <&gcc GCC_BLSP1_QUP1_SPI_APPS_CLK>,
+				<&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core_clk", "iface_clk";
+			qcom,infinite-mode = <0>;
+			qcom,use-bam;
+			qcom,bam-consumer-pipe-index = <4>;
+			qcom,bam-producer-pipe-index = <5>;
+			qcom,master-id = <0>;
+			status = "disabled";
+		};
+
+		spi_1: spi@78b6000 { /* BLSP1 QUP2 */
+			compatible = "qcom,spi-qup-v2";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg-names = "spi_physical", "spi_bam_physical";
+			reg = <0x78b6000 0x600>,
+				<0x7884000 0x23000>;
+			interrupt-names = "spi_irq", "spi_bam_irq";
+			interrupts = <0 96 0>, <0 238 0>;
+			spi-max-frequency = <24000000>;
+			clocks = <&gcc GCC_BLSP1_QUP2_SPI_APPS_CLK>,
+				<&gcc GCC_BLSP1_AHB_CLK>;
+			clock-names = "core_clk", "iface_clk";
+			qcom,infinite-mode = <0>;
+			qcom,use-bam;
+			qcom,bam-consumer-pipe-index = <6>;
+			qcom,bam-producer-pipe-index = <7>;
+			qcom,master-id = <0>;
+			status = "disabled";
+		};
+
+		qcom,nand@7980000 {
+			compatible = "qcom,msm-nand";
+			reg = <0x07980000 0x40000>,
+				<0x07984000 0x1A000>;
+			reg-names = "nand_phys",
+					"bam_phys";
+			interrupts = <0 101 0>;
+			interrupt-names = "bam_irq";
+
+			qcom,msm-bus,name = "qpic_nand";
+			qcom,msm-bus,num-cases = <2>;
+			qcom,msm-bus,num-paths = <1>;
+
+			qcom,msm-bus,vectors-KBps =
+				<91 512 0 0>,
+				/* Voting for max b/w on PNOC bus for now */
+				<91 512 400000 800000>;
+			clock-names = "iface_clk", "core_clk";
+			clocks = <&gcc GCC_QPIC_AHB_CLK>,
+				<&gcc GCC_QPIC_CLK>;
+			status = "disabled";
+		};
+
+		tcsr: tcsr@194b000 {
+			compatible = "qcom,tcsr";
+			reg = <0x194b000 0x100>;
+			qcom,usb-hsphy-mode-select = <TCSR_USB_HSPHY_HOST_MODE>;
+			status = "disabled";
+		};
+
+		ess_tcsr: ess_tcsr@1953000 {
+			compatible = "qcom,tcsr";
+			reg = <0x1953000 0x1000>;
+			qcom,ess-interface-select = <TCSR_ESS_PSGMII>;
+		};
+
+		usb3_ss_phy: ssphy@0 {
+			compatible = "qca,uni-ssphy";
+			reg = <0x9a000 0x800>;
+			reg-names = "phy_base";
+			resets = <&gcc USB3_UNIPHY_PHY_ARES>;
+			reset-names = "por_rst";
+			qca,host = <1>;
+			qca,emulation = <0>;
+			status = "disabled";
+		};
+
+		dummy_ss_phy: ssphy@1 {
+			compatible = "qca,dummy-ssphy";
+			status = "disabled";
+		};
+
+		usb3_hs_phy: hsphy@a6000 {
+			compatible = "qca,baldur-usb3-hsphy";
+			reg = <0xa6000 0x40>;
+			reg-names = "phy_base";
+			resets = <&gcc USB3_HSPHY_POR_ARES>, <&gcc USB3_HSPHY_S_ARES>;
+			reset-names = "por_rst", "srif_rst";
+			qca,host = <1>;
+			qca,emulation = <0>;
+			status = "disabled";
+		};
+
+		usb2_hs_phy: hsphy@a8000 {
+			compatible = "qca,baldur-usb2-hsphy";
+			reg = <0xa8000 0x40>;
+			reg-names = "phy_base";
+			resets = <&gcc USB2_HSPHY_POR_ARES>, <&gcc USB2_HSPHY_S_ARES>;
+			reset-names = "por_rst", "srif_rst";
+			qca,host = <1>;
+			qca,emulation = <0>;
+			status = "disabled";
+		};
+
+		usb3: usb3@8a00000 {
+			compatible = "qca,dwc3";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+			reg = <0x8af8800 0x100>;
+			reg-names = "qscratch_base";
+			clocks = <&gcc GCC_USB3_MASTER_CLK>,
+				<&gcc GCC_USB3_SLEEP_CLK>,
+				<&gcc GCC_USB3_MOCK_UTMI_CLK>;
+			clock-names = "master",
+				"sleep",
+				"mock_utmi";
+			qca,host = <1>;
+			status = "disabled";
+
+			dwc3@8a00000 {
+				compatible = "snps,dwc3";
+				reg = <0x8a00000 0xf8000>;
+				interrupts = <0 132 0>;
+				usb-phy = <&usb3_hs_phy>, <&usb3_ss_phy>;
+				phy-names = "usb2-phy", "usb3-phy";
+				tx-fifo-resize;
+				dr_mode = "host";
+				usb2-susphy-quirk;
+				usb2-host-discon-quirk;
+				usb2-host-discon-phy-misc-reg = <0x24>;
+				usb2-host-discon-mask = <0x100>;
+			};
+		};
+
+		usb2: usb2@6000000 {
+			compatible = "qca,dwc3";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+			reg = <0x60f8800 0x100>;
+			reg-names = "qscratch_base";
+			clocks = <&gcc GCC_USB2_MASTER_CLK>,
+				<&gcc GCC_USB2_SLEEP_CLK>,
+				<&gcc GCC_USB2_MOCK_UTMI_CLK>;
+			clock-names = "master",
+				"sleep",
+				"mock_utmi";
+			qca,host = <1>;
+			status = "disabled";
+
+			dwc3@6000000 {
+				compatible = "snps,dwc3";
+				reg = <0x6000000 0xf8000>;
+				interrupts = <0 136 0>;
+				usb-phy = <&usb2_hs_phy>, <&dummy_ss_phy>;
+				phy-names = "usb2-phy", "usb3-phy";
+				tx-fifo-resize;
+				dr_mode = "host";
+				usb2-susphy-quirk;
+				usb2-host-discon-quirk;
+				usb2-host-discon-phy-misc-reg = <0x24>;
+				usb2-host-discon-mask = <0x100>;
+			};
+		};
+
+		rng@0x00022000 {
+			compatible = "qcom,prng";
+			reg = <0x00022000 0x140>;
+			clocks = <&gcc GCC_PRNG_AHB_CLK>;
+			clock-names = "core";
+		};
+
+		i2c_0: i2c@78b7000 { /* BLSP1 QUP2 */
+			compatible = "qcom,i2c-msm-v2";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg-names = "qup_phys_addr", "bam_phys_addr";
+			reg = <0x78b7000 0x600>,
+				<0x7884000 0x23000>;
+			interrupt-names = "qup_irq", "bam_irq";
+			interrupts = <0 97 0>, <0 238 0>;
+			clocks = <&gcc GCC_BLSP1_AHB_CLK>,
+				<&gcc GCC_BLSP1_QUP1_I2C_APPS_CLK>;
+			clock-names = "iface_clk", "core_clk";
+			qcom,clk-freq-out = <100000>;
+			qcom,clk-freq-in  = <19050000>;
+			qcom,noise-rjct-scl = <0>;
+			qcom,noise-rjct-sda = <0>;
+			qcom,bam-pipe-idx-cons = <8>;
+			qcom,bam-pipe-idx-prod = <9>;
+			qcom,master-id = <0>;
+			status = "disabled";
+		};
+
+		i2c_1: i2c@78b8000 { /* BLSP1 QUP4 */
+			compatible = "qcom,i2c-msm-v2";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg-names = "qup_phys_addr", "bam_phys_addr";
+			reg = <0x78b8000 0x600>,
+				<0x7884000 0x23000>;
+			interrupt-names = "qup_irq", "bam_irq";
+			interrupts = <0 98 0>, <0 238 0>;
+			clocks = <&gcc GCC_BLSP1_AHB_CLK>,
+				<&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>;
+			clock-names = "iface_clk", "core_clk";
+			qcom,clk-freq-out = <100000>;
+			qcom,clk-freq-in  = <19050000>;
+			qcom,noise-rjct-scl = <0>;
+			qcom,noise-rjct-sda = <0>;
+			qcom,bam-pipe-idx-cons = <10>;
+			qcom,bam-pipe-idx-prod = <11>;
+			qcom,master-id = <0>;
+			status = "disabled";
+		};
+
+		qcom_crypto: qcrypto@8e20000 {
+			compatible = "qcom,qcrypto";
+			reg = <0x8e20000 0x20000>,
+				<0x8e04000 0x20000>;
+			reg-names = "crypto-base","crypto-bam-base";
+			interrupts = <0 207 0>;
+			qcom,bam-pipe-pair = <1>;
+			qcom,ce-hw-instance = <0>;
+			qcom,ce-hw-shared = <1>;
+			qcom,ce-device = <0>;
+			qcom,ce-opp-freq= <125000000>;
+			clocks = <&gcc GCC_CRYPTO_CLK>,
+				<&gcc GCC_CRYPTO_AXI_CLK>,
+				<&gcc GCC_CRYPTO_AHB_CLK>;
+
+			clock-names = "core_clk", "bus_clk", "iface_clk";
+			status = "disabled";
+		};
+
+		qcom_cedev: qcedev@8e20000 {
+			compatible = "qcom,qcedev";
+			reg = <0x8e20000  0x20000>,
+				<0x8e04000  0x20000>;
+			reg-names = "crypto-base","crypto-bam-base";
+			interrupts = <0 207 0>;
+			qcom,bam-pipe-pair = <1>;
+			qcom,ce-hw-instance = <0>;
+			qcom,ce-hw-shared = <1>;
+			qcom,ce-device = <0>;
+			qcom,ce-opp-freq= <125000000>;
+			clocks = <&gcc GCC_CRYPTO_CLK>,
+				<&gcc GCC_CRYPTO_AXI_CLK>,
+				<&gcc GCC_CRYPTO_AHB_CLK>;
+
+			clock-names = "core_clk", "bus_clk", "iface_clk";
+			status = "disabled";
+		};
+
+		wifi_glb_tcsr: tcsr@1949000 {
+			compatible = "qcom,tcsr";
+			reg = <0x1949000 0x100>;
+			qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
+		};
+
+		wifi_noc_memtype_m0_m2_tcsr: tcsr@1957000 {
+			compatible = "qcom,tcsr";
+			reg = <0x1957000 0x100>;
+			qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
+		};
+
+		wifi0: wifi@a000000 {
+			compatible = "qca,wifi-ipq40xx";
+			reg = <0xa000000 0x200000>;
+			core-id = <0x0>;
+			resets = <&gcc WIFI0_CPU_INIT_RESET>,
+				<&gcc WIFI0_RADIO_SRIF_RESET>,
+				<&gcc WIFI0_RADIO_WARM_RESET>,
+				<&gcc WIFI0_RADIO_COLD_RESET>,
+				<&gcc WIFI0_CORE_WARM_RESET>,
+				<&gcc WIFI0_CORE_COLD_RESET>;
+			reset-names = "wifi_cpu_init",
+				"wifi_radio_srif",
+				"wifi_radio_warm",
+				"wifi_radio_cold",
+				"wifi_core_warm",
+				"wifi_core_cold";
+			clocks = <&gcc GCC_WCSS2G_CLK>,
+				<&gcc GCC_WCSS2G_REF_CLK>,
+				<&gcc GCC_WCSS2G_RTC_CLK>;
+			clock-names = "wifi_wcss_cmd", "wifi_wcss_ref", "wifi_wcss_rtc";
+			interrupts = <0 0x20 0x1>,
+				<0 0x21 0x1>,
+				<0 0x22 0x1>,
+				<0 0x23 0x1>,
+				<0 0x24 0x1>,
+				<0 0x25 0x1>,
+				<0 0x26 0x1>,
+				<0 0x27 0x1>,
+				<0 0x28 0x1>,
+				<0 0x29 0x1>,
+				<0 0x2a 0x1>,
+				<0 0x2b 0x1>,
+				<0 0x2c 0x1>,
+				<0 0x2d 0x1>,
+				<0 0x2e 0x1>,
+				<0 0x2f 0x1>,
+				<0 0xa8 0x0>;
+			interrupt-names = "msi0", "msi1", "msi2", "msi3", "msi4", "msi5", "msi6",
+				"msi7", "msi8", "msi9", "msi10", "msi11", "msi12", "msi13", "msi14",
+				"msi15", "legacy";
+			status = "ok";
+			qca,msi_addr = <0x0b006040>;
+			qca,msi_base = <0x40>;
+		};
+
+		wifi1: wifi@a800000 {
+			compatible = "qca,wifi-ipq40xx";
+			reg = <0xa800000 0x200000>;
+			core-id = <0x1>;
+			resets = <&gcc WIFI1_CPU_INIT_RESET>,
+				<&gcc WIFI1_RADIO_SRIF_RESET>,
+				<&gcc WIFI1_RADIO_WARM_RESET>,
+				<&gcc WIFI1_RADIO_COLD_RESET>,
+				<&gcc WIFI1_CORE_WARM_RESET>,
+				<&gcc WIFI1_CORE_COLD_RESET>;
+			reset-names = "wifi_cpu_init",
+				"wifi_radio_srif",
+				"wifi_radio_warm",
+				"wifi_radio_cold",
+				"wifi_core_warm",
+				"wifi_core_cold";
+			clocks = <&gcc GCC_WCSS5G_CLK>,
+				<&gcc GCC_WCSS5G_REF_CLK>,
+				<&gcc GCC_WCSS5G_RTC_CLK>;
+			clock-names = "wifi_wcss_cmd", "wifi_wcss_ref", "wifi_wcss_rtc";
+			interrupts = <0 0x30 0x1>,
+				<0 0x31 0x1>,
+				<0 0x32 0x1>,
+				<0 0x33 0x1>,
+				<0 0x34 0x1>,
+				<0 0x35 0x1>,
+				<0 0x36 0x1>,
+				<0 0x37 0x1>,
+				<0 0x38 0x1>,
+				<0 0x39 0x1>,
+				<0 0x3a 0x1>,
+				<0 0x3b 0x1>,
+				<0 0x3c 0x1>,
+				<0 0x3d 0x1>,
+				<0 0x3e 0x1>,
+				<0 0x3f 0x1>,
+				<0 0xa9 0x0>;
+			interrupt-names = "msi0", "msi1", "msi2", "msi3", "msi4", "msi5", "msi6",
+				"msi7", "msi8", "msi9", "msi10", "msi11", "msi12", "msi13", "msi14",
+				"msi15", "legacy";
+			status = "ok";
+			qca,msi_addr = <0x0b006040>;
+			qca,msi_base = <0x50>;
+		};
+
+		edma@c080000 {
+			compatible = "qcom,ess-edma";
+			reg = <0xc080000 0x8000>;
+			qcom,page-mode = <0>;
+			qcom,rx_head_buf_size = <1540>;
+			qcom,num_gmac = <2>;
+			qcom,mdio_supported;
+
+			interrupts = <0 65 1>,
+					<0 66 1>,
+					<0 67 1>,
+					<0 68 1>,
+					<0 69 1>,
+					<0 70 1>,
+					<0 71 1>,
+					<0 72 1>,
+					<0 73 1>,
+					<0 74 1>,
+					<0 75 1>,
+					<0 76 1>,
+					<0 77 1>,
+					<0 78 1>,
+					<0 79 1>,
+					<0 80 1>,
+					<0 240 1>,
+					<0 241 1>,
+					<0 242 1>,
+					<0 243 1>,
+					<0 244 1>,
+					<0 245 1>,
+					<0 246 1>,
+					<0 247 1>,
+					<0 248 1>,
+					<0 249 1>,
+					<0 250 1>,
+					<0 251 1>,
+					<0 252 1>,
+					<0 253 1>,
+					<0 254 1>,
+					<0 255 1>;
+			gmac0 {
+				local-mac-address = [000000000000];
+				vlan_tag = <1 0x3e>;
+			};
+		};
+
+		pcie0: qcom,pcie@80000 {
+			compatible = "qcom,msm_pcie";
+			cell-index = <0>;
+			qcom,ctrl-amt = <1>;
+
+			reg = <0x80000 0x2000>,
+			      <0x99000 0x800>,
+			      <0x40000000 0xf1d>,
+			      <0x40000f20 0xa8>,
+			      <0x40100000 0x1000>,
+			      <0x40200000 0x100000>,
+			      <0x40300000 0xd00000>;
+			reg-names = "parf", "phy", "dm_core", "elbi",
+				"conf", "io", "bars";
+
+			#address-cells = <0>;
+			interrupt-parent = <&pcie0>;
+			interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12>;
+			#interrupt-cells = <1>;
+			interrupt-map-mask = <0xffffffff>;
+			interrupt-map = <0 &intc 0 141 0
+				1 &intc 0 142 0
+				2 &intc 0 143 0
+				3 &intc 0 144 0
+				4 &intc 0 145 0
+				5 &intc 0 146 0
+				6 &intc 0 147 0
+				7 &intc 0 148 0
+				8 &intc 0 149 0
+				9 &intc 0 150 0
+				10 &intc 0 151 0
+				11 &intc 0 152 0 >;
+
+			interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d",
+				"int_pls_pme", "int_pme_legacy", "int_pls_err",
+				"int_aer_legacy", "int_pls_link_up",
+				"int_pls_link_down", "int_bridge_flush_n","int_wake";
+
+			qcom,ep-latency = <10>;
+
+			clocks = <&gcc GCC_PCIE_AHB_CLK>,
+				<&gcc GCC_PCIE_AXI_M_CLK>,
+				<&gcc GCC_PCIE_AXI_S_CLK>;
+
+			clock-names =	"pcie_0_cfg_ahb_clk",
+					"pcie_0_mstr_axi_clk",
+					"pcie_0_slv_axi_clk";
+
+			max-clock-frequency-hz = <0>, <0>, <0>;
+
+			resets = <&gcc PCIE_AXI_M_ARES>,
+				<&gcc PCIE_AXI_S_ARES>,
+				<&gcc PCIE_PIPE_ARES>,
+				<&gcc PCIE_AXI_M_VMIDMT_ARES>,
+				<&gcc PCIE_AXI_S_XPU_ARES>,
+				<&gcc PCIE_PARF_XPU_ARES>,
+				<&gcc PCIE_PHY_ARES>,
+				<&gcc PCIE_AXI_M_STICKY_ARES>,
+				<&gcc PCIE_PIPE_STICKY_ARES>,
+				<&gcc PCIE_PWR_ARES>,
+				<&gcc PCIE_AHB_ARES>,
+				<&gcc PCIE_PHY_AHB_ARES>;
+
+			reset-names = "pcie_rst_axi_m_ares",
+				"pcie_rst_axi_s_ares",
+				"pcie_rst_pipe_ares",
+				"pcie_rst_axi_m_vmidmt_ares",
+				"pcie_rst_axi_s_xpu_ares",
+				"pcie_rst_parf_xpu_ares",
+				"pcie_rst_phy_ares",
+				"pcie_rst_axi_m_sticky_ares",
+				"pcie_rst_pipe_sticky_ares",
+				"pcie_rst_pwr_ares",
+				"pcie_rst_ahb_res",
+				"pcie_rst_phy_ahb_ares";
+			status = "disabled";
+		};
+
+		pwm {
+			compatible = "qca,ipq4019-pwm";
+			clocks = <&gcc GCC_AUDIO_PWM_CLK>;
+			clock-names = "core";
+			pwm-base-index = <0>;
+			used-pwm-indices = <1>, <1>, <1>, <1>;
+			status = "disabled";
+		};
+
+		qcom: ledc@1937000  {
+			compatible = "qca,ledc";
+			reg = <0x1937000 0x20070>;
+			reg-names = "ledc_base_addr";
+			qcom,tcsr_ledc_values = <0x320193 0x14720800 0x20d 0x0 \
+				0x0 0xFFFFFFFF 0x0 0x7 0x7D0010 0x0 0x10482090 0x3FFFDFC>;
+			qcom,ledc_blink_indices_cnt = <0>;
+			qcom,ledc_blink_indices = <0>;
+			status = "disabled";
+		};
+
+		pmu {
+			compatible = "arm,cortex-a7-pmu";
+			interrupts = <1 7 0xf04>;
+		};
+
+		sdhci@7824000 {
+			compatible = "qcom,sdhci-msm-v4";
+			reg = <0x7824900 0x11c>, <0x7824000 0x800>;
+			interrupts = <0 123 0>, <0 138 0>;
+			bus-width = <8>;
+			clocks = <&gcc GCC_SDCC1_APPS_CLK>, <&gcc GCC_SDCC1_AHB_CLK>;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		ess-switch@c000000 {
+			compatible = "qcom,ess-switch";
+			reg = <0xc000000 0x80000>; /* 512KB */
+			switch_access_mode = "local bus";
+			resets = <&gcc ESS_RESET>, <&gcc ESS_MAC1_CLK_DIS>, \
+				<&gcc ESS_MAC2_CLK_DIS>, <&gcc ESS_MAC3_CLK_DIS>, \
+				<&gcc ESS_MAC4_CLK_DIS>, <&gcc ESS_MAC5_CLK_DIS>;
+			reset-names = "ess_rst","ess_mac1_clk_dis", \
+				"ess_mac2_clk_dis","ess_mac3_clk_dis", \
+				"ess_mac4_clk_dis", "ess_mac5_clk_dis";
+			clocks = <&gcc GCC_ESS_CLK>;
+			clock-names = "ess_clk";
+			switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
+			switch_lan_bmp = <0x3e>; /* lan port bitmap */
+			switch_wan_bmp = <0>; /* wan port bitmap */
+		};
+		ess-psgmii@98000 {
+			compatible = "qcom,ess-psgmii";
+			reg = <0x98000 0x800>; /* 2k */
+			psgmii_access_mode = "local bus";
+			resets = <&gcc ESS_PSGMII_ARES>;
+			reset-names = "psgmii_rst";
+		};
+
+		mdio@90000 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "qcom,ipq40xx-mdio";
+			reg = <0x90000 0x64>;
+			phy0: ethernet-phy@0 {
+				reg = <0>;
+			};
+			phy1: ethernet-phy@1 {
+				reg = <1>;
+			};
+			phy2: ethernet-phy@2 {
+				reg = <2>;
+			};
+			phy3: ethernet-phy@3 {
+				reg = <3>;
+			};
+			phy4: ethernet-phy@4 {
+				reg = <4>;
+			};
+		};
+
+		qca,scm_restart_reason {
+			compatible = "qca,scm_restart_reason";
+		};
+
+		cpu_freq_ipq40xx {
+			compatible = "qca,ipq40xx_freq";
+			clock-latency = <100000>;
+			qcom,cpufreq-table =
+			< 48000 >,
+			< 200000 >,
+			< 500000 >,
+			< 716000 >;
+		};
+	};
diff --git a/target/linux/ipq40xx/image/Makefile b/target/linux/ipq40xx/image/Makefile
index 70f4876e6c..0e21ee4e6f 100644
--- a/target/linux/ipq40xx/image/Makefile
+++ b/target/linux/ipq40xx/image/Makefile
@@ -471,4 +471,20 @@ define Device/zyxel_wre6606
 endef
 TARGET_DEVICES += zyxel_wre6606
 
+define Device/cig_wf610d
+	$(call Device/FitImage)
+	$(call Device/UbiFit)
+	DEVICE_TITLE := CIG WF_610D
+	DEVICE_DTS := qcom-ipq40xx-ap-cig-wf610d
+	KERNEL_INSTALL := 1
+	KERNEL_SIZE := 4048k
+	BLOCKSIZE := 128k
+	PAGESIZE := 2048
+	IMAGE_SIZE := 87040k
+	IMAGES := sysupgrade.bin
+	IMAGE/sysupgrade.bin := append-kernel |append-rootfs | pad-rootfs | append-metadata
+	DEVICE_PACKAGES := ipq-wifi-cig_wf610d
+endef
+TARGET_DEVICES += cig_wf610d
+
 $(eval $(call BuildImage))
diff --git a/target/linux/ipq40xx/patches-4.14/901-arm-boot-add-dts-files.patch b/target/linux/ipq40xx/patches-4.14/901-arm-boot-add-dts-files.patch
index 0489768c53..eea3cc208b 100644
--- a/target/linux/ipq40xx/patches-4.14/901-arm-boot-add-dts-files.patch
+++ b/target/linux/ipq40xx/patches-4.14/901-arm-boot-add-dts-files.patch
@@ -12,7 +12,7 @@ Index: linux-4.14.187/arch/arm/boot/dts/Makefile
 ===================================================================
 --- linux-4.14.187.orig/arch/arm/boot/dts/Makefile
 +++ linux-4.14.187/arch/arm/boot/dts/Makefile
-@@ -697,7 +697,33 @@ dtb-$(CONFIG_ARCH_QCOM) += \
+@@ -697,7 +697,34 @@ dtb-$(CONFIG_ARCH_QCOM) += \
  	qcom-apq8074-dragonboard.dtb \
  	qcom-apq8084-ifc6540.dtb \
  	qcom-apq8084-mtp.dtb \
@@ -43,6 +43,7 @@ Index: linux-4.14.187/arch/arm/boot/dts/Makefile
 +	qcom-ipq4028-wpj428.dtb \
 +	qcom-ipq4029-gl-b1300.dtb \
 +	qcom-ipq4029-mr33.dtb \
++	qcom-ipq40xx-ap-cig-wf610d.dtb \
  	qcom-ipq8064-ap148.dtb \
  	qcom-msm8660-surf.dtb \
  	qcom-msm8960-cdp.dtb \
-- 
2.25.1

