#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Feb 14 09:00:01 2020
# Process ID: 3140
# Log file: C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/vivado.log
# Journal file: C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
remove_files {C:/Users/maucher/Desktop/EN217_Processor/src/UC/UC.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UT/UT.vhd C:/Users/maucher/Desktop/EN217_Processor/src/CPU_top_level.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UM/UM.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files {C:/Users/maucher/Desktop/EN217_Processor/src/acces_carte.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UT/ALU.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UT/CARRY.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UC/FSM.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UC/MUX_6.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Users/maucher/Desktop/EN217_Processor/src/processor_8b.vhd
add_files -norecurse {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_PC.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'PC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PC_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
ERROR: [VRFC 10-91] init is not declared [C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd:30]
ERROR: [VRFC 10-91] cpt_out is not declared [C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd:19]
INFO: [VRFC 10-240] VHDL file C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'PC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PC_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
ERROR: [VRFC 10-91] init is not declared [C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd:30]
ERROR: [VRFC 10-91] cpt_out is not declared [C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd:19]
INFO: [VRFC 10-240] VHDL file C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'PC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PC_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
ERROR: [VRFC 10-91] cpt_out is not declared [C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd:43]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd:20]
INFO: [VRFC 10-240] VHDL file C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'PC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PC_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PC_tb_behav xil_defaultlib.PC_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture bench of entity xil_defaultlib.pc_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot PC_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 827.523 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PC_tb_behav -key {Behavioral:sim_1:Functional:PC_tb} -tclbatch {PC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source PC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 827.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'PC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PC_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PC_tb_behav xil_defaultlib.PC_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture bench of entity xil_defaultlib.pc_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot PC_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PC_tb_behav -key {Behavioral:sim_1:Functional:PC_tb} -tclbatch {PC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source PC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 827.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'PC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PC_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PC_tb_behav xil_defaultlib.PC_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture bench of entity xil_defaultlib.pc_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot PC_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PC_tb_behav -key {Behavioral:sim_1:Functional:PC_tb} -tclbatch {PC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source PC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 829.637 ; gain = 0.000
save_wave_config {C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
set_property xsim.view C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg [get_filesets sim_1]
remove_files C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_PC.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UT/ALU.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
import_files
remove_files -fileset sim_1 C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.srcs/sim_1/imports/res/PC_tb_behav.wcfg
remove_files C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.srcs/sources_1/imports/EN217_Processor/test_bench/tb_alu.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.srcs/sources_1/imports/EN217_Processor/src/UT/ALU.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UT/ALU.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/UT/ALU.vhd" into library xil_defaultlib [C:/Users/maucher/Desktop/EN217_Processor/src/UT/ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd" into library xil_defaultlib [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd:1]
[Fri Feb 14 09:25:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.runs/synth_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/PC_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj alu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/UT/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_tb
ERROR: [VRFC 10-91] clock_period is not declared [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd:39]
ERROR: [VRFC 10-91] clock_period is not declared [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd:43]
ERROR: [VRFC 10-91] clock_period is not declared [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd:47]
ERROR: [VRFC 10-91] clock_period is not declared [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd:51]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd:8]
INFO: [VRFC 10-240] VHDL file C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/PC_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj alu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/UT/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture bench of entity xil_defaultlib.alu_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 855.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/PC_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj alu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/UT/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture bench of entity xil_defaultlib.alu_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 861.352 ; gain = 0.000
save_wave_config {C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
set_property xsim.view {C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg} [get_filesets sim_1]
remove_files {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UT/ALU.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files -fileset sim_1 C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
add_files -norecurse {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files C:/Users/maucher/Desktop/EN217_Processor/src/UC/PC.vhd
add_files -norecurse C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/alu_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/PC_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'REG_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj REG_8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_8_tb_behav xil_defaultlib.REG_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd:20]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit reg_8_tb in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/alu_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/PC_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'REG_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj REG_8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_8_tb_behav xil_defaultlib.REG_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd:28]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit reg_8_tb in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/alu_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/PC_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'REG_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj REG_8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_8_tb_behav xil_defaultlib.REG_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd:32]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit reg_8_tb in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/alu_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/PC_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'REG_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj REG_8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_8_tb_behav xil_defaultlib.REG_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.REG_8 [reg_8_default]
Compiling architecture bench of entity xil_defaultlib.reg_8_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot REG_8_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "REG_8_tb_behav -key {Behavioral:sim_1:Functional:REG_8_tb} -tclbatch {REG_8_tb.tcl} -view {C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
WARNING: Simulation object /alu_tb/Sig_ctrl was not found in the design.
WARNING: Simulation object /alu_tb/carry was not found in the design.
WARNING: Simulation object /alu_tb/Reg_data was not found in the design.
WARNING: Simulation object /alu_tb/Reg_accu was not found in the design.
WARNING: Simulation object /alu_tb/Alu_out was not found in the design.
source REG_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'REG_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 866.500 ; gain = 0.000
add_bp {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd} 44
remove_bps -file {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd} -line 44
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/alu_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/PC_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'REG_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj REG_8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_8_tb_behav xil_defaultlib.REG_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.REG_8 [reg_8_default]
Compiling architecture bench of entity xil_defaultlib.reg_8_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot REG_8_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "REG_8_tb_behav -key {Behavioral:sim_1:Functional:REG_8_tb} -tclbatch {REG_8_tb.tcl} -view {C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
WARNING: Simulation object /alu_tb/Sig_ctrl was not found in the design.
WARNING: Simulation object /alu_tb/carry was not found in the design.
WARNING: Simulation object /alu_tb/Reg_data was not found in the design.
WARNING: Simulation object /alu_tb/Reg_accu was not found in the design.
WARNING: Simulation object /alu_tb/Alu_out was not found in the design.
source REG_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'REG_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 866.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/alu_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/PC_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'REG_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj REG_8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_8_tb_behav xil_defaultlib.REG_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.REG_8 [reg_8_default]
Compiling architecture bench of entity xil_defaultlib.reg_8_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot REG_8_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "REG_8_tb_behav -key {Behavioral:sim_1:Functional:REG_8_tb} -tclbatch {REG_8_tb.tcl} -view {C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
WARNING: Simulation object /alu_tb/Sig_ctrl was not found in the design.
WARNING: Simulation object /alu_tb/carry was not found in the design.
WARNING: Simulation object /alu_tb/Reg_data was not found in the design.
WARNING: Simulation object /alu_tb/Reg_accu was not found in the design.
WARNING: Simulation object /alu_tb/Alu_out was not found in the design.
source REG_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'REG_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000
run 10000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/alu_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/PC_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'REG_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj REG_8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_8_tb_behav xil_defaultlib.REG_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.REG_8 [reg_8_default]
Compiling architecture bench of entity xil_defaultlib.reg_8_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot REG_8_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "REG_8_tb_behav -key {Behavioral:sim_1:Functional:REG_8_tb} -tclbatch {REG_8_tb.tcl} -view {C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
WARNING: Simulation object /alu_tb/Sig_ctrl was not found in the design.
WARNING: Simulation object /alu_tb/carry was not found in the design.
WARNING: Simulation object /alu_tb/Reg_data was not found in the design.
WARNING: Simulation object /alu_tb/Reg_accu was not found in the design.
WARNING: Simulation object /alu_tb/Alu_out was not found in the design.
source REG_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'REG_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 880.520 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/alu_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/PC_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'REG_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj REG_8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_8_tb_behav xil_defaultlib.REG_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.REG_8 [reg_8_default]
Compiling architecture bench of entity xil_defaultlib.reg_8_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot REG_8_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "REG_8_tb_behav -key {Behavioral:sim_1:Functional:REG_8_tb} -tclbatch {REG_8_tb.tcl} -view {C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
WARNING: Simulation object /alu_tb/Sig_ctrl was not found in the design.
WARNING: Simulation object /alu_tb/carry was not found in the design.
WARNING: Simulation object /alu_tb/Reg_data was not found in the design.
WARNING: Simulation object /alu_tb/Reg_accu was not found in the design.
WARNING: Simulation object /alu_tb/Alu_out was not found in the design.
source REG_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'REG_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 880.520 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'REG_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj REG_8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_8_tb_behav xil_defaultlib.REG_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.REG_8 [reg_8_default]
Compiling architecture bench of entity xil_defaultlib.reg_8_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot REG_8_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "REG_8_tb_behav -key {Behavioral:sim_1:Functional:REG_8_tb} -tclbatch {REG_8_tb.tcl} -view {C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
WARNING: Simulation object /alu_tb/Sig_ctrl was not found in the design.
WARNING: Simulation object /alu_tb/carry was not found in the design.
WARNING: Simulation object /alu_tb/Reg_data was not found in the design.
WARNING: Simulation object /alu_tb/Reg_accu was not found in the design.
WARNING: Simulation object /alu_tb/Alu_out was not found in the design.
source REG_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'REG_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 880.520 ; gain = 0.000
clear
invalid command name "clear"
clc
invalid command name "clc"
clean
invalid command name "clean"
clear
invalid command name "clear"
create_wave_config
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'REG_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
"xvhdl -m64 --relax -prj REG_8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_8_tb_behav xil_defaultlib.REG_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.REG_8 [reg_8_default]
Compiling architecture bench of entity xil_defaultlib.reg_8_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot REG_8_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/maucher/Desktop/EN217_Processor/test_bench/res/PC_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "REG_8_tb_behav -key {Behavioral:sim_1:Functional:REG_8_tb} -tclbatch {REG_8_tb.tcl} -view {C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/maucher/Desktop/EN217_Processor/test_bench/RES/alu_tb_behav.wcfg
WARNING: Simulation object /alu_tb/Sig_ctrl was not found in the design.
WARNING: Simulation object /alu_tb/carry was not found in the design.
WARNING: Simulation object /alu_tb/Reg_data was not found in the design.
WARNING: Simulation object /alu_tb/Reg_accu was not found in the design.
WARNING: Simulation object /alu_tb/Alu_out was not found in the design.
source REG_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'REG_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 891.621 ; gain = 0.000
set_property SOURCE_SET {} [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top REG_8_tb [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'REG_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f3dac7bf593048a6b71f7d48488ad2b3 --debug typical --relax --mt 2 -L secureip --snapshot REG_8_tb_behav xil_defaultlib.REG_8_tb -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.REG_8_tb in library work located at xsim.dir/work.
INFO: [USF-XSim-99] Step results log file:'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/maucher/Desktop/EN217_Processor/vivado/Proco_8b/Proco_8b.sim/sim_1/behav/elaborate.log' file for more information.
close_project
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
create_project project_1 C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1 -part xc7a100tcsg324-1
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
set_property board_part digilentinc.com:nexys4:part0:1.1 [current_project]
add_files -norecurse {C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'REG_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj REG_8_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_8_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 652b1fe8ef2f44079555a146896abe3b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_8_tb_behav xil_defaultlib.REG_8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.REG_8 [reg_8_default]
Compiling architecture bench of entity xil_defaultlib.reg_8_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot REG_8_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "REG_8_tb_behav -key {Behavioral:sim_1:Functional:REG_8_tb} -tclbatch {REG_8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source REG_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'REG_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
remove_files C:/Users/maucher/Desktop/EN217_Processor/src/common/REG_8.vhd
remove_files C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_REG_8.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_FSM.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UC/FSM.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav/REG_8_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/UC/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_tb
ERROR: [VRFC 10-91] current_state is not declared [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_FSM.vhd:90]
ERROR: [VRFC 10-91] current_state is not declared [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_FSM.vhd:95]
ERROR: [VRFC 10-91] current_state is not declared [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_FSM.vhd:100]
ERROR: [VRFC 10-91] current_state is not declared [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_FSM.vhd:105]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_FSM.vhd:13]
INFO: [VRFC 10-240] VHDL file C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_FSM.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav/REG_8_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/UC/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 652b1fe8ef2f44079555a146896abe3b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FSM_tb_behav xil_defaultlib.FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture moore of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture bench of entity xil_defaultlib.fsm_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FSM_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_tb_behav -key {Behavioral:sim_1:Functional:FSM_tb} -tclbatch {FSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 903.727 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav/REG_8_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj FSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/src/UC/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 652b1fe8ef2f44079555a146896abe3b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FSM_tb_behav xil_defaultlib.FSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture moore of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture bench of entity xil_defaultlib.fsm_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FSM_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_tb_behav -key {Behavioral:sim_1:Functional:FSM_tb} -tclbatch {FSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source FSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 903.727 ; gain = 0.000
add_wave {{/FSM_tb/uut/current_state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
rub 600ms
invalid command name "rub"
run 600ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 10:47:15 2020...
