INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_Gyro
INFO: [VRFC 10-311] analyzing module Gyro_Read_Data
INFO: [VRFC 10-311] analyzing module Gyro_Init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_IIC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_IIC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_UART
INFO: [VRFC 10-311] analyzing module UART_Rx
INFO: [VRFC 10-311] analyzing module UART_Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Trigger_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Trigger_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/UART_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Ctrl
INFO: [VRFC 10-311] analyzing module UART_Package
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/clk_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Gyro_Demo_Verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gyro_Demo_Verilog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/Xilinx实习/课程设计/Gyro_Demo_Verilog/Gyro_Demo_Verilog.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
