--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1452 paths analyzed, 344 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.629ns.
--------------------------------------------------------------------------------
Slack:                  14.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.987ns (Levels of Logic = 2)
  Clock Path Skew:      -0.607ns (0.327 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y4.C1        net (fanout=5)        1.753   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X7Y4.CMUX      Tilo                  0.337   avr/spi_slave/M_bit_ct_q[1]
                                                       avr/spi_slave/M_bit_ct_q_0_glue_ce
    SLICE_X7Y4.A2        net (fanout=1)        0.746   avr/spi_slave/M_bit_ct_q_0_glue_ce
    SLICE_X7Y4.CLK       Tas                   0.373   avr/spi_slave/M_bit_ct_q[1]
                                                       avr/spi_slave/M_bit_ct_q_0_rstpot
                                                       avr/spi_slave/M_bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.987ns (2.488ns logic, 2.499ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  14.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          autoTester/M_state_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.253ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.723 - 0.807)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to autoTester/M_state_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y45.SR       net (fanout=21)       4.297   M_reset_cond_out
    SLICE_X5Y45.CLK      Tsrck                 0.438   M_state_q_3
                                                       autoTester/M_state_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.253ns (0.956ns logic, 4.297ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  14.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          autoTester/M_state_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.238ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.723 - 0.807)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to autoTester/M_state_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y45.SR       net (fanout=21)       4.297   M_reset_cond_out
    SLICE_X5Y45.CLK      Tsrck                 0.423   M_state_q_3
                                                       autoTester/M_state_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.238ns (0.941ns logic, 4.297ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  14.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          autoTester/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.228ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.723 - 0.807)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to autoTester/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y45.SR       net (fanout=21)       4.297   M_reset_cond_out
    SLICE_X5Y45.CLK      Tsrck                 0.413   M_state_q_3
                                                       autoTester/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.228ns (0.931ns logic, 4.297ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  14.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          autoTester/M_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.225ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.723 - 0.807)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to autoTester/M_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y45.SR       net (fanout=21)       4.297   M_reset_cond_out
    SLICE_X5Y45.CLK      Tsrck                 0.410   M_state_q_3
                                                       autoTester/M_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.225ns (0.928ns logic, 4.297ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  14.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.515ns (Levels of Logic = 2)
  Clock Path Skew:      -0.607ns (0.327 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y4.C1        net (fanout=5)        1.753   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X7Y4.C         Tilo                  0.259   avr/spi_slave/M_bit_ct_q[1]
                                                       avr/spi_slave/M_bit_ct_q_1_glue_ce
    SLICE_X7Y4.B4        net (fanout=1)        0.352   avr/spi_slave/M_bit_ct_q_1_glue_ce
    SLICE_X7Y4.CLK       Tas                   0.373   avr/spi_slave/M_bit_ct_q[1]
                                                       avr/spi_slave/M_bit_ct_q_1_rstpot
                                                       avr/spi_slave/M_bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (2.410ns logic, 2.105ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack:                  15.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.344ns (Levels of Logic = 2)
  Clock Path Skew:      -0.606ns (0.328 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X5Y4.D3        net (fanout=5)        1.391   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X5Y4.D         Tilo                  0.259   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/_n0081_inv1
    SLICE_X5Y4.B2        net (fanout=1)        0.543   avr/spi_slave/_n0081_inv
    SLICE_X5Y4.CLK       Tas                   0.373   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_data_q_0_rstpot
                                                       avr/spi_slave/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (2.410ns logic, 1.934ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  15.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.198ns (Levels of Logic = 2)
  Clock Path Skew:      -0.606ns (0.328 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X5Y4.D3        net (fanout=5)        1.391   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X5Y4.DMUX      Tilo                  0.337   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X5Y4.C4        net (fanout=1)        0.319   avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X5Y4.CLK       Tas                   0.373   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_bit_ct_q_2_rstpot
                                                       avr/spi_slave/M_bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (2.488ns logic, 1.710ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack:                  15.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_miso_reg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.835ns (Levels of Logic = 1)
  Clock Path Skew:      -0.606ns (0.328 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_miso_reg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X4Y4.A2        net (fanout=5)        1.718   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X4Y4.CLK       Tas                   0.339   M_miso_reg_q
                                                       avr/spi_slave/M_miso_reg_q_glue_set
                                                       avr/spi_slave/M_miso_reg_q
    -------------------------------------------------  ---------------------------
    Total                                      3.835ns (2.117ns logic, 1.718ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  15.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_done_reg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 1)
  Clock Path Skew:      -0.607ns (0.327 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_done_reg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X6Y4.D6        net (fanout=5)        1.346   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X6Y4.CLK       Tas                   0.349   avr/M_spi_slave_done
                                                       avr/spi_slave/M_done_reg_q_rstpot
                                                       avr/spi_slave/M_done_reg_q
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (2.127ns logic, 1.346ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack:                  15.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.600 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y30.B4      net (fanout=21)       3.041   M_reset_cond_out
    SLICE_X15Y30.CLK     Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_12_rstpot
                                                       multi_led/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (0.891ns logic, 3.041ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  15.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.879ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.597 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y28.A1      net (fanout=21)       2.988   M_reset_cond_out
    SLICE_X15Y28.CLK     Tas                   0.373   multi_led/ctr/M_ctr_q[6]
                                                       multi_led/ctr/M_ctr_q_3_rstpot
                                                       multi_led/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (0.891ns logic, 2.988ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  15.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.878ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.600 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y30.A4      net (fanout=21)       2.987   M_reset_cond_out
    SLICE_X15Y30.CLK     Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_11_rstpot
                                                       multi_led/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (0.891ns logic, 2.987ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  16.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.814ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.600 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y30.D5      net (fanout=21)       2.923   M_reset_cond_out
    SLICE_X15Y30.CLK     Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_14_rstpot
                                                       multi_led/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (0.891ns logic, 2.923ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  16.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.781ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (0.600 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y30.C5      net (fanout=21)       2.890   M_reset_cond_out
    SLICE_X15Y30.CLK     Tas                   0.373   multi_led/ctr/M_ctr_q[14]
                                                       multi_led/ctr/M_ctr_q_13_rstpot
                                                       multi_led/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.891ns logic, 2.890ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  16.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.674ns (Levels of Logic = 1)
  Clock Path Skew:      -0.115ns (0.599 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y29.A4      net (fanout=21)       2.783   M_reset_cond_out
    SLICE_X15Y29.CLK     Tas                   0.373   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_7_rstpot
                                                       multi_led/ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.674ns (0.891ns logic, 2.783ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  16.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.660ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.597 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y28.C4      net (fanout=21)       2.769   M_reset_cond_out
    SLICE_X15Y28.CLK     Tas                   0.373   multi_led/ctr/M_ctr_q[6]
                                                       multi_led/ctr/M_ctr_q_5_rstpot
                                                       multi_led/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (0.891ns logic, 2.769ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  16.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.648ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.596 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y28.A1      net (fanout=21)       2.791   M_reset_cond_out
    SLICE_X12Y28.CLK     Tas                   0.339   multi_led/ctr/M_ctr_q[2]
                                                       multi_led/ctr/M_ctr_q_0_rstpot
                                                       multi_led/ctr/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.648ns (0.857ns logic, 2.791ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  16.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_sck_reg_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 0)
  Clock Path Skew:      -0.606ns (0.328 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_sck_reg_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X5Y4.AX        net (fanout=5)        1.262   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X5Y4.CLK       Tdick                 0.114   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_sck_reg_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (1.892ns logic, 1.262ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack:                  16.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.597 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y28.D4      net (fanout=21)       2.739   M_reset_cond_out
    SLICE_X15Y28.CLK     Tas                   0.373   multi_led/ctr/M_ctr_q[6]
                                                       multi_led/ctr/M_ctr_q_6_rstpot
                                                       multi_led/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (0.891ns logic, 2.739ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  16.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.611ns (Levels of Logic = 1)
  Clock Path Skew:      -0.115ns (0.599 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y29.B5      net (fanout=21)       2.720   M_reset_cond_out
    SLICE_X15Y29.CLK     Tas                   0.373   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_8_rstpot
                                                       multi_led/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (0.891ns logic, 2.720ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  16.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.610ns (Levels of Logic = 1)
  Clock Path Skew:      -0.115ns (0.599 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y29.D5      net (fanout=21)       2.719   M_reset_cond_out
    SLICE_X15Y29.CLK     Tas                   0.373   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_10_rstpot
                                                       multi_led/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (0.891ns logic, 2.719ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  16.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.108ns (Levels of Logic = 1)
  Clock Path Skew:      -0.600ns (0.327 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X7Y4.A4        net (fanout=6)        0.957   avr/spi_slave/M_ss_reg_q
    SLICE_X7Y4.CLK       Tas                   0.373   avr/spi_slave/M_bit_ct_q[1]
                                                       avr/spi_slave/M_bit_ct_q_0_rstpot
                                                       avr/spi_slave/M_bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.108ns (2.151ns logic, 0.957ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack:                  16.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.598 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y29.B4      net (fanout=21)       2.731   M_reset_cond_out
    SLICE_X12Y29.CLK     Tas                   0.339   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_17_rstpot
                                                       multi_led/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (0.857ns logic, 2.731ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  16.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.598 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y29.A4      net (fanout=21)       2.731   M_reset_cond_out
    SLICE_X12Y29.CLK     Tas                   0.339   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_16_rstpot
                                                       multi_led/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (0.857ns logic, 2.731ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  16.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.115ns (0.599 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y29.C5      net (fanout=21)       2.686   M_reset_cond_out
    SLICE_X15Y29.CLK     Tas                   0.373   multi_led/ctr/M_ctr_q[10]
                                                       multi_led/ctr/M_ctr_q_9_rstpot
                                                       multi_led/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.891ns logic, 2.686ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  16.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.045ns (Levels of Logic = 1)
  Clock Path Skew:      -0.600ns (0.327 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X7Y4.B5        net (fanout=6)        0.894   avr/spi_slave/M_ss_reg_q
    SLICE_X7Y4.CLK       Tas                   0.373   avr/spi_slave/M_bit_ct_q[1]
                                                       avr/spi_slave/M_bit_ct_q_1_rstpot
                                                       avr/spi_slave/M_bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.045ns (2.151ns logic, 0.894ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack:                  16.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_done_reg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.037ns (Levels of Logic = 1)
  Clock Path Skew:      -0.600ns (0.327 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_done_reg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X6Y4.D5        net (fanout=6)        0.910   avr/spi_slave/M_ss_reg_q
    SLICE_X6Y4.CLK       Tas                   0.349   avr/M_spi_slave_done
                                                       avr/spi_slave/M_done_reg_q_rstpot
                                                       avr/spi_slave/M_done_reg_q
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (2.127ns logic, 0.910ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------
Slack:                  16.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.492ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.598 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y29.C5      net (fanout=21)       2.635   M_reset_cond_out
    SLICE_X12Y29.CLK     Tas                   0.339   multi_led/ctr/M_ctr_q[15]
                                                       multi_led/ctr/M_ctr_q_15_rstpot
                                                       multi_led/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.492ns (0.857ns logic, 2.635ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  16.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          multi_led/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.597 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to multi_led/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y28.B6      net (fanout=21)       2.592   M_reset_cond_out
    SLICE_X15Y28.CLK     Tas                   0.373   multi_led/ctr/M_ctr_q[6]
                                                       multi_led/ctr/M_ctr_q_4_rstpot
                                                       multi_led/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (0.891ns logic, 2.592ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_3/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_0/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_3/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_1/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_3/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_2/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_3/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_3/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_7/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_4/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_7/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_5/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_7/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_6/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_7/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_7/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_11/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_8/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_11/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_9/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_11/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_10/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_11/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_11/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_13/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_12/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_ctr_q_13/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_13/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_miso_reg_q/CLK
  Logical resource: avr/spi_slave/M_miso_reg_q/CK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_autoTester_testingState/CLK
  Logical resource: autoTester/M_testing_q_0/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[2]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[2]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[2]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[15]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[15]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: multi_led/ctr/M_ctr_q[15]/CLK
  Logical resource: multi_led/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: autoTester/M_count_q[3]/CLK
  Logical resource: autoTester/M_count_q_0/CK
  Location pin: SLICE_X6Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: autoTester/M_count_q[3]/CLK
  Logical resource: autoTester/M_count_q_1/CK
  Location pin: SLICE_X6Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: autoTester/M_count_q[3]/CLK
  Logical resource: autoTester/M_count_q_2/CK
  Location pin: SLICE_X6Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: autoTester/M_count_q[3]/CLK
  Logical resource: autoTester/M_count_q_3/CK
  Location pin: SLICE_X6Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.629|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1452 paths, 0 nets, and 377 connections

Design statistics:
   Minimum period:   5.629ns{1}   (Maximum frequency: 177.651MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 09 22:20:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



