<root><simulation><result_generated_time />2023-05-17 19:04:16<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />25690112<total_data_size_element />{'W': 32768, 'I': 100352, 'O': 200704}<total_data_reuse />{'W': 784, 'I': 256.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [512, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OY', 4)]], [[('K', 16)], [('C', 2), ('K', 4)]], [], []]<I />[[[('K', 16)], [('K', 4)]], [[('OY', 2)], [('C', 2), ('OY', 4)]], [], []]<O />[[[], [('C', 2)]], [[('K', 16), ('OY', 2)], [('K', 4), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 64), ('OX', 4), ('OX', 7), ('OY', 2), ('OY', 2), ('K', 2), ('K', 2)], []]<I />[[], [('C', 64), ('OX', 4), ('OX', 7), ('OY', 2), ('OY', 2), ('K', 2), ('K', 2)], []]<O />[[('C', 64)], [('OX', 4), ('OX', 7), ('OY', 2), ('OY', 2), ('K', 2), ('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [8.0, 1, 112, 1], 'I': [64.0, 1.0, 4.0, 1.0], 'O': [2.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 262144, 262144], 'I': [8, 917504, 917504], 'O': [8, 1835008, 1835008], 'O_partial': [8, 0, 0], 'O_final': [0, 1835008, 1835008]}<actual_mem_utilization_individual />{'W': [0.02, 0.01, 0.0], 'I': [0.02, 0.03, 0.0], 'O': [0.02, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.09, 0.0], 'I': [0.02, 0.09, 0.0], 'O': [0.02, 0.09, 0.0]}<effective_mem_size_bit />{'W': [8, 131072, 262144], 'I': [8, 917504, 917504], 'O': [8, 458752, 1835008], 'O_partial': [8, 0, 0], 'O_final': [0, 458752, 1835008]}<total_unit_count />{'W': [1024, 128, 1, 1], 'I': [1024, 16, 1, 1], 'O': [1024, 512, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [512, 512, 1, 1]}<duplicate_unit_count />{'W': [8.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3670016, 3670016], [3670016, 32768], [32768, 0]]<I />[[401408, 401408], [401408, 100352], [100352, 0]]<O />[[(12644352, 12845056), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(12644352, 12845056), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[458752, 458752], [57344, 512], [128, 0]]<I />[[50176, 50176], [6272, 1568], [392, 0]]<O />[[(1580544, 1605632), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([1580544, 1605632], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />25690112<idle />0</mac_count></basic_info><energy><total_energy />56169315.2<mem_energy_breakdown><W />[321.4, 6084.7, 170.5]<I />[35.2, 806.0, 522.1]<O />[1124.9, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />56158584.8<idle_MAC />0.0<total />56158584.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4807<utilization_without_data_loading />0.5<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.4807<mac_utilize_temporal_without_data_loading />0.5</mac_array_utilization><latency><latency_cycle_with_data_loading />59648<latency_cycle_without_data_loading />57343<ideal_computing_cycle />28672<data_loading><load_cycle_total />2305<load_cycle_individual />{'W': [2, 512, 0], 'I': [1, 1792, 0]}<load_cycle_combined />{'W': 512, 'I': 1792}</data_loading><mem_stalling><mem_stall_cycle_total />28671<mem_stall_cycle_individual />{'W': [[-28671], [-28671, 28671], [-28672, -28672]], 'I': [[-28671], [-28671, -28671], [-28672, -28672]], 'O': [[-28672], [-28672, -25088], [-25088, -27776]]}<mem_stall_cycle_shared />{'W': [[-28671], [-28671, 28671], [0, 0]], 'I': [[-28671], [-28671, 28671], [0, 0]], 'O': [[-28672], [-28672, -25088], [-25088, -27776]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 262144, 262144], 'I': [8, 917504, 917504], 'O': [8, 1835008, 1835008], 'O_partial': [8, 0, 0], 'O_final': [0, 1835008, 1835008]}<data_size_each_level_total />{'W': [1024, 262144, 262144], 'I': [128, 917504, 917504], 'O': [4096, 1835008, 1835008]}<loop_cycles_each_level />{'W': [1, 28672, 28672], 'I': [1, 28672, 28672], 'O': [64, 28672, 28672]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 4, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 9.1], [9.1, 9.1]], 'I': [[8.0, 8.0], [128.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 0.1], [64.0, 64.0], [64.0, 64.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 9.1], [9.1, 9.1]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 32.0]], 'O': [[8.0, 8.0], [4096.0, 64.0], [64.0, 64.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 9.1], [9.1, 0]], 'I': [[8.0, 8.0], [128.0, 32.0], [32.0, 0]], 'O': [[8.0, 0.1], [64.0, 64.0], [64.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1216.0, 105.1], [41.1, 64.0]], 'I': [[8.0, 8.0], [1216.0, 105.1], [41.1, 64.0]], 'O': [[8.0, 0.1], [1216.0, 105.1], [41.1, 64.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 28672], [1, 1, 28672], [28672, 28672, 1]], 'I': [[1, 1, 28672], [1, 1, 28672], [28672, 28672, 1]], 'O': [[1, 1, 28672], [64, 64, 448], [28672, 28672, 1]]}<trans_time_real />{'W': [[0, 1, 28672], [[0, 1, 28672], [2, 1, 28672]], [[512, 28672, 1], [128, 28672, 1]]], 'I': [[0, 1, 28672], [[0, 1, 28672], [0, 1, 28672]], [[1792, 28672, 1], [448, 28672, 1]]], 'O': [[0, 1, 28672], [[0, 64, 448], [8, 64, 448]], [[3584, 28672, 1], [896, 28672, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 1], [-28160, -28544]], 'I': [[-1], [-1, -1], [-26880, -28224]], 'O': [[-1], [-64, -56], [-25088, -27776]]}<single_stall_count />{'W': [28671, 28671, 0], 'I': [28671, 28671, 0], 'O': [28672, 448, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3584, 0]}, 1: {'W': [28671, 0], 'I': [0, 0], 'O': [3584, 3584]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-28672, -28672], [-25088, -28672]], 1: [[-1, -28672], [-25088, -25088]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>