// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv3_Pipeline_IN_ROW_COL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1,
        weight_buffer_0_address0,
        weight_buffer_0_ce0,
        weight_buffer_0_q0,
        weight_buffer_0_address1,
        weight_buffer_0_ce1,
        weight_buffer_0_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 19'd1;
parameter    ap_ST_fsm_pp0_stage1 = 19'd2;
parameter    ap_ST_fsm_pp0_stage2 = 19'd4;
parameter    ap_ST_fsm_pp0_stage3 = 19'd8;
parameter    ap_ST_fsm_pp0_stage4 = 19'd16;
parameter    ap_ST_fsm_pp0_stage5 = 19'd32;
parameter    ap_ST_fsm_pp0_stage6 = 19'd64;
parameter    ap_ST_fsm_pp0_stage7 = 19'd128;
parameter    ap_ST_fsm_pp0_stage8 = 19'd256;
parameter    ap_ST_fsm_pp0_stage9 = 19'd512;
parameter    ap_ST_fsm_pp0_stage10 = 19'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 19'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 19'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 19'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 19'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 19'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 19'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 19'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
output  [23:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
input  [23:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0;
output  [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1;
output  [23:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1;
input  [23:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0;
input  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1;
input  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0;
input  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1;
input  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1;
output  [9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
output  [23:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
input  [23:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0;
output  [9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1;
output  [23:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1;
input  [23:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1;
output  [9:0] weight_buffer_0_address0;
output   weight_buffer_0_ce0;
input  [17:0] weight_buffer_0_q0;
output  [9:0] weight_buffer_0_address1;
output   weight_buffer_0_ce1;
input  [17:0] weight_buffer_0_q1;

reg ap_idle;
reg[9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
reg[23:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
reg[9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1;
reg[23:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1;
reg[9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
reg[23:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
reg[9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1;
reg[23:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1;
reg[9:0] weight_buffer_0_address0;
reg weight_buffer_0_ce0;
reg[9:0] weight_buffer_0_address1;
reg weight_buffer_0_ce1;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state30_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_subdone;
reg   [0:0] icmp_ln38_reg_4914;
reg    ap_condition_exit_pp0_iter0_stage11;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_subdone;
wire   [23:0] grp_fu_1115_p4;
reg   [23:0] reg_1244;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state28_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state20_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
reg   [23:0] reg_1248;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state23_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state25_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state26_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state27_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
reg   [23:0] reg_1252;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state24_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state21_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
reg   [2:0] r_2_reg_4906;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state31_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] icmp_ln38_fu_1290_p2;
reg   [0:0] icmp_ln38_reg_4914_pp0_iter1_reg;
wire   [0:0] icmp_ln40_fu_1314_p2;
reg   [0:0] icmp_ln40_reg_4918;
wire   [2:0] select_ln38_fu_1320_p3;
reg   [2:0] select_ln38_reg_4926;
wire   [9:0] add_ln55_65_fu_1352_p2;
reg   [9:0] add_ln55_65_reg_4933;
wire   [9:0] empty_214_fu_1373_p1;
reg   [9:0] empty_214_reg_4941;
wire   [0:0] and_ln38_fu_1400_p2;
reg   [0:0] and_ln38_reg_4978;
wire   [2:0] indvars_iv_next606_dup_fu_1406_p2;
reg   [2:0] indvars_iv_next606_dup_reg_4986;
wire   [2:0] select_ln40_1_fu_1426_p3;
reg   [2:0] select_ln40_1_reg_4991;
wire   [15:0] add_ln55_67_fu_1468_p2;
reg   [15:0] add_ln55_67_reg_4996;
wire   [8:0] zext_ln42_fu_1474_p1;
reg   [8:0] zext_ln42_reg_5005;
wire   [6:0] trunc_ln42_fu_1478_p1;
reg   [6:0] trunc_ln42_reg_5012;
wire   [15:0] zext_ln55_12_fu_1502_p1;
reg   [15:0] zext_ln55_12_reg_5017;
wire   [0:0] icmp_ln42_1_fu_1518_p2;
reg   [0:0] icmp_ln42_1_reg_5035;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5041;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5041_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5047;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5047_pp0_iter1_reg;
reg   [0:0] tmp_reg_5053;
reg   [0:0] tmp_reg_5053_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5058;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5058_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5064;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5064_pp0_iter1_reg;
reg   [0:0] tmp_12_reg_5070;
reg   [0:0] tmp_12_reg_5070_pp0_iter1_reg;
wire   [15:0] zext_ln55_18_fu_1600_p1;
reg   [15:0] zext_ln55_18_reg_5075;
wire   [0:0] icmp_ln55_fu_1616_p2;
reg   [0:0] icmp_ln55_reg_5093;
reg   [0:0] tmp_15_reg_5099;
reg   [0:0] tmp_15_reg_5099_pp0_iter1_reg;
wire   [8:0] select_ln55_2_fu_1658_p3;
reg   [8:0] select_ln55_2_reg_5104;
reg   [0:0] tmp_16_reg_5109;
wire   [8:0] add_ln55_63_fu_1684_p2;
reg   [8:0] add_ln55_63_reg_5115;
reg   [0:0] tmp_51_reg_5121;
wire   [8:0] add_ln53_2_fu_1714_p2;
reg   [8:0] add_ln53_2_reg_5127;
reg   [0:0] tmp_53_reg_5133;
wire   [8:0] add_ln53_3_fu_1738_p2;
reg   [0:0] tmp_79_reg_5144;
wire  signed [48:0] sext_ln38_fu_1807_p1;
reg  signed [48:0] sext_ln38_reg_5150;
wire  signed [48:0] sext_ln38_1_fu_1813_p1;
reg  signed [48:0] sext_ln38_1_reg_5155;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5171;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5171_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5177;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5177_pp0_iter1_reg;
wire   [15:0] zext_ln55_24_fu_1881_p1;
reg   [15:0] zext_ln55_24_reg_5183;
reg   [23:0] tmp_49_reg_5201;
wire   [15:0] zext_ln55_31_fu_1922_p1;
reg   [15:0] zext_ln55_31_reg_5206;
wire   [8:0] select_ln55_4_fu_1947_p3;
reg   [8:0] select_ln55_4_reg_5224;
wire  signed [23:0] tmp_s_fu_1954_p4;
reg  signed [23:0] tmp_s_reg_5229;
wire  signed [23:0] tmp_38_fu_1963_p4;
reg  signed [23:0] tmp_38_reg_5235;
wire   [8:0] add_ln53_4_fu_1972_p2;
reg   [0:0] tmp_106_reg_5246;
wire  signed [48:0] sext_ln38_2_fu_2006_p1;
reg  signed [48:0] sext_ln38_2_reg_5252;
wire  signed [48:0] sext_ln38_3_fu_2012_p1;
reg  signed [48:0] sext_ln38_3_reg_5257;
wire   [15:0] add_ln55_69_fu_2089_p2;
reg   [15:0] add_ln55_69_reg_5272;
wire  signed [48:0] sext_ln55_3_fu_2126_p1;
reg  signed [48:0] sext_ln55_3_reg_5292;
wire   [15:0] zext_ln55_38_fu_2156_p1;
reg   [15:0] zext_ln55_38_reg_5297;
reg   [23:0] tmp_54_reg_5315;
reg   [23:0] tmp_78_reg_5320;
wire  signed [23:0] tmp_44_fu_2228_p4;
reg  signed [23:0] tmp_44_reg_5325;
wire  signed [48:0] sext_ln38_4_fu_2237_p1;
reg  signed [48:0] sext_ln38_4_reg_5331;
wire  signed [48:0] sext_ln38_5_fu_2242_p1;
reg  signed [48:0] sext_ln38_5_reg_5336;
wire   [0:0] icmp_ln58_fu_2330_p2;
reg   [0:0] icmp_ln58_reg_5372;
wire  signed [23:0] add_ln58_fu_2336_p2;
reg  signed [23:0] add_ln58_reg_5376;
reg   [23:0] tmp_81_reg_5384;
reg   [23:0] tmp_104_reg_5389;
wire  signed [48:0] sext_ln38_6_fu_2417_p1;
reg  signed [48:0] sext_ln38_6_reg_5394;
wire  signed [48:0] sext_ln38_7_fu_2423_p1;
reg  signed [48:0] sext_ln38_7_reg_5399;
reg   [23:0] tmp_58_reg_5435;
reg   [23:0] tmp_83_reg_5440;
wire  signed [48:0] sext_ln38_8_fu_2558_p1;
reg  signed [48:0] sext_ln38_8_reg_5445;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state29_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire  signed [48:0] sext_ln38_9_fu_2564_p1;
reg  signed [48:0] sext_ln38_9_reg_5450;
wire   [15:0] add_ln55_71_fu_2641_p2;
reg   [15:0] add_ln55_71_reg_5465;
wire  signed [48:0] sext_ln55_9_fu_2689_p1;
reg  signed [48:0] sext_ln55_9_reg_5494;
reg  signed [23:0] tmp_20_reg_5499;
reg   [23:0] tmp_86_reg_5505;
reg   [23:0] tmp_109_reg_5510;
wire  signed [48:0] sext_ln38_10_fu_2800_p1;
reg  signed [48:0] sext_ln38_10_reg_5515;
wire  signed [48:0] sext_ln38_11_fu_2806_p1;
reg  signed [48:0] sext_ln38_11_reg_5520;
wire  signed [23:0] add_ln58_1_fu_2869_p2;
reg  signed [23:0] add_ln58_1_reg_5559;
reg   [23:0] tmp_62_reg_5567;
reg   [23:0] tmp_110_reg_5572;
wire  signed [48:0] sext_ln38_12_fu_2945_p1;
reg  signed [48:0] sext_ln38_12_reg_5577;
wire  signed [48:0] sext_ln38_13_fu_2951_p1;
reg  signed [48:0] sext_ln38_13_reg_5582;
wire   [15:0] add_ln55_73_fu_3038_p2;
reg   [15:0] add_ln55_73_reg_5598;
wire   [15:0] add_ln55_75_fu_3090_p2;
reg   [15:0] add_ln55_75_reg_5608;
wire  signed [48:0] sext_ln55_13_fu_3155_p1;
reg  signed [48:0] sext_ln55_13_reg_5639;
reg   [23:0] tmp_64_reg_5644;
reg   [23:0] tmp_89_reg_5649;
wire  signed [48:0] sext_ln38_14_fu_3225_p1;
reg  signed [48:0] sext_ln38_14_reg_5654;
wire  signed [48:0] sext_ln38_15_fu_3230_p1;
reg  signed [48:0] sext_ln38_15_reg_5660;
wire   [0:0] icmp_ln58_2_fu_3318_p2;
reg   [0:0] icmp_ln58_2_reg_5696;
wire  signed [23:0] add_ln58_2_fu_3324_p2;
reg  signed [23:0] add_ln58_2_reg_5700;
reg   [23:0] tmp_91_reg_5708;
reg   [23:0] tmp_114_reg_5713;
wire  signed [48:0] sext_ln38_16_fu_3405_p1;
reg  signed [48:0] sext_ln38_16_reg_5718;
wire  signed [48:0] sext_ln38_17_fu_3411_p1;
reg  signed [48:0] sext_ln38_17_reg_5723;
reg   [23:0] tmp_68_reg_5759;
reg   [23:0] tmp_93_reg_5764;
wire  signed [48:0] sext_ln38_18_fu_3541_p1;
reg  signed [48:0] sext_ln38_18_reg_5769;
wire    ap_block_pp0_stage11_11001;
wire  signed [48:0] sext_ln38_19_fu_3547_p1;
reg  signed [48:0] sext_ln38_19_reg_5774;
wire  signed [48:0] sext_ln55_19_fu_3612_p1;
reg  signed [48:0] sext_ln55_19_reg_5810;
reg  signed [23:0] tmp_50_reg_5815;
reg   [23:0] tmp_96_reg_5821;
reg   [23:0] tmp_117_reg_5826;
wire  signed [48:0] sext_ln38_20_fu_3723_p1;
reg  signed [48:0] sext_ln38_20_reg_5831;
wire  signed [48:0] sext_ln38_21_fu_3729_p1;
reg  signed [48:0] sext_ln38_21_reg_5836;
wire   [9:0] add_ln38_24_fu_3754_p2;
reg   [9:0] add_ln38_24_reg_5852;
wire  signed [23:0] add_ln58_3_fu_3797_p2;
reg  signed [23:0] add_ln58_3_reg_5880;
reg   [23:0] tmp_72_reg_5888;
reg   [23:0] tmp_118_reg_5893;
wire  signed [48:0] sext_ln38_22_fu_3859_p1;
reg  signed [48:0] sext_ln38_22_reg_5898;
wire  signed [48:0] sext_ln38_23_fu_3865_p1;
reg  signed [48:0] sext_ln38_23_reg_5903;
wire  signed [48:0] sext_ln55_23_fu_3912_p1;
reg  signed [48:0] sext_ln55_23_reg_5914;
reg   [23:0] tmp_74_reg_5919;
wire   [15:0] zext_ln55_45_fu_3934_p1;
reg   [15:0] zext_ln55_45_reg_5924;
reg   [23:0] tmp_99_reg_5951;
reg   [17:0] weight_buffer_0_load_24_reg_5956;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire   [0:0] icmp_ln58_5_fu_4050_p2;
reg   [0:0] icmp_ln58_5_reg_5961;
wire  signed [23:0] add_ln58_5_fu_4056_p2;
reg  signed [23:0] add_ln58_5_reg_5965;
reg  signed [23:0] tmp_65_reg_5973;
wire   [15:0] zext_ln55_52_fu_4103_p1;
reg   [15:0] zext_ln55_52_reg_5979;
reg   [23:0] tmp_107_reg_6006;
reg   [23:0] tmp_111_reg_6011;
reg   [23:0] tmp_121_reg_6016;
wire   [15:0] add_ln55_103_fu_4186_p2;
reg   [15:0] add_ln55_103_reg_6021;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire   [15:0] add_ln55_107_fu_4200_p2;
reg   [15:0] add_ln55_107_reg_6031;
wire   [15:0] add_ln55_108_fu_4204_p2;
reg   [15:0] add_ln55_108_reg_6036;
wire   [0:0] icmp_ln58_6_fu_4220_p2;
reg   [0:0] icmp_ln58_6_reg_6046;
wire  signed [23:0] add_ln58_6_fu_4226_p2;
reg  signed [23:0] add_ln58_6_reg_6050;
wire   [15:0] add_ln55_112_fu_4240_p2;
reg   [15:0] add_ln55_112_reg_6063;
wire   [15:0] add_ln55_113_fu_4244_p2;
reg   [15:0] add_ln55_113_reg_6068;
wire   [0:0] icmp_ln58_10_fu_4298_p2;
reg   [0:0] icmp_ln58_10_reg_6078;
wire  signed [23:0] add_ln58_10_fu_4304_p2;
reg  signed [23:0] add_ln58_10_reg_6082;
reg  signed [23:0] tmp_90_reg_6090;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire   [0:0] icmp_ln58_7_fu_4384_p2;
reg   [0:0] icmp_ln58_7_reg_6106;
wire  signed [23:0] add_ln58_7_fu_4390_p2;
reg  signed [23:0] add_ln58_7_reg_6110;
wire   [0:0] icmp_ln58_11_fu_4412_p2;
reg   [0:0] icmp_ln58_11_reg_6128;
wire  signed [23:0] add_ln58_11_fu_4418_p2;
reg  signed [23:0] add_ln58_11_reg_6132;
reg  signed [23:0] tmp_95_reg_6140;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire   [0:0] icmp_ln58_8_fu_4526_p2;
reg   [0:0] icmp_ln58_8_reg_6166;
wire  signed [23:0] add_ln58_8_fu_4532_p2;
reg  signed [23:0] add_ln58_8_reg_6170;
wire   [0:0] icmp_ln58_12_fu_4549_p2;
reg   [0:0] icmp_ln58_12_reg_6178;
wire  signed [23:0] add_ln58_12_fu_4555_p2;
reg  signed [23:0] add_ln58_12_reg_6182;
reg  signed [23:0] tmp_100_reg_6190;
wire  signed [48:0] sext_ln38_24_fu_4611_p1;
reg  signed [48:0] sext_ln38_24_reg_6196;
wire    ap_block_pp0_stage18_11001;
wire   [0:0] icmp_ln58_4_fu_4659_p2;
reg   [0:0] icmp_ln58_4_reg_6201;
wire   [23:0] add_ln58_4_fu_4665_p2;
reg   [23:0] add_ln58_4_reg_6205;
reg  signed [23:0] tmp_80_reg_6211;
wire   [0:0] icmp_ln58_13_fu_4740_p2;
reg   [0:0] icmp_ln58_13_reg_6227;
wire  signed [23:0] add_ln58_13_fu_4746_p2;
reg  signed [23:0] add_ln58_13_reg_6231;
reg   [23:0] tmp_123_reg_6239;
wire   [0:0] icmp_ln58_9_fu_4809_p2;
reg   [0:0] icmp_ln58_9_reg_6244;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state22_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [23:0] add_ln58_9_fu_4815_p2;
reg   [23:0] add_ln58_9_reg_6248;
wire   [0:0] icmp_ln58_14_fu_4860_p2;
reg   [0:0] icmp_ln58_14_reg_6254;
wire   [23:0] add_ln58_14_fu_4866_p2;
reg   [23:0] add_ln58_14_reg_6258;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] select_ln38_2_cast1_fu_1368_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] add_ln38_1_cast_fu_1383_p1;
wire   [63:0] zext_ln55_13_fu_1512_p1;
wire   [63:0] tmp_61_cast_fu_1532_p1;
wire   [63:0] tmp_62_cast_fu_1566_p1;
wire   [63:0] zext_ln55_19_fu_1610_p1;
wire   [63:0] add_ln38_2_cast_fu_1823_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] add_ln38_3_cast_fu_1833_p1;
wire   [63:0] tmp_64_cast_fu_1875_p1;
wire   [63:0] zext_ln55_25_fu_1889_p1;
wire   [63:0] zext_ln55_32_fu_1931_p1;
wire   [63:0] add_ln38_4_cast_fu_2022_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] add_ln38_5_cast_fu_2032_p1;
wire   [63:0] zext_ln55_14_fu_2100_p1;
wire   [63:0] zext_ln55_39_fu_2164_p1;
wire   [63:0] add_ln38_6_cast_fu_2252_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] add_ln38_7_cast_fu_2262_p1;
wire   [63:0] zext_ln55_20_fu_2271_p1;
wire   [63:0] zext_ln55_26_fu_2281_p1;
wire   [63:0] add_ln38_8_cast_fu_2433_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] add_ln38_9_cast_fu_2443_p1;
wire   [63:0] zext_ln55_33_fu_2452_p1;
wire   [63:0] zext_ln55_40_fu_2462_p1;
wire   [63:0] add_ln38_10_cast_fu_2574_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] add_ln38_11_cast_fu_2584_p1;
wire   [63:0] zext_ln55_15_fu_2652_p1;
wire   [63:0] zext_ln55_21_fu_2663_p1;
wire   [63:0] add_ln38_12_cast_fu_2816_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] add_ln38_13_cast_fu_2826_p1;
wire   [63:0] zext_ln55_27_fu_2835_p1;
wire   [63:0] zext_ln55_34_fu_2845_p1;
wire   [63:0] add_ln38_14_cast_fu_2961_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] add_ln38_15_cast_fu_2971_p1;
wire   [63:0] zext_ln55_16_fu_3101_p1;
wire   [63:0] zext_ln55_41_fu_3111_p1;
wire   [63:0] add_ln38_16_cast_fu_3240_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] add_ln38_17_cast_fu_3250_p1;
wire   [63:0] zext_ln55_22_fu_3259_p1;
wire   [63:0] zext_ln55_28_fu_3269_p1;
wire   [63:0] add_ln38_18_cast_fu_3421_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] add_ln38_19_cast_fu_3431_p1;
wire   [63:0] zext_ln55_35_fu_3440_p1;
wire   [63:0] zext_ln55_42_fu_3450_p1;
wire   [63:0] add_ln38_20_cast_fu_3557_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] add_ln38_21_cast_fu_3567_p1;
wire   [63:0] zext_ln55_17_fu_3576_p1;
wire   [63:0] zext_ln55_23_fu_3586_p1;
wire   [63:0] add_ln38_22_cast_fu_3739_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] add_ln38_23_cast_fu_3749_p1;
wire   [63:0] zext_ln55_29_fu_3763_p1;
wire   [63:0] zext_ln55_36_fu_3773_p1;
wire   [63:0] add_ln38_24_cast_fu_3870_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln55_46_fu_3943_p1;
wire   [63:0] zext_ln55_47_fu_3954_p1;
wire   [63:0] zext_ln55_53_fu_4112_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln55_54_fu_4123_p1;
wire   [63:0] zext_ln55_48_fu_4194_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln55_55_fu_4234_p1;
wire   [63:0] zext_ln55_49_fu_4337_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln55_56_fu_4395_p1;
wire   [63:0] zext_ln55_43_fu_4474_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln55_50_fu_4479_p1;
wire   [63:0] zext_ln55_57_fu_4723_p1;
wire    ap_block_pp0_stage18;
reg   [7:0] col_fu_190;
wire   [7:0] add_ln55_64_fu_1690_p2;
wire    ap_loop_init;
reg   [2:0] r_fu_194;
reg   [9:0] indvar_flatten25_fu_198;
wire   [9:0] select_ln40_6_fu_1774_p3;
reg   [5:0] i_fu_202;
wire   [5:0] select_ln38_1_fu_1328_p3;
reg   [13:0] indvar_flatten81_fu_206;
wire   [13:0] add_ln38_25_fu_1296_p2;
wire   [0:0] icmp_ln58_1_fu_2863_p2;
wire   [0:0] icmp_ln58_3_fu_3791_p2;
wire    ap_block_pp0_stage0;
reg  signed [31:0] grp_fu_1067_p0;
wire  signed [48:0] sext_ln55_fu_1838_p1;
wire  signed [48:0] sext_ln55_2_fu_2106_p1;
wire  signed [48:0] sext_ln55_4_fu_2287_p1;
wire  signed [48:0] sext_ln55_6_fu_2476_p1;
wire  signed [48:0] sext_ln55_8_fu_2676_p1;
wire  signed [48:0] sext_ln55_10_fu_2873_p1;
wire  signed [48:0] sext_ln55_12_fu_3124_p1;
wire  signed [48:0] sext_ln55_14_fu_3275_p1;
wire  signed [48:0] sext_ln55_16_fu_3464_p1;
wire  signed [48:0] sext_ln55_18_fu_3599_p1;
wire  signed [48:0] sext_ln55_20_fu_3801_p1;
wire  signed [48:0] sext_ln55_22_fu_3881_p1;
wire  signed [48:0] sext_ln55_25_fu_4008_p1;
wire  signed [48:0] sext_ln55_30_fu_4257_p1;
wire  signed [48:0] sext_ln55_27_fu_4342_p1;
wire  signed [48:0] sext_ln55_28_fu_4484_p1;
wire  signed [48:0] sext_ln55_24_fu_4616_p1;
wire  signed [48:0] sext_ln55_34_fu_4819_p1;
reg  signed [17:0] grp_fu_1067_p1;
reg  signed [31:0] grp_fu_1071_p0;
wire  signed [48:0] sext_ln55_1_fu_1843_p1;
wire  signed [48:0] sext_ln55_5_fu_2341_p1;
wire  signed [48:0] sext_ln55_7_fu_2506_p1;
wire  signed [48:0] sext_ln55_11_fu_2886_p1;
wire  signed [48:0] sext_ln55_15_fu_3329_p1;
wire  signed [48:0] sext_ln55_17_fu_3494_p1;
wire  signed [48:0] sext_ln55_21_fu_3814_p1;
wire  signed [48:0] sext_ln55_26_fu_4061_p1;
wire  signed [48:0] sext_ln55_31_fu_4309_p1;
reg  signed [17:0] grp_fu_1071_p1;
reg  signed [31:0] grp_fu_1075_p0;
wire  signed [48:0] sext_ln55_32_fu_4435_p1;
wire  signed [48:0] sext_ln55_33_fu_4572_p1;
wire  signed [48:0] sext_ln55_29_fu_4683_p1;
reg  signed [17:0] grp_fu_1075_p1;
reg  signed [31:0] grp_fu_1079_p0;
reg  signed [17:0] grp_fu_1079_p1;
reg  signed [31:0] grp_fu_1083_p0;
reg  signed [17:0] grp_fu_1083_p1;
wire   [48:0] grp_fu_1067_p2;
wire   [48:0] grp_fu_1075_p2;
wire   [48:0] grp_fu_1083_p2;
wire   [48:0] grp_fu_1071_p2;
wire   [5:0] add_ln38_fu_1308_p2;
wire   [8:0] tmp_4_fu_1340_p3;
wire   [9:0] zext_ln55_1_fu_1348_p1;
wire   [9:0] zext_ln55_fu_1336_p1;
wire   [5:0] mul_ln38_fu_1362_p0;
wire   [5:0] mul_ln38_fu_1362_p1;
wire   [10:0] mul_ln38_fu_1362_p2;
wire   [9:0] add_ln38_1_fu_1377_p2;
wire   [0:0] icmp_ln42_fu_1394_p2;
wire   [0:0] xor_ln38_fu_1388_p2;
wire   [0:0] or_ln40_fu_1412_p2;
wire   [9:0] zext_ln55_2_fu_1434_p1;
wire   [9:0] add_ln55_66_fu_1438_p2;
wire   [8:0] trunc_ln55_fu_1444_p1;
wire   [10:0] p_shl2_fu_1456_p3;
wire   [15:0] p_shl1_fu_1448_p3;
wire   [15:0] zext_ln55_3_fu_1464_p1;
wire   [7:0] select_ln40_fu_1418_p3;
wire   [0:0] icmp_ln42_2_fu_1482_p2;
wire   [7:0] add_ln42_fu_1488_p2;
wire   [7:0] select_ln42_fu_1494_p3;
wire   [15:0] add_ln55_76_fu_1506_p2;
wire   [9:0] tmp_6_fu_1524_p3;
wire   [6:0] add_ln55_60_fu_1552_p2;
wire   [9:0] tmp_8_fu_1558_p3;
wire   [7:0] add_ln53_fu_1546_p2;
wire   [0:0] icmp_ln55_1_fu_1580_p2;
wire   [7:0] add_ln55_81_fu_1586_p2;
wire   [7:0] select_ln55_fu_1592_p3;
wire   [15:0] add_ln55_82_fu_1604_p2;
wire   [7:0] add_ln55_61_fu_1628_p2;
wire   [8:0] add_ln53_1_fu_1622_p2;
wire   [7:0] xor_ln55_fu_1648_p2;
wire   [0:0] icmp_ln55_2_fu_1642_p2;
wire  signed [8:0] sext_ln55_35_fu_1654_p1;
wire   [8:0] mul_ln55_75_fu_1670_p0;
wire   [10:0] mul_ln55_75_fu_1670_p1;
wire   [18:0] mul_ln55_75_fu_1670_p2;
wire   [8:0] mul_ln55_76_fu_1700_p0;
wire   [10:0] mul_ln55_76_fu_1700_p1;
wire   [18:0] mul_ln55_76_fu_1700_p2;
wire   [8:0] mul_ln55_77_fu_1724_p0;
wire   [10:0] mul_ln55_77_fu_1724_p1;
wire   [18:0] mul_ln55_77_fu_1724_p2;
wire   [8:0] mul_ln55_78_fu_1754_p0;
wire   [10:0] mul_ln55_78_fu_1754_p1;
wire   [18:0] mul_ln55_78_fu_1754_p2;
wire   [9:0] add_ln40_fu_1768_p2;
wire   [9:0] add_ln38_2_fu_1818_p2;
wire   [9:0] add_ln38_3_fu_1828_p2;
wire   [31:0] grp_fu_1087_p4;
wire   [31:0] grp_fu_1096_p4;
wire   [23:0] grp_fu_1105_p4;
wire   [48:0] shl_ln1_fu_1849_p3;
wire   [6:0] add_ln55_62_fu_1863_p2;
wire   [9:0] tmp_14_fu_1868_p3;
wire   [15:0] add_ln55_87_fu_1884_p2;
wire   [48:0] add_ln55_fu_1857_p2;
wire   [0:0] icmp_ln55_3_fu_1905_p2;
wire   [8:0] add_ln55_92_fu_1910_p2;
wire   [8:0] select_ln55_3_fu_1915_p3;
wire   [15:0] add_ln55_93_fu_1926_p2;
wire   [0:0] icmp_ln55_4_fu_1937_p2;
wire   [8:0] add_ln55_98_fu_1942_p2;
wire   [8:0] mul_ln55_79_fu_1987_p0;
wire   [10:0] mul_ln55_79_fu_1987_p1;
wire   [18:0] mul_ln55_79_fu_1987_p2;
wire   [9:0] add_ln38_4_fu_2017_p2;
wire   [9:0] add_ln38_5_fu_2027_p2;
wire   [2:0] indvars_iv_next606_fu_2001_p2;
wire   [2:0] indvars_iv_next606_mid1_fu_2044_p2;
wire   [2:0] select_ln38_2_fu_2037_p3;
wire   [2:0] select_ln40_2_fu_2049_p3;
wire   [9:0] zext_ln55_4_fu_2056_p1;
wire   [9:0] add_ln55_68_fu_2060_p2;
wire   [8:0] trunc_ln55_1_fu_2065_p1;
wire   [10:0] p_shl4_fu_2077_p3;
wire   [15:0] p_shl3_fu_2069_p3;
wire   [15:0] zext_ln55_5_fu_2085_p1;
wire   [15:0] add_ln55_77_fu_2095_p2;
wire   [31:0] grp_fu_1125_p4;
wire   [48:0] shl_ln55_1_fu_2113_p3;
wire   [31:0] grp_fu_1134_p4;
wire   [48:0] add_ln55_1_fu_2120_p2;
wire   [23:0] tmp_52_fu_2132_p4;
wire   [48:0] shl_ln55_2_fu_2142_p3;
wire   [15:0] add_ln55_99_fu_2159_p2;
wire   [48:0] add_ln55_2_fu_2150_p2;
wire   [48:0] shl_ln55_19_fu_2180_p3;
wire   [48:0] add_ln55_20_fu_2188_p2;
wire   [23:0] tmp_77_fu_2194_p4;
wire   [48:0] shl_ln55_20_fu_2204_p3;
wire   [48:0] grp_fu_1079_p2;
wire   [48:0] add_ln55_21_fu_2212_p2;
wire   [9:0] add_ln38_6_fu_2247_p2;
wire   [9:0] add_ln38_7_fu_2257_p2;
wire   [15:0] add_ln55_83_fu_2267_p2;
wire   [15:0] add_ln55_88_fu_2277_p2;
wire   [31:0] grp_fu_1153_p4;
wire   [48:0] shl_ln55_3_fu_2294_p3;
wire   [48:0] add_ln55_3_fu_2301_p2;
wire  signed [23:0] tmp_2_fu_2307_p4;
wire  signed [24:0] sext_ln58_fu_2317_p1;
wire  signed [24:0] sext_ln58_1_fu_2320_p1;
wire   [24:0] sub_ln58_fu_2324_p2;
wire   [31:0] grp_fu_1162_p4;
wire   [48:0] shl_ln55_21_fu_2346_p3;
wire   [48:0] add_ln55_22_fu_2353_p2;
wire   [48:0] shl_ln55_39_fu_2369_p3;
wire   [48:0] add_ln55_40_fu_2377_p2;
wire   [23:0] tmp_103_fu_2383_p4;
wire   [48:0] shl_ln55_40_fu_2393_p3;
wire   [48:0] add_ln55_41_fu_2401_p2;
wire   [9:0] add_ln38_8_fu_2428_p2;
wire   [9:0] add_ln38_9_fu_2438_p2;
wire   [15:0] add_ln55_94_fu_2448_p2;
wire   [15:0] add_ln55_100_fu_2458_p2;
wire   [31:0] grp_fu_1181_p4;
wire   [48:0] shl_ln55_4_fu_2468_p3;
wire   [48:0] add_ln55_4_fu_2482_p2;
wire   [23:0] tmp_57_fu_2488_p4;
wire   [31:0] grp_fu_1190_p4;
wire   [48:0] shl_ln55_5_fu_2498_p3;
wire   [48:0] add_ln55_5_fu_2513_p2;
wire   [48:0] shl_ln55_23_fu_2529_p3;
wire   [48:0] add_ln55_24_fu_2537_p2;
wire   [9:0] add_ln38_10_fu_2569_p2;
wire   [9:0] add_ln38_11_fu_2579_p2;
wire   [2:0] empty_fu_2553_p2;
wire   [2:0] p_mid1_fu_2596_p2;
wire   [2:0] select_ln38_3_fu_2589_p3;
wire   [2:0] select_ln40_3_fu_2601_p3;
wire   [9:0] zext_ln55_6_fu_2608_p1;
wire   [9:0] add_ln55_70_fu_2612_p2;
wire   [8:0] trunc_ln55_2_fu_2617_p1;
wire   [10:0] p_shl6_fu_2629_p3;
wire   [15:0] p_shl5_fu_2621_p3;
wire   [15:0] zext_ln55_7_fu_2637_p1;
wire   [15:0] add_ln55_78_fu_2647_p2;
wire   [15:0] add_ln55_84_fu_2658_p2;
wire   [31:0] grp_fu_1199_p4;
wire   [48:0] shl_ln55_6_fu_2669_p3;
wire   [31:0] grp_fu_1208_p4;
wire   [48:0] add_ln55_6_fu_2683_p2;
wire   [23:0] tmp_59_fu_2695_p4;
wire   [48:0] shl_ln55_7_fu_2705_p3;
wire   [48:0] add_ln55_7_fu_2713_p2;
wire   [48:0] shl_ln55_24_fu_2729_p3;
wire   [48:0] add_ln55_25_fu_2736_p2;
wire   [23:0] tmp_84_fu_2742_p4;
wire   [48:0] shl_ln55_25_fu_2752_p3;
wire   [48:0] add_ln55_26_fu_2760_p2;
wire   [48:0] shl_ln55_43_fu_2776_p3;
wire   [48:0] add_ln55_44_fu_2784_p2;
wire   [9:0] add_ln38_12_fu_2811_p2;
wire   [9:0] add_ln38_13_fu_2821_p2;
wire   [15:0] add_ln55_89_fu_2831_p2;
wire   [15:0] add_ln55_95_fu_2841_p2;
wire  signed [24:0] sext_ln58_2_fu_2851_p1;
wire  signed [24:0] sext_ln58_3_fu_2854_p1;
wire   [24:0] sub_ln58_1_fu_2857_p2;
wire   [48:0] shl_ln55_8_fu_2878_p3;
wire   [48:0] add_ln55_8_fu_2892_p2;
wire   [48:0] shl_ln55_44_fu_2908_p3;
wire   [48:0] add_ln55_45_fu_2915_p2;
wire   [3:0] zext_ln40_fu_2931_p1;
wire   [9:0] add_ln38_14_fu_2956_p2;
wire   [9:0] add_ln38_15_fu_2966_p2;
wire   [2:0] empty_212_fu_2934_p2;
wire   [3:0] empty_213_fu_2939_p2;
wire   [2:0] p_mid121_fu_2993_p2;
wire   [2:0] select_ln38_4_fu_2976_p3;
wire   [2:0] select_ln40_4_fu_2998_p3;
wire   [9:0] zext_ln55_8_fu_3005_p1;
wire   [9:0] add_ln55_72_fu_3009_p2;
wire   [8:0] trunc_ln55_3_fu_3014_p1;
wire   [10:0] p_shl8_fu_3026_p3;
wire   [15:0] p_shl7_fu_3018_p3;
wire   [15:0] zext_ln55_9_fu_3034_p1;
wire   [3:0] zext_ln40_1_fu_2990_p1;
wire   [3:0] p_mid123_fu_3044_p2;
wire   [3:0] select_ln38_5_fu_2983_p3;
wire   [3:0] select_ln40_5_fu_3050_p3;
wire   [9:0] zext_ln55_10_fu_3057_p1;
wire   [9:0] add_ln55_74_fu_3061_p2;
wire   [8:0] trunc_ln55_4_fu_3066_p1;
wire   [10:0] p_shl_fu_3078_p3;
wire   [15:0] p_shl9_fu_3070_p3;
wire   [15:0] zext_ln55_11_fu_3086_p1;
wire   [15:0] add_ln55_79_fu_3096_p2;
wire   [15:0] add_ln55_101_fu_3107_p2;
wire   [48:0] shl_ln55_9_fu_3117_p3;
wire   [48:0] add_ln55_9_fu_3131_p2;
wire   [23:0] tmp_63_fu_3137_p4;
wire   [48:0] shl_ln55_s_fu_3147_p3;
wire   [48:0] add_ln55_10_fu_3161_p2;
wire   [48:0] shl_ln55_27_fu_3177_p3;
wire   [48:0] add_ln55_28_fu_3185_p2;
wire   [23:0] tmp_88_fu_3191_p4;
wire   [48:0] shl_ln55_28_fu_3201_p3;
wire   [48:0] add_ln55_29_fu_3209_p2;
wire   [9:0] add_ln38_16_fu_3235_p2;
wire   [9:0] add_ln38_17_fu_3245_p2;
wire   [15:0] add_ln55_85_fu_3255_p2;
wire   [15:0] add_ln55_90_fu_3265_p2;
wire   [48:0] shl_ln55_10_fu_3282_p3;
wire   [48:0] add_ln55_11_fu_3289_p2;
wire  signed [23:0] tmp_26_fu_3295_p4;
wire  signed [24:0] sext_ln58_4_fu_3305_p1;
wire  signed [24:0] sext_ln58_5_fu_3308_p1;
wire   [24:0] sub_ln58_2_fu_3312_p2;
wire   [48:0] shl_ln55_29_fu_3334_p3;
wire   [48:0] add_ln55_30_fu_3341_p2;
wire   [48:0] shl_ln55_47_fu_3357_p3;
wire   [48:0] add_ln55_48_fu_3365_p2;
wire   [23:0] tmp_113_fu_3371_p4;
wire   [48:0] shl_ln55_48_fu_3381_p3;
wire   [48:0] add_ln55_49_fu_3389_p2;
wire   [9:0] add_ln38_18_fu_3416_p2;
wire   [9:0] add_ln38_19_fu_3426_p2;
wire   [15:0] add_ln55_96_fu_3436_p2;
wire   [15:0] add_ln55_102_fu_3446_p2;
wire   [48:0] shl_ln55_11_fu_3456_p3;
wire   [48:0] add_ln55_12_fu_3470_p2;
wire   [23:0] tmp_67_fu_3476_p4;
wire   [48:0] shl_ln55_12_fu_3486_p3;
wire   [48:0] add_ln55_13_fu_3501_p2;
wire   [48:0] shl_ln55_31_fu_3517_p3;
wire   [48:0] add_ln55_32_fu_3525_p2;
wire   [9:0] add_ln38_20_fu_3552_p2;
wire   [9:0] add_ln38_21_fu_3562_p2;
wire   [15:0] add_ln55_80_fu_3572_p2;
wire   [15:0] add_ln55_86_fu_3582_p2;
wire   [48:0] shl_ln55_13_fu_3592_p3;
wire   [48:0] add_ln55_14_fu_3606_p2;
wire   [23:0] tmp_69_fu_3618_p4;
wire   [48:0] shl_ln55_14_fu_3628_p3;
wire   [48:0] add_ln55_15_fu_3636_p2;
wire   [48:0] shl_ln55_32_fu_3652_p3;
wire   [48:0] add_ln55_33_fu_3659_p2;
wire   [23:0] tmp_94_fu_3665_p4;
wire   [48:0] shl_ln55_33_fu_3675_p3;
wire   [48:0] add_ln55_34_fu_3683_p2;
wire   [48:0] shl_ln55_51_fu_3699_p3;
wire   [48:0] add_ln55_52_fu_3707_p2;
wire   [9:0] add_ln38_22_fu_3734_p2;
wire   [9:0] add_ln38_23_fu_3744_p2;
wire   [15:0] add_ln55_91_fu_3759_p2;
wire   [15:0] add_ln55_97_fu_3769_p2;
wire  signed [24:0] sext_ln58_6_fu_3779_p1;
wire  signed [24:0] sext_ln58_7_fu_3782_p1;
wire   [24:0] sub_ln58_3_fu_3785_p2;
wire   [48:0] shl_ln55_15_fu_3806_p3;
wire   [48:0] add_ln55_16_fu_3820_p2;
wire   [48:0] shl_ln55_52_fu_3836_p3;
wire   [48:0] add_ln55_53_fu_3843_p2;
wire   [48:0] shl_ln55_16_fu_3874_p3;
wire   [48:0] add_ln55_17_fu_3888_p2;
wire   [23:0] tmp_73_fu_3894_p4;
wire   [48:0] shl_ln55_17_fu_3904_p3;
wire   [48:0] add_ln55_18_fu_3918_p2;
wire   [8:0] grp_fu_1744_p2;
wire   [15:0] add_ln55_104_fu_3938_p2;
wire   [15:0] add_ln55_105_fu_3949_p2;
wire   [48:0] shl_ln55_35_fu_3960_p3;
wire   [48:0] add_ln55_36_fu_3968_p2;
wire   [23:0] tmp_98_fu_3974_p4;
wire   [48:0] shl_ln55_36_fu_3984_p3;
wire   [48:0] add_ln55_37_fu_3992_p2;
wire   [31:0] grp_fu_1217_p4;
wire   [48:0] shl_ln55_22_fu_4014_p3;
wire   [48:0] add_ln55_23_fu_4021_p2;
wire  signed [23:0] tmp_60_fu_4027_p4;
wire  signed [24:0] sext_ln58_10_fu_4037_p1;
wire  signed [24:0] sext_ln58_11_fu_4040_p1;
wire   [24:0] sub_ln58_5_fu_4044_p2;
wire   [31:0] grp_fu_1226_p4;
wire   [48:0] shl_ln55_26_fu_4067_p3;
wire   [48:0] add_ln55_27_fu_4074_p2;
wire   [48:0] shl_ln55_41_fu_4090_p3;
wire   [8:0] grp_fu_1977_p2;
wire   [15:0] add_ln55_109_fu_4107_p2;
wire   [15:0] add_ln55_110_fu_4118_p2;
wire   [48:0] add_ln55_42_fu_4097_p2;
wire   [48:0] shl_ln55_45_fu_4139_p3;
wire   [48:0] add_ln55_46_fu_4146_p2;
wire   [48:0] shl_ln55_55_fu_4162_p3;
wire   [48:0] add_ln55_56_fu_4170_p2;
wire   [15:0] add_ln55_106_fu_4190_p2;
wire  signed [24:0] sext_ln58_12_fu_4208_p1;
wire  signed [24:0] sext_ln58_13_fu_4211_p1;
wire   [24:0] sub_ln58_6_fu_4214_p2;
wire   [15:0] add_ln55_111_fu_4230_p2;
wire   [31:0] tmp_43_fu_4248_p4;
wire   [48:0] shl_ln55_42_fu_4262_p3;
wire   [48:0] add_ln55_43_fu_4269_p2;
wire  signed [23:0] tmp_85_fu_4275_p4;
wire  signed [24:0] sext_ln58_20_fu_4285_p1;
wire  signed [24:0] sext_ln58_21_fu_4288_p1;
wire   [24:0] sub_ln58_10_fu_4292_p2;
wire   [31:0] grp_fu_1235_p4;
wire   [48:0] shl_ln55_46_fu_4314_p3;
wire   [48:0] add_ln55_47_fu_4321_p2;
wire   [48:0] shl_ln55_30_fu_4348_p3;
wire   [48:0] add_ln55_31_fu_4355_p2;
wire  signed [23:0] tmp_70_fu_4361_p4;
wire  signed [24:0] sext_ln58_14_fu_4371_p1;
wire  signed [24:0] sext_ln58_15_fu_4374_p1;
wire   [24:0] sub_ln58_7_fu_4378_p2;
wire  signed [24:0] sext_ln58_22_fu_4400_p1;
wire  signed [24:0] sext_ln58_23_fu_4403_p1;
wire   [24:0] sub_ln58_11_fu_4406_p2;
wire   [48:0] shl_ln55_49_fu_4422_p3;
wire   [48:0] add_ln55_50_fu_4429_p2;
wire   [23:0] tmp_115_fu_4440_p4;
wire   [48:0] shl_ln55_50_fu_4450_p3;
wire   [48:0] add_ln55_51_fu_4458_p2;
wire   [48:0] shl_ln55_34_fu_4490_p3;
wire   [48:0] add_ln55_35_fu_4497_p2;
wire  signed [23:0] tmp_75_fu_4503_p4;
wire  signed [24:0] sext_ln58_16_fu_4513_p1;
wire  signed [24:0] sext_ln58_17_fu_4516_p1;
wire   [24:0] sub_ln58_8_fu_4520_p2;
wire  signed [24:0] sext_ln58_24_fu_4537_p1;
wire  signed [24:0] sext_ln58_25_fu_4540_p1;
wire   [24:0] sub_ln58_12_fu_4543_p2;
wire   [48:0] shl_ln55_53_fu_4559_p3;
wire   [48:0] add_ln55_54_fu_4566_p2;
wire   [23:0] tmp_119_fu_4577_p4;
wire   [48:0] shl_ln55_54_fu_4587_p3;
wire   [48:0] add_ln55_55_fu_4595_p2;
wire   [48:0] shl_ln55_18_fu_4623_p3;
wire   [48:0] add_ln55_19_fu_4630_p2;
wire  signed [23:0] tmp_55_fu_4636_p4;
wire  signed [24:0] sext_ln58_8_fu_4646_p1;
wire  signed [24:0] sext_ln58_9_fu_4649_p1;
wire   [24:0] sub_ln58_4_fu_4653_p2;
wire   [48:0] shl_ln55_37_fu_4670_p3;
wire   [48:0] add_ln55_38_fu_4677_p2;
wire   [23:0] tmp_101_fu_4689_p4;
wire   [48:0] shl_ln55_38_fu_4699_p3;
wire   [48:0] add_ln55_39_fu_4707_p2;
wire  signed [24:0] sext_ln58_26_fu_4728_p1;
wire  signed [24:0] sext_ln58_27_fu_4731_p1;
wire   [24:0] sub_ln58_13_fu_4734_p2;
wire   [48:0] shl_ln55_56_fu_4750_p3;
wire   [48:0] add_ln55_57_fu_4757_p2;
wire   [23:0] tmp_122_fu_4763_p4;
wire   [48:0] shl_ln55_57_fu_4773_p3;
wire   [48:0] add_ln55_58_fu_4781_p2;
wire  signed [24:0] sext_ln58_18_fu_4797_p1;
wire  signed [24:0] sext_ln58_19_fu_4800_p1;
wire   [24:0] sub_ln58_9_fu_4803_p2;
wire   [48:0] shl_ln55_58_fu_4824_p3;
wire   [48:0] add_ln55_59_fu_4831_p2;
wire  signed [23:0] tmp_105_fu_4837_p4;
wire  signed [24:0] sext_ln58_28_fu_4847_p1;
wire  signed [24:0] sext_ln58_29_fu_4850_p1;
wire   [24:0] sub_ln58_14_fu_4854_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [18:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [10:0] mul_ln38_fu_1362_p00;
wire   [18:0] mul_ln55_75_fu_1670_p00;
wire   [18:0] mul_ln55_76_fu_1700_p00;
wire   [18:0] mul_ln55_77_fu_1724_p00;
wire   [18:0] mul_ln55_78_fu_1754_p00;
wire   [18:0] mul_ln55_79_fu_1987_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_mul_32s_18s_49_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 49 ))
mul_32s_18s_49_1_1_U728(
    .din0(grp_fu_1067_p0),
    .din1(grp_fu_1067_p1),
    .dout(grp_fu_1067_p2)
);

srcnn_mul_32s_18s_49_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 49 ))
mul_32s_18s_49_1_1_U729(
    .din0(grp_fu_1071_p0),
    .din1(grp_fu_1071_p1),
    .dout(grp_fu_1071_p2)
);

srcnn_mul_32s_18s_49_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 49 ))
mul_32s_18s_49_1_1_U730(
    .din0(grp_fu_1075_p0),
    .din1(grp_fu_1075_p1),
    .dout(grp_fu_1075_p2)
);

srcnn_mul_32s_18s_49_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 49 ))
mul_32s_18s_49_1_1_U731(
    .din0(grp_fu_1079_p0),
    .din1(grp_fu_1079_p1),
    .dout(grp_fu_1079_p2)
);

srcnn_mul_32s_18s_49_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 49 ))
mul_32s_18s_49_1_1_U732(
    .din0(grp_fu_1083_p0),
    .din1(grp_fu_1083_p1),
    .dout(grp_fu_1083_p2)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U733(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(icmp_ln42_1_reg_5035),
    .dout(grp_fu_1087_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U734(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(icmp_ln55_reg_5093),
    .dout(grp_fu_1096_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U735(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_16_reg_5109),
    .dout(grp_fu_1125_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U736(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_51_reg_5121),
    .dout(grp_fu_1134_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U737(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_53_reg_5133),
    .dout(grp_fu_1153_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U738(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(icmp_ln42_1_reg_5035),
    .dout(grp_fu_1162_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U739(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(icmp_ln55_reg_5093),
    .dout(grp_fu_1181_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U740(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_16_reg_5109),
    .dout(grp_fu_1190_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U741(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_51_reg_5121),
    .dout(grp_fu_1199_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U742(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_53_reg_5133),
    .dout(grp_fu_1208_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U743(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_79_reg_5144),
    .dout(grp_fu_1217_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U744(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_79_reg_5144),
    .dout(grp_fu_1226_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U745(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_106_reg_5246),
    .dout(grp_fu_1235_p4)
);

srcnn_mul_6ns_6ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
mul_6ns_6ns_11_1_1_U746(
    .din0(mul_ln38_fu_1362_p0),
    .din1(mul_ln38_fu_1362_p1),
    .dout(mul_ln38_fu_1362_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U747(
    .din0(mul_ln55_75_fu_1670_p0),
    .din1(mul_ln55_75_fu_1670_p1),
    .dout(mul_ln55_75_fu_1670_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U748(
    .din0(mul_ln55_76_fu_1700_p0),
    .din1(mul_ln55_76_fu_1700_p1),
    .dout(mul_ln55_76_fu_1700_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U749(
    .din0(mul_ln55_77_fu_1724_p0),
    .din1(mul_ln55_77_fu_1724_p1),
    .dout(mul_ln55_77_fu_1724_p2)
);

srcnn_urem_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
urem_9ns_9ns_9_13_1_U750(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln53_3_fu_1738_p2),
    .din1(9'd130),
    .ce(1'b1),
    .dout(grp_fu_1744_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U751(
    .din0(mul_ln55_78_fu_1754_p0),
    .din1(mul_ln55_78_fu_1754_p1),
    .dout(mul_ln55_78_fu_1754_p2)
);

srcnn_mux_2_1_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 24 ))
mux_2_1_24_1_1_U752(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1),
    .din1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1),
    .din2(tmp_reg_5053),
    .dout(tmp_s_fu_1954_p4)
);

srcnn_mux_2_1_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 24 ))
mux_2_1_24_1_1_U753(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0),
    .din1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0),
    .din2(tmp_12_reg_5070),
    .dout(tmp_38_fu_1963_p4)
);

srcnn_urem_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
urem_9ns_9ns_9_13_1_U754(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln53_4_fu_1972_p2),
    .din1(9'd130),
    .ce(1'b1),
    .dout(grp_fu_1977_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U755(
    .din0(mul_ln55_79_fu_1987_p0),
    .din1(mul_ln55_79_fu_1987_p1),
    .dout(mul_ln55_79_fu_1987_p2)
);

srcnn_mux_2_1_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 24 ))
mux_2_1_24_1_1_U756(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1),
    .din1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1),
    .din2(tmp_15_reg_5099),
    .dout(tmp_44_fu_2228_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U757(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_106_reg_5246),
    .dout(tmp_43_fu_4248_p4)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage11),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage11)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        col_fu_190 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln38_fu_1290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_fu_190 <= add_ln55_64_fu_1690_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_fu_202 <= 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln38_fu_1290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_202 <= select_ln38_1_fu_1328_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten25_fu_198 <= 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln38_fu_1290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten25_fu_198 <= select_ln40_6_fu_1774_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten81_fu_206 <= 14'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln38_fu_1290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten81_fu_206 <= add_ln38_25_fu_1296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        r_fu_194 <= 3'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln38_fu_1290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_fu_194 <= select_ln40_1_fu_1426_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln38_24_reg_5852 <= add_ln38_24_fu_3754_p2;
        add_ln58_3_reg_5880 <= add_ln58_3_fu_3797_p2;
        sext_ln38_20_reg_5831 <= sext_ln38_20_fu_3723_p1;
        sext_ln38_21_reg_5836 <= sext_ln38_21_fu_3729_p1;
        tmp_118_reg_5893 <= {{add_ln55_53_fu_3843_p2[48:25]}};
        tmp_72_reg_5888 <= {{add_ln55_16_fu_3820_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln38_fu_1290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln53_2_reg_5127 <= add_ln53_2_fu_1714_p2;
        add_ln55_63_reg_5115 <= add_ln55_63_fu_1684_p2;
        add_ln55_65_reg_4933 <= add_ln55_65_fu_1352_p2;
        add_ln55_67_reg_4996[15 : 1] <= add_ln55_67_fu_1468_p2[15 : 1];
        and_ln38_reg_4978 <= and_ln38_fu_1400_p2;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5041 <= tmp_61_cast_fu_1532_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5047 <= tmp_61_cast_fu_1532_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5058 <= tmp_62_cast_fu_1566_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5064 <= tmp_62_cast_fu_1566_p1;
        empty_214_reg_4941 <= empty_214_fu_1373_p1;
        icmp_ln40_reg_4918 <= icmp_ln40_fu_1314_p2;
        icmp_ln42_1_reg_5035 <= icmp_ln42_1_fu_1518_p2;
        icmp_ln55_reg_5093 <= icmp_ln55_fu_1616_p2;
        indvars_iv_next606_dup_reg_4986 <= indvars_iv_next606_dup_fu_1406_p2;
        select_ln38_reg_4926 <= select_ln38_fu_1320_p3;
        select_ln40_1_reg_4991 <= select_ln40_1_fu_1426_p3;
        select_ln55_2_reg_5104 <= select_ln55_2_fu_1658_p3;
        tmp_12_reg_5070 <= add_ln53_fu_1546_p2[32'd7];
        tmp_15_reg_5099 <= add_ln55_61_fu_1628_p2[32'd7];
        tmp_16_reg_5109 <= mul_ln55_75_fu_1670_p2[32'd17];
        tmp_51_reg_5121 <= mul_ln55_76_fu_1700_p2[32'd17];
        tmp_53_reg_5133 <= mul_ln55_77_fu_1724_p2[32'd17];
        tmp_79_reg_5144 <= mul_ln55_78_fu_1754_p2[32'd17];
        tmp_reg_5053 <= select_ln40_fu_1418_p3[32'd7];
        trunc_ln42_reg_5012 <= trunc_ln42_fu_1478_p1;
        zext_ln42_reg_5005[7 : 0] <= zext_ln42_fu_1474_p1[7 : 0];
        zext_ln55_12_reg_5017[7 : 0] <= zext_ln55_12_fu_1502_p1[7 : 0];
        zext_ln55_18_reg_5075[7 : 0] <= zext_ln55_18_fu_1600_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        add_ln55_103_reg_6021 <= add_ln55_103_fu_4186_p2;
        add_ln55_107_reg_6031 <= add_ln55_107_fu_4200_p2;
        add_ln55_108_reg_6036 <= add_ln55_108_fu_4204_p2;
        add_ln55_112_reg_6063 <= add_ln55_112_fu_4240_p2;
        add_ln55_113_reg_6068 <= add_ln55_113_fu_4244_p2;
        add_ln58_10_reg_6082 <= add_ln58_10_fu_4304_p2;
        add_ln58_6_reg_6050 <= add_ln58_6_fu_4226_p2;
        icmp_ln58_10_reg_6078 <= icmp_ln58_10_fu_4298_p2;
        icmp_ln58_6_reg_6046 <= icmp_ln58_6_fu_4220_p2;
        tmp_90_reg_6090 <= {{add_ln55_47_fu_4321_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln55_69_reg_5272[15 : 1] <= add_ln55_69_fu_2089_p2[15 : 1];
        sext_ln38_2_reg_5252 <= sext_ln38_2_fu_2006_p1;
        sext_ln38_3_reg_5257 <= sext_ln38_3_fu_2012_p1;
        sext_ln55_3_reg_5292 <= sext_ln55_3_fu_2126_p1;
        tmp_44_reg_5325 <= tmp_44_fu_2228_p4;
        tmp_54_reg_5315 <= {{add_ln55_2_fu_2150_p2[48:25]}};
        tmp_78_reg_5320 <= {{add_ln55_21_fu_2212_p2[48:25]}};
        zext_ln55_38_reg_5297[8 : 0] <= zext_ln55_38_fu_2156_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln55_71_reg_5465[15 : 1] <= add_ln55_71_fu_2641_p2[15 : 1];
        sext_ln38_8_reg_5445 <= sext_ln38_8_fu_2558_p1;
        sext_ln38_9_reg_5450 <= sext_ln38_9_fu_2564_p1;
        sext_ln55_9_reg_5494 <= sext_ln55_9_fu_2689_p1;
        tmp_109_reg_5510 <= {{add_ln55_44_fu_2784_p2[48:25]}};
        tmp_20_reg_5499 <= {{add_ln55_7_fu_2713_p2[48:25]}};
        tmp_86_reg_5505 <= {{add_ln55_26_fu_2760_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln55_73_reg_5598[15 : 1] <= add_ln55_73_fu_3038_p2[15 : 1];
        add_ln55_75_reg_5608[15 : 1] <= add_ln55_75_fu_3090_p2[15 : 1];
        sext_ln38_12_reg_5577 <= sext_ln38_12_fu_2945_p1;
        sext_ln38_13_reg_5582 <= sext_ln38_13_fu_2951_p1;
        sext_ln55_13_reg_5639 <= sext_ln55_13_fu_3155_p1;
        tmp_64_reg_5644 <= {{add_ln55_10_fu_3161_p2[48:25]}};
        tmp_89_reg_5649 <= {{add_ln55_29_fu_3209_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        add_ln58_11_reg_6132 <= add_ln58_11_fu_4418_p2;
        add_ln58_7_reg_6110 <= add_ln58_7_fu_4390_p2;
        icmp_ln58_11_reg_6128 <= icmp_ln58_11_fu_4412_p2;
        icmp_ln58_7_reg_6106 <= icmp_ln58_7_fu_4384_p2;
        tmp_95_reg_6140 <= {{add_ln55_51_fu_4458_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        add_ln58_12_reg_6182 <= add_ln58_12_fu_4555_p2;
        add_ln58_8_reg_6170 <= add_ln58_8_fu_4532_p2;
        icmp_ln58_12_reg_6178 <= icmp_ln58_12_fu_4549_p2;
        icmp_ln58_8_reg_6166 <= icmp_ln58_8_fu_4526_p2;
        tmp_100_reg_6190 <= {{add_ln55_55_fu_4595_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        add_ln58_13_reg_6231 <= add_ln58_13_fu_4746_p2;
        add_ln58_4_reg_6205 <= add_ln58_4_fu_4665_p2;
        icmp_ln58_13_reg_6227 <= icmp_ln58_13_fu_4740_p2;
        icmp_ln58_4_reg_6201 <= icmp_ln58_4_fu_4659_p2;
        sext_ln38_24_reg_6196 <= sext_ln38_24_fu_4611_p1;
        tmp_123_reg_6239 <= {{add_ln55_58_fu_4781_p2[48:25]}};
        tmp_80_reg_6211 <= {{add_ln55_39_fu_4707_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln58_14_reg_6258 <= add_ln58_14_fu_4866_p2;
        add_ln58_9_reg_6248 <= add_ln58_9_fu_4815_p2;
        icmp_ln58_14_reg_6254 <= icmp_ln58_14_fu_4860_p2;
        icmp_ln58_9_reg_6244 <= icmp_ln58_9_fu_4809_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln58_1_reg_5559 <= add_ln58_1_fu_2869_p2;
        sext_ln38_10_reg_5515 <= sext_ln38_10_fu_2800_p1;
        sext_ln38_11_reg_5520 <= sext_ln38_11_fu_2806_p1;
        tmp_110_reg_5572 <= {{add_ln55_45_fu_2915_p2[48:25]}};
        tmp_62_reg_5567 <= {{add_ln55_8_fu_2892_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln58_2_reg_5700 <= add_ln58_2_fu_3324_p2;
        icmp_ln58_2_reg_5696 <= icmp_ln58_2_fu_3318_p2;
        sext_ln38_14_reg_5654 <= sext_ln38_14_fu_3225_p1;
        sext_ln38_15_reg_5660 <= sext_ln38_15_fu_3230_p1;
        tmp_114_reg_5713 <= {{add_ln55_49_fu_3389_p2[48:25]}};
        tmp_91_reg_5708 <= {{add_ln55_30_fu_3341_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        add_ln58_5_reg_5965 <= add_ln58_5_fu_4056_p2;
        icmp_ln58_5_reg_5961 <= icmp_ln58_5_fu_4050_p2;
        tmp_107_reg_6006 <= {{add_ln55_42_fu_4097_p2[48:25]}};
        tmp_111_reg_6011 <= {{add_ln55_46_fu_4146_p2[48:25]}};
        tmp_121_reg_6016 <= {{add_ln55_56_fu_4170_p2[48:25]}};
        tmp_65_reg_5973 <= {{add_ln55_27_fu_4074_p2[48:25]}};
        zext_ln55_52_reg_5979[8 : 0] <= zext_ln55_52_fu_4103_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln58_reg_5376 <= add_ln58_fu_2336_p2;
        icmp_ln58_reg_5372 <= icmp_ln58_fu_2330_p2;
        sext_ln38_4_reg_5331 <= sext_ln38_4_fu_2237_p1;
        sext_ln38_5_reg_5336 <= sext_ln38_5_fu_2242_p1;
        tmp_104_reg_5389 <= {{add_ln55_41_fu_2401_p2[48:25]}};
        tmp_81_reg_5384 <= {{add_ln55_22_fu_2353_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5041_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5041;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5047_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5047;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5058_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5058;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5064_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5064;
        icmp_ln38_reg_4914 <= icmp_ln38_fu_1290_p2;
        icmp_ln38_reg_4914_pp0_iter1_reg <= icmp_ln38_reg_4914;
        r_2_reg_4906 <= r_fu_194;
        tmp_12_reg_5070_pp0_iter1_reg <= tmp_12_reg_5070;
        tmp_15_reg_5099_pp0_iter1_reg <= tmp_15_reg_5099;
        tmp_reg_5053_pp0_iter1_reg <= tmp_reg_5053;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5171 <= tmp_64_cast_fu_1875_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5177 <= tmp_64_cast_fu_1875_p1;
        select_ln55_4_reg_5224 <= select_ln55_4_fu_1947_p3;
        sext_ln38_1_reg_5155 <= sext_ln38_1_fu_1813_p1;
        sext_ln38_reg_5150 <= sext_ln38_fu_1807_p1;
        tmp_106_reg_5246 <= mul_ln55_79_fu_1987_p2[32'd17];
        tmp_38_reg_5235 <= tmp_38_fu_1963_p4;
        tmp_49_reg_5201 <= {{add_ln55_fu_1857_p2[48:25]}};
        tmp_s_reg_5229 <= tmp_s_fu_1954_p4;
        zext_ln55_24_reg_5183[8 : 0] <= zext_ln55_24_fu_1881_p1[8 : 0];
        zext_ln55_31_reg_5206[8 : 0] <= zext_ln55_31_fu_1922_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5171_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5171;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5177_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5177;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1244 <= {{grp_fu_1075_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1248 <= {{grp_fu_1083_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1252 <= {{grp_fu_1071_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        sext_ln38_16_reg_5718 <= sext_ln38_16_fu_3405_p1;
        sext_ln38_17_reg_5723 <= sext_ln38_17_fu_3411_p1;
        tmp_68_reg_5759 <= {{add_ln55_13_fu_3501_p2[48:25]}};
        tmp_93_reg_5764 <= {{add_ln55_32_fu_3525_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        sext_ln38_18_reg_5769 <= sext_ln38_18_fu_3541_p1;
        sext_ln38_19_reg_5774 <= sext_ln38_19_fu_3547_p1;
        sext_ln55_19_reg_5810 <= sext_ln55_19_fu_3612_p1;
        tmp_117_reg_5826 <= {{add_ln55_52_fu_3707_p2[48:25]}};
        tmp_50_reg_5815 <= {{add_ln55_15_fu_3636_p2[48:25]}};
        tmp_96_reg_5821 <= {{add_ln55_34_fu_3683_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        sext_ln38_22_reg_5898 <= sext_ln38_22_fu_3859_p1;
        sext_ln38_23_reg_5903 <= sext_ln38_23_fu_3865_p1;
        sext_ln55_23_reg_5914 <= sext_ln55_23_fu_3912_p1;
        tmp_74_reg_5919 <= {{add_ln55_18_fu_3918_p2[48:25]}};
        tmp_99_reg_5951 <= {{add_ln55_37_fu_3992_p2[48:25]}};
        zext_ln55_45_reg_5924[8 : 0] <= zext_ln55_45_fu_3934_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        sext_ln38_6_reg_5394 <= sext_ln38_6_fu_2417_p1;
        sext_ln38_7_reg_5399 <= sext_ln38_7_fu_2423_p1;
        tmp_58_reg_5435 <= {{add_ln55_5_fu_2513_p2[48:25]}};
        tmp_83_reg_5440 <= {{add_ln55_24_fu_2537_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        weight_buffer_0_load_24_reg_5956 <= weight_buffer_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln38_reg_4914 == 1'd1) & (1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5058_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5171;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5171_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5041_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5058;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5041;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = tmp_62_cast_fu_1566_p1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5058_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5058;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5041_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5171;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5041;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = tmp_64_cast_fu_1875_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = tmp_61_cast_fu_1532_p1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln58_14_reg_6258;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln58_13_reg_6231;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln58_9_reg_6248;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln58_8_reg_6170;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln58_12_reg_6182;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln58_11_reg_6132;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln58_6_reg_6050;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln58_5_reg_5965;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = 24'd0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln58_7_reg_6110;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln58_4_reg_6205;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln58_10_reg_6082;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln58_3_reg_5880;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln58_2_reg_5700;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln58_1_reg_5559;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln58_reg_5376;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = 24'd0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5099 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5099_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5099_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5070_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5070_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5099_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5070 == 1'd0) 
    & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5070 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln58_3_fu_3791_p2 == 1'd1)) | ((icmp_ln58_12_reg_6178 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5099_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln58_9_reg_6244 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5070_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln58_13_reg_6227 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5099_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln58_14_reg_6254 == 1'd1) & (1'b0 == ap_block_pp0_stage9_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5099_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln58_4_reg_6201 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5053_pp0_iter1_reg == 1'd0) & (icmp_ln38_reg_4914_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln58_6_reg_6046 == 1'd1) & (icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5070 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln58_5_reg_5961 == 1'd1) & (icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5070 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5053_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5070_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_15_reg_5099 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln58_reg_5372 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln58_1_fu_2863_p2 == 1'd1)) | ((icmp_ln38_reg_4914 == 1'd0) & (icmp_ln58_2_reg_5696 == 1'd1) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln58_8_reg_6166 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5070_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln58_7_reg_6106 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5070 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) 
    | ((icmp_ln58_11_reg_6128 == 1'd1) & (icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_15_reg_5099 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln58_10_reg_6078 == 1'd1) & (icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_15_reg_5099 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_57_fu_4723_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_50_fu_4479_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_56_fu_4395_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_55_fu_4234_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_53_fu_4112_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_46_fu_3943_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_36_fu_3773_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_23_fu_3586_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_42_fu_3450_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_28_fu_3269_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_16_fu_3101_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_34_fu_2845_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_21_fu_2663_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_40_fu_2462_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_26_fu_2281_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_14_fu_2100_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_32_fu_1931_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln55_19_fu_1610_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_43_fu_4474_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_49_fu_4337_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_48_fu_4194_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_54_fu_4123_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_47_fu_3954_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_29_fu_3763_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_17_fu_3576_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_35_fu_3440_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_22_fu_3259_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_41_fu_3111_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_27_fu_2835_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_15_fu_2652_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_33_fu_2452_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_20_fu_2271_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_39_fu_2164_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_25_fu_1889_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln55_13_fu_1512_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_57_fu_4723_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_50_fu_4479_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_56_fu_4395_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_55_fu_4234_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_53_fu_4112_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_46_fu_3943_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_36_fu_3773_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_23_fu_3586_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_42_fu_3450_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_28_fu_3269_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_16_fu_3101_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_34_fu_2845_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_21_fu_2663_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_40_fu_2462_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_26_fu_2281_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_14_fu_2100_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_32_fu_1931_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln55_19_fu_1610_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_43_fu_4474_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_49_fu_4337_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_48_fu_4194_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_54_fu_4123_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_47_fu_3954_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_29_fu_3763_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_17_fu_3576_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_35_fu_3440_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_22_fu_3259_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_41_fu_3111_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_27_fu_2835_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_15_fu_2652_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_33_fu_2452_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_20_fu_2271_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_39_fu_2164_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_25_fu_1889_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln55_13_fu_1512_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5064_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5177;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5177_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5047_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5064;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5047;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = tmp_62_cast_fu_1566_p1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5064_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5064;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5047_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5177;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5047;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = tmp_64_cast_fu_1875_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = tmp_61_cast_fu_1532_p1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln58_14_reg_6258;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln58_13_reg_6231;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln58_9_reg_6248;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln58_8_reg_6170;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln58_12_reg_6182;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln58_11_reg_6132;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln58_6_reg_6050;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln58_5_reg_5965;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = 24'd0;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln58_7_reg_6110;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln58_4_reg_6205;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln58_10_reg_6082;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln58_3_reg_5880;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln58_2_reg_5700;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln58_1_reg_5559;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln58_reg_5376;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = 24'd0;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5099 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5099_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5099_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5070_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5070_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5099_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5070 == 1'd1) 
    & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5070 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln58_3_fu_3791_p2 == 1'd1)) | ((icmp_ln58_12_reg_6178 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5099_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln58_9_reg_6244 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5070_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln58_13_reg_6227 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5099_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln58_14_reg_6254 == 1'd1) & (1'b0 == ap_block_pp0_stage9_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5099_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln58_4_reg_6201 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5053_pp0_iter1_reg == 1'd1) & (icmp_ln38_reg_4914_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln58_6_reg_6046 == 1'd1) & (icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5070 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln58_5_reg_5961 == 1'd1) & (icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5070 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5053_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5070_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_15_reg_5099 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln58_reg_5372 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln58_1_fu_2863_p2 == 1'd1)) | ((icmp_ln38_reg_4914 == 1'd0) & (icmp_ln58_2_reg_5696 == 1'd1) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5053 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln58_8_reg_6166 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5070_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln58_7_reg_6106 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5070 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) 
    | ((icmp_ln58_11_reg_6128 == 1'd1) & (icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_15_reg_5099 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln58_10_reg_6078 == 1'd1) & (icmp_ln38_reg_4914 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_15_reg_5099 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1067_p0 = sext_ln55_34_fu_4819_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1067_p0 = sext_ln55_24_fu_4616_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1067_p0 = sext_ln55_28_fu_4484_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1067_p0 = sext_ln55_27_fu_4342_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1067_p0 = sext_ln55_30_fu_4257_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1067_p0 = sext_ln55_25_fu_4008_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1067_p0 = sext_ln55_22_fu_3881_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1067_p0 = sext_ln55_20_fu_3801_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1067_p0 = sext_ln55_18_fu_3599_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1067_p0 = sext_ln55_16_fu_3464_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1067_p0 = sext_ln55_14_fu_3275_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1067_p0 = sext_ln55_12_fu_3124_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1067_p0 = sext_ln55_10_fu_2873_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1067_p0 = sext_ln55_8_fu_2676_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1067_p0 = sext_ln55_6_fu_2476_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1067_p0 = sext_ln55_4_fu_2287_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1067_p0 = sext_ln55_2_fu_2106_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1067_p0 = sext_ln55_fu_1838_p1;
    end else begin
        grp_fu_1067_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1067_p1 = sext_ln38_24_reg_6196;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1067_p1 = sext_ln38_24_fu_4611_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1067_p1 = sext_ln38_19_reg_5774;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1067_p1 = sext_ln38_14_reg_5654;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1067_p1 = sext_ln38_4_reg_5331;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1067_p1 = sext_ln38_22_fu_3859_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1067_p1 = sext_ln38_20_fu_3723_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1067_p1 = sext_ln38_18_fu_3541_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1067_p1 = sext_ln38_16_fu_3405_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1067_p1 = sext_ln38_14_fu_3225_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1067_p1 = sext_ln38_12_fu_2945_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1067_p1 = sext_ln38_10_fu_2800_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1067_p1 = sext_ln38_8_fu_2558_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1067_p1 = sext_ln38_6_fu_2417_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1067_p1 = sext_ln38_4_fu_2237_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1067_p1 = sext_ln38_2_fu_2006_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1067_p1 = sext_ln38_fu_1807_p1;
    end else begin
        grp_fu_1067_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1071_p0 = sext_ln55_24_fu_4616_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            grp_fu_1071_p0 = sext_ln55_28_fu_4484_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_1071_p0 = sext_ln55_27_fu_4342_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            grp_fu_1071_p0 = sext_ln55_31_fu_4309_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1071_p0 = sext_ln55_26_fu_4061_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1071_p0 = sext_ln55_23_fu_3912_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1071_p0 = sext_ln55_21_fu_3814_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1071_p0 = sext_ln55_19_fu_3612_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1071_p0 = sext_ln55_17_fu_3494_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1071_p0 = sext_ln55_15_fu_3329_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1071_p0 = sext_ln55_13_fu_3155_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1071_p0 = sext_ln55_11_fu_2886_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1071_p0 = sext_ln55_9_fu_2689_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1071_p0 = sext_ln55_7_fu_2506_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1071_p0 = sext_ln55_5_fu_2341_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1071_p0 = sext_ln55_3_fu_2126_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1071_p0 = sext_ln55_1_fu_1843_p1;
        end else begin
            grp_fu_1071_p0 = 'bx;
        end
    end else begin
        grp_fu_1071_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1071_p1 = sext_ln38_23_reg_5903;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1071_p1 = sext_ln38_18_reg_5769;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1071_p1 = sext_ln38_13_reg_5582;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1071_p1 = sext_ln38_9_reg_5450;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1071_p1 = sext_ln38_23_fu_3865_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1071_p1 = sext_ln38_21_fu_3729_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1071_p1 = sext_ln38_19_fu_3547_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1071_p1 = sext_ln38_17_fu_3411_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1071_p1 = sext_ln38_15_fu_3230_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1071_p1 = sext_ln38_13_fu_2951_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1071_p1 = sext_ln38_11_fu_2806_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1071_p1 = sext_ln38_9_fu_2564_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1071_p1 = sext_ln38_7_fu_2423_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1071_p1 = sext_ln38_5_fu_2242_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1071_p1 = sext_ln38_3_fu_2012_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1071_p1 = sext_ln38_1_fu_1813_p1;
    end else begin
        grp_fu_1071_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1075_p0 = sext_ln55_29_fu_4683_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            grp_fu_1075_p0 = sext_ln55_33_fu_4572_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_1075_p0 = sext_ln55_32_fu_4435_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1075_p0 = sext_ln55_25_fu_4008_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1075_p0 = sext_ln55_22_fu_3881_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1075_p0 = sext_ln55_21_fu_3814_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1075_p0 = sext_ln55_18_fu_3599_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1075_p0 = sext_ln55_16_fu_3464_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1075_p0 = sext_ln55_14_fu_3275_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1075_p0 = sext_ln55_12_fu_3124_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1075_p0 = sext_ln55_11_fu_2886_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1075_p0 = sext_ln55_8_fu_2676_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1075_p0 = sext_ln55_6_fu_2476_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1075_p0 = sext_ln55_4_fu_2287_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1075_p0 = sext_ln55_2_fu_2106_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1075_p0 = sext_ln55_1_fu_1843_p1;
        end else begin
            grp_fu_1075_p0 = 'bx;
        end
    end else begin
        grp_fu_1075_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1075_p1 = sext_ln38_24_fu_4611_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1075_p1 = sext_ln38_19_reg_5774;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1075_p1 = sext_ln38_14_reg_5654;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1075_p1 = sext_ln38_21_reg_5836;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1075_p1 = sext_ln38_20_fu_3723_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1075_p1 = sext_ln38_17_reg_5723;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1075_p1 = sext_ln38_15_reg_5660;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1075_p1 = sext_ln38_13_reg_5582;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1075_p1 = sext_ln38_11_reg_5520;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1075_p1 = sext_ln38_10_fu_2800_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1075_p1 = sext_ln38_7_reg_5399;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1075_p1 = sext_ln38_5_reg_5336;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1075_p1 = sext_ln38_3_reg_5257;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1075_p1 = sext_ln38_1_reg_5155;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1075_p1 = sext_ln38_fu_1807_p1;
    end else begin
        grp_fu_1075_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1079_p0 = sext_ln55_24_fu_4616_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1079_p0 = sext_ln55_26_fu_4061_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1079_p0 = sext_ln55_23_fu_3912_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1079_p0 = sext_ln55_19_reg_5810;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1079_p0 = sext_ln55_19_fu_3612_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1079_p0 = sext_ln55_17_fu_3494_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1079_p0 = sext_ln55_13_reg_5639;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1079_p0 = sext_ln55_13_fu_3155_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1079_p0 = sext_ln55_9_reg_5494;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1079_p0 = sext_ln55_9_fu_2689_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1079_p0 = sext_ln55_7_fu_2506_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1079_p0 = sext_ln55_3_reg_5292;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1079_p0 = sext_ln55_3_fu_2126_p1;
        end else begin
            grp_fu_1079_p0 = 'bx;
        end
    end else begin
        grp_fu_1079_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1079_p1 = sext_ln38_22_reg_5898;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1079_p1 = sext_ln38_8_reg_5445;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1079_p1 = sext_ln38_22_fu_3859_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1079_p1 = sext_ln38_17_reg_5723;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1079_p1 = sext_ln38_18_fu_3541_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1079_p1 = sext_ln38_16_fu_3405_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1079_p1 = sext_ln38_11_reg_5520;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1079_p1 = sext_ln38_12_fu_2945_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1079_p1 = sext_ln38_7_reg_5399;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1079_p1 = sext_ln38_8_fu_2558_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1079_p1 = sext_ln38_6_fu_2417_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1079_p1 = sext_ln38_1_reg_5155;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1079_p1 = sext_ln38_2_fu_2006_p1;
        end else begin
            grp_fu_1079_p1 = 'bx;
        end
    end else begin
        grp_fu_1079_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1083_p0 = sext_ln55_29_fu_4683_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1083_p0 = sext_ln55_23_reg_5914;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1083_p0 = sext_ln55_22_fu_3881_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1083_p0 = sext_ln55_18_fu_3599_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1083_p0 = sext_ln55_17_fu_3494_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1083_p0 = sext_ln55_14_fu_3275_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1083_p0 = sext_ln55_12_fu_3124_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1083_p0 = sext_ln55_8_fu_2676_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1083_p0 = sext_ln55_7_fu_2506_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1083_p0 = sext_ln55_4_fu_2287_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1083_p0 = sext_ln55_2_fu_2106_p1;
        end else begin
            grp_fu_1083_p0 = 'bx;
        end
    end else begin
        grp_fu_1083_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1083_p1 = sext_ln38_23_reg_5903;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1083_p1 = sext_ln38_21_reg_5836;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1083_p1 = sext_ln38_20_reg_5831;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1083_p1 = sext_ln38_16_reg_5718;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1083_p1 = sext_ln38_15_reg_5660;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1083_p1 = sext_ln38_12_reg_5577;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1083_p1 = sext_ln38_10_reg_5515;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1083_p1 = sext_ln38_6_reg_5394;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1083_p1 = sext_ln38_5_reg_5336;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1083_p1 = sext_ln38_2_reg_5252;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1083_p1 = sext_ln38_reg_5150;
        end else begin
            grp_fu_1083_p1 = 'bx;
        end
    end else begin
        grp_fu_1083_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            weight_buffer_0_address0 = add_ln38_24_cast_fu_3870_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            weight_buffer_0_address0 = add_ln38_23_cast_fu_3749_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            weight_buffer_0_address0 = add_ln38_21_cast_fu_3567_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            weight_buffer_0_address0 = add_ln38_19_cast_fu_3431_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            weight_buffer_0_address0 = add_ln38_17_cast_fu_3250_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            weight_buffer_0_address0 = add_ln38_15_cast_fu_2971_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weight_buffer_0_address0 = add_ln38_13_cast_fu_2826_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weight_buffer_0_address0 = add_ln38_11_cast_fu_2584_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weight_buffer_0_address0 = add_ln38_9_cast_fu_2443_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buffer_0_address0 = add_ln38_7_cast_fu_2262_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buffer_0_address0 = add_ln38_5_cast_fu_2032_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buffer_0_address0 = add_ln38_3_cast_fu_1833_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buffer_0_address0 = add_ln38_1_cast_fu_1383_p1;
        end else begin
            weight_buffer_0_address0 = 'bx;
        end
    end else begin
        weight_buffer_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            weight_buffer_0_address1 = add_ln38_22_cast_fu_3739_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            weight_buffer_0_address1 = add_ln38_20_cast_fu_3557_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            weight_buffer_0_address1 = add_ln38_18_cast_fu_3421_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            weight_buffer_0_address1 = add_ln38_16_cast_fu_3240_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            weight_buffer_0_address1 = add_ln38_14_cast_fu_2961_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weight_buffer_0_address1 = add_ln38_12_cast_fu_2816_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weight_buffer_0_address1 = add_ln38_10_cast_fu_2574_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weight_buffer_0_address1 = add_ln38_8_cast_fu_2433_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buffer_0_address1 = add_ln38_6_cast_fu_2252_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buffer_0_address1 = add_ln38_4_cast_fu_2022_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buffer_0_address1 = add_ln38_2_cast_fu_1823_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buffer_0_address1 = select_ln38_2_cast1_fu_1368_p1;
        end else begin
            weight_buffer_0_address1 = 'bx;
        end
    end else begin
        weight_buffer_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weight_buffer_0_ce0 = 1'b1;
    end else begin
        weight_buffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & 
    (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weight_buffer_0_ce1 = 1'b1;
    end else begin
        weight_buffer_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage11)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln38_10_cast_fu_2574_p1 = add_ln38_10_fu_2569_p2;

assign add_ln38_10_fu_2569_p2 = (empty_214_reg_4941 + 10'd10);

assign add_ln38_11_cast_fu_2584_p1 = add_ln38_11_fu_2579_p2;

assign add_ln38_11_fu_2579_p2 = (empty_214_reg_4941 + 10'd11);

assign add_ln38_12_cast_fu_2816_p1 = add_ln38_12_fu_2811_p2;

assign add_ln38_12_fu_2811_p2 = (empty_214_reg_4941 + 10'd12);

assign add_ln38_13_cast_fu_2826_p1 = add_ln38_13_fu_2821_p2;

assign add_ln38_13_fu_2821_p2 = (empty_214_reg_4941 + 10'd13);

assign add_ln38_14_cast_fu_2961_p1 = add_ln38_14_fu_2956_p2;

assign add_ln38_14_fu_2956_p2 = (empty_214_reg_4941 + 10'd14);

assign add_ln38_15_cast_fu_2971_p1 = add_ln38_15_fu_2966_p2;

assign add_ln38_15_fu_2966_p2 = (empty_214_reg_4941 + 10'd15);

assign add_ln38_16_cast_fu_3240_p1 = add_ln38_16_fu_3235_p2;

assign add_ln38_16_fu_3235_p2 = (empty_214_reg_4941 + 10'd16);

assign add_ln38_17_cast_fu_3250_p1 = add_ln38_17_fu_3245_p2;

assign add_ln38_17_fu_3245_p2 = (empty_214_reg_4941 + 10'd17);

assign add_ln38_18_cast_fu_3421_p1 = add_ln38_18_fu_3416_p2;

assign add_ln38_18_fu_3416_p2 = (empty_214_reg_4941 + 10'd18);

assign add_ln38_19_cast_fu_3431_p1 = add_ln38_19_fu_3426_p2;

assign add_ln38_19_fu_3426_p2 = (empty_214_reg_4941 + 10'd19);

assign add_ln38_1_cast_fu_1383_p1 = add_ln38_1_fu_1377_p2;

assign add_ln38_1_fu_1377_p2 = (empty_214_fu_1373_p1 + 10'd1);

assign add_ln38_20_cast_fu_3557_p1 = add_ln38_20_fu_3552_p2;

assign add_ln38_20_fu_3552_p2 = (empty_214_reg_4941 + 10'd20);

assign add_ln38_21_cast_fu_3567_p1 = add_ln38_21_fu_3562_p2;

assign add_ln38_21_fu_3562_p2 = (empty_214_reg_4941 + 10'd21);

assign add_ln38_22_cast_fu_3739_p1 = add_ln38_22_fu_3734_p2;

assign add_ln38_22_fu_3734_p2 = (empty_214_reg_4941 + 10'd22);

assign add_ln38_23_cast_fu_3749_p1 = add_ln38_23_fu_3744_p2;

assign add_ln38_23_fu_3744_p2 = (empty_214_reg_4941 + 10'd23);

assign add_ln38_24_cast_fu_3870_p1 = add_ln38_24_reg_5852;

assign add_ln38_24_fu_3754_p2 = (empty_214_reg_4941 + 10'd24);

assign add_ln38_25_fu_1296_p2 = (indvar_flatten81_fu_206 + 14'd1);

assign add_ln38_2_cast_fu_1823_p1 = add_ln38_2_fu_1818_p2;

assign add_ln38_2_fu_1818_p2 = (empty_214_reg_4941 + 10'd2);

assign add_ln38_3_cast_fu_1833_p1 = add_ln38_3_fu_1828_p2;

assign add_ln38_3_fu_1828_p2 = (empty_214_reg_4941 + 10'd3);

assign add_ln38_4_cast_fu_2022_p1 = add_ln38_4_fu_2017_p2;

assign add_ln38_4_fu_2017_p2 = (empty_214_reg_4941 + 10'd4);

assign add_ln38_5_cast_fu_2032_p1 = add_ln38_5_fu_2027_p2;

assign add_ln38_5_fu_2027_p2 = (empty_214_reg_4941 + 10'd5);

assign add_ln38_6_cast_fu_2252_p1 = add_ln38_6_fu_2247_p2;

assign add_ln38_6_fu_2247_p2 = (empty_214_reg_4941 + 10'd6);

assign add_ln38_7_cast_fu_2262_p1 = add_ln38_7_fu_2257_p2;

assign add_ln38_7_fu_2257_p2 = (empty_214_reg_4941 + 10'd7);

assign add_ln38_8_cast_fu_2433_p1 = add_ln38_8_fu_2428_p2;

assign add_ln38_8_fu_2428_p2 = (empty_214_reg_4941 + 10'd8);

assign add_ln38_9_cast_fu_2443_p1 = add_ln38_9_fu_2438_p2;

assign add_ln38_9_fu_2438_p2 = (empty_214_reg_4941 + 10'd9);

assign add_ln38_fu_1308_p2 = (i_fu_202 + 6'd1);

assign add_ln40_fu_1768_p2 = (indvar_flatten25_fu_198 + 10'd1);

assign add_ln42_fu_1488_p2 = (select_ln40_fu_1418_p3 + 8'd126);

assign add_ln53_1_fu_1622_p2 = (zext_ln42_fu_1474_p1 + 9'd2);

assign add_ln53_2_fu_1714_p2 = (zext_ln42_fu_1474_p1 + 9'd4);

assign add_ln53_3_fu_1738_p2 = (zext_ln42_fu_1474_p1 + 9'd5);

assign add_ln53_4_fu_1972_p2 = (zext_ln42_reg_5005 + 9'd6);

assign add_ln53_fu_1546_p2 = (select_ln40_fu_1418_p3 + 8'd1);

assign add_ln55_100_fu_2458_p2 = (add_ln55_69_reg_5272 + zext_ln55_38_reg_5297);

assign add_ln55_101_fu_3107_p2 = (add_ln55_71_reg_5465 + zext_ln55_38_reg_5297);

assign add_ln55_102_fu_3446_p2 = (add_ln55_73_reg_5598 + zext_ln55_38_reg_5297);

assign add_ln55_103_fu_4186_p2 = (add_ln55_75_reg_5608 + zext_ln55_38_reg_5297);

assign add_ln55_104_fu_3938_p2 = (add_ln55_69_reg_5272 + zext_ln55_45_fu_3934_p1);

assign add_ln55_105_fu_3949_p2 = (add_ln55_67_reg_4996 + zext_ln55_45_fu_3934_p1);

assign add_ln55_106_fu_4190_p2 = (add_ln55_71_reg_5465 + zext_ln55_45_reg_5924);

assign add_ln55_107_fu_4200_p2 = (add_ln55_73_reg_5598 + zext_ln55_45_reg_5924);

assign add_ln55_108_fu_4204_p2 = (add_ln55_75_reg_5608 + zext_ln55_45_reg_5924);

assign add_ln55_109_fu_4107_p2 = (add_ln55_69_reg_5272 + zext_ln55_52_fu_4103_p1);

assign add_ln55_10_fu_3161_p2 = (shl_ln55_s_fu_3147_p3 + grp_fu_1071_p2);

assign add_ln55_110_fu_4118_p2 = (add_ln55_67_reg_4996 + zext_ln55_52_fu_4103_p1);

assign add_ln55_111_fu_4230_p2 = (add_ln55_71_reg_5465 + zext_ln55_52_reg_5979);

assign add_ln55_112_fu_4240_p2 = (add_ln55_73_reg_5598 + zext_ln55_52_reg_5979);

assign add_ln55_113_fu_4244_p2 = (add_ln55_75_reg_5608 + zext_ln55_52_reg_5979);

assign add_ln55_11_fu_3289_p2 = (shl_ln55_10_fu_3282_p3 + grp_fu_1067_p2);

assign add_ln55_12_fu_3470_p2 = (shl_ln55_11_fu_3456_p3 + grp_fu_1067_p2);

assign add_ln55_13_fu_3501_p2 = (shl_ln55_12_fu_3486_p3 + grp_fu_1071_p2);

assign add_ln55_14_fu_3606_p2 = (shl_ln55_13_fu_3592_p3 + grp_fu_1067_p2);

assign add_ln55_15_fu_3636_p2 = (shl_ln55_14_fu_3628_p3 + grp_fu_1071_p2);

assign add_ln55_16_fu_3820_p2 = (shl_ln55_15_fu_3806_p3 + grp_fu_1071_p2);

assign add_ln55_17_fu_3888_p2 = (shl_ln55_16_fu_3874_p3 + grp_fu_1067_p2);

assign add_ln55_18_fu_3918_p2 = (shl_ln55_17_fu_3904_p3 + grp_fu_1071_p2);

assign add_ln55_19_fu_4630_p2 = (shl_ln55_18_fu_4623_p3 + grp_fu_1067_p2);

assign add_ln55_1_fu_2120_p2 = (shl_ln55_1_fu_2113_p3 + grp_fu_1067_p2);

assign add_ln55_20_fu_2188_p2 = (shl_ln55_19_fu_2180_p3 + grp_fu_1075_p2);

assign add_ln55_21_fu_2212_p2 = (shl_ln55_20_fu_2204_p3 + grp_fu_1079_p2);

assign add_ln55_22_fu_2353_p2 = (shl_ln55_21_fu_2346_p3 + grp_fu_1075_p2);

assign add_ln55_23_fu_4021_p2 = (shl_ln55_22_fu_4014_p3 + grp_fu_1067_p2);

assign add_ln55_24_fu_2537_p2 = (shl_ln55_23_fu_2529_p3 + grp_fu_1079_p2);

assign add_ln55_25_fu_2736_p2 = (shl_ln55_24_fu_2729_p3 + grp_fu_1075_p2);

assign add_ln55_26_fu_2760_p2 = (shl_ln55_25_fu_2752_p3 + grp_fu_1079_p2);

assign add_ln55_27_fu_4074_p2 = (shl_ln55_26_fu_4067_p3 + grp_fu_1071_p2);

assign add_ln55_28_fu_3185_p2 = (shl_ln55_27_fu_3177_p3 + grp_fu_1075_p2);

assign add_ln55_29_fu_3209_p2 = (shl_ln55_28_fu_3201_p3 + grp_fu_1079_p2);

assign add_ln55_2_fu_2150_p2 = (shl_ln55_2_fu_2142_p3 + grp_fu_1071_p2);

assign add_ln55_30_fu_3341_p2 = (shl_ln55_29_fu_3334_p3 + grp_fu_1075_p2);

assign add_ln55_31_fu_4355_p2 = (shl_ln55_30_fu_4348_p3 + grp_fu_1067_p2);

assign add_ln55_32_fu_3525_p2 = (shl_ln55_31_fu_3517_p3 + grp_fu_1079_p2);

assign add_ln55_33_fu_3659_p2 = (shl_ln55_32_fu_3652_p3 + grp_fu_1075_p2);

assign add_ln55_34_fu_3683_p2 = (shl_ln55_33_fu_3675_p3 + grp_fu_1079_p2);

assign add_ln55_35_fu_4497_p2 = (shl_ln55_34_fu_4490_p3 + grp_fu_1067_p2);

assign add_ln55_36_fu_3968_p2 = (shl_ln55_35_fu_3960_p3 + grp_fu_1075_p2);

assign add_ln55_37_fu_3992_p2 = (shl_ln55_36_fu_3984_p3 + grp_fu_1079_p2);

assign add_ln55_38_fu_4677_p2 = (shl_ln55_37_fu_4670_p3 + grp_fu_1071_p2);

assign add_ln55_39_fu_4707_p2 = (shl_ln55_38_fu_4699_p3 + grp_fu_1075_p2);

assign add_ln55_3_fu_2301_p2 = (shl_ln55_3_fu_2294_p3 + grp_fu_1067_p2);

assign add_ln55_40_fu_2377_p2 = (shl_ln55_39_fu_2369_p3 + grp_fu_1079_p2);

assign add_ln55_41_fu_2401_p2 = (shl_ln55_40_fu_2393_p3 + grp_fu_1083_p2);

assign add_ln55_42_fu_4097_p2 = (shl_ln55_41_fu_4090_p3 + grp_fu_1075_p2);

assign add_ln55_43_fu_4269_p2 = (shl_ln55_42_fu_4262_p3 + grp_fu_1067_p2);

assign add_ln55_44_fu_2784_p2 = (shl_ln55_43_fu_2776_p3 + grp_fu_1083_p2);

assign add_ln55_45_fu_2915_p2 = (shl_ln55_44_fu_2908_p3 + grp_fu_1079_p2);

assign add_ln55_46_fu_4146_p2 = (shl_ln55_45_fu_4139_p3 + grp_fu_1079_p2);

assign add_ln55_47_fu_4321_p2 = (shl_ln55_46_fu_4314_p3 + grp_fu_1071_p2);

assign add_ln55_48_fu_3365_p2 = (shl_ln55_47_fu_3357_p3 + grp_fu_1079_p2);

assign add_ln55_49_fu_3389_p2 = (shl_ln55_48_fu_3381_p3 + grp_fu_1083_p2);

assign add_ln55_4_fu_2482_p2 = (shl_ln55_4_fu_2468_p3 + grp_fu_1067_p2);

assign add_ln55_50_fu_4429_p2 = (shl_ln55_49_fu_4422_p3 + grp_fu_1071_p2);

assign add_ln55_51_fu_4458_p2 = (shl_ln55_50_fu_4450_p3 + grp_fu_1075_p2);

assign add_ln55_52_fu_3707_p2 = (shl_ln55_51_fu_3699_p3 + grp_fu_1083_p2);

assign add_ln55_53_fu_3843_p2 = (shl_ln55_52_fu_3836_p3 + grp_fu_1079_p2);

assign add_ln55_54_fu_4566_p2 = (shl_ln55_53_fu_4559_p3 + grp_fu_1071_p2);

assign add_ln55_55_fu_4595_p2 = (shl_ln55_54_fu_4587_p3 + grp_fu_1075_p2);

assign add_ln55_56_fu_4170_p2 = (shl_ln55_55_fu_4162_p3 + grp_fu_1083_p2);

assign add_ln55_57_fu_4757_p2 = (shl_ln55_56_fu_4750_p3 + grp_fu_1079_p2);

assign add_ln55_58_fu_4781_p2 = (shl_ln55_57_fu_4773_p3 + grp_fu_1083_p2);

assign add_ln55_59_fu_4831_p2 = (shl_ln55_58_fu_4824_p3 + grp_fu_1067_p2);

assign add_ln55_5_fu_2513_p2 = (shl_ln55_5_fu_2498_p3 + grp_fu_1071_p2);

assign add_ln55_60_fu_1552_p2 = (trunc_ln42_fu_1478_p1 + 7'd1);

assign add_ln55_61_fu_1628_p2 = (select_ln40_fu_1418_p3 + 8'd2);

assign add_ln55_62_fu_1863_p2 = (trunc_ln42_reg_5012 + 7'd2);

assign add_ln55_63_fu_1684_p2 = (zext_ln42_fu_1474_p1 + 9'd3);

assign add_ln55_64_fu_1690_p2 = (select_ln40_fu_1418_p3 + 8'd3);

assign add_ln55_65_fu_1352_p2 = (zext_ln55_1_fu_1348_p1 + zext_ln55_fu_1336_p1);

assign add_ln55_66_fu_1438_p2 = (add_ln55_65_fu_1352_p2 + zext_ln55_2_fu_1434_p1);

assign add_ln55_67_fu_1468_p2 = (p_shl1_fu_1448_p3 + zext_ln55_3_fu_1464_p1);

assign add_ln55_68_fu_2060_p2 = (add_ln55_65_reg_4933 + zext_ln55_4_fu_2056_p1);

assign add_ln55_69_fu_2089_p2 = (p_shl3_fu_2069_p3 + zext_ln55_5_fu_2085_p1);

assign add_ln55_6_fu_2683_p2 = (shl_ln55_6_fu_2669_p3 + grp_fu_1067_p2);

assign add_ln55_70_fu_2612_p2 = (add_ln55_65_reg_4933 + zext_ln55_6_fu_2608_p1);

assign add_ln55_71_fu_2641_p2 = (p_shl5_fu_2621_p3 + zext_ln55_7_fu_2637_p1);

assign add_ln55_72_fu_3009_p2 = (add_ln55_65_reg_4933 + zext_ln55_8_fu_3005_p1);

assign add_ln55_73_fu_3038_p2 = (p_shl7_fu_3018_p3 + zext_ln55_9_fu_3034_p1);

assign add_ln55_74_fu_3061_p2 = (add_ln55_65_reg_4933 + zext_ln55_10_fu_3057_p1);

assign add_ln55_75_fu_3090_p2 = (p_shl9_fu_3070_p3 + zext_ln55_11_fu_3086_p1);

assign add_ln55_76_fu_1506_p2 = (add_ln55_67_fu_1468_p2 + zext_ln55_12_fu_1502_p1);

assign add_ln55_77_fu_2095_p2 = (add_ln55_69_fu_2089_p2 + zext_ln55_12_reg_5017);

assign add_ln55_78_fu_2647_p2 = (add_ln55_71_fu_2641_p2 + zext_ln55_12_reg_5017);

assign add_ln55_79_fu_3096_p2 = (add_ln55_73_fu_3038_p2 + zext_ln55_12_reg_5017);

assign add_ln55_7_fu_2713_p2 = (shl_ln55_7_fu_2705_p3 + grp_fu_1071_p2);

assign add_ln55_80_fu_3572_p2 = (add_ln55_75_reg_5608 + zext_ln55_12_reg_5017);

assign add_ln55_81_fu_1586_p2 = (select_ln40_fu_1418_p3 + 8'd127);

assign add_ln55_82_fu_1604_p2 = (add_ln55_67_fu_1468_p2 + zext_ln55_18_fu_1600_p1);

assign add_ln55_83_fu_2267_p2 = (add_ln55_69_reg_5272 + zext_ln55_18_reg_5075);

assign add_ln55_84_fu_2658_p2 = (add_ln55_71_fu_2641_p2 + zext_ln55_18_reg_5075);

assign add_ln55_85_fu_3255_p2 = (add_ln55_73_reg_5598 + zext_ln55_18_reg_5075);

assign add_ln55_86_fu_3582_p2 = (add_ln55_75_reg_5608 + zext_ln55_18_reg_5075);

assign add_ln55_87_fu_1884_p2 = (add_ln55_67_reg_4996 + zext_ln55_24_fu_1881_p1);

assign add_ln55_88_fu_2277_p2 = (add_ln55_69_reg_5272 + zext_ln55_24_reg_5183);

assign add_ln55_89_fu_2831_p2 = (add_ln55_71_reg_5465 + zext_ln55_24_reg_5183);

assign add_ln55_8_fu_2892_p2 = (shl_ln55_8_fu_2878_p3 + grp_fu_1071_p2);

assign add_ln55_90_fu_3265_p2 = (add_ln55_73_reg_5598 + zext_ln55_24_reg_5183);

assign add_ln55_91_fu_3759_p2 = (add_ln55_75_reg_5608 + zext_ln55_24_reg_5183);

assign add_ln55_92_fu_1910_p2 = ($signed(zext_ln42_reg_5005) + $signed(9'd385));

assign add_ln55_93_fu_1926_p2 = (add_ln55_67_reg_4996 + zext_ln55_31_fu_1922_p1);

assign add_ln55_94_fu_2448_p2 = (add_ln55_69_reg_5272 + zext_ln55_31_reg_5206);

assign add_ln55_95_fu_2841_p2 = (add_ln55_71_reg_5465 + zext_ln55_31_reg_5206);

assign add_ln55_96_fu_3436_p2 = (add_ln55_73_reg_5598 + zext_ln55_31_reg_5206);

assign add_ln55_97_fu_3769_p2 = (add_ln55_75_reg_5608 + zext_ln55_31_reg_5206);

assign add_ln55_98_fu_1942_p2 = ($signed(zext_ln42_reg_5005) + $signed(9'd386));

assign add_ln55_99_fu_2159_p2 = (add_ln55_67_reg_4996 + zext_ln55_38_fu_2156_p1);

assign add_ln55_9_fu_3131_p2 = (shl_ln55_9_fu_3117_p3 + grp_fu_1067_p2);

assign add_ln55_fu_1857_p2 = (shl_ln1_fu_1849_p3 + grp_fu_1071_p2);

assign add_ln58_10_fu_4304_p2 = ($signed(tmp_85_fu_4275_p4) + $signed(tmp_44_reg_5325));

assign add_ln58_11_fu_4418_p2 = ($signed(tmp_90_reg_6090) + $signed(add_ln58_10_reg_6082));

assign add_ln58_12_fu_4555_p2 = ($signed(tmp_95_reg_6140) + $signed(add_ln58_11_reg_6132));

assign add_ln58_13_fu_4746_p2 = ($signed(tmp_100_reg_6190) + $signed(add_ln58_12_reg_6182));

assign add_ln58_14_fu_4866_p2 = ($signed(tmp_105_fu_4837_p4) + $signed(add_ln58_13_reg_6231));

assign add_ln58_1_fu_2869_p2 = ($signed(tmp_20_reg_5499) + $signed(add_ln58_reg_5376));

assign add_ln58_2_fu_3324_p2 = ($signed(tmp_26_fu_3295_p4) + $signed(add_ln58_1_reg_5559));

assign add_ln58_3_fu_3797_p2 = ($signed(tmp_50_reg_5815) + $signed(add_ln58_2_reg_5700));

assign add_ln58_4_fu_4665_p2 = ($signed(tmp_55_fu_4636_p4) + $signed(add_ln58_3_reg_5880));

assign add_ln58_5_fu_4056_p2 = ($signed(tmp_60_fu_4027_p4) + $signed(tmp_38_reg_5235));

assign add_ln58_6_fu_4226_p2 = ($signed(tmp_65_reg_5973) + $signed(add_ln58_5_reg_5965));

assign add_ln58_7_fu_4390_p2 = ($signed(tmp_70_fu_4361_p4) + $signed(add_ln58_6_reg_6050));

assign add_ln58_8_fu_4532_p2 = ($signed(tmp_75_fu_4503_p4) + $signed(add_ln58_7_reg_6110));

assign add_ln58_9_fu_4815_p2 = ($signed(tmp_80_reg_6211) + $signed(add_ln58_8_reg_6170));

assign add_ln58_fu_2336_p2 = ($signed(tmp_2_fu_2307_p4) + $signed(tmp_s_reg_5229));

assign and_ln38_fu_1400_p2 = (xor_ln38_fu_1388_p2 & icmp_ln42_fu_1394_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage11;

assign empty_212_fu_2934_p2 = (r_2_reg_4906 + 3'd3);

assign empty_213_fu_2939_p2 = (zext_ln40_fu_2931_p1 + 4'd4);

assign empty_214_fu_1373_p1 = mul_ln38_fu_1362_p2[9:0];

assign empty_fu_2553_p2 = (r_2_reg_4906 + 3'd2);

assign grp_fu_1105_p4 = {{grp_fu_1067_p2[48:25]}};

assign grp_fu_1115_p4 = {{grp_fu_1075_p2[48:25]}};

assign icmp_ln38_fu_1290_p2 = ((indvar_flatten81_fu_206 == 14'd13600) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_1314_p2 = ((indvar_flatten25_fu_198 == 10'd425) ? 1'b1 : 1'b0);

assign icmp_ln42_1_fu_1518_p2 = ((select_ln40_fu_1418_p3 > 8'd129) ? 1'b1 : 1'b0);

assign icmp_ln42_2_fu_1482_p2 = ((select_ln40_fu_1418_p3 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_1394_p2 = ((col_fu_190 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_1580_p2 = ((add_ln53_fu_1546_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_1642_p2 = ((add_ln53_1_fu_1622_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_1905_p2 = ((add_ln55_63_reg_5115 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln55_4_fu_1937_p2 = ((add_ln53_2_reg_5127 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_1616_p2 = ((add_ln53_fu_1546_p2 > 8'd129) ? 1'b1 : 1'b0);

assign icmp_ln58_10_fu_4298_p2 = ((sext_ln58_21_fu_4288_p1 == sub_ln58_10_fu_4292_p2) ? 1'b1 : 1'b0);

assign icmp_ln58_11_fu_4412_p2 = ((sext_ln58_23_fu_4403_p1 == sub_ln58_11_fu_4406_p2) ? 1'b1 : 1'b0);

assign icmp_ln58_12_fu_4549_p2 = ((sext_ln58_25_fu_4540_p1 == sub_ln58_12_fu_4543_p2) ? 1'b1 : 1'b0);

assign icmp_ln58_13_fu_4740_p2 = ((sext_ln58_27_fu_4731_p1 == sub_ln58_13_fu_4734_p2) ? 1'b1 : 1'b0);

assign icmp_ln58_14_fu_4860_p2 = ((sext_ln58_29_fu_4850_p1 == sub_ln58_14_fu_4854_p2) ? 1'b1 : 1'b0);

assign icmp_ln58_1_fu_2863_p2 = ((sext_ln58_3_fu_2854_p1 == sub_ln58_1_fu_2857_p2) ? 1'b1 : 1'b0);

assign icmp_ln58_2_fu_3318_p2 = ((sext_ln58_5_fu_3308_p1 == sub_ln58_2_fu_3312_p2) ? 1'b1 : 1'b0);

assign icmp_ln58_3_fu_3791_p2 = ((sext_ln58_7_fu_3782_p1 == sub_ln58_3_fu_3785_p2) ? 1'b1 : 1'b0);

assign icmp_ln58_4_fu_4659_p2 = ((sext_ln58_9_fu_4649_p1 == sub_ln58_4_fu_4653_p2) ? 1'b1 : 1'b0);

assign icmp_ln58_5_fu_4050_p2 = ((sext_ln58_11_fu_4040_p1 == sub_ln58_5_fu_4044_p2) ? 1'b1 : 1'b0);

assign icmp_ln58_6_fu_4220_p2 = ((sext_ln58_13_fu_4211_p1 == sub_ln58_6_fu_4214_p2) ? 1'b1 : 1'b0);

assign icmp_ln58_7_fu_4384_p2 = ((sext_ln58_15_fu_4374_p1 == sub_ln58_7_fu_4378_p2) ? 1'b1 : 1'b0);

assign icmp_ln58_8_fu_4526_p2 = ((sext_ln58_17_fu_4516_p1 == sub_ln58_8_fu_4520_p2) ? 1'b1 : 1'b0);

assign icmp_ln58_9_fu_4809_p2 = ((sext_ln58_19_fu_4800_p1 == sub_ln58_9_fu_4803_p2) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_2330_p2 = ((sext_ln58_1_fu_2320_p1 == sub_ln58_fu_2324_p2) ? 1'b1 : 1'b0);

assign indvars_iv_next606_dup_fu_1406_p2 = (select_ln38_fu_1320_p3 + 3'd1);

assign indvars_iv_next606_fu_2001_p2 = (r_2_reg_4906 + 3'd1);

assign indvars_iv_next606_mid1_fu_2044_p2 = (select_ln38_reg_4926 + 3'd2);

assign mul_ln38_fu_1362_p0 = mul_ln38_fu_1362_p00;

assign mul_ln38_fu_1362_p00 = select_ln38_1_fu_1328_p3;

assign mul_ln38_fu_1362_p1 = 11'd25;

assign mul_ln55_75_fu_1670_p0 = mul_ln55_75_fu_1670_p00;

assign mul_ln55_75_fu_1670_p00 = add_ln53_1_fu_1622_p2;

assign mul_ln55_75_fu_1670_p1 = 19'd1009;

assign mul_ln55_76_fu_1700_p0 = mul_ln55_76_fu_1700_p00;

assign mul_ln55_76_fu_1700_p00 = add_ln55_63_fu_1684_p2;

assign mul_ln55_76_fu_1700_p1 = 19'd1009;

assign mul_ln55_77_fu_1724_p0 = mul_ln55_77_fu_1724_p00;

assign mul_ln55_77_fu_1724_p00 = add_ln53_2_fu_1714_p2;

assign mul_ln55_77_fu_1724_p1 = 19'd1009;

assign mul_ln55_78_fu_1754_p0 = mul_ln55_78_fu_1754_p00;

assign mul_ln55_78_fu_1754_p00 = add_ln53_3_fu_1738_p2;

assign mul_ln55_78_fu_1754_p1 = 19'd1009;

assign mul_ln55_79_fu_1987_p0 = mul_ln55_79_fu_1987_p00;

assign mul_ln55_79_fu_1987_p00 = add_ln53_4_fu_1972_p2;

assign mul_ln55_79_fu_1987_p1 = 19'd1009;

assign or_ln40_fu_1412_p2 = (icmp_ln40_fu_1314_p2 | and_ln38_fu_1400_p2);

assign p_mid121_fu_2993_p2 = (select_ln38_reg_4926 ^ 3'd4);

assign p_mid123_fu_3044_p2 = (zext_ln40_1_fu_2990_p1 + 4'd4);

assign p_mid1_fu_2596_p2 = (select_ln38_reg_4926 + 3'd3);

assign p_shl1_fu_1448_p3 = {{trunc_ln55_fu_1444_p1}, {7'd0}};

assign p_shl2_fu_1456_p3 = {{add_ln55_66_fu_1438_p2}, {1'd0}};

assign p_shl3_fu_2069_p3 = {{trunc_ln55_1_fu_2065_p1}, {7'd0}};

assign p_shl4_fu_2077_p3 = {{add_ln55_68_fu_2060_p2}, {1'd0}};

assign p_shl5_fu_2621_p3 = {{trunc_ln55_2_fu_2617_p1}, {7'd0}};

assign p_shl6_fu_2629_p3 = {{add_ln55_70_fu_2612_p2}, {1'd0}};

assign p_shl7_fu_3018_p3 = {{trunc_ln55_3_fu_3014_p1}, {7'd0}};

assign p_shl8_fu_3026_p3 = {{add_ln55_72_fu_3009_p2}, {1'd0}};

assign p_shl9_fu_3070_p3 = {{trunc_ln55_4_fu_3066_p1}, {7'd0}};

assign p_shl_fu_3078_p3 = {{add_ln55_74_fu_3061_p2}, {1'd0}};

assign select_ln38_1_fu_1328_p3 = ((icmp_ln40_fu_1314_p2[0:0] == 1'b1) ? add_ln38_fu_1308_p2 : i_fu_202);

assign select_ln38_2_cast1_fu_1368_p1 = mul_ln38_fu_1362_p2;

assign select_ln38_2_fu_2037_p3 = ((icmp_ln40_reg_4918[0:0] == 1'b1) ? 3'd1 : indvars_iv_next606_fu_2001_p2);

assign select_ln38_3_fu_2589_p3 = ((icmp_ln40_reg_4918[0:0] == 1'b1) ? 3'd2 : empty_fu_2553_p2);

assign select_ln38_4_fu_2976_p3 = ((icmp_ln40_reg_4918[0:0] == 1'b1) ? 3'd3 : empty_212_fu_2934_p2);

assign select_ln38_5_fu_2983_p3 = ((icmp_ln40_reg_4918[0:0] == 1'b1) ? 4'd4 : empty_213_fu_2939_p2);

assign select_ln38_fu_1320_p3 = ((icmp_ln40_fu_1314_p2[0:0] == 1'b1) ? 3'd0 : r_fu_194);

assign select_ln40_1_fu_1426_p3 = ((and_ln38_fu_1400_p2[0:0] == 1'b1) ? indvars_iv_next606_dup_fu_1406_p2 : select_ln38_fu_1320_p3);

assign select_ln40_2_fu_2049_p3 = ((and_ln38_reg_4978[0:0] == 1'b1) ? indvars_iv_next606_mid1_fu_2044_p2 : select_ln38_2_fu_2037_p3);

assign select_ln40_3_fu_2601_p3 = ((and_ln38_reg_4978[0:0] == 1'b1) ? p_mid1_fu_2596_p2 : select_ln38_3_fu_2589_p3);

assign select_ln40_4_fu_2998_p3 = ((and_ln38_reg_4978[0:0] == 1'b1) ? p_mid121_fu_2993_p2 : select_ln38_4_fu_2976_p3);

assign select_ln40_5_fu_3050_p3 = ((and_ln38_reg_4978[0:0] == 1'b1) ? p_mid123_fu_3044_p2 : select_ln38_5_fu_2983_p3);

assign select_ln40_6_fu_1774_p3 = ((icmp_ln40_fu_1314_p2[0:0] == 1'b1) ? 10'd1 : add_ln40_fu_1768_p2);

assign select_ln40_fu_1418_p3 = ((or_ln40_fu_1412_p2[0:0] == 1'b1) ? 8'd0 : col_fu_190);

assign select_ln42_fu_1494_p3 = ((icmp_ln42_2_fu_1482_p2[0:0] == 1'b1) ? select_ln40_fu_1418_p3 : add_ln42_fu_1488_p2);

assign select_ln55_2_fu_1658_p3 = ((icmp_ln55_2_fu_1642_p2[0:0] == 1'b1) ? add_ln53_1_fu_1622_p2 : sext_ln55_35_fu_1654_p1);

assign select_ln55_3_fu_1915_p3 = ((icmp_ln55_3_fu_1905_p2[0:0] == 1'b1) ? add_ln55_63_reg_5115 : add_ln55_92_fu_1910_p2);

assign select_ln55_4_fu_1947_p3 = ((icmp_ln55_4_fu_1937_p2[0:0] == 1'b1) ? add_ln53_2_reg_5127 : add_ln55_98_fu_1942_p2);

assign select_ln55_fu_1592_p3 = ((icmp_ln55_1_fu_1580_p2[0:0] == 1'b1) ? add_ln53_fu_1546_p2 : add_ln55_81_fu_1586_p2);

assign sext_ln38_10_fu_2800_p1 = $signed(weight_buffer_0_q1);

assign sext_ln38_11_fu_2806_p1 = $signed(weight_buffer_0_q0);

assign sext_ln38_12_fu_2945_p1 = $signed(weight_buffer_0_q1);

assign sext_ln38_13_fu_2951_p1 = $signed(weight_buffer_0_q0);

assign sext_ln38_14_fu_3225_p1 = $signed(weight_buffer_0_q1);

assign sext_ln38_15_fu_3230_p1 = $signed(weight_buffer_0_q0);

assign sext_ln38_16_fu_3405_p1 = $signed(weight_buffer_0_q1);

assign sext_ln38_17_fu_3411_p1 = $signed(weight_buffer_0_q0);

assign sext_ln38_18_fu_3541_p1 = $signed(weight_buffer_0_q1);

assign sext_ln38_19_fu_3547_p1 = $signed(weight_buffer_0_q0);

assign sext_ln38_1_fu_1813_p1 = $signed(weight_buffer_0_q0);

assign sext_ln38_20_fu_3723_p1 = $signed(weight_buffer_0_q1);

assign sext_ln38_21_fu_3729_p1 = $signed(weight_buffer_0_q0);

assign sext_ln38_22_fu_3859_p1 = $signed(weight_buffer_0_q1);

assign sext_ln38_23_fu_3865_p1 = $signed(weight_buffer_0_q0);

assign sext_ln38_24_fu_4611_p1 = $signed(weight_buffer_0_load_24_reg_5956);

assign sext_ln38_2_fu_2006_p1 = $signed(weight_buffer_0_q1);

assign sext_ln38_3_fu_2012_p1 = $signed(weight_buffer_0_q0);

assign sext_ln38_4_fu_2237_p1 = $signed(weight_buffer_0_q1);

assign sext_ln38_5_fu_2242_p1 = $signed(weight_buffer_0_q0);

assign sext_ln38_6_fu_2417_p1 = $signed(weight_buffer_0_q1);

assign sext_ln38_7_fu_2423_p1 = $signed(weight_buffer_0_q0);

assign sext_ln38_8_fu_2558_p1 = $signed(weight_buffer_0_q1);

assign sext_ln38_9_fu_2564_p1 = $signed(weight_buffer_0_q0);

assign sext_ln38_fu_1807_p1 = $signed(weight_buffer_0_q1);

assign sext_ln55_10_fu_2873_p1 = $signed(grp_fu_1087_p4);

assign sext_ln55_11_fu_2886_p1 = $signed(grp_fu_1096_p4);

assign sext_ln55_12_fu_3124_p1 = $signed(grp_fu_1125_p4);

assign sext_ln55_13_fu_3155_p1 = $signed(grp_fu_1134_p4);

assign sext_ln55_14_fu_3275_p1 = $signed(grp_fu_1153_p4);

assign sext_ln55_15_fu_3329_p1 = $signed(grp_fu_1162_p4);

assign sext_ln55_16_fu_3464_p1 = $signed(grp_fu_1181_p4);

assign sext_ln55_17_fu_3494_p1 = $signed(grp_fu_1190_p4);

assign sext_ln55_18_fu_3599_p1 = $signed(grp_fu_1199_p4);

assign sext_ln55_19_fu_3612_p1 = $signed(grp_fu_1208_p4);

assign sext_ln55_1_fu_1843_p1 = $signed(grp_fu_1096_p4);

assign sext_ln55_20_fu_3801_p1 = $signed(grp_fu_1087_p4);

assign sext_ln55_21_fu_3814_p1 = $signed(grp_fu_1096_p4);

assign sext_ln55_22_fu_3881_p1 = $signed(grp_fu_1125_p4);

assign sext_ln55_23_fu_3912_p1 = $signed(grp_fu_1134_p4);

assign sext_ln55_24_fu_4616_p1 = $signed(grp_fu_1153_p4);

assign sext_ln55_25_fu_4008_p1 = $signed(grp_fu_1217_p4);

assign sext_ln55_26_fu_4061_p1 = $signed(grp_fu_1226_p4);

assign sext_ln55_27_fu_4342_p1 = $signed(grp_fu_1217_p4);

assign sext_ln55_28_fu_4484_p1 = $signed(grp_fu_1217_p4);

assign sext_ln55_29_fu_4683_p1 = $signed(grp_fu_1226_p4);

assign sext_ln55_2_fu_2106_p1 = $signed(grp_fu_1125_p4);

assign sext_ln55_30_fu_4257_p1 = $signed(tmp_43_fu_4248_p4);

assign sext_ln55_31_fu_4309_p1 = $signed(grp_fu_1235_p4);

assign sext_ln55_32_fu_4435_p1 = $signed(grp_fu_1235_p4);

assign sext_ln55_33_fu_4572_p1 = $signed(grp_fu_1235_p4);

assign sext_ln55_34_fu_4819_p1 = $signed(grp_fu_1235_p4);

assign sext_ln55_35_fu_1654_p1 = $signed(xor_ln55_fu_1648_p2);

assign sext_ln55_3_fu_2126_p1 = $signed(grp_fu_1134_p4);

assign sext_ln55_4_fu_2287_p1 = $signed(grp_fu_1153_p4);

assign sext_ln55_5_fu_2341_p1 = $signed(grp_fu_1162_p4);

assign sext_ln55_6_fu_2476_p1 = $signed(grp_fu_1181_p4);

assign sext_ln55_7_fu_2506_p1 = $signed(grp_fu_1190_p4);

assign sext_ln55_8_fu_2676_p1 = $signed(grp_fu_1199_p4);

assign sext_ln55_9_fu_2689_p1 = $signed(grp_fu_1208_p4);

assign sext_ln55_fu_1838_p1 = $signed(grp_fu_1087_p4);

assign sext_ln58_10_fu_4037_p1 = tmp_38_reg_5235;

assign sext_ln58_11_fu_4040_p1 = tmp_60_fu_4027_p4;

assign sext_ln58_12_fu_4208_p1 = add_ln58_5_reg_5965;

assign sext_ln58_13_fu_4211_p1 = tmp_65_reg_5973;

assign sext_ln58_14_fu_4371_p1 = add_ln58_6_reg_6050;

assign sext_ln58_15_fu_4374_p1 = tmp_70_fu_4361_p4;

assign sext_ln58_16_fu_4513_p1 = add_ln58_7_reg_6110;

assign sext_ln58_17_fu_4516_p1 = tmp_75_fu_4503_p4;

assign sext_ln58_18_fu_4797_p1 = add_ln58_8_reg_6170;

assign sext_ln58_19_fu_4800_p1 = tmp_80_reg_6211;

assign sext_ln58_1_fu_2320_p1 = tmp_2_fu_2307_p4;

assign sext_ln58_20_fu_4285_p1 = tmp_44_reg_5325;

assign sext_ln58_21_fu_4288_p1 = tmp_85_fu_4275_p4;

assign sext_ln58_22_fu_4400_p1 = add_ln58_10_reg_6082;

assign sext_ln58_23_fu_4403_p1 = tmp_90_reg_6090;

assign sext_ln58_24_fu_4537_p1 = add_ln58_11_reg_6132;

assign sext_ln58_25_fu_4540_p1 = tmp_95_reg_6140;

assign sext_ln58_26_fu_4728_p1 = add_ln58_12_reg_6182;

assign sext_ln58_27_fu_4731_p1 = tmp_100_reg_6190;

assign sext_ln58_28_fu_4847_p1 = add_ln58_13_reg_6231;

assign sext_ln58_29_fu_4850_p1 = tmp_105_fu_4837_p4;

assign sext_ln58_2_fu_2851_p1 = add_ln58_reg_5376;

assign sext_ln58_3_fu_2854_p1 = tmp_20_reg_5499;

assign sext_ln58_4_fu_3305_p1 = add_ln58_1_reg_5559;

assign sext_ln58_5_fu_3308_p1 = tmp_26_fu_3295_p4;

assign sext_ln58_6_fu_3779_p1 = add_ln58_2_reg_5700;

assign sext_ln58_7_fu_3782_p1 = tmp_50_reg_5815;

assign sext_ln58_8_fu_4646_p1 = add_ln58_3_reg_5880;

assign sext_ln58_9_fu_4649_p1 = tmp_55_fu_4636_p4;

assign sext_ln58_fu_2317_p1 = tmp_s_reg_5229;

assign shl_ln1_fu_1849_p3 = {{grp_fu_1105_p4}, {25'd0}};

assign shl_ln55_10_fu_3282_p3 = {{tmp_64_reg_5644}, {25'd0}};

assign shl_ln55_11_fu_3456_p3 = {{reg_1252}, {25'd0}};

assign shl_ln55_12_fu_3486_p3 = {{tmp_67_fu_3476_p4}, {25'd0}};

assign shl_ln55_13_fu_3592_p3 = {{tmp_68_reg_5759}, {25'd0}};

assign shl_ln55_14_fu_3628_p3 = {{tmp_69_fu_3618_p4}, {25'd0}};

assign shl_ln55_15_fu_3806_p3 = {{grp_fu_1105_p4}, {25'd0}};

assign shl_ln55_16_fu_3874_p3 = {{tmp_72_reg_5888}, {25'd0}};

assign shl_ln55_17_fu_3904_p3 = {{tmp_73_fu_3894_p4}, {25'd0}};

assign shl_ln55_18_fu_4623_p3 = {{tmp_74_reg_5919}, {25'd0}};

assign shl_ln55_19_fu_2180_p3 = {{reg_1244}, {25'd0}};

assign shl_ln55_1_fu_2113_p3 = {{tmp_49_reg_5201}, {25'd0}};

assign shl_ln55_20_fu_2204_p3 = {{tmp_77_fu_2194_p4}, {25'd0}};

assign shl_ln55_21_fu_2346_p3 = {{tmp_78_reg_5320}, {25'd0}};

assign shl_ln55_22_fu_4014_p3 = {{tmp_81_reg_5384}, {25'd0}};

assign shl_ln55_23_fu_2529_p3 = {{grp_fu_1115_p4}, {25'd0}};

assign shl_ln55_24_fu_2729_p3 = {{tmp_83_reg_5440}, {25'd0}};

assign shl_ln55_25_fu_2752_p3 = {{tmp_84_fu_2742_p4}, {25'd0}};

assign shl_ln55_26_fu_4067_p3 = {{tmp_86_reg_5505}, {25'd0}};

assign shl_ln55_27_fu_3177_p3 = {{reg_1244}, {25'd0}};

assign shl_ln55_28_fu_3201_p3 = {{tmp_88_fu_3191_p4}, {25'd0}};

assign shl_ln55_29_fu_3334_p3 = {{tmp_89_reg_5649}, {25'd0}};

assign shl_ln55_2_fu_2142_p3 = {{tmp_52_fu_2132_p4}, {25'd0}};

assign shl_ln55_30_fu_4348_p3 = {{tmp_91_reg_5708}, {25'd0}};

assign shl_ln55_31_fu_3517_p3 = {{grp_fu_1115_p4}, {25'd0}};

assign shl_ln55_32_fu_3652_p3 = {{tmp_93_reg_5764}, {25'd0}};

assign shl_ln55_33_fu_3675_p3 = {{tmp_94_fu_3665_p4}, {25'd0}};

assign shl_ln55_34_fu_4490_p3 = {{tmp_96_reg_5821}, {25'd0}};

assign shl_ln55_35_fu_3960_p3 = {{reg_1244}, {25'd0}};

assign shl_ln55_36_fu_3984_p3 = {{tmp_98_fu_3974_p4}, {25'd0}};

assign shl_ln55_37_fu_4670_p3 = {{tmp_99_reg_5951}, {25'd0}};

assign shl_ln55_38_fu_4699_p3 = {{tmp_101_fu_4689_p4}, {25'd0}};

assign shl_ln55_39_fu_2369_p3 = {{reg_1248}, {25'd0}};

assign shl_ln55_3_fu_2294_p3 = {{tmp_54_reg_5315}, {25'd0}};

assign shl_ln55_40_fu_2393_p3 = {{tmp_103_fu_2383_p4}, {25'd0}};

assign shl_ln55_41_fu_4090_p3 = {{tmp_104_reg_5389}, {25'd0}};

assign shl_ln55_42_fu_4262_p3 = {{tmp_107_reg_6006}, {25'd0}};

assign shl_ln55_43_fu_2776_p3 = {{reg_1248}, {25'd0}};

assign shl_ln55_44_fu_2908_p3 = {{tmp_109_reg_5510}, {25'd0}};

assign shl_ln55_45_fu_4139_p3 = {{tmp_110_reg_5572}, {25'd0}};

assign shl_ln55_46_fu_4314_p3 = {{tmp_111_reg_6011}, {25'd0}};

assign shl_ln55_47_fu_3357_p3 = {{reg_1248}, {25'd0}};

assign shl_ln55_48_fu_3381_p3 = {{tmp_113_fu_3371_p4}, {25'd0}};

assign shl_ln55_49_fu_4422_p3 = {{tmp_114_reg_5713}, {25'd0}};

assign shl_ln55_4_fu_2468_p3 = {{reg_1252}, {25'd0}};

assign shl_ln55_50_fu_4450_p3 = {{tmp_115_fu_4440_p4}, {25'd0}};

assign shl_ln55_51_fu_3699_p3 = {{reg_1248}, {25'd0}};

assign shl_ln55_52_fu_3836_p3 = {{tmp_117_reg_5826}, {25'd0}};

assign shl_ln55_53_fu_4559_p3 = {{tmp_118_reg_5893}, {25'd0}};

assign shl_ln55_54_fu_4587_p3 = {{tmp_119_fu_4577_p4}, {25'd0}};

assign shl_ln55_55_fu_4162_p3 = {{reg_1248}, {25'd0}};

assign shl_ln55_56_fu_4750_p3 = {{tmp_121_reg_6016}, {25'd0}};

assign shl_ln55_57_fu_4773_p3 = {{tmp_122_fu_4763_p4}, {25'd0}};

assign shl_ln55_58_fu_4824_p3 = {{tmp_123_reg_6239}, {25'd0}};

assign shl_ln55_5_fu_2498_p3 = {{tmp_57_fu_2488_p4}, {25'd0}};

assign shl_ln55_6_fu_2669_p3 = {{tmp_58_reg_5435}, {25'd0}};

assign shl_ln55_7_fu_2705_p3 = {{tmp_59_fu_2695_p4}, {25'd0}};

assign shl_ln55_8_fu_2878_p3 = {{grp_fu_1105_p4}, {25'd0}};

assign shl_ln55_9_fu_3117_p3 = {{tmp_62_reg_5567}, {25'd0}};

assign shl_ln55_s_fu_3147_p3 = {{tmp_63_fu_3137_p4}, {25'd0}};

assign sub_ln58_10_fu_4292_p2 = ($signed(25'd0) - $signed(sext_ln58_20_fu_4285_p1));

assign sub_ln58_11_fu_4406_p2 = ($signed(25'd0) - $signed(sext_ln58_22_fu_4400_p1));

assign sub_ln58_12_fu_4543_p2 = ($signed(25'd0) - $signed(sext_ln58_24_fu_4537_p1));

assign sub_ln58_13_fu_4734_p2 = ($signed(25'd0) - $signed(sext_ln58_26_fu_4728_p1));

assign sub_ln58_14_fu_4854_p2 = ($signed(25'd0) - $signed(sext_ln58_28_fu_4847_p1));

assign sub_ln58_1_fu_2857_p2 = ($signed(25'd0) - $signed(sext_ln58_2_fu_2851_p1));

assign sub_ln58_2_fu_3312_p2 = ($signed(25'd0) - $signed(sext_ln58_4_fu_3305_p1));

assign sub_ln58_3_fu_3785_p2 = ($signed(25'd0) - $signed(sext_ln58_6_fu_3779_p1));

assign sub_ln58_4_fu_4653_p2 = ($signed(25'd0) - $signed(sext_ln58_8_fu_4646_p1));

assign sub_ln58_5_fu_4044_p2 = ($signed(25'd0) - $signed(sext_ln58_10_fu_4037_p1));

assign sub_ln58_6_fu_4214_p2 = ($signed(25'd0) - $signed(sext_ln58_12_fu_4208_p1));

assign sub_ln58_7_fu_4378_p2 = ($signed(25'd0) - $signed(sext_ln58_14_fu_4371_p1));

assign sub_ln58_8_fu_4520_p2 = ($signed(25'd0) - $signed(sext_ln58_16_fu_4513_p1));

assign sub_ln58_9_fu_4803_p2 = ($signed(25'd0) - $signed(sext_ln58_18_fu_4797_p1));

assign sub_ln58_fu_2324_p2 = ($signed(25'd0) - $signed(sext_ln58_fu_2317_p1));

assign tmp_101_fu_4689_p4 = {{add_ln55_38_fu_4677_p2[48:25]}};

assign tmp_103_fu_2383_p4 = {{add_ln55_40_fu_2377_p2[48:25]}};

assign tmp_105_fu_4837_p4 = {{add_ln55_59_fu_4831_p2[48:25]}};

assign tmp_113_fu_3371_p4 = {{add_ln55_48_fu_3365_p2[48:25]}};

assign tmp_115_fu_4440_p4 = {{add_ln55_50_fu_4429_p2[48:25]}};

assign tmp_119_fu_4577_p4 = {{add_ln55_54_fu_4566_p2[48:25]}};

assign tmp_122_fu_4763_p4 = {{add_ln55_57_fu_4757_p2[48:25]}};

assign tmp_14_fu_1868_p3 = {{select_ln40_1_reg_4991}, {add_ln55_62_fu_1863_p2}};

assign tmp_26_fu_3295_p4 = {{add_ln55_11_fu_3289_p2[48:25]}};

assign tmp_2_fu_2307_p4 = {{add_ln55_3_fu_2301_p2[48:25]}};

assign tmp_4_fu_1340_p3 = {{select_ln38_1_fu_1328_p3}, {3'd0}};

assign tmp_52_fu_2132_p4 = {{add_ln55_1_fu_2120_p2[48:25]}};

assign tmp_55_fu_4636_p4 = {{add_ln55_19_fu_4630_p2[48:25]}};

assign tmp_57_fu_2488_p4 = {{add_ln55_4_fu_2482_p2[48:25]}};

assign tmp_59_fu_2695_p4 = {{add_ln55_6_fu_2683_p2[48:25]}};

assign tmp_60_fu_4027_p4 = {{add_ln55_23_fu_4021_p2[48:25]}};

assign tmp_61_cast_fu_1532_p1 = tmp_6_fu_1524_p3;

assign tmp_62_cast_fu_1566_p1 = tmp_8_fu_1558_p3;

assign tmp_63_fu_3137_p4 = {{add_ln55_9_fu_3131_p2[48:25]}};

assign tmp_64_cast_fu_1875_p1 = tmp_14_fu_1868_p3;

assign tmp_67_fu_3476_p4 = {{add_ln55_12_fu_3470_p2[48:25]}};

assign tmp_69_fu_3618_p4 = {{add_ln55_14_fu_3606_p2[48:25]}};

assign tmp_6_fu_1524_p3 = {{select_ln40_1_fu_1426_p3}, {trunc_ln42_fu_1478_p1}};

assign tmp_70_fu_4361_p4 = {{add_ln55_31_fu_4355_p2[48:25]}};

assign tmp_73_fu_3894_p4 = {{add_ln55_17_fu_3888_p2[48:25]}};

assign tmp_75_fu_4503_p4 = {{add_ln55_35_fu_4497_p2[48:25]}};

assign tmp_77_fu_2194_p4 = {{add_ln55_20_fu_2188_p2[48:25]}};

assign tmp_84_fu_2742_p4 = {{add_ln55_25_fu_2736_p2[48:25]}};

assign tmp_85_fu_4275_p4 = {{add_ln55_43_fu_4269_p2[48:25]}};

assign tmp_88_fu_3191_p4 = {{add_ln55_28_fu_3185_p2[48:25]}};

assign tmp_8_fu_1558_p3 = {{select_ln40_1_fu_1426_p3}, {add_ln55_60_fu_1552_p2}};

assign tmp_94_fu_3665_p4 = {{add_ln55_33_fu_3659_p2[48:25]}};

assign tmp_98_fu_3974_p4 = {{add_ln55_36_fu_3968_p2[48:25]}};

assign trunc_ln42_fu_1478_p1 = select_ln40_fu_1418_p3[6:0];

assign trunc_ln55_1_fu_2065_p1 = add_ln55_68_fu_2060_p2[8:0];

assign trunc_ln55_2_fu_2617_p1 = add_ln55_70_fu_2612_p2[8:0];

assign trunc_ln55_3_fu_3014_p1 = add_ln55_72_fu_3009_p2[8:0];

assign trunc_ln55_4_fu_3066_p1 = add_ln55_74_fu_3061_p2[8:0];

assign trunc_ln55_fu_1444_p1 = add_ln55_66_fu_1438_p2[8:0];

assign xor_ln38_fu_1388_p2 = (icmp_ln40_fu_1314_p2 ^ 1'd1);

assign xor_ln55_fu_1648_p2 = (select_ln40_fu_1418_p3 ^ 8'd128);

assign zext_ln40_1_fu_2990_p1 = indvars_iv_next606_dup_reg_4986;

assign zext_ln40_fu_2931_p1 = r_2_reg_4906;

assign zext_ln42_fu_1474_p1 = select_ln40_fu_1418_p3;

assign zext_ln55_10_fu_3057_p1 = select_ln40_5_fu_3050_p3;

assign zext_ln55_11_fu_3086_p1 = p_shl_fu_3078_p3;

assign zext_ln55_12_fu_1502_p1 = select_ln42_fu_1494_p3;

assign zext_ln55_13_fu_1512_p1 = add_ln55_76_fu_1506_p2;

assign zext_ln55_14_fu_2100_p1 = add_ln55_77_fu_2095_p2;

assign zext_ln55_15_fu_2652_p1 = add_ln55_78_fu_2647_p2;

assign zext_ln55_16_fu_3101_p1 = add_ln55_79_fu_3096_p2;

assign zext_ln55_17_fu_3576_p1 = add_ln55_80_fu_3572_p2;

assign zext_ln55_18_fu_1600_p1 = select_ln55_fu_1592_p3;

assign zext_ln55_19_fu_1610_p1 = add_ln55_82_fu_1604_p2;

assign zext_ln55_1_fu_1348_p1 = tmp_4_fu_1340_p3;

assign zext_ln55_20_fu_2271_p1 = add_ln55_83_fu_2267_p2;

assign zext_ln55_21_fu_2663_p1 = add_ln55_84_fu_2658_p2;

assign zext_ln55_22_fu_3259_p1 = add_ln55_85_fu_3255_p2;

assign zext_ln55_23_fu_3586_p1 = add_ln55_86_fu_3582_p2;

assign zext_ln55_24_fu_1881_p1 = select_ln55_2_reg_5104;

assign zext_ln55_25_fu_1889_p1 = add_ln55_87_fu_1884_p2;

assign zext_ln55_26_fu_2281_p1 = add_ln55_88_fu_2277_p2;

assign zext_ln55_27_fu_2835_p1 = add_ln55_89_fu_2831_p2;

assign zext_ln55_28_fu_3269_p1 = add_ln55_90_fu_3265_p2;

assign zext_ln55_29_fu_3763_p1 = add_ln55_91_fu_3759_p2;

assign zext_ln55_2_fu_1434_p1 = select_ln40_1_fu_1426_p3;

assign zext_ln55_31_fu_1922_p1 = select_ln55_3_fu_1915_p3;

assign zext_ln55_32_fu_1931_p1 = add_ln55_93_fu_1926_p2;

assign zext_ln55_33_fu_2452_p1 = add_ln55_94_fu_2448_p2;

assign zext_ln55_34_fu_2845_p1 = add_ln55_95_fu_2841_p2;

assign zext_ln55_35_fu_3440_p1 = add_ln55_96_fu_3436_p2;

assign zext_ln55_36_fu_3773_p1 = add_ln55_97_fu_3769_p2;

assign zext_ln55_38_fu_2156_p1 = select_ln55_4_reg_5224;

assign zext_ln55_39_fu_2164_p1 = add_ln55_99_fu_2159_p2;

assign zext_ln55_3_fu_1464_p1 = p_shl2_fu_1456_p3;

assign zext_ln55_40_fu_2462_p1 = add_ln55_100_fu_2458_p2;

assign zext_ln55_41_fu_3111_p1 = add_ln55_101_fu_3107_p2;

assign zext_ln55_42_fu_3450_p1 = add_ln55_102_fu_3446_p2;

assign zext_ln55_43_fu_4474_p1 = add_ln55_103_reg_6021;

assign zext_ln55_45_fu_3934_p1 = grp_fu_1744_p2;

assign zext_ln55_46_fu_3943_p1 = add_ln55_104_fu_3938_p2;

assign zext_ln55_47_fu_3954_p1 = add_ln55_105_fu_3949_p2;

assign zext_ln55_48_fu_4194_p1 = add_ln55_106_fu_4190_p2;

assign zext_ln55_49_fu_4337_p1 = add_ln55_107_reg_6031;

assign zext_ln55_4_fu_2056_p1 = select_ln40_2_fu_2049_p3;

assign zext_ln55_50_fu_4479_p1 = add_ln55_108_reg_6036;

assign zext_ln55_52_fu_4103_p1 = grp_fu_1977_p2;

assign zext_ln55_53_fu_4112_p1 = add_ln55_109_fu_4107_p2;

assign zext_ln55_54_fu_4123_p1 = add_ln55_110_fu_4118_p2;

assign zext_ln55_55_fu_4234_p1 = add_ln55_111_fu_4230_p2;

assign zext_ln55_56_fu_4395_p1 = add_ln55_112_reg_6063;

assign zext_ln55_57_fu_4723_p1 = add_ln55_113_reg_6068;

assign zext_ln55_5_fu_2085_p1 = p_shl4_fu_2077_p3;

assign zext_ln55_6_fu_2608_p1 = select_ln40_3_fu_2601_p3;

assign zext_ln55_7_fu_2637_p1 = p_shl6_fu_2629_p3;

assign zext_ln55_8_fu_3005_p1 = select_ln40_4_fu_2998_p3;

assign zext_ln55_9_fu_3034_p1 = p_shl8_fu_3026_p3;

assign zext_ln55_fu_1336_p1 = select_ln38_1_fu_1328_p3;

always @ (posedge ap_clk) begin
    add_ln55_67_reg_4996[0] <= 1'b0;
    zext_ln42_reg_5005[8] <= 1'b0;
    zext_ln55_12_reg_5017[15:8] <= 8'b00000000;
    zext_ln55_18_reg_5075[15:8] <= 8'b00000000;
    zext_ln55_24_reg_5183[15:9] <= 7'b0000000;
    zext_ln55_31_reg_5206[15:9] <= 7'b0000000;
    add_ln55_69_reg_5272[0] <= 1'b0;
    zext_ln55_38_reg_5297[15:9] <= 7'b0000000;
    add_ln55_71_reg_5465[0] <= 1'b0;
    add_ln55_73_reg_5598[0] <= 1'b0;
    add_ln55_75_reg_5608[0] <= 1'b0;
    zext_ln55_45_reg_5924[15:9] <= 7'b0000000;
    zext_ln55_52_reg_5979[15:9] <= 7'b0000000;
end

endmodule //srcnn_conv3_Pipeline_IN_ROW_COL
