cmpnt{
    name:Rs2,
    comb:true,
    inputs{
        in1->3{
            name:I,
            width:5
        }
        in2->2{
            name:S,
            width:4
        }
        in3->7{
            name:RD,
            width:5
        }
    }
    outputs{
        in1->3{
            name:ALUout,
            width:3
        }
        in2->2{
            name:Funct3,
            width:3
        }
        in3->1{
            name:ITypeLoad,
            width:1
        }
        in4->1{
            name:ITypeJalr,
            width:1
        }
        in5->1{
            name:UTypeAuiPC,
            width:1
        }
        in6->1{
            name:UTypeLUI,
            width:1
        }
    }
    cells{
        cell1->7{
            name:Mux32To8Sel,
            class:add,
            width:3
        }
        cell2->4{
            name:ALUMux,
            class:add,
            width:5
        }
        cell3->6{
            name:Mux32To8Sel,
            class:add,
            width:3
        }
        cell4->1{
            name:ITypeArithmetic,
            class:add,
            width:1
        }
        cell5->3{
            name:Funct7MUX,
            class:add,
            width:7
        }
    }
    wires{
        assign1->8{
            dest:ALUMux,
            src:Mux32To8Sel,
            grd:n
        }
        assign2->9{
            dest:Mux32To8Sel,
            src:funct3,
            grd:n
        }
        assign3->7{
            dest:Mux32To8Sel,
            src:Rs1Addr,
            grd:n
        }
        assign4->5{
            dest:ALUMux,
            src:Rs2,
            grd:n
        }
        assign5->6{
            dest:Funct7MUX,
            src:funct7,
            grd:n
        }
    }
    ctrl{
        if1->3{
            port:funct3,
            combGrp:
