{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.350365",
   "Default View_TopLeft":"-839,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port PCI_CLK -pg 1 -lvl 0 -x 0 -y 750 -defaultsOSRD
preplace port pcie_mgt_0 -pg 1 -lvl 5 -x 1700 -y 690 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 1 -x 350 -y 210 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 350 -y 750 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 2 -x 890 -y 770 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 350 -y 860 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 350 -y 500 -defaultsOSRD
preplace inst bram_ctrl_status -pg 1 -lvl 3 -x 1260 -y 550 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 2 -x 890 -y 380 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 4 -x 1550 -y 550 -defaultsOSRD
preplace inst generic_regs32_0 -pg 1 -lvl 3 -x 1260 -y 1130 -defaultsOSRD
preplace inst read_0xa0010040 -pg 1 -lvl 2 -x 890 -y 970 -defaultsOSRD
preplace inst read_0xa10040 -pg 1 -lvl 2 -x 890 -y 1070 -defaultsOSRD
preplace inst bram_buf_2 -pg 1 -lvl 3 -x 1260 -y 270 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram1 -pg 1 -lvl 4 -x 1550 -y 270 -defaultsOSRD
preplace inst bram_buf_1 -pg 1 -lvl 3 -x 1260 -y 410 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram2 -pg 1 -lvl 4 -x 1550 -y 410 -defaultsOSRD
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 1 1 N 760
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 640 740n
preplace netloc xdma_0_axi_aclk 1 0 3 30 610 660 160 1090
preplace netloc xdma_0_axi_aresetn 1 0 3 40 590 670 170 1060
preplace netloc xlconstant_0_dout 1 1 1 670 800n
preplace netloc read_0xa0010040_dout 1 2 1 NJ 970
preplace netloc read_0xa10040_dout 1 2 1 1100 990n
preplace netloc axi_interconnect_1_M03_AXI 1 2 1 1080 250n
preplace netloc xdma_0_pcie_mgt 1 2 3 NJ 690 NJ 690 NJ
preplace netloc axi_interconnect_0_M03_AXI 1 1 1 650 240n
preplace netloc axi_interconnect_1_M00_AXI 1 2 1 1100 350n
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 560
preplace netloc xdma_0_M_AXI_B 1 0 3 20 600 NJ 600 1050
preplace netloc axi_interconnect_0_M00_AXI 1 1 1 700 180n
preplace netloc axi_interconnect_0_M02_AXI 1 1 1 690 220n
preplace netloc axi_interconnect_1_M01_AXI 1 2 1 1070 370n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 540
preplace netloc PCI_CLK_1 1 0 1 N 750
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 680J 230n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA1 1 3 1 N 260
preplace netloc axi_bram_ctrl_0_BRAM_PORTB1 1 3 1 N 280
preplace netloc axi_bram_ctrl_0_BRAM_PORTA2 1 3 1 N 400
preplace netloc axi_bram_ctrl_0_BRAM_PORTB2 1 3 1 N 420
preplace netloc axi_interconnect_1_M02_AXI 1 2 1 N 390
levelinfo -pg 1 0 350 890 1260 1550 1700
pagesize -pg 1 -db -bbox -sgen -100 0 1820 1370
"
}

