{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",[
          ["in",["Record",[["arg_1",["Array",1,["Array",1,["Array",16,"BitIn"]]]]]]],
          ["out",["Array",1,["Array",1,["Array",16,"Bit"]]]]
        ]],
        "instances":{
          "add_357_359_360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const128__358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "const150__361":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0096"]}
          },
          "const1__363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const64__356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "pt_hw_output_2_stencil":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",1,["Array",1,["Array",16,"Bit"]]]]}
          },
          "sub_360_364_365":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "umax_355_356_357":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umax_362_363_364":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umin_355_358_359":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          },
          "umin_355_361_362":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_357_359_360.in0","umax_355_356_357.out"],
          ["add_357_359_360.in1","umin_355_358_359.out"],
          ["add_357_359_360.out","sub_360_364_365.in0"],
          ["const128__358.out","umin_355_358_359.in1"],
          ["const150__361.out","umin_355_361_362.in1"],
          ["const1__363.out","umax_362_363_364.in1"],
          ["const64__356.out","umax_355_356_357.in1"],
          ["pt_hw_output_2_stencil.out","self.out"],
          ["sub_360_364_365.in1","umax_362_363_364.out"],
          ["sub_360_364_365.out","pt_hw_output_2_stencil.in.0.0"],
          ["umax_355_356_357.in0","self.in.arg_1.0.0"],
          ["umax_362_363_364.in0","umin_355_361_362.out"],
          ["umin_355_358_359.in0","self.in.arg_1.0.0"],
          ["umin_355_361_362.in0","self.in.arg_1.0.0"]
        ]
      }
    }
  }
}
}