# Generated by CMake, DO NOT EDIT
# Custom rules for AArch64CommonTableGen
.SUFFIXES: 
all: \
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenAsmMatcher.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenAsmWriter.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenAsmWriter1.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenCallingConv.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenDAGISel.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenDisassemblerTables.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenFastISel.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenGlobalISel.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenInstrInfo.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenRegisterBank.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenRegisterInfo.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenSubtargetInfo.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenSystemOperands.inc\
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenExegesis.inc


/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenAsmMatcher.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenAsmMatcher.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-asm-matcher -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenAsmMatcher.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenAsmWriter.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenAsmWriter.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-asm-writer -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenAsmWriter.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenAsmWriter1.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenAsmWriter1.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-asm-writer -asmwriternum=1 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenAsmWriter1.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenCallingConv.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenCallingConv.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-callingconv -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenCallingConv.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenDAGISel.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenDAGISel.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-dag-isel -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenDAGISel.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenDisassemblerTables.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenDisassemblerTables.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-disassembler -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenDisassemblerTables.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenFastISel.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenFastISel.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-fast-isel -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenFastISel.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenGlobalISel.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenGlobalISel.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-global-isel -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenGlobalISel.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenInstrInfo.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenInstrInfo.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-instr-info -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenInstrInfo.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenMCCodeEmitter.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-emitter -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenMCPseudoLowering.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-pseudo-lowering -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenRegisterBank.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenRegisterBank.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-register-bank -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenRegisterBank.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenRegisterInfo.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenRegisterInfo.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-register-info -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenRegisterInfo.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenSubtargetInfo.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenSubtargetInfo.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-subtarget -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenSubtargetInfo.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenSystemOperands.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenSystemOperands.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-searchable-tables -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenSystemOperands.inc

/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenExegesis.inc: \
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64CallingConvention.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrAtomics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64InstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64PfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterBanks.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64RegisterInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA53.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedCyclone.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM1.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM3.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedExynosM4.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkor.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryo.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredExynos.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedPredicates.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64Schedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64SystemOperands.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/SVEInstrFormats.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/SDNodeProperties.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Attributes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/Intrinsics.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsRISCV.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Option/OptParser.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/TableGen/SearchableTable.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GenericOpcodes.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/RegisterBank.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/GlobalISel/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/Target.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetInstrPredicate.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetItinerary.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetPfmCounters.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSchedule.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td
	echo "Building AArch64GenExegesis.inc..."
	/Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/Release/bin/llvm-tblgen -gen-exegesis -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64 -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/include -I /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm/lib/Target/AArch64/AArch64.td -o /Users/silence/Documents/Github/Me/iOS-Reverse/llvm/Source/llvm_xcode/lib/Target/AArch64/AArch64GenExegesis.inc
