Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sat Dec  9 22:16:15 2023
| Host         : Laptop-Fede running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file S_board_timing_summary_routed.rpt -pb S_board_timing_summary_routed.pb -rpx S_board_timing_summary_routed.rpx -warn_on_violation
| Design       : S_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.866ns  (logic 5.162ns (58.221%)  route 3.704ns (41.779%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  switch_IBUF[2]_inst/O
                         net (fo=1, routed)           1.606     3.091    machine_M/switch_IBUF[2]
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  machine_M/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.099     5.313    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     8.866 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.866    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.580ns  (logic 5.139ns (59.896%)  route 3.441ns (40.104%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           1.577     3.056    machine_M/switch_IBUF[1]
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.124     3.180 r  machine_M/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.864     5.044    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     8.580 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.580    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.295ns  (logic 5.152ns (62.108%)  route 3.143ns (37.892%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  switch_IBUF[3]_inst/O
                         net (fo=1, routed)           1.292     2.769    machine_M/switch_IBUF[3]
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.124     2.893 r  machine_M/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.851     4.744    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     8.295 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.295    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.250ns  (logic 5.122ns (62.081%)  route 3.129ns (37.919%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           1.265     2.743    machine_M/switch_IBUF[0]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     2.867 r  machine_M/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.730    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     8.250 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.250    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.512ns (62.931%)  route 0.891ns (37.069%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           0.489     0.735    machine_M/switch_IBUF[0]
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.045     0.780 r  machine_M/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.181    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.402 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.402    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.541ns (62.391%)  route 0.929ns (37.609%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  switch_IBUF[3]_inst/O
                         net (fo=1, routed)           0.518     0.763    machine_M/switch_IBUF[3]
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.045     0.808 r  machine_M/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.411     1.219    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.470 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.470    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.529ns (60.173%)  route 1.012ns (39.827%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           0.610     0.857    machine_M/switch_IBUF[1]
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.045     0.902 r  machine_M/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.402     1.304    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.540 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.540    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.700ns  (logic 1.551ns (57.446%)  route 1.149ns (42.554%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  switch_IBUF[2]_inst/O
                         net (fo=1, routed)           0.635     0.887    machine_M/switch_IBUF[2]
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.932 r  machine_M/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.515     1.447    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.700 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.700    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





