-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus Prime Version 17.0 (Build Build 602 07/19/2017)
-- Created on Wed Mar 14 17:28:19 2018

COMPONENT new_component
	PORT
	(
		clk		:	 IN STD_LOGIC;
		reset_n		:	 IN STD_LOGIC;
		conduit_end_servo		:	 OUT STD_LOGIC;
		avs_s0_read_n		:	 IN STD_LOGIC;
		avs_s0_readdata		:	 OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
		avs_s0_write_n		:	 IN STD_LOGIC;
		avs_s0_writedata		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0)
	);
END COMPONENT;