{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 26 10:52:31 2021 " "Info: Processing started: Fri Nov 26 10:52:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light_System -c Traffic_Light_System " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light_System -c Traffic_Light_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Traffic_Light_System.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Traffic_Light_System.v" { { "Info" "ISGN_ENTITY_NAME" "1 Traffic_Light_System " "Info: Found entity 1: Traffic_Light_System" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t1 Traffic_Light_System.v(1) " "Error (10158): Verilog HDL Module Declaration error at Traffic_Light_System.v(1): port \"t1\" is not declared as port" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t2 Traffic_Light_System.v(1) " "Error (10158): Verilog HDL Module Declaration error at Traffic_Light_System.v(1): port \"t2\" is not declared as port" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t3 Traffic_Light_System.v(1) " "Error (10158): Verilog HDL Module Declaration error at Traffic_Light_System.v(1): port \"t3\" is not declared as port" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_h Traffic_Light_System.v(1) " "Error (10158): Verilog HDL Module Declaration error at Traffic_Light_System.v(1): port \"t_h\" is not declared as port" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_l Traffic_Light_System.v(1) " "Error (10158): Verilog HDL Module Declaration error at Traffic_Light_System.v(1): port \"t_l\" is not declared as port" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "current_state Traffic_Light_System.v(1) " "Error (10158): Verilog HDL Module Declaration error at Traffic_Light_System.v(1): port \"current_state\" is not declared as port" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "next_state Traffic_Light_System.v(1) " "Error (10158): Verilog HDL Module Declaration error at Traffic_Light_System.v(1): port \"next_state\" is not declared as port" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "s1 Traffic_Light_System.v(1) " "Error (10158): Verilog HDL Module Declaration error at Traffic_Light_System.v(1): port \"s1\" is not declared as port" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "s2 Traffic_Light_System.v(1) " "Error (10158): Verilog HDL Module Declaration error at Traffic_Light_System.v(1): port \"s2\" is not declared as port" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "s3 Traffic_Light_System.v(1) " "Error (10158): Verilog HDL Module Declaration error at Traffic_Light_System.v(1): port \"s3\" is not declared as port" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "ST Traffic_Light_System.v(1) " "Error (10158): Verilog HDL Module Declaration error at Traffic_Light_System.v(1): port \"ST\" is not declared as port" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s0 Traffic_Light_System.v(22) " "Error (10161): Verilog HDL error at Traffic_Light_System.v(22): object \"s0\" is not declared" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s0 Traffic_Light_System.v(23) " "Error (10161): Verilog HDL error at Traffic_Light_System.v(23): object \"s0\" is not declared" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s0 Traffic_Light_System.v(35) " "Error (10161): Verilog HDL error at Traffic_Light_System.v(35): object \"s0\" is not declared" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "t3 Traffic_Light_System.v(61) " "Error (10219): Verilog HDL Continuous Assignment error at Traffic_Light_System.v(61): object \"t3\" on left-hand side of assignment must have a net type" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 61 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "t2 Traffic_Light_System.v(62) " "Error (10219): Verilog HDL Continuous Assignment error at Traffic_Light_System.v(62): object \"t2\" on left-hand side of assignment must have a net type" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 62 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "t1 Traffic_Light_System.v(63) " "Error (10219): Verilog HDL Continuous Assignment error at Traffic_Light_System.v(63): object \"t1\" on left-hand side of assignment must have a net type" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 63 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s0 Traffic_Light_System.v(68) " "Error (10161): Verilog HDL error at Traffic_Light_System.v(68): object \"s0\" is not declared" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 68 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "hg Traffic_Light_System.v(69) " "Error (10137): Verilog HDL Procedural Assignment error at Traffic_Light_System.v(69): object \"hg\" on left-hand side of assignment must have a variable data type" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/xiongkang/Documents/Homework/Quartus/Test3.12/Traffic_Light_System.v" 69 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Error: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 26 10:52:31 2021 " "Error: Processing ended: Fri Nov 26 10:52:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
