Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 20 22:59:52 2023
| Host         : DESKTOP-M3QN9GM running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.480ns  (required time - arrival time)
  Source:                 nolabel_line100/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line100/data_out_reg/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        12.867ns  (logic 6.158ns (47.859%)  route 6.709ns (52.141%))
  Logic Levels:           17  (CARRY4=10 LUT2=2 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=155, unplaced)       0.584     2.920    nolabel_line100/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  nolabel_line100/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  nolabel_line100/clock_counter_reg[1]/Q
                         net (fo=41, unplaced)        0.818     4.194    nolabel_line100/clock_counter_reg[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     4.489 r  nolabel_line100/data_clk_out1_carry__0_i_3/O
                         net (fo=5, unplaced)         0.667     5.156    nolabel_line100/data_clk_out1_carry__0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.663 r  nolabel_line100/data_clk_out1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.663    nolabel_line100/data_clk_out1_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.777 r  nolabel_line100/data_clk_out1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.777    nolabel_line100/data_clk_out1_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.891 r  nolabel_line100/data_clk_out1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.891    nolabel_line100/data_clk_out1_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.220 r  nolabel_line100/data_clk_out1_carry__3/O[3]
                         net (fo=2, unplaced)         0.629     6.849    nolabel_line100/data_clk_out1_carry__3_n_4
                         LUT2 (Prop_lut2_I0_O)        0.307     7.156 r  nolabel_line100/data_clk_out1__244_carry__2_i_2/O
                         net (fo=1, unplaced)         0.000     7.156    nolabel_line100/data_clk_out1__244_carry__2_i_2_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.554 r  nolabel_line100/data_clk_out1__244_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.554    nolabel_line100/data_clk_out1__244_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.883 r  nolabel_line100/data_clk_out1__244_carry__3/O[3]
                         net (fo=4, unplaced)         0.642     8.525    nolabel_line100/data_clk_out1__244_carry__3_n_4
                         LUT3 (Prop_lut3_I1_O)        0.307     8.832 r  nolabel_line100/data_clk_out1__323_carry__2_i_11/O
                         net (fo=2, unplaced)         0.460     9.292    nolabel_line100/data_clk_out1__323_carry__2_i_11_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.416 r  nolabel_line100/data_clk_out1__323_carry__2_i_3/O
                         net (fo=1, unplaced)         0.639    10.055    nolabel_line100/data_clk_out1__323_carry__2_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.562 r  nolabel_line100/data_clk_out1__323_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000    10.562    nolabel_line100/data_clk_out1__323_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.891 r  nolabel_line100/data_clk_out1__323_carry__3/O[3]
                         net (fo=2, unplaced)         0.819    11.710    nolabel_line100/data_clk_out1__323_carry__3_n_4
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731    12.441 r  nolabel_line100/data_clk_out1__368_carry/O[1]
                         net (fo=1, unplaced)         0.312    12.753    nolabel_line100/data_clk_out1__368_carry_n_6
                         LUT2 (Prop_lut2_I1_O)        0.306    13.059 r  nolabel_line100/data_clk_out1__373_carry_i_2/O
                         net (fo=1, unplaced)         0.000    13.059    nolabel_line100/data_clk_out1__373_carry_i_2_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.639 f  nolabel_line100/data_clk_out1__373_carry/O[2]
                         net (fo=3, unplaced)         0.470    14.109    nolabel_line100/data_clk_out1__373_carry_n_5
                         LUT5 (Prop_lut5_I4_O)        0.301    14.410 r  nolabel_line100/count[3]_i_2/O
                         net (fo=5, unplaced)         0.477    14.887    nolabel_line100/count
                         LUT3 (Prop_lut3_I2_O)        0.124    15.011 r  nolabel_line100/data_out_i_1/O
                         net (fo=1, unplaced)         0.776    15.787    nolabel_line100/data_out_i_1_n_0
                         FDRE                                         r  nolabel_line100/data_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=155, unplaced)       0.439    12.660    nolabel_line100/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  nolabel_line100/data_out_reg/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_R)       -0.433    12.307    nolabel_line100/data_out_reg
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -15.787    
  -------------------------------------------------------------------
                         slack                                 -3.480    




