---
layout: page
title: Projects
permalink: /projects/
---

# Research Projects & Open Source Contributions

## Featured Projects

### üèÜ peakPicker - LLM-Aided FPGA Design Comparative Study
[![GitHub](https://img.shields.io/badge/GitHub-View%20Repository-blue?logo=github)](https://github.com/rockyco/peakPicker) | ‚≠ê 8 stars | üç¥ 3 forks

**A Comprehensive Comparative Study of LLM-Aided FPGA Design Flow**

A groundbreaking comparative study exploring the effectiveness of Large Language Models in FPGA design optimization for 5G NR signal processing applications.

**Key Achievements:**
- **18x latency improvement** over original implementation
- **96% LUT reduction** (from 7,148 to 284 LUTs)
- **80% frequency improvement** (up to 398.4 MHz)
- **60-70% time reduction** in optimization cycles

**Methodology:**
- Systematic comparison across multiple LLM services (Claude, Gemini, GPT-4, GitHub Copilot)
- Progressive optimization strategy with controlled variables
- Comprehensive performance analysis and reproducible framework

**Technologies:** MATLAB, HLS C++, Vitis HLS, HTML, AI-assisted design

---

### üöÄ pulseDetector - LLM-Aided Signal Processing
[![GitHub](https://img.shields.io/badge/GitHub-View%20Repository-blue?logo=github)](https://github.com/rockyco/pulseDetector) | ‚≠ê 27 stars | üç¥ 4 forks

**LLM-Aided FPGA Design for Signal Processing Applications**

A novel approach demonstrating automated translation of MATLAB DSP algorithms to optimized HLS C++ implementations using Large Language Models.

**Key Features:**
- Automated MATLAB to HLS C++ code generation
- Efficient FIR IP core integration techniques
- LLM-guided design space exploration
- Automated resource usage visualization

**Performance Highlights:**
- **304 MHz** maximum operating frequency
- **194 DSP blocks** utilization
- Comparable performance to MATLAB HDL Coder
- Significant development time reduction

**Technologies:** MATLAB, HLS C++, Vitis HLS, Python, LLM integration

---

### üîß llm-fpga-design - Automated Design Flow
[![GitHub](https://img.shields.io/badge/GitHub-View%20Repository-blue?logo=github)](https://github.com/rockyco/llm-fpga-design) | ‚≠ê 15 stars | üç¥ 5 forks

**LLM-Aided FPGA Design and Debug Flow**

A comprehensive framework automating the entire FPGA design workflow from MATLAB prototypes to optimized hardware implementations using AI assistance.

**Workflow Features:**
- **Multi-LLM Integration**: Support for Gemini Pro/Flash, GPT-3.5/4, Claude Sonnet
- **Automated Code Generation**: MATLAB to HLS C++ translation
- **AI Debug Assistant**: Intelligent error analysis and correction
- **Prompt Engineering**: Optimized templates for hardware design

**Case Study:** 5G NR Peak Picker implementation with full automation pipeline

**Technologies:** MATLAB, HLS C++, Vitis HLS, Python, Multi-LLM APIs

---

### üìä ImageProcessing - FPGA Design Optimization
[![GitHub](https://img.shields.io/badge/GitHub-View%20Repository-blue?logo=github)](https://github.com/rockyco/ImageProcessing) | ‚≠ê 14 stars | üç¥ 2 forks

**LLM-Aided FPGA Design Optimization for Image Processing**

Advanced image processing algorithms optimized for FPGA implementation using AI-assisted design methodologies.

**Focus Areas:**
- Hardware-accelerated image processing pipelines
- LLM-guided optimization strategies
- Performance analysis and benchmarking
- Real-time processing capabilities

**Technologies:** C, FPGA, HLS, Image Processing Algorithms

---

### üéì LabTraining - Educational Resources
[![GitHub](https://img.shields.io/badge/GitHub-View%20Repository-blue?logo=github)](https://github.com/rockyco/LabTraining) | ‚≠ê 10 stars | üç¥ 1 fork

**Digital System Design: Training Lessons and Exercise Projects**

Comprehensive educational materials for teaching digital system design and FPGA development to students.

**Educational Content:**
- Step-by-step training lessons
- Hands-on exercise projects
- Practical FPGA design examples
- Student-friendly documentation

**Technologies:** Verilog, Digital Design, FPGA, Educational Resources

---

### üì° estFreqOffset - Carrier Frequency Estimation
[![GitHub](https://img.shields.io/badge/GitHub-View%20Repository-blue?logo=github)](https://github.com/rockyco/estFreqOffset) | ‚≠ê 8 stars | üç¥ 5 forks

**LLM-Assisted FPGA Design for Carrier Frequency Offset Estimation**

Advanced signal processing implementation for wireless communication systems, focusing on accurate carrier frequency offset estimation.

**Applications:**
- Wireless communication systems
- Signal synchronization algorithms
- Real-time frequency estimation
- LLM-optimized implementation

**Technologies:** C++, Signal Processing, FPGA, Wireless Communications

---

## Research Impact

My open-source projects demonstrate the cutting-edge integration of **Artificial Intelligence** and **FPGA design**, contributing to:

- **Automated Hardware Design**: Pioneering the use of LLMs in FPGA development workflows
- **Performance Optimization**: Achieving significant improvements in latency, resource utilization, and frequency
- **Educational Resources**: Providing comprehensive materials for digital system design education
- **Reproducible Research**: Establishing methodologies for AI-assisted hardware design

## GitHub Profile

**Visit my complete GitHub profile**: [https://github.com/rockyco](https://github.com/rockyco)

**Total Public Repositories**: 6+ active projects  
**Focus Areas**: FPGA Design, LLM Integration, Signal Processing, Educational Resources  
**Community Impact**: 80+ total stars, active collaboration and knowledge sharing