INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:11:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.412ns  (required time - arrival time)
  Source:                 buffer8/outs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer12/control/fullReg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 1.641ns (23.336%)  route 5.391ns (76.664%))
  Logic Levels:           19  (CARRY4=5 LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1373, unset)         0.508     0.508    buffer8/clk
    SLICE_X10Y142        FDRE                                         r  buffer8/outs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.232     0.740 f  buffer8/outs_reg[17]/Q
                         net (fo=5, routed)           0.412     1.152    buffer10/control/Q[17]
    SLICE_X9Y142         LUT3 (Prop_lut3_I0_O)        0.126     1.278 f  buffer10/control/feature_loadEn_INST_0_i_57/O
                         net (fo=1, routed)           0.212     1.490    cmpi0/buffer10_outs[17]
    SLICE_X9Y142         LUT6 (Prop_lut6_I4_O)        0.043     1.533 r  cmpi0/feature_loadEn_INST_0_i_17/O
                         net (fo=1, routed)           0.492     2.025    cmpi0/feature_loadEn_INST_0_i_17_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     2.287 r  cmpi0/feature_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.287    cmpi0/feature_loadEn_INST_0_i_4_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.336 r  cmpi0/feature_loadEn_INST_0_i_3/CO[3]
                         net (fo=73, routed)          0.371     2.707    init0/control/result[0]
    SLICE_X8Y147         LUT5 (Prop_lut5_I2_O)        0.043     2.750 r  init0/control/start_ready_INST_0_i_13/O
                         net (fo=47, routed)          0.305     3.055    init0/control/dataReg_reg[0]
    SLICE_X7Y146         LUT4 (Prop_lut4_I0_O)        0.043     3.098 r  init0/control/fullReg_i_3/O
                         net (fo=34, routed)          0.345     3.443    init14/control/p_2_in
    SLICE_X6Y148         LUT6 (Prop_lut6_I3_O)        0.043     3.486 r  init14/control/Memory[0][0]_i_40/O
                         net (fo=1, routed)           0.608     4.095    cmpi5/Memory_reg[0][0]_i_7_10
    SLICE_X6Y150         LUT6 (Prop_lut6_I2_O)        0.043     4.138 r  cmpi5/Memory[0][0]_i_21/O
                         net (fo=1, routed)           0.000     4.138    cmpi5/Memory[0][0]_i_21_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     4.315 r  cmpi5/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.315    cmpi5/Memory_reg[0][0]_i_7_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.365 r  cmpi5/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.365    cmpi5/Memory_reg[0][0]_i_3_n_0
    SLICE_X6Y152         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.472 f  cmpi5/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=5, routed)           0.321     4.793    buffer56/fifo/result[0]
    SLICE_X6Y154         LUT3 (Prop_lut3_I0_O)        0.122     4.915 f  buffer56/fifo/Empty_i_4/O
                         net (fo=1, routed)           0.345     5.260    buffer56/fifo/Empty_i_4_n_0
    SLICE_X9Y155         LUT6 (Prop_lut6_I2_O)        0.043     5.303 f  buffer56/fifo/Empty_i_2__12/O
                         net (fo=5, routed)           0.193     5.496    buffer56/fifo/buffer56_outs_ready
    SLICE_X10Y156        LUT6 (Prop_lut6_I0_O)        0.043     5.539 r  buffer56/fifo/fullReg_i_6/O
                         net (fo=3, routed)           0.361     5.900    buffer12/control/anyBlockStop
    SLICE_X11Y152        LUT5 (Prop_lut5_I2_O)        0.043     5.943 f  buffer12/control/transmitValue_i_3__12/O
                         net (fo=1, routed)           0.227     6.170    buffer37/fifo/Empty_reg_2
    SLICE_X11Y152        LUT5 (Prop_lut5_I0_O)        0.043     6.213 f  buffer37/fifo/transmitValue_i_2__21/O
                         net (fo=5, routed)           0.195     6.408    buffer37/fifo/Empty_reg_1
    SLICE_X10Y152        LUT4 (Prop_lut4_I0_O)        0.043     6.451 r  buffer37/fifo/fullReg_i_8/O
                         net (fo=1, routed)           0.345     6.796    fork6/control/generateBlocks[7].regblock/transmitValue_reg_4
    SLICE_X15Y150        LUT6 (Prop_lut6_I3_O)        0.043     6.839 f  fork6/control/generateBlocks[7].regblock/fullReg_i_3__0/O
                         net (fo=23, routed)          0.270     7.110    buffer12/control/cmpi0_result_ready
    SLICE_X13Y147        LUT6 (Prop_lut6_I4_O)        0.043     7.153 r  buffer12/control/fullReg_i_1__14/O
                         net (fo=1, routed)           0.387     7.540    buffer12/control/fullReg_i_1__14_n_0
    SLICE_X9Y142         FDRE                                         r  buffer12/control/fullReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1373, unset)         0.483     6.183    buffer12/control/clk
    SLICE_X9Y142         FDRE                                         r  buffer12/control/fullReg_reg/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X9Y142         FDRE (Setup_fdre_C_D)       -0.019     6.128    buffer12/control/fullReg_reg
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                 -1.412    




