# Wallace_Sklansky
4x4 Wallace tree multiplier using Sklansky
## Table of Contents

- [Introduction](https://github.com/Sairamakula1999/Wallace_Sklansky/edit/main/README.md#introduction)

- [Circuit Design](https://github.com/Sairamakula1999/Wallace_Sklansky/edit/main/README.md#circuit-design)
- [Simulation Results](https://github.com/Sairamakula1999/Wallace_Sklansky/edit/main/README.md#simulation-results)
- [Performance Comparison](https://github.com/Sairamakula1999/Wallace_Sklansky/edit/main/README.md#performance-comparison)
- [Conclusion](https://github.com/Sairamakula1999/Wallace_Sklansky/edit/main/README.md#conclusion)
- [Author](https://github.com/Sairamakula1999/Wallace_Sklansky/edit/main/README.md#author) 
- [Acknowledgements](https://github.com/Sairamakula1999/Wallace_Sklansky/edit/main/README.md#acknowledgements)
- [References](https://github.com/Sairamakula1999/Wallace_Sklansky/edit/main/README.md#references)

## Introduction

. In high performance processing units & computing systems, multiplication of two binary numbers is primitive and most frequently used arithmetic operation. Wallace tree multiplier is area efficient & high speed multiplier. This paper, we are also using Sklansky parallel prefix adder to speed up the circuit. The design has been created on Synopsis [Custom Compiler](https://www.synopsys.com/implementation-and-signoff/custom-design-platform/custom-compiler.html) software and simulated using [PrimeWave](https://www.synopsys.com/implementation-and-signoff/ams-simulation/primewave.html) environment. 

<p align="center">
<img src="images/Wallace-Tree-Multiplier-using-full-and-half-adders.png">
</p>
<p align="center">
Fig 1. conventional wallace multplier
</p>
