Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  6 13:55:57 2024
| Host         : QPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.409        0.000                      0                  698        0.145        0.000                      0                  698        3.000        0.000                       0                   383  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       28.409        0.000                      0                  698        0.145        0.000                      0                  698       19.500        0.000                       0                   379  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.409ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left_2/Movement_top/c2/ff_01/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.224ns  (logic 1.950ns (17.374%)  route 9.274ns (82.626%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.623    -0.889    sync/hcounter/c1/clk
    SLICE_X6Y19          FDRE                                         r  sync/hcounter/c1/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  sync/hcounter/c1/ff_01/Q
                         net (fo=19, routed)          2.102     1.731    sync/hcounter/c1/ff_01_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.150     1.881 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          0.648     2.530    sync/vcounter/c1/ff_01_3
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.328     2.858 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=8, routed)           0.913     3.771    sync/vcounter/c1/ff_04_2
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.150     3.921 r  sync/vcounter/c1/ff_01_i_3__47/O
                         net (fo=68, routed)          3.926     7.846    BUS_Left_2/Movement_bot/c3/ff_01_4
    SLICE_X14Y16         LUT3 (Prop_lut3_I2_O)        0.352     8.198 r  BUS_Left_2/Movement_bot/c3/ff_02_i_2__2/O
                         net (fo=4, routed)           0.482     8.681    BUS_Left_2/Movement_top/c1/CE0
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.328     9.009 r  BUS_Left_2/Movement_top/c1/ff_01_i_3__38/O
                         net (fo=5, routed)           0.651     9.660    BUS_Left_2/Movement_top/c1/CE11_out
    SLICE_X14Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.784 r  BUS_Left_2/Movement_top/c1/ff_01_i_1__43/O
                         net (fo=5, routed)           0.552    10.335    BUS_Left_2/Movement_top/c2/CE0_1
    SLICE_X12Y19         FDRE                                         r  BUS_Left_2/Movement_top/c2/ff_01/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.439    38.444    BUS_Left_2/Movement_top/c2/clk_out
    SLICE_X12Y19         FDRE                                         r  BUS_Left_2/Movement_top/c2/ff_01/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.094    38.913    
    SLICE_X12Y19         FDRE (Setup_fdre_C_CE)      -0.169    38.744    BUS_Left_2/Movement_top/c2/ff_01
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                 28.409    

Slack (MET) :             28.427ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left_2/Movement_top/c2/ff_04/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.169ns  (logic 1.950ns (17.459%)  route 9.219ns (82.541%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.623    -0.889    sync/hcounter/c1/clk
    SLICE_X6Y19          FDRE                                         r  sync/hcounter/c1/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  sync/hcounter/c1/ff_01/Q
                         net (fo=19, routed)          2.102     1.731    sync/hcounter/c1/ff_01_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.150     1.881 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          0.648     2.530    sync/vcounter/c1/ff_01_3
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.328     2.858 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=8, routed)           0.913     3.771    sync/vcounter/c1/ff_04_2
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.150     3.921 r  sync/vcounter/c1/ff_01_i_3__47/O
                         net (fo=68, routed)          3.926     7.846    BUS_Left_2/Movement_bot/c3/ff_01_4
    SLICE_X14Y16         LUT3 (Prop_lut3_I2_O)        0.352     8.198 r  BUS_Left_2/Movement_bot/c3/ff_02_i_2__2/O
                         net (fo=4, routed)           0.482     8.681    BUS_Left_2/Movement_top/c1/CE0
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.328     9.009 r  BUS_Left_2/Movement_top/c1/ff_01_i_3__38/O
                         net (fo=5, routed)           0.651     9.660    BUS_Left_2/Movement_top/c1/CE11_out
    SLICE_X14Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.784 r  BUS_Left_2/Movement_top/c1/ff_01_i_1__43/O
                         net (fo=5, routed)           0.497    10.281    BUS_Left_2/Movement_top/c2/CE0_1
    SLICE_X15Y19         FDRE                                         r  BUS_Left_2/Movement_top/c2/ff_04/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.439    38.444    BUS_Left_2/Movement_top/c2/clk_out
    SLICE_X15Y19         FDRE                                         r  BUS_Left_2/Movement_top/c2/ff_04/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.094    38.913    
    SLICE_X15Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.708    BUS_Left_2/Movement_top/c2/ff_04
  -------------------------------------------------------------------
                         required time                         38.708    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                 28.427    

Slack (MET) :             28.427ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left_2/Movement_top/c2/ff_05/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.169ns  (logic 1.950ns (17.459%)  route 9.219ns (82.541%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.623    -0.889    sync/hcounter/c1/clk
    SLICE_X6Y19          FDRE                                         r  sync/hcounter/c1/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  sync/hcounter/c1/ff_01/Q
                         net (fo=19, routed)          2.102     1.731    sync/hcounter/c1/ff_01_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.150     1.881 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          0.648     2.530    sync/vcounter/c1/ff_01_3
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.328     2.858 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=8, routed)           0.913     3.771    sync/vcounter/c1/ff_04_2
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.150     3.921 r  sync/vcounter/c1/ff_01_i_3__47/O
                         net (fo=68, routed)          3.926     7.846    BUS_Left_2/Movement_bot/c3/ff_01_4
    SLICE_X14Y16         LUT3 (Prop_lut3_I2_O)        0.352     8.198 r  BUS_Left_2/Movement_bot/c3/ff_02_i_2__2/O
                         net (fo=4, routed)           0.482     8.681    BUS_Left_2/Movement_top/c1/CE0
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.328     9.009 r  BUS_Left_2/Movement_top/c1/ff_01_i_3__38/O
                         net (fo=5, routed)           0.651     9.660    BUS_Left_2/Movement_top/c1/CE11_out
    SLICE_X14Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.784 r  BUS_Left_2/Movement_top/c1/ff_01_i_1__43/O
                         net (fo=5, routed)           0.497    10.281    BUS_Left_2/Movement_top/c2/CE0_1
    SLICE_X15Y19         FDRE                                         r  BUS_Left_2/Movement_top/c2/ff_05/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.439    38.444    BUS_Left_2/Movement_top/c2/clk_out
    SLICE_X15Y19         FDRE                                         r  BUS_Left_2/Movement_top/c2/ff_05/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.094    38.913    
    SLICE_X15Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.708    BUS_Left_2/Movement_top/c2/ff_05
  -------------------------------------------------------------------
                         required time                         38.708    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                 28.427    

Slack (MET) :             28.532ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left/Movement_bot/c2/ff_03/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.861ns  (logic 1.984ns (18.267%)  route 8.877ns (81.733%))
  Logic Levels:           6  (LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.623    -0.889    sync/hcounter/c1/clk
    SLICE_X6Y19          FDRE                                         r  sync/hcounter/c1/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  sync/hcounter/c1/ff_01/Q
                         net (fo=19, routed)          2.102     1.731    sync/hcounter/c1/ff_01_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.150     1.881 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          0.648     2.530    sync/vcounter/c1/ff_01_3
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.328     2.858 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=8, routed)           0.913     3.771    sync/vcounter/c1/ff_04_2
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.150     3.921 r  sync/vcounter/c1/ff_01_i_3__47/O
                         net (fo=68, routed)          3.166     7.087    sync/vcounter/c1/gameover_state
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.355     7.442 r  sync/vcounter/c1/ff_02_i_2__8/O
                         net (fo=4, routed)           0.441     7.883    BUS_Left/Movement_bot/c1/CE010_out
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.331     8.214 r  BUS_Left/Movement_bot/c1/ff_01_i_3__17/O
                         net (fo=5, routed)           0.960     9.174    BUS_Left/Movement_bot/c1/CE11_out
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.152     9.326 r  BUS_Left/Movement_bot/c1/ff_01_i_1__22/O
                         net (fo=5, routed)           0.647     9.973    BUS_Left/Movement_bot/c2/CE0_0
    SLICE_X15Y21         FDRE                                         r  BUS_Left/Movement_bot/c2/ff_03/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.438    38.443    BUS_Left/Movement_bot/c2/clk_out
    SLICE_X15Y21         FDRE                                         r  BUS_Left/Movement_bot/c2/ff_03/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.094    38.912    
    SLICE_X15Y21         FDRE (Setup_fdre_C_CE)      -0.407    38.505    BUS_Left/Movement_bot/c2/ff_03
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                 28.532    

Slack (MET) :             28.532ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left/Movement_bot/c2/ff_04/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.861ns  (logic 1.984ns (18.267%)  route 8.877ns (81.733%))
  Logic Levels:           6  (LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.623    -0.889    sync/hcounter/c1/clk
    SLICE_X6Y19          FDRE                                         r  sync/hcounter/c1/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  sync/hcounter/c1/ff_01/Q
                         net (fo=19, routed)          2.102     1.731    sync/hcounter/c1/ff_01_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.150     1.881 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          0.648     2.530    sync/vcounter/c1/ff_01_3
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.328     2.858 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=8, routed)           0.913     3.771    sync/vcounter/c1/ff_04_2
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.150     3.921 r  sync/vcounter/c1/ff_01_i_3__47/O
                         net (fo=68, routed)          3.166     7.087    sync/vcounter/c1/gameover_state
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.355     7.442 r  sync/vcounter/c1/ff_02_i_2__8/O
                         net (fo=4, routed)           0.441     7.883    BUS_Left/Movement_bot/c1/CE010_out
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.331     8.214 r  BUS_Left/Movement_bot/c1/ff_01_i_3__17/O
                         net (fo=5, routed)           0.960     9.174    BUS_Left/Movement_bot/c1/CE11_out
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.152     9.326 r  BUS_Left/Movement_bot/c1/ff_01_i_1__22/O
                         net (fo=5, routed)           0.647     9.973    BUS_Left/Movement_bot/c2/CE0_0
    SLICE_X15Y21         FDRE                                         r  BUS_Left/Movement_bot/c2/ff_04/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.438    38.443    BUS_Left/Movement_bot/c2/clk_out
    SLICE_X15Y21         FDRE                                         r  BUS_Left/Movement_bot/c2/ff_04/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.094    38.912    
    SLICE_X15Y21         FDRE (Setup_fdre_C_CE)      -0.407    38.505    BUS_Left/Movement_bot/c2/ff_04
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                 28.532    

Slack (MET) :             28.576ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left_2/Movement_top/c2/ff_02/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.021ns  (logic 1.950ns (17.693%)  route 9.071ns (82.307%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.623    -0.889    sync/hcounter/c1/clk
    SLICE_X6Y19          FDRE                                         r  sync/hcounter/c1/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  sync/hcounter/c1/ff_01/Q
                         net (fo=19, routed)          2.102     1.731    sync/hcounter/c1/ff_01_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.150     1.881 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          0.648     2.530    sync/vcounter/c1/ff_01_3
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.328     2.858 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=8, routed)           0.913     3.771    sync/vcounter/c1/ff_04_2
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.150     3.921 r  sync/vcounter/c1/ff_01_i_3__47/O
                         net (fo=68, routed)          3.926     7.846    BUS_Left_2/Movement_bot/c3/ff_01_4
    SLICE_X14Y16         LUT3 (Prop_lut3_I2_O)        0.352     8.198 r  BUS_Left_2/Movement_bot/c3/ff_02_i_2__2/O
                         net (fo=4, routed)           0.482     8.681    BUS_Left_2/Movement_top/c1/CE0
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.328     9.009 r  BUS_Left_2/Movement_top/c1/ff_01_i_3__38/O
                         net (fo=5, routed)           0.651     9.660    BUS_Left_2/Movement_top/c1/CE11_out
    SLICE_X14Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.784 r  BUS_Left_2/Movement_top/c1/ff_01_i_1__43/O
                         net (fo=5, routed)           0.349    10.133    BUS_Left_2/Movement_top/c2/CE0_1
    SLICE_X13Y18         FDRE                                         r  BUS_Left_2/Movement_top/c2/ff_02/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.440    38.445    BUS_Left_2/Movement_top/c2/clk_out
    SLICE_X13Y18         FDRE                                         r  BUS_Left_2/Movement_top/c2/ff_02/C
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.094    38.914    
    SLICE_X13Y18         FDRE (Setup_fdre_C_CE)      -0.205    38.709    BUS_Left_2/Movement_top/c2/ff_02
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 28.576    

Slack (MET) :             28.576ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left_2/Movement_top/c2/ff_03/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.021ns  (logic 1.950ns (17.693%)  route 9.071ns (82.307%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.623    -0.889    sync/hcounter/c1/clk
    SLICE_X6Y19          FDRE                                         r  sync/hcounter/c1/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  sync/hcounter/c1/ff_01/Q
                         net (fo=19, routed)          2.102     1.731    sync/hcounter/c1/ff_01_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.150     1.881 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          0.648     2.530    sync/vcounter/c1/ff_01_3
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.328     2.858 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=8, routed)           0.913     3.771    sync/vcounter/c1/ff_04_2
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.150     3.921 r  sync/vcounter/c1/ff_01_i_3__47/O
                         net (fo=68, routed)          3.926     7.846    BUS_Left_2/Movement_bot/c3/ff_01_4
    SLICE_X14Y16         LUT3 (Prop_lut3_I2_O)        0.352     8.198 r  BUS_Left_2/Movement_bot/c3/ff_02_i_2__2/O
                         net (fo=4, routed)           0.482     8.681    BUS_Left_2/Movement_top/c1/CE0
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.328     9.009 r  BUS_Left_2/Movement_top/c1/ff_01_i_3__38/O
                         net (fo=5, routed)           0.651     9.660    BUS_Left_2/Movement_top/c1/CE11_out
    SLICE_X14Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.784 r  BUS_Left_2/Movement_top/c1/ff_01_i_1__43/O
                         net (fo=5, routed)           0.349    10.133    BUS_Left_2/Movement_top/c2/CE0_1
    SLICE_X13Y18         FDRE                                         r  BUS_Left_2/Movement_top/c2/ff_03/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.440    38.445    BUS_Left_2/Movement_top/c2/clk_out
    SLICE_X13Y18         FDRE                                         r  BUS_Left_2/Movement_top/c2/ff_03/C
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.094    38.914    
    SLICE_X13Y18         FDRE (Setup_fdre_C_CE)      -0.205    38.709    BUS_Left_2/Movement_top/c2/ff_03
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 28.576    

Slack (MET) :             28.632ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left_2/Movement_top/c3/ff_03/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.000ns  (logic 1.950ns (17.728%)  route 9.050ns (82.272%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.623    -0.889    sync/hcounter/c1/clk
    SLICE_X6Y19          FDRE                                         r  sync/hcounter/c1/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  sync/hcounter/c1/ff_01/Q
                         net (fo=19, routed)          2.102     1.731    sync/hcounter/c1/ff_01_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.150     1.881 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          0.648     2.530    sync/vcounter/c1/ff_01_3
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.328     2.858 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=8, routed)           0.913     3.771    sync/vcounter/c1/ff_04_2
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.150     3.921 r  sync/vcounter/c1/ff_01_i_3__47/O
                         net (fo=68, routed)          3.926     7.846    BUS_Left_2/Movement_bot/c3/ff_01_4
    SLICE_X14Y16         LUT3 (Prop_lut3_I2_O)        0.352     8.198 r  BUS_Left_2/Movement_bot/c3/ff_02_i_2__2/O
                         net (fo=4, routed)           0.475     8.673    BUS_Left_2/Movement_top/c2/CE0
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.328     9.001 r  BUS_Left_2/Movement_top/c2/ff_01_i_3__37/O
                         net (fo=5, routed)           0.575     9.576    BUS_Left_2/Movement_top/c2/CE16_out
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.700 r  BUS_Left_2/Movement_top/c2/ff_01_i_1__42/O
                         net (fo=5, routed)           0.411    10.111    BUS_Left_2/Movement_top/c3/CE0
    SLICE_X12Y21         FDRE                                         r  BUS_Left_2/Movement_top/c3/ff_03/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.438    38.443    BUS_Left_2/Movement_top/c3/clk_out
    SLICE_X12Y21         FDRE                                         r  BUS_Left_2/Movement_top/c3/ff_03/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.094    38.912    
    SLICE_X12Y21         FDRE (Setup_fdre_C_CE)      -0.169    38.743    BUS_Left_2/Movement_top/c3/ff_03
  -------------------------------------------------------------------
                         required time                         38.743    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                 28.632    

Slack (MET) :             28.632ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left_2/Movement_top/c3/ff_04/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.000ns  (logic 1.950ns (17.728%)  route 9.050ns (82.272%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.623    -0.889    sync/hcounter/c1/clk
    SLICE_X6Y19          FDRE                                         r  sync/hcounter/c1/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  sync/hcounter/c1/ff_01/Q
                         net (fo=19, routed)          2.102     1.731    sync/hcounter/c1/ff_01_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.150     1.881 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          0.648     2.530    sync/vcounter/c1/ff_01_3
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.328     2.858 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=8, routed)           0.913     3.771    sync/vcounter/c1/ff_04_2
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.150     3.921 r  sync/vcounter/c1/ff_01_i_3__47/O
                         net (fo=68, routed)          3.926     7.846    BUS_Left_2/Movement_bot/c3/ff_01_4
    SLICE_X14Y16         LUT3 (Prop_lut3_I2_O)        0.352     8.198 r  BUS_Left_2/Movement_bot/c3/ff_02_i_2__2/O
                         net (fo=4, routed)           0.475     8.673    BUS_Left_2/Movement_top/c2/CE0
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.328     9.001 r  BUS_Left_2/Movement_top/c2/ff_01_i_3__37/O
                         net (fo=5, routed)           0.575     9.576    BUS_Left_2/Movement_top/c2/CE16_out
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.700 r  BUS_Left_2/Movement_top/c2/ff_01_i_1__42/O
                         net (fo=5, routed)           0.411    10.111    BUS_Left_2/Movement_top/c3/CE0
    SLICE_X12Y21         FDRE                                         r  BUS_Left_2/Movement_top/c3/ff_04/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.438    38.443    BUS_Left_2/Movement_top/c3/clk_out
    SLICE_X12Y21         FDRE                                         r  BUS_Left_2/Movement_top/c3/ff_04/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.094    38.912    
    SLICE_X12Y21         FDRE (Setup_fdre_C_CE)      -0.169    38.743    BUS_Left_2/Movement_top/c3/ff_04
  -------------------------------------------------------------------
                         required time                         38.743    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                 28.632    

Slack (MET) :             28.632ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left_2/Movement_top/c3/ff_05/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.000ns  (logic 1.950ns (17.728%)  route 9.050ns (82.272%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.623    -0.889    sync/hcounter/c1/clk
    SLICE_X6Y19          FDRE                                         r  sync/hcounter/c1/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  sync/hcounter/c1/ff_01/Q
                         net (fo=19, routed)          2.102     1.731    sync/hcounter/c1/ff_01_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.150     1.881 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          0.648     2.530    sync/vcounter/c1/ff_01_3
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.328     2.858 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=8, routed)           0.913     3.771    sync/vcounter/c1/ff_04_2
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.150     3.921 r  sync/vcounter/c1/ff_01_i_3__47/O
                         net (fo=68, routed)          3.926     7.846    BUS_Left_2/Movement_bot/c3/ff_01_4
    SLICE_X14Y16         LUT3 (Prop_lut3_I2_O)        0.352     8.198 r  BUS_Left_2/Movement_bot/c3/ff_02_i_2__2/O
                         net (fo=4, routed)           0.475     8.673    BUS_Left_2/Movement_top/c2/CE0
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.328     9.001 r  BUS_Left_2/Movement_top/c2/ff_01_i_3__37/O
                         net (fo=5, routed)           0.575     9.576    BUS_Left_2/Movement_top/c2/CE16_out
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.700 r  BUS_Left_2/Movement_top/c2/ff_01_i_1__42/O
                         net (fo=5, routed)           0.411    10.111    BUS_Left_2/Movement_top/c3/CE0
    SLICE_X12Y21         FDRE                                         r  BUS_Left_2/Movement_top/c3/ff_05/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         1.438    38.443    BUS_Left_2/Movement_top/c3/clk_out
    SLICE_X12Y21         FDRE                                         r  BUS_Left_2/Movement_top/c3/ff_05/C
                         clock pessimism              0.564    39.006    
                         clock uncertainty           -0.094    38.912    
    SLICE_X12Y21         FDRE (Setup_fdre_C_CE)      -0.169    38.743    BUS_Left_2/Movement_top/c3/ff_05
  -------------------------------------------------------------------
                         required time                         38.743    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                 28.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 BUS_Left/Random/sh_00/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left/Random/sh_17[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.557    -0.624    BUS_Left/Random/clk_out
    SLICE_X15Y20         FDRE                                         r  BUS_Left/Random/sh_00/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  BUS_Left/Random/sh_00/Q
                         net (fo=3, routed)           0.079    -0.404    BUS_Left/Random/rnd[0]
    SLICE_X15Y20         FDRE                                         r  BUS_Left/Random/sh_17[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.825    -0.865    BUS_Left/Random/clk_out
    SLICE_X15Y20         FDRE                                         r  BUS_Left/Random/sh_17[1]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X15Y20         FDRE (Hold_fdre_C_D)         0.075    -0.549    BUS_Left/Random/sh_17[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 color/Flash_yellow/c1/ff_03/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color/Flash_yellow/c1/ff_02/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.588    -0.593    color/Flash_yellow/c1/clk_out
    SLICE_X3Y31          FDRE                                         r  color/Flash_yellow/c1/ff_03/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  color/Flash_yellow/c1/ff_03/Q
                         net (fo=6, routed)           0.113    -0.339    color/Flash_yellow/c1/framecounter[2]
    SLICE_X2Y31          LUT4 (Prop_lut4_I2_O)        0.048    -0.291 r  color/Flash_yellow/c1/ff_02_i_1__5/O
                         net (fo=1, routed)           0.000    -0.291    color/Flash_yellow/c1/B_3
    SLICE_X2Y31          FDRE                                         r  color/Flash_yellow/c1/ff_02/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.857    -0.833    color/Flash_yellow/c1/clk_out
    SLICE_X2Y31          FDRE                                         r  color/Flash_yellow/c1/ff_02/C
                         clock pessimism              0.252    -0.580    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131    -0.449    color/Flash_yellow/c1/ff_02
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 color/Flash_yellow/c1/ff_03/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color/Flash_yellow/c1/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.588    -0.593    color/Flash_yellow/c1/clk_out
    SLICE_X3Y31          FDRE                                         r  color/Flash_yellow/c1/ff_03/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  color/Flash_yellow/c1/ff_03/Q
                         net (fo=6, routed)           0.113    -0.339    color/Flash_yellow/c1/framecounter[2]
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.045    -0.294 r  color/Flash_yellow/c1/ff_01_i_2__4/O
                         net (fo=1, routed)           0.000    -0.294    color/Flash_yellow/c1/B_4
    SLICE_X2Y31          FDRE                                         r  color/Flash_yellow/c1/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.857    -0.833    color/Flash_yellow/c1/clk_out
    SLICE_X2Y31          FDRE                                         r  color/Flash_yellow/c1/ff_01/C
                         clock pessimism              0.252    -0.580    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121    -0.459    color/Flash_yellow/c1/ff_01
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 BUS_Right_2/Movement_top/c2/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Right_2/Movement_top/c2/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.561    -0.620    BUS_Right_2/Movement_top/c2/clk_out
    SLICE_X15Y33         FDRE                                         r  BUS_Right_2/Movement_top/c2/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  BUS_Right_2/Movement_top/c2/ff_04/Q
                         net (fo=9, routed)           0.121    -0.358    BUS_Right_2/Movement_top/c2/ff_04_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.313 r  BUS_Right_2/Movement_top/c2/ff_01_i_2__29/O
                         net (fo=1, routed)           0.000    -0.313    BUS_Right_2/Movement_top/c2/ff_01_i_2__29_n_0
    SLICE_X14Y33         FDRE                                         r  BUS_Right_2/Movement_top/c2/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.829    -0.861    BUS_Right_2/Movement_top/c2/clk_out
    SLICE_X14Y33         FDRE                                         r  BUS_Right_2/Movement_top/c2/ff_01/C
                         clock pessimism              0.253    -0.607    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.120    -0.487    BUS_Right_2/Movement_top/c2/ff_01
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 BUS_Right_2/Random/sh_17[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Right_2/Random/sh_17[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.558    -0.623    BUS_Right_2/Random/clk_out
    SLICE_X13Y30         FDRE                                         r  BUS_Right_2/Random/sh_17[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  BUS_Right_2/Random/sh_17[2]/Q
                         net (fo=2, routed)           0.109    -0.373    BUS_Right_2/Random/rnd[2]
    SLICE_X14Y31         FDRE                                         r  BUS_Right_2/Random/sh_17[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.827    -0.863    BUS_Right_2/Random/clk_out
    SLICE_X14Y31         FDRE                                         r  BUS_Right_2/Random/sh_17[3]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X14Y31         FDRE (Hold_fdre_C_D)         0.059    -0.549    BUS_Right_2/Random/sh_17[3]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 color/Flash_purple/c3/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color/Flash_purple/c3/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.337%)  route 0.110ns (36.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.593    -0.588    color/Flash_purple/c3/clk_out
    SLICE_X0Y39          FDRE                                         r  color/Flash_purple/c3/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  color/Flash_purple/c3/ff_05/Q
                         net (fo=6, routed)           0.110    -0.337    color/Flash_purple/c3/purplecounter[10]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.049    -0.288 r  color/Flash_purple/c3/ff_03_i_1__51/O
                         net (fo=1, routed)           0.000    -0.288    color/Flash_purple/c3/B_2
    SLICE_X1Y39          FDRE                                         r  color/Flash_purple/c3/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.864    -0.826    color/Flash_purple/c3/clk_out
    SLICE_X1Y39          FDRE                                         r  color/Flash_purple/c3/ff_03/C
                         clock pessimism              0.250    -0.575    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.107    -0.468    color/Flash_purple/c3/ff_03
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 BUS_Right_2/Random/sh_17[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Right_2/ff_02/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.558    -0.623    BUS_Right_2/Random/clk_out
    SLICE_X13Y30         FDRE                                         r  BUS_Right_2/Random/sh_17[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  BUS_Right_2/Random/sh_17[1]/Q
                         net (fo=2, routed)           0.124    -0.358    BUS_Right_2/rnd[1]
    SLICE_X13Y31         FDRE                                         r  BUS_Right_2/ff_02/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.827    -0.863    BUS_Right_2/clk_out
    SLICE_X13Y31         FDRE                                         r  BUS_Right_2/ff_02/C
                         clock pessimism              0.254    -0.608    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.070    -0.538    BUS_Right_2/ff_02
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Delayed_Start/c2/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Delayed_Start/c2/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.277%)  route 0.135ns (41.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.591    -0.590    Delayed_Start/c2/clk_out
    SLICE_X3Y35          FDRE                                         r  Delayed_Start/c2/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Delayed_Start/c2/ff_04/Q
                         net (fo=7, routed)           0.135    -0.314    Delayed_Start/c2/Bus_Start[6]
    SLICE_X2Y35          LUT4 (Prop_lut4_I0_O)        0.048    -0.266 r  Delayed_Start/c2/ff_03_i_1__15/O
                         net (fo=1, routed)           0.000    -0.266    Delayed_Start/c2/B_2
    SLICE_X2Y35          FDRE                                         r  Delayed_Start/c2/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.861    -0.829    Delayed_Start/c2/clk_out
    SLICE_X2Y35          FDRE                                         r  Delayed_Start/c2/ff_03/C
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.131    -0.446    Delayed_Start/c2/ff_03
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 BUS_Right/Random/sh_00/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Right/Random/sh_17[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.564    -0.617    BUS_Right/Random/clk_out
    SLICE_X14Y38         FDRE                                         r  BUS_Right/Random/sh_00/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  BUS_Right/Random/sh_00/Q
                         net (fo=3, routed)           0.079    -0.374    BUS_Right/Random/rnd[0]
    SLICE_X14Y38         FDRE                                         r  BUS_Right/Random/sh_17[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.834    -0.856    BUS_Right/Random/clk_out
    SLICE_X14Y38         FDRE                                         r  BUS_Right/Random/sh_17[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.060    -0.557    BUS_Right/Random/sh_17[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Delayed_Start/c2/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Delayed_Start/c2/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.591    -0.590    Delayed_Start/c2/clk_out
    SLICE_X3Y35          FDRE                                         r  Delayed_Start/c2/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Delayed_Start/c2/ff_04/Q
                         net (fo=7, routed)           0.131    -0.318    Delayed_Start/c2/Bus_Start[6]
    SLICE_X2Y35          LUT6 (Prop_lut6_I1_O)        0.045    -0.273 r  Delayed_Start/c2/ff_01_i_2__20/O
                         net (fo=1, routed)           0.000    -0.273    Delayed_Start/c2/B_4
    SLICE_X2Y35          FDRE                                         r  Delayed_Start/c2/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=377, routed)         0.861    -0.829    Delayed_Start/c2/clk_out
    SLICE_X2Y35          FDRE                                         r  Delayed_Start/c2/ff_01/C
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.120    -0.457    Delayed_Start/c2/ff_01
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y21     BUS_Left/Movement_bot/c1/ff_01/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y20     BUS_Left/Random/sh_00/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y20     BUS_Left/Random/sh_17[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y20     BUS_Left/Random/sh_17[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y20     BUS_Left/Random/sh_17[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y20     BUS_Left/Random/sh_17[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y20     BUS_Left/Random/sh_17[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y20     BUS_Left/Random/sh_17[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     BUS_Mid/Movement_bot/c2/ff_05/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y34     not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y34     not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y34     not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y34     not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y27     sync/vcounter/c3/ff_01/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y27     sync/vcounter/c3/ff_02/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y27     sync/vcounter/c3/ff_03/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y27     sync/vcounter/c3/ff_04/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y27     sync/vcounter/c3/ff_05/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y21     BUS_Left/Movement_bot/c1/ff_01/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y20     BUS_Left/Random/sh_00/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y20     BUS_Left/Random/sh_17[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y20     BUS_Left/Random/sh_17[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y20     BUS_Left/Random/sh_17[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y20     BUS_Left/Random/sh_17[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y20     BUS_Left/Random/sh_17[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y20     BUS_Left/Random/sh_17[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y20     BUS_Left/Random/sh_17[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y19     BUS_Left/ff_01/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



