
# simulate using typica timings
iverilog -Ttyp -Wall -g2012 -gspecify test.v && ./a.out
