- ğŸ‘‹ Hi, Iâ€™m @Oluwabukola746
- ğŸ‘€ Iâ€™m interested in ASIC/FPGA Design and verification.
- ğŸŒ± Iâ€™m currently learning Verilog, SystemVerilog, and UVM methodologies.
- ğŸ’ï¸ Iâ€™m looking to collaborate on innovative hardware design and verification projects. ...
- ğŸ“« Reach me via email or connect on LinkedIn


<!---
Oluwabukola746/Oluwabukola746 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
