

================================================================
== Vivado HLS Report for 'image_filter_Duplicate'
================================================================
* Date:           Tue Dec 13 04:46:30 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        prj
* Solution:       pynq_solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      6.13|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2076841|    1|  2076841|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     32|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     29|
|Register         |        -|      -|      41|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      41|     61|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_153_p2          |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_164_p2          |     +    |      0|  0|  11|          11|           1|
    |exitcond1_i_fu_148_p2  |   icmp   |      0|  0|   4|          11|          11|
    |exitcond_i_fu_159_p2   |   icmp   |      0|  0|   4|          11|          11|
    |ap_sig_118             |    or    |      0|  0|   1|           1|           1|
    |ap_sig_84              |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  32|          46|          26|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |   1|          5|    1|          5|
    |dst1_data_stream_0_V_blk_n  |   1|          2|    1|          2|
    |dst1_data_stream_1_V_blk_n  |   1|          2|    1|          2|
    |dst2_data_stream_0_V_blk_n  |   1|          2|    1|          2|
    |dst2_data_stream_1_V_blk_n  |   1|          2|    1|          2|
    |p_6_i_reg_137               |  11|          2|   11|         22|
    |p_i_reg_126                 |  11|          2|   11|         22|
    |src_data_stream_0_V_blk_n   |   1|          2|    1|          2|
    |src_data_stream_1_V_blk_n   |   1|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  29|         21|   29|         61|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   4|   0|    4|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |exitcond_i_reg_189     |   1|   0|    1|          0|
    |i_V_reg_184            |  11|   0|   11|          0|
    |p_6_i_reg_137          |  11|   0|   11|          0|
    |p_i_reg_126            |  11|   0|   11|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  41|   0|   41|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | image_filter_Duplicate | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | image_filter_Duplicate | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | image_filter_Duplicate | return value |
|ap_done                      | out |    1| ap_ctrl_hs | image_filter_Duplicate | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | image_filter_Duplicate | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | image_filter_Duplicate | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | image_filter_Duplicate | return value |
|rows                         |  in |   11|  ap_stable |          rows          |    scalar    |
|cols                         |  in |   11|  ap_stable |          cols          |    scalar    |
|src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |   src_data_stream_0_V  |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |   src_data_stream_0_V  |    pointer   |
|src_data_stream_0_V_read     | out |    1|   ap_fifo  |   src_data_stream_0_V  |    pointer   |
|src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |   src_data_stream_1_V  |    pointer   |
|src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |   src_data_stream_1_V  |    pointer   |
|src_data_stream_1_V_read     | out |    1|   ap_fifo  |   src_data_stream_1_V  |    pointer   |
|dst1_data_stream_0_V_din     | out |    8|   ap_fifo  |  dst1_data_stream_0_V  |    pointer   |
|dst1_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |  dst1_data_stream_0_V  |    pointer   |
|dst1_data_stream_0_V_write   | out |    1|   ap_fifo  |  dst1_data_stream_0_V  |    pointer   |
|dst1_data_stream_1_V_din     | out |    8|   ap_fifo  |  dst1_data_stream_1_V  |    pointer   |
|dst1_data_stream_1_V_full_n  |  in |    1|   ap_fifo  |  dst1_data_stream_1_V  |    pointer   |
|dst1_data_stream_1_V_write   | out |    1|   ap_fifo  |  dst1_data_stream_1_V  |    pointer   |
|dst2_data_stream_0_V_din     | out |    8|   ap_fifo  |  dst2_data_stream_0_V  |    pointer   |
|dst2_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |  dst2_data_stream_0_V  |    pointer   |
|dst2_data_stream_0_V_write   | out |    1|   ap_fifo  |  dst2_data_stream_0_V  |    pointer   |
|dst2_data_stream_1_V_din     | out |    8|   ap_fifo  |  dst2_data_stream_1_V  |    pointer   |
|dst2_data_stream_1_V_full_n  |  in |    1|   ap_fifo  |  dst2_data_stream_1_V  |    pointer   |
|dst2_data_stream_1_V_write   | out |    1|   ap_fifo  |  dst2_data_stream_1_V  |    pointer   |
+-----------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1_i)
3 --> 
	5  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %dst2_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_7 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %dst2_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_9 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i8* %dst1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: cols_read [1/1] 0.00ns
entry:6  %cols_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %cols)

ST_1: rows_read [1/1] 0.00ns
entry:7  %rows_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %rows)

ST_1: stg_14 [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_15 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_16 [1/1] 1.57ns
entry:10  br label %0


 <State 2>: 3.48ns
ST_2: p_i [1/1] 0.00ns
:0  %p_i = phi i11 [ 0, %entry ], [ %i_V, %3 ]

ST_2: exitcond1_i [1/1] 2.11ns
:1  %exitcond1_i = icmp eq i11 %p_i, %rows_read

ST_2: stg_19 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_2: i_V [1/1] 1.84ns
:3  %i_V = add i11 %p_i, 1

ST_2: stg_21 [1/1] 0.00ns
:4  br i1 %exitcond1_i, label %"Duplicate<1080, 1920, 2048, 2048>.exit", label %1

ST_2: stg_22 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_2: tmp_i [1/1] 0.00ns
:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_2: stg_24 [1/1] 1.57ns
:2  br label %2

ST_2: stg_25 [1/1] 0.00ns
Duplicate<1080, 1920, 2048, 2048>.exit:0  ret void


 <State 3>: 2.11ns
ST_3: p_6_i [1/1] 0.00ns
:0  %p_6_i = phi i11 [ 0, %1 ], [ %j_V, %"operator>>.exit.i" ]

ST_3: exitcond_i [1/1] 2.11ns
:1  %exitcond_i = icmp eq i11 %p_6_i, %cols_read

ST_3: stg_28 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_3: j_V [1/1] 1.84ns
:3  %j_V = add i11 %p_6_i, 1

ST_3: stg_30 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %3, label %"operator>>.exit.i"


 <State 4>: 6.13ns
ST_4: stg_31 [1/1] 0.00ns
operator>>.exit.i:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_4: tmp_44_i [1/1] 0.00ns
operator>>.exit.i:1  %tmp_44_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_4: stg_33 [1/1] 0.00ns
operator>>.exit.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: tmp_45_i [1/1] 0.00ns
operator>>.exit.i:3  %tmp_45_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1824)

ST_4: stg_35 [1/1] 0.00ns
operator>>.exit.i:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: tmp_56 [1/1] 3.06ns
operator>>.exit.i:5  %tmp_56 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_0_V)

ST_4: tmp [1/1] 3.06ns
operator>>.exit.i:6  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_1_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit.i:7  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1824, i32 %tmp_45_i)

ST_4: tmp_48_i [1/1] 0.00ns
operator>>.exit.i:8  %tmp_48_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1832)

ST_4: stg_40 [1/1] 0.00ns
operator>>.exit.i:9  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: stg_41 [1/1] 3.06ns
operator>>.exit.i:10  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst1_data_stream_0_V, i8 %tmp_56)

ST_4: stg_42 [1/1] 3.06ns
operator>>.exit.i:11  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst1_data_stream_1_V, i8 %tmp)

ST_4: empty_56 [1/1] 0.00ns
operator>>.exit.i:12  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1832, i32 %tmp_48_i)

ST_4: tmp_53_i [1/1] 0.00ns
operator>>.exit.i:13  %tmp_53_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1832)

ST_4: stg_45 [1/1] 0.00ns
operator>>.exit.i:14  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: stg_46 [1/1] 3.06ns
operator>>.exit.i:15  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst2_data_stream_0_V, i8 %tmp_56)

ST_4: stg_47 [1/1] 3.06ns
operator>>.exit.i:16  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst2_data_stream_1_V, i8 %tmp)

ST_4: empty_57 [1/1] 0.00ns
operator>>.exit.i:17  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1832, i32 %tmp_53_i)

ST_4: empty_58 [1/1] 0.00ns
operator>>.exit.i:18  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_44_i)

ST_4: stg_50 [1/1] 0.00ns
operator>>.exit.i:19  br label %2


 <State 5>: 0.00ns
ST_5: empty_59 [1/1] 0.00ns
:0  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_i)

ST_5: stg_52 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst1_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst1_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst2_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst2_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6       (specinterface    ) [ 000000]
stg_7       (specinterface    ) [ 000000]
stg_8       (specinterface    ) [ 000000]
stg_9       (specinterface    ) [ 000000]
stg_10      (specinterface    ) [ 000000]
stg_11      (specinterface    ) [ 000000]
cols_read   (read             ) [ 001111]
rows_read   (read             ) [ 001111]
stg_14      (specinterface    ) [ 000000]
stg_15      (specinterface    ) [ 000000]
stg_16      (br               ) [ 011111]
p_i         (phi              ) [ 001000]
exitcond1_i (icmp             ) [ 001111]
stg_19      (speclooptripcount) [ 000000]
i_V         (add              ) [ 011111]
stg_21      (br               ) [ 000000]
stg_22      (specloopname     ) [ 000000]
tmp_i       (specregionbegin  ) [ 000111]
stg_24      (br               ) [ 001111]
stg_25      (ret              ) [ 000000]
p_6_i       (phi              ) [ 000100]
exitcond_i  (icmp             ) [ 001111]
stg_28      (speclooptripcount) [ 000000]
j_V         (add              ) [ 001111]
stg_30      (br               ) [ 000000]
stg_31      (specloopname     ) [ 000000]
tmp_44_i    (specregionbegin  ) [ 000000]
stg_33      (specpipeline     ) [ 000000]
tmp_45_i    (specregionbegin  ) [ 000000]
stg_35      (specprotocol     ) [ 000000]
tmp_56      (read             ) [ 000000]
tmp         (read             ) [ 000000]
empty       (specregionend    ) [ 000000]
tmp_48_i    (specregionbegin  ) [ 000000]
stg_40      (specprotocol     ) [ 000000]
stg_41      (write            ) [ 000000]
stg_42      (write            ) [ 000000]
empty_56    (specregionend    ) [ 000000]
tmp_53_i    (specregionbegin  ) [ 000000]
stg_45      (specprotocol     ) [ 000000]
stg_46      (write            ) [ 000000]
stg_47      (write            ) [ 000000]
empty_57    (specregionend    ) [ 000000]
empty_58    (specregionend    ) [ 000000]
stg_50      (br               ) [ 001111]
empty_59    (specregionend    ) [ 000000]
stg_52      (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst1_data_stream_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst1_data_stream_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst2_data_stream_0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst2_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst2_data_stream_1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst2_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1824"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1832"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="cols_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="11" slack="0"/>
<pin id="73" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="rows_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="0"/>
<pin id="78" dir="0" index="1" bw="11" slack="0"/>
<pin id="79" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_56_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="stg_41_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_41/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="stg_42_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_42/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="stg_46_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_46/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="stg_47_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_47/4 "/>
</bind>
</comp>

<comp id="126" class="1005" name="p_i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="1"/>
<pin id="128" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_i (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_i_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="p_6_i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="1"/>
<pin id="139" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_6_i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_6_i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="11" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_6_i/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="exitcond1_i_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="1"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="exitcond_i_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="0"/>
<pin id="161" dir="0" index="1" bw="11" slack="2"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="170" class="1005" name="cols_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="2"/>
<pin id="172" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="175" class="1005" name="rows_read_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="1"/>
<pin id="177" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="180" class="1005" name="exitcond1_i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1_i "/>
</bind>
</comp>

<comp id="184" class="1005" name="i_V_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="189" class="1005" name="exitcond_i_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="193" class="1005" name="j_V_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="62" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="62" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="68" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="82" pin="2"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="88" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="68" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="82" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="68" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="88" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="130" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="130" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="141" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="141" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="70" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="178"><net_src comp="76" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="183"><net_src comp="148" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="153" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="192"><net_src comp="159" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="164" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="141" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst1_data_stream_0_V | {4 }
	Port: dst1_data_stream_1_V | {4 }
	Port: dst2_data_stream_0_V | {4 }
	Port: dst2_data_stream_1_V | {4 }
 - Input state : 
	Port: image_filter_Duplicate : rows | {1 }
	Port: image_filter_Duplicate : cols | {1 }
	Port: image_filter_Duplicate : src_data_stream_0_V | {4 }
	Port: image_filter_Duplicate : src_data_stream_1_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond1_i : 1
		i_V : 1
		stg_21 : 2
	State 3
		exitcond_i : 1
		j_V : 1
		stg_30 : 2
	State 4
		empty : 1
		empty_56 : 1
		empty_57 : 1
		empty_58 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |      i_V_fu_153      |    0    |    11   |
|          |      j_V_fu_164      |    0    |    11   |
|----------|----------------------|---------|---------|
|   icmp   |  exitcond1_i_fu_148  |    0    |    4    |
|          |   exitcond_i_fu_159  |    0    |    4    |
|----------|----------------------|---------|---------|
|          | cols_read_read_fu_70 |    0    |    0    |
|   read   | rows_read_read_fu_76 |    0    |    0    |
|          |   tmp_56_read_fu_82  |    0    |    0    |
|          |    tmp_read_fu_88    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  stg_41_write_fu_94  |    0    |    0    |
|   write  |  stg_42_write_fu_102 |    0    |    0    |
|          |  stg_46_write_fu_110 |    0    |    0    |
|          |  stg_47_write_fu_118 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    30   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| cols_read_reg_170 |   11   |
|exitcond1_i_reg_180|    1   |
| exitcond_i_reg_189|    1   |
|    i_V_reg_184    |   11   |
|    j_V_reg_193    |   11   |
|   p_6_i_reg_137   |   11   |
|    p_i_reg_126    |   11   |
| rows_read_reg_175 |   11   |
+-------------------+--------+
|       Total       |   68   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   30   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   68   |    -   |
+-----------+--------+--------+
|   Total   |   68   |   30   |
+-----------+--------+--------+
