#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec 31 14:09:10 2017
# Process ID: 9624
# Current directory: D:/BakkArbeit/git/VivadoProject2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3196 D:\BakkArbeit\git\VivadoProject2\BakkArbeit2.xpr
# Log file: D:/BakkArbeit/git/VivadoProject2/vivado.log
# Journal file: D:/BakkArbeit/git/VivadoProject2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 787.914 ; gain = 129.590
update_compile_order -fileset sources_1
launch_simulation -simset AddressDecoderTB
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AddressDecoderTB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/mem_content.txt'
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/AddressDecoderTB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj AddressDecoderTB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_AddressDecoderTB_0_0/sim/AddressDecoderTB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Address_Decoder_0_0/sim/AddressDecoderTB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Memory_0_0/sim/AddressDecoderTB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Out_bank_0_0/sim/AddressDecoderTB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hdl/AddressDecoderTB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AddressDecoderTB_BD_wrapper_behav xil_defaultlib.AddressDecoderTB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 1. Module AddressDecoderTB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.AddressDecoderTB_BD_AddressDecod...
Compiling module xil_defaultlib.Address_Decoder
Compiling module xil_defaultlib.AddressDecoderTB_BD_Address_Deco...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.AddressDecoderTB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.AddressDecoderTB_BD_Out_bank_0_0
Compiling module xil_defaultlib.AddressDecoderTB_BD
Compiling module xil_defaultlib.AddressDecoderTB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddressDecoderTB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddressDecoderTB_BD_wrapper_behav -key {Behavioral:AddressDecoderTB:Functional:AddressDecoderTB_BD_wrapper} -tclbatch {AddressDecoderTB_BD_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source AddressDecoderTB_BD_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddressDecoderTB_BD_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 801.781 ; gain = 13.859
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
INFO: [Wavedata 42-43] There are no traceable objects to add.
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/AddressDecoderTB_0_clk}} 
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/AddressDecoderTB_0/clk}} 
run all
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 827.059 ; gain = 0.418
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/AddressDecoderTB_0/inst/mem_wdata}} 
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/AddressDecoderTB_0/inst/mem_rdata}} 
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/AddressDecoderTB_0/inst/mem_addr}} 
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/AddressDecoderTB_0/inst/mem_wstrb}} 
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/AddressDecoderTB_0/inst/mem_valid}} 
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/AddressDecoderTB_0/inst/mem_ready}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AddressDecoderTB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/mem_content.txt'
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/AddressDecoderTB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj AddressDecoderTB_BD_wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AddressDecoderTB_BD_wrapper_behav xil_defaultlib.AddressDecoderTB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 845.691 ; gain = 0.000
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/AddressDecoderTB_0/inst/state}} 
open_bd_design {D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd}
Adding cell -- xilinx.com:module_ref:AddressDecoderTB:1.0 - AddressDecoderTB_0
Adding cell -- xilinx.com:module_ref:Address_Decoder:1.0 - Address_Decoder_0
Adding cell -- xilinx.com:module_ref:Memory:1.0 - Memory_0
Adding cell -- xilinx.com:module_ref:Out_bank:1.0 - Out_bank_0
Successfully read diagram <AddressDecoderTB_BD> from BD file <D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 914.297 ; gain = 66.582
startgroup
set_property -dict [list CONFIG.MEMORY_ENDADDRESS {0x000007FF} CONFIG.IO_STARTADDRESS {0x00000800} CONFIG.IO_ENDADDRESS {0x00000801}] [get_bd_cells Address_Decoder_0]
endgroup
save_bd_design
Wrote  : <D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
Wrote  : <D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/ui/bd_62e3b9a3.ui> 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AddressDecoderTB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/mem_content.txt'
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/AddressDecoderTB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj AddressDecoderTB_BD_wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AddressDecoderTB_BD_wrapper_behav xil_defaultlib.AddressDecoderTB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 934.035 ; gain = 2.430
save_wave_config {D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg}
add_files -fileset AddressDecoderTB -norecurse D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg
set_property xsim.view D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg [get_filesets AddressDecoderTB]
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd]
WARNING: [BD 41-927] Following properties on pin /AddressDecoderTB_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=AddressDecoderTB_BD_AddressDecoderTB_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /Out_bank_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=AddressDecoderTB_BD_AddressDecoderTB_0_0_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Address_Decoder_0/mem_instr
/Memory_0/mem_instr

Wrote  : <D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/synth/AddressDecoderTB_BD.v
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hdl/AddressDecoderTB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
Exporting to file D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hw_handoff/AddressDecoderTB_BD.hwh
Generated Block Design Tcl file D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hw_handoff/AddressDecoderTB_BD_bd.tcl
Generated Hardware Definition File D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/synth/AddressDecoderTB_BD.hwdef
export_ip_user_files -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd] -directory D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset AddressDecoderTB
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AddressDecoderTB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/mem_content.txt'
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/AddressDecoderTB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj AddressDecoderTB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_AddressDecoderTB_0_0/sim/AddressDecoderTB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Address_Decoder_0_0/sim/AddressDecoderTB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Memory_0_0/sim/AddressDecoderTB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Out_bank_0_0/sim/AddressDecoderTB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hdl/AddressDecoderTB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AddressDecoderTB_BD_wrapper_behav xil_defaultlib.AddressDecoderTB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 1. Module AddressDecoderTB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.AddressDecoderTB_BD_AddressDecod...
Compiling module xil_defaultlib.Address_Decoder(MEMORY_ENDADDRES...
Compiling module xil_defaultlib.AddressDecoderTB_BD_Address_Deco...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.AddressDecoderTB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.AddressDecoderTB_BD_Out_bank_0_0
Compiling module xil_defaultlib.AddressDecoderTB_BD
Compiling module xil_defaultlib.AddressDecoderTB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddressDecoderTB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddressDecoderTB_BD_wrapper_behav -key {Behavioral:AddressDecoderTB:Functional:AddressDecoderTB_BD_wrapper} -tclbatch {AddressDecoderTB_BD_wrapper.tcl} -view {D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg
source AddressDecoderTB_BD_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddressDecoderTB_BD_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1031.098 ; gain = 8.957
update_module_reference AddressDecoderTB_BD_AddressDecoderTB_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded AddressDecoderTB_BD_AddressDecoderTB_0_0 from AddressDecoderTB_v1_0 1.0 to AddressDecoderTB_v1_0 1.0
Wrote  : <D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.422 ; gain = 3.957
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd]
WARNING: [BD 41-927] Following properties on pin /Out_bank_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=AddressDecoderTB_BD_AddressDecoderTB_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /AddressDecoderTB_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=AddressDecoderTB_BD_AddressDecoderTB_0_0_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Address_Decoder_0/mem_instr
/Memory_0/mem_instr

Wrote  : <D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/synth/AddressDecoderTB_BD.v
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hdl/AddressDecoderTB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
Exporting to file D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hw_handoff/AddressDecoderTB_BD.hwh
Generated Block Design Tcl file D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hw_handoff/AddressDecoderTB_BD_bd.tcl
Generated Hardware Definition File D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/synth/AddressDecoderTB_BD.hwdef
export_ip_user_files -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd] -directory D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset AddressDecoderTB
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AddressDecoderTB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/mem_content.txt'
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/AddressDecoderTB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj AddressDecoderTB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_AddressDecoderTB_0_0/sim/AddressDecoderTB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Address_Decoder_0_0/sim/AddressDecoderTB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Memory_0_0/sim/AddressDecoderTB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Out_bank_0_0/sim/AddressDecoderTB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hdl/AddressDecoderTB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AddressDecoderTB_BD_wrapper_behav xil_defaultlib.AddressDecoderTB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 1. Module AddressDecoderTB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.AddressDecoderTB_BD_AddressDecod...
Compiling module xil_defaultlib.Address_Decoder(MEMORY_ENDADDRES...
Compiling module xil_defaultlib.AddressDecoderTB_BD_Address_Deco...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.AddressDecoderTB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.AddressDecoderTB_BD_Out_bank_0_0
Compiling module xil_defaultlib.AddressDecoderTB_BD
Compiling module xil_defaultlib.AddressDecoderTB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddressDecoderTB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddressDecoderTB_BD_wrapper_behav -key {Behavioral:AddressDecoderTB:Functional:AddressDecoderTB_BD_wrapper} -tclbatch {AddressDecoderTB_BD_wrapper.tcl} -view {D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg
source AddressDecoderTB_BD_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddressDecoderTB_BD_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.926 ; gain = 6.906
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/AddressDecoderTB_0/resetn}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_valid}} 
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_ready}} 
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_addr}} 
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_wdata}} 
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_wstrb}} 
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_rdata_io}} {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_wdata_io}} {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_valid_io}} {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_ready_io}} {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_addr_io}} {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_wstrb_io}} 
add_wave {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_rdata_memory}} {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_wdata_memory}} {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_valid_memory}} {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_ready_memory}} {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_addr_memory}} {{/AddressDecoderTB_BD_wrapper/AddressDecoderTB_BD_i/Address_Decoder_0/mem_wstrb_memory}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AddressDecoderTB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/mem_content.txt'
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/AddressDecoderTB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj AddressDecoderTB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_AddressDecoderTB_0_0/sim/AddressDecoderTB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Address_Decoder_0_0/sim/AddressDecoderTB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Memory_0_0/sim/AddressDecoderTB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Out_bank_0_0/sim/AddressDecoderTB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hdl/AddressDecoderTB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.574 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AddressDecoderTB_BD_wrapper_behav xil_defaultlib.AddressDecoderTB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 1. Module AddressDecoderTB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.AddressDecoderTB_BD_AddressDecod...
Compiling module xil_defaultlib.Address_Decoder(MEMORY_ENDADDRES...
Compiling module xil_defaultlib.AddressDecoderTB_BD_Address_Deco...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.AddressDecoderTB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.AddressDecoderTB_BD_Out_bank_0_0
Compiling module xil_defaultlib.AddressDecoderTB_BD
Compiling module xil_defaultlib.AddressDecoderTB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddressDecoderTB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.055 ; gain = 3.551
save_wave_config {D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference AddressDecoderTB_BD_AddressDecoderTB_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded AddressDecoderTB_BD_AddressDecoderTB_0_0 from AddressDecoderTB_v1_0 1.0 to AddressDecoderTB_v1_0 1.0
Wrote  : <D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd]
WARNING: [BD 41-927] Following properties on pin /Out_bank_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=AddressDecoderTB_BD_AddressDecoderTB_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /AddressDecoderTB_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=AddressDecoderTB_BD_AddressDecoderTB_0_0_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Address_Decoder_0/mem_instr
/Memory_0/mem_instr

Wrote  : <D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/synth/AddressDecoderTB_BD.v
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hdl/AddressDecoderTB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
Exporting to file D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hw_handoff/AddressDecoderTB_BD.hwh
Generated Block Design Tcl file D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hw_handoff/AddressDecoderTB_BD_bd.tcl
Generated Hardware Definition File D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/synth/AddressDecoderTB_BD.hwdef
export_ip_user_files -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd] -directory D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset AddressDecoderTB
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AddressDecoderTB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/mem_content.txt'
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/AddressDecoderTB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj AddressDecoderTB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_AddressDecoderTB_0_0/sim/AddressDecoderTB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Address_Decoder_0_0/sim/AddressDecoderTB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Memory_0_0/sim/AddressDecoderTB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Out_bank_0_0/sim/AddressDecoderTB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hdl/AddressDecoderTB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AddressDecoderTB_BD_wrapper_behav xil_defaultlib.AddressDecoderTB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 1. Module AddressDecoderTB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.AddressDecoderTB_BD_AddressDecod...
Compiling module xil_defaultlib.Address_Decoder(MEMORY_ENDADDRES...
Compiling module xil_defaultlib.AddressDecoderTB_BD_Address_Deco...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.AddressDecoderTB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.AddressDecoderTB_BD_Out_bank_0_0
Compiling module xil_defaultlib.AddressDecoderTB_BD
Compiling module xil_defaultlib.AddressDecoderTB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddressDecoderTB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddressDecoderTB_BD_wrapper_behav -key {Behavioral:AddressDecoderTB:Functional:AddressDecoderTB_BD_wrapper} -tclbatch {AddressDecoderTB_BD_wrapper.tcl} -view {D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg
source AddressDecoderTB_BD_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddressDecoderTB_BD_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.594 ; gain = 4.918
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v} 29
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 29
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 78
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 74
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 118
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 125
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 37
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 46
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 52
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" Line 121
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" Line 126
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" Line 169
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" Line 48
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" Line 56
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" Line 63
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v" Line 50
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v" Line 69
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 52
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 53
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 54
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 17
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 18
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 42
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 43
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 44
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 45
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 47
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 48
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 49
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/glbl.v" Line 50
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 15
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 16
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 17
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 18
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 19
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 20
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 21
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 25
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 64
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 65
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 66
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 67
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 68
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 69
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 70
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 71
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 27
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 28
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 29
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 31
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 31
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 32
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 31
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 31
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 32
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 31
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 31
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 32
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 31
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 31
run all
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 29
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" Line 64
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" Line 63
step
Stopped at time : 10 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 26
step
Stopped at time : 10 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 25
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 26
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 25
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 30
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 38
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 39
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 40
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 75
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 29
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" Line 64
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" Line 63
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 87
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 90
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 91
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 92
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 93
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 94
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 95
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 96
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 100
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 54
add_bp {D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v} 91
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference AddressDecoderTB_BD_Address_Decoder_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing slave read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem_io' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem_memory' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded AddressDecoderTB_BD_Address_Decoder_0_0 from Address_Decoder_v1_0 1.0 to Address_Decoder_v1_0 1.0
Wrote  : <D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd]
WARNING: [BD 41-927] Following properties on pin /Out_bank_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=AddressDecoderTB_BD_AddressDecoderTB_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /AddressDecoderTB_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=AddressDecoderTB_BD_AddressDecoderTB_0_0_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Memory_0/mem_instr
/Address_Decoder_0/mem_instr

Wrote  : <D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/synth/AddressDecoderTB_BD.v
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hdl/AddressDecoderTB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
Exporting to file D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hw_handoff/AddressDecoderTB_BD.hwh
Generated Block Design Tcl file D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hw_handoff/AddressDecoderTB_BD_bd.tcl
Generated Hardware Definition File D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/synth/AddressDecoderTB_BD.hwdef
export_ip_user_files -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd] -directory D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset AddressDecoderTB
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AddressDecoderTB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/mem_content.txt'
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/AddressDecoderTB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj AddressDecoderTB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_AddressDecoderTB_0_0/sim/AddressDecoderTB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Address_Decoder_0_0/sim/AddressDecoderTB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Memory_0_0/sim/AddressDecoderTB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Out_bank_0_0/sim/AddressDecoderTB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hdl/AddressDecoderTB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AddressDecoderTB_BD_wrapper_behav xil_defaultlib.AddressDecoderTB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 1. Module AddressDecoderTB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.AddressDecoderTB_BD_AddressDecod...
Compiling module xil_defaultlib.Address_Decoder(MEMORY_ENDADDRES...
Compiling module xil_defaultlib.AddressDecoderTB_BD_Address_Deco...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.AddressDecoderTB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.AddressDecoderTB_BD_Out_bank_0_0
Compiling module xil_defaultlib.AddressDecoderTB_BD
Compiling module xil_defaultlib.AddressDecoderTB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddressDecoderTB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddressDecoderTB_BD_wrapper_behav -key {Behavioral:AddressDecoderTB:Functional:AddressDecoderTB_BD_wrapper} -tclbatch {AddressDecoderTB_BD_wrapper.tcl} -view {D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg
source AddressDecoderTB_BD_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddressDecoderTB_BD_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1177.867 ; gain = 7.121
remove_bps -file {D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v} -line 29
run all
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 91
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 92
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 93
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 94
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 95
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 99
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 85
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 54
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 57
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 58
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 59
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 118
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 122
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 129
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 52
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 118
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 119
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 120
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 117
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 79
step
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 78
step
Stopped at time : 20 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 26
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset AddressDecoderTB
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AddressDecoderTB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/mem_content.txt'
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/AddressDecoderTB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj AddressDecoderTB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_AddressDecoderTB_0_0/sim/AddressDecoderTB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Address_Decoder_0_0/sim/AddressDecoderTB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Memory_0_0/sim/AddressDecoderTB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Out_bank_0_0/sim/AddressDecoderTB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hdl/AddressDecoderTB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AddressDecoderTB_BD_wrapper_behav xil_defaultlib.AddressDecoderTB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 1. Module AddressDecoderTB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.AddressDecoderTB_BD_AddressDecod...
Compiling module xil_defaultlib.Address_Decoder(MEMORY_ENDADDRES...
Compiling module xil_defaultlib.AddressDecoderTB_BD_Address_Deco...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.AddressDecoderTB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.AddressDecoderTB_BD_Out_bank_0_0
Compiling module xil_defaultlib.AddressDecoderTB_BD
Compiling module xil_defaultlib.AddressDecoderTB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddressDecoderTB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddressDecoderTB_BD_wrapper_behav -key {Behavioral:AddressDecoderTB:Functional:AddressDecoderTB_BD_wrapper} -tclbatch {AddressDecoderTB_BD_wrapper.tcl} -view {D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg
source AddressDecoderTB_BD_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 91
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddressDecoderTB_BD_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1184.180 ; gain = 1.375
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference AddressDecoderTB_BD_Memory_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing slave read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded AddressDecoderTB_BD_Memory_0_0 from Memory_v1_0 1.0 to Memory_v1_0 1.0
Wrote  : <D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd]
WARNING: [BD 41-927] Following properties on pin /Out_bank_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=AddressDecoderTB_BD_AddressDecoderTB_0_0_clk 
WARNING: [BD 41-927] Following properties on pin /AddressDecoderTB_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=AddressDecoderTB_BD_AddressDecoderTB_0_0_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Address_Decoder_0/mem_instr
/Memory_0/mem_instr

Wrote  : <D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/synth/AddressDecoderTB_BD.v
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v
VHDL Output written to : D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hdl/AddressDecoderTB_BD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressDecoderTB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Address_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Memory_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Out_bank_0 .
Exporting to file D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hw_handoff/AddressDecoderTB_BD.hwh
Generated Block Design Tcl file D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hw_handoff/AddressDecoderTB_BD_bd.tcl
Generated Hardware Definition File D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/synth/AddressDecoderTB_BD.hwdef
export_ip_user_files -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd] -directory D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/sim_scripts -ip_user_files_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files -ipstatic_source_dir D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/modelsim} {questa=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/questa} {riviera=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/riviera} {activehdl=D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset AddressDecoderTB
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'AddressDecoderTB'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'AddressDecoderTB_BD_wrapper' in fileset 'AddressDecoderTB'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/mem_content.txt'
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim/AddressDecoderTB_BD.bd'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'AddressDecoderTB'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj AddressDecoderTB_BD_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Out_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_block
INFO: [VRFC 10-311] analyzing module Out_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_AddressDecoderTB_0_0/sim/AddressDecoderTB_BD_AddressDecoderTB_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_AddressDecoderTB_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Address_Decoder_0_0/sim/AddressDecoderTB_BD_Address_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Address_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/sim/AddressDecoderTB_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Memory_0_0/sim/AddressDecoderTB_BD_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.ip_user_files/bd/AddressDecoderTB_BD/ip/AddressDecoderTB_BD_Out_bank_0_0/sim/AddressDecoderTB_BD_Out_bank_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_Out_bank_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/hdl/AddressDecoderTB_BD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressDecoderTB_BD_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AddressDecoderTB_BD_wrapper_behav xil_defaultlib.AddressDecoderTB_BD_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/new/AddressDevoderTB.v" Line 1. Module AddressDecoderTB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddressDecoderTB
Compiling module xil_defaultlib.AddressDecoderTB_BD_AddressDecod...
Compiling module xil_defaultlib.Address_Decoder(MEMORY_ENDADDRES...
Compiling module xil_defaultlib.AddressDecoderTB_BD_Address_Deco...
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.AddressDecoderTB_BD_Memory_0_0
Compiling module xil_defaultlib.UART_block
Compiling module xil_defaultlib.Out_bank
Compiling module xil_defaultlib.AddressDecoderTB_BD_Out_bank_0_0
Compiling module xil_defaultlib.AddressDecoderTB_BD
Compiling module xil_defaultlib.AddressDecoderTB_BD_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot AddressDecoderTB_BD_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/AddressDecoderTB/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddressDecoderTB_BD_wrapper_behav -key {Behavioral:AddressDecoderTB:Functional:AddressDecoderTB_BD_wrapper} -tclbatch {AddressDecoderTB_BD_wrapper.tcl} -view {D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/BakkArbeit/git/VivadoProject2/AddressDecoderTB_BD_wrapper_behav.wcfg
source AddressDecoderTB_BD_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File mem_contklent.txt referenced on D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v at line 27 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/new/Address_Decoder.v" Line 91
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddressDecoderTB_BD_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1224.625 ; gain = 4.930
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim/mem_content.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj Memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v:75]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v:82]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v:89]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v:95]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v:102]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v:109]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v:116]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Memory_tb_behav xil_defaultlib.Memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 1. Module Memory(MEMDEPTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory(MEMDEPTH=16)
Compiling module xil_defaultlib.Memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Memory_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim/xsim.dir/Memory_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim/xsim.dir/Memory_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec 31 15:40:47 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 31 15:40:47 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1224.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_tb_behav -key {Behavioral:sim_1:Functional:Memory_tb} -tclbatch {Memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory.v' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1225.371 ; gain = 0.746
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property used_in_simulation false [get_files  D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v]
set_property used_in_simulation true [get_files  D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v]
set_property used_in_simulation false [get_files  D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v]
update_compile_order -fileset sim_1
set_property used_in_simulation true [get_files  D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory.v
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1232.773 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim/mem_content.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj Memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v:75]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v:82]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v:89]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v:95]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v:102]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v:109]
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v:116]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8f85004b33d4ad8b3597e46429d7909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Memory_tb_behav xil_defaultlib.Memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v" Line 1. Module Memory(MEMDEPTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory(MEMDEPTH=16)
Compiling module xil_defaultlib.Memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_tb_behav -key {Behavioral:sim_1:Functional:Memory_tb} -tclbatch {Memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory.v' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference AddressDecoderTB_BD_Memory_0_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'mem' due to missing slave read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'resetn' as interface 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd'
INFO: [IP_Flow 19-1972] Upgraded AddressDecoderTB_BD_Memory_0_0 from Memory_v1_0 1.0 to Memory_v1_0 1.0
Wrote  : <D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/AddressDecoderTB/bd/AddressDecoderTB_BD/AddressDecoderTB_BD.bd> 
set_property used_in_simulation false [get_files  D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v]
update_compile_order -fileset sim_1
set_property used_in_simulation true [get_files  D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sim_1/imports/Desktop/Memory_tb.v]
update_compile_order -fileset sim_1
set_property used_in_simulation false [get_files  D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v]
set_property used_in_simulation true [get_files  D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v]
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 31 15:47:15 2017...
